
---------- Begin Simulation Statistics ----------
final_tick                               1237126167000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67374                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702060                       # Number of bytes of host memory used
host_op_rate                                    67571                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21322.86                       # Real time elapsed on the host
host_tick_rate                               58018761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436609445                       # Number of instructions simulated
sim_ops                                    1440813218                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.237126                       # Number of seconds simulated
sim_ticks                                1237126167000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.115557                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              179032420                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           207897882                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13052897                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        277819336                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23643062                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24807432                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1164370                       # Number of indirect misses.
system.cpu0.branchPred.lookups              353376956                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188681                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100299                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8567750                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547951                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47734106                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309810                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       87385366                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316561186                       # Number of instructions committed
system.cpu0.commit.committedOps            1318664776                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2293115562                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.575054                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.425520                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1704425382     74.33%     74.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    338201425     14.75%     89.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81505878      3.55%     92.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79854384      3.48%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27347930      1.19%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3269368      0.14%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5162588      0.23%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5614501      0.24%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47734106      2.08%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2293115562                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143890                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932748                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173274                       # Number of loads committed
system.cpu0.commit.membars                    4203745                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203754      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742069818     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273561     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185929     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318664776                       # Class of committed instruction
system.cpu0.commit.refs                     558459525                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316561186                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318664776                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.872820                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.872820                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            456889973                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4536573                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176831116                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1427412922                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               838868306                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                998373397                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8579098                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12323822                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7116054                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  353376956                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                257711932                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1465509806                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4081247                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          186                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1448986463                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           58                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26128508                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143318                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         831252503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         202675482                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.587661                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2309826828                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628226                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1263123169     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               780867626     33.81%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162266741      7.03%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                82370545      3.57%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11938936      0.52%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6844122      0.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  310301      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101698      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3690      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2309826828                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       60                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      155855400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8699333                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340336299                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.565445                       # Inst execution rate
system.cpu0.iew.exec_refs                   604323230                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161752153                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              371509611                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440410214                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106484                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5231436                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162316622                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1405992159                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            442571077                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9744202                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1394207740                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1708872                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9574493                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8579098                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13957492                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       193845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26241732                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38425                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11033                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6741195                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35236940                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9030371                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11033                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       758781                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7940552                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                622042545                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1381999495                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.854649                       # average fanout of values written-back
system.cpu0.iew.wb_producers                531627850                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.560494                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1382097852                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1711625925                       # number of integer regfile reads
system.cpu0.int_regfile_writes              889740057                       # number of integer regfile writes
system.cpu0.ipc                              0.533954                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.533954                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205648      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            779862830     55.55%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834056      0.84%     56.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100428      0.15%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           446170585     31.78%     88.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159778324     11.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1403951943                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     75                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                147                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                81                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3133771                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002232                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 697954     22.27%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1953304     62.33%     84.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               482510     15.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1402879991                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5121118683                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1381999426                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1493329553                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1399681736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1403951943                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310423                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       87327379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           254346                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           613                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18785326                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2309826828                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607817                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.823327                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1289330913     55.82%     55.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          717324516     31.06%     86.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249271949     10.79%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38708340      1.68%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9071910      0.39%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1994863      0.09%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3404116      0.15%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             489910      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             230311      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2309826828                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.569397                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17053490                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3988935                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440410214                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162316622                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1919                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2465682228                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8570380                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              400449086                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845204404                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14688676                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               850142899                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13673298                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20983                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1741027324                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1418622662                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          919868899                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                992360558                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28541256                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8579098                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             57905967                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                74664490                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               63                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1741027261                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        389220                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5901                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32633141                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5898                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3651407288                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2828852704                       # The number of ROB writes
system.cpu0.timesIdled                       20723102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1873                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.548486                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21087931                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23289104                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2813229                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31202505                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1065861                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1090653                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           24792                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35865952                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48459                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1994596                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115948                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4293944                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300697                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17748026                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120048259                       # Number of instructions committed
system.cpu1.commit.committedOps             122148442                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    474684975                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.257325                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    426871875     89.93%     89.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23281194      4.90%     94.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7919886      1.67%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7007727      1.48%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1896643      0.40%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       826883      0.17%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2176005      0.46%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       410818      0.09%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4293944      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    474684975                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797525                       # Number of function calls committed.
system.cpu1.commit.int_insts                116585845                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173186                       # Number of loads committed
system.cpu1.commit.membars                    4200131                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200131      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76656290     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273187     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018690      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122148442                       # Class of committed instruction
system.cpu1.commit.refs                      41291889                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120048259                       # Number of Instructions Simulated
system.cpu1.committedOps                    122148442                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.989905                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.989905                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            379583562                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               865235                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20048780                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146482135                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26240305                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65226362                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1996593                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2029735                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5189000                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35865952                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23173197                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    449674737                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               292650                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     152039221                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5630452                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074880                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25745839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22153792                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.317422                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         478235822                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.322309                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755377                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               380390814     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62591783     13.09%     92.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19184114      4.01%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12517216      2.62%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2611001      0.55%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  462161      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  477998      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     576      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     159      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           478235822                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         745343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2114808                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30803677                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.280699                       # Inst execution rate
system.cpu1.iew.exec_refs                    45697726                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11504905                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              316121886                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34791357                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100645                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1956414                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11855562                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139848775                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34192821                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1855263                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134449406                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1839191                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6204762                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1996593                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10759305                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       101533                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1084674                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31135                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2649                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16050                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4618171                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       736859                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2649                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545874                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1568934                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80238650                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133046261                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.834792                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66982611                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.277769                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133118647                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170480573                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89738304                       # number of integer regfile writes
system.cpu1.ipc                              0.250633                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.250633                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200242      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85868029     63.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36755637     26.97%     93.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9480614      6.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136304669                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3034099                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022260                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 759965     25.05%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1823505     60.10%     85.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               450626     14.85%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135138511                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         754134792                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133046249                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157551145                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133547902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136304669                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300873                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17700332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           255560                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           176                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7289321                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    478235822                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.285016                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.785676                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          397444539     83.11%     83.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49284763     10.31%     93.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18847860      3.94%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6189178      1.29%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3855531      0.81%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1059736      0.22%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             997686      0.21%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             402500      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             154029      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      478235822                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.284572                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13824032                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1386437                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34791357                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11855562                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    111                       # number of misc regfile reads
system.cpu1.numCycles                       478981165                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1995263820                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              341036886                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81678043                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13861736                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29820030                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3245346                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34922                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183347499                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144275944                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97079665                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65283102                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22146374                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1996593                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40076097                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15401622                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183347487                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23114                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               607                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30814260                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           607                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   610287252                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283354814                       # The number of ROB writes
system.cpu1.timesIdled                          50650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5165904                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                24455                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5475747                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14619501                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9228803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18405758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       538461                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        54266                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76454882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5992981                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152909713                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6047247                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6029307                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3792766                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5384068                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              396                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            276                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3198829                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3198823                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6029307                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           116                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27633888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27633888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    833337344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               833337344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              564                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9228924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9228924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9228924                       # Request fanout histogram
system.membus.respLayer1.occupancy        48572503232                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35894546060                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1071298000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   792960778.498113                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       246500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1846971500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1232840975000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4285192000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    227098058                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       227098058                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    227098058                       # number of overall hits
system.cpu0.icache.overall_hits::total      227098058                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30613874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30613874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30613874                       # number of overall misses
system.cpu0.icache.overall_misses::total     30613874                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 417262865994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 417262865994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 417262865994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 417262865994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    257711932                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    257711932                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    257711932                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    257711932                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118791                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118791                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118791                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118791                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13629.861611                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13629.861611                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13629.861611                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13629.861611                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3295                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.810345                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29635000                       # number of writebacks
system.cpu0.icache.writebacks::total         29635000                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       978836                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       978836                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       978836                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       978836                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29635038                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29635038                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29635038                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29635038                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 378084211996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 378084211996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 378084211996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 378084211996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114993                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114993                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114993                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114993                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12758.013403                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12758.013403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12758.013403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12758.013403                       # average overall mshr miss latency
system.cpu0.icache.replacements              29635000                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    227098058                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      227098058                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30613874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30613874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 417262865994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 417262865994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    257711932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    257711932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118791                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118791                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13629.861611                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13629.861611                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       978836                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       978836                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29635038                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29635038                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 378084211996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 378084211996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12758.013403                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12758.013403                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.990541                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          256732816                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29635004                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.663161                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.990541                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999704                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999704                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545058900                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545058900                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481731824                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481731824                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481731824                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481731824                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78387666                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78387666                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78387666                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78387666                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1906261183671                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1906261183671                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1906261183671                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1906261183671                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    560119490                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    560119490                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    560119490                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    560119490                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139948                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139948                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139948                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139948                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24318.381717                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24318.381717                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24318.381717                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24318.381717                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12747536                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       367639                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           249793                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4404                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.032399                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.478429                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43787150                       # number of writebacks
system.cpu0.dcache.writebacks::total         43787150                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35513765                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35513765                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35513765                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35513765                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42873901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42873901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42873901                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42873901                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 749044599856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 749044599856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 749044599856                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 749044599856                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076544                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076544                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076544                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076544                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17470.875810                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17470.875810                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17470.875810                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17470.875810                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43787150                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    349546030                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349546030                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     59391392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59391392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1198026907500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1198026907500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408937422                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408937422                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.145233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.145233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20171.726359                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20171.726359                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21840102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21840102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37551290                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37551290                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 580516175500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 580516175500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15459.287164                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15459.287164                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    132185794                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     132185794                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     18996274                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     18996274                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 708234276171                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 708234276171                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182068                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182068                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.125652                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.125652                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37282.799573                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37282.799573                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13673663                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13673663                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5322611                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5322611                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 168528424356                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 168528424356                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035207                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035207                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31662.735518                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31662.735518                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2152                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2152                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    130141500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    130141500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.454638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.454638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72542.642140                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72542.642140                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       900000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       900000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004562                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        50000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       532000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       532000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.035015                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035015                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3911.764706                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3911.764706                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       399000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       399000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.034243                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034243                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186134                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186134                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914165                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914165                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92800218000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92800218000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100299                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100299                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101513.641410                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101513.641410                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914165                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914165                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91886053000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91886053000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100513.641410                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100513.641410                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999333                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526710873                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43787770                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.028721                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999333                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1168243040                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1168243040                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29362192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40596668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               61274                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              815961                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70836095                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29362192                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40596668                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              61274                       # number of overall hits
system.l2.overall_hits::.cpu1.data             815961                       # number of overall hits
system.l2.overall_hits::total                70836095                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            272842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3190159                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3395                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2150994                       # number of demand (read+write) misses
system.l2.demand_misses::total                5617390                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           272842                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3190159                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3395                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2150994                       # number of overall misses
system.l2.overall_misses::total               5617390                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  22050932500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 319286921498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    300791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 226967932498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     568606577496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  22050932500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 319286921498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    300791000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 226967932498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    568606577496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29635034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43786827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           64669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2966955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76453485                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29635034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43786827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          64669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2966955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76453485                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009207                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.052498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.724984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073475                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009207                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.052498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.724984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073475                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80819.421130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100084.955483                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88598.232695                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105517.696701                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101222.556649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80819.421130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100084.955483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88598.232695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105517.696701                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101222.556649                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3114                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        40                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      77.850000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3192122                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3792766                       # number of writebacks
system.l2.writebacks::total                   3792766                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         191920                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         100460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              292429                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        191920                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        100460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             292429                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       272827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2998239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2050534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5324961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       272827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2998239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2050534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3912665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9237626                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19322009500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 273670103000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    265340500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 196172370499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 489429823499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19322009500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 273670103000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    265340500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 196172370499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 346377766363                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 835807589862                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.051972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.691124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.051972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.691124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.120827                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70821.471115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91276.947235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78946.890806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95668.918681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91912.377105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70821.471115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91276.947235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78946.890806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95668.918681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88527.325075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90478.613213                       # average overall mshr miss latency
system.l2.replacements                       15190329                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10468969                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10468969                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10468969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10468969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65450614                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65450614                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65450614                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65450614                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3912665                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3912665                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 346377766363                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 346377766363                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88527.325075                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88527.325075                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.890244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.908163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2452.054795                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2011.235955                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1467500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       320500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1788000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.890244                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.908163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20102.739726                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20031.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20089.887640                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         1180                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1180                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       503500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       503500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.961538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20140                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20140                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4228596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           249767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4478363                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2007424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1443488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3450912                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 205526766999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 155147900498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  360674667497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6236020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1693255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7929275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.321908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.852493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.435212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102383.336554                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107481.254086                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104515.753371                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       167428                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        88214                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           255642                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1839996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1355274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3195270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 172637415001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 132004824499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 304642239500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.295059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.800396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.402971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93824.886033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97400.838870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95341.626686                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29362192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         61274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29423466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       272842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           276237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  22050932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    300791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22351723500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29635034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        64669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29699703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.052498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80819.421130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88598.232695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80915.024055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       272827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       276188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19322009500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    265340500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19587350000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.051972                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009299                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70821.471115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78946.890806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70920.351355                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36368072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       566194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36934266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1182735                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       707506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1890241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 113760154499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71820032000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 185580186499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37550807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1273700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38824507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.555473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96183.975700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101511.551845                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98178.055866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        24492                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12246                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        36738                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1158243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       695260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1853503                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 101032687999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  64167546000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 165200233999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.545859                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047741                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87229.267087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92292.877485                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89128.657466                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                36                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          109                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             172                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1712000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2117000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3829000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           208                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.858268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.777778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.826923                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15706.422018                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33603.174603                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22261.627907                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           56                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          116                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1605500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       670500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2276000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.645669                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.419753                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.557692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19579.268293                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19720.588235                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19620.689655                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999919                       # Cycle average of tags in use
system.l2.tags.total_refs                   155924385                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15190421                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.264652                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.316818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.017646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.593800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.052177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.830984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.188495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.473700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.165528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.315445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1234177685                       # Number of tag accesses
system.l2.tags.data_accesses               1234177685                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17460864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     192019136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        215104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131330304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    249574912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          590600320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17460864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       215104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17675968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242737024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242737024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         272826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3000299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2052036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3899608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9228130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3792766                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3792766                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14114053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        155213867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           173874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        106157567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    201737639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             477396999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14114053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       173874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14287927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      196210403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196210403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      196210403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14114053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       155213867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          173874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       106157567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    201737639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            673607403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3725814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    272826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2926506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2035634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3899290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005629245254                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19234518                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3506643                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9228130                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3792766                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9228130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3792766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90513                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66952                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            521716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            516046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            556437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1038626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            603556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            685756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            528395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            512202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            554284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            511923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           526657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           511778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           525169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           510804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           516646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           517622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            241265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233802                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 321013766858                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45688085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            492344085608                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35131.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53881.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5746335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1736557                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9228130                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3792766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3099302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1906227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  915667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  783109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  713105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  435629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  363835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  301247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  219029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  129528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  92707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  72490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 181433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 246238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 251229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 259631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 253162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 253882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 236783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5380511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.007362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.794453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.300322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3844323     71.45%     71.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       678457     12.61%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       273271      5.08%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       238806      4.44%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        68919      1.28%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32735      0.61%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19222      0.36%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19015      0.35%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       205763      3.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5380511                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.844473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.323769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    314.172772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229325    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.757422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204527     89.18%     89.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2397      1.05%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15735      6.86%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4706      2.05%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1463      0.64%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              380      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               91      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              584807488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5792832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238450304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               590600320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242737024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       472.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    477.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1237126077500                       # Total gap between requests
system.mem_ctrls.avgGap                      95010.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17460864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    187296384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       215104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130280576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    249554560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238450304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14114052.766616486013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 151396348.243275016546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 173873.939245519170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 105309045.653708174825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 201721187.908557116985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192745340.257603645325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       272826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3000299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2052036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3899608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3792766                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8094247004                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 149939555307                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    124807265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 111125887946                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 223059588086                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29521089741921                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29668.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49974.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37133.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54153.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57200.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7783525.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18686500980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9932110815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29808664620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9792161460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     97657691040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     241523053350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     271668694560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       679068876825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.908345                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 703304856862                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41310135750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 492511174388                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19730347560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10486928430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         35433920760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9656441460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     97657691040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     422846607780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     118975177920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       714787114950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.780290                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 304630680216                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41310129250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 891185357534                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                183                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10839542353.260870                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56152178638.363525                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           88     95.65%     95.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.09%     96.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.09%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.09%     98.91% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 475814004500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   239888270500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 997237896500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23098183                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23098183                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23098183                       # number of overall hits
system.cpu1.icache.overall_hits::total       23098183                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75014                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75014                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75014                       # number of overall misses
system.cpu1.icache.overall_misses::total        75014                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1259101999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1259101999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1259101999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1259101999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23173197                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23173197                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23173197                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23173197                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003237                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003237                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003237                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003237                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16784.893473                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16784.893473                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16784.893473                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16784.893473                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          317                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   105.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        64637                       # number of writebacks
system.cpu1.icache.writebacks::total            64637                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10345                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10345                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        64669                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        64669                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        64669                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        64669                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1085163500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1085163500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1085163500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1085163500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002791                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002791                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002791                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002791                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16780.273392                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16780.273392                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16780.273392                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16780.273392                       # average overall mshr miss latency
system.cpu1.icache.replacements                 64637                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23098183                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23098183                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75014                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75014                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1259101999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1259101999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23173197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23173197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003237                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003237                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16784.893473                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16784.893473                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        64669                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        64669                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1085163500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1085163500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16780.273392                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16780.273392                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.453686                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21082710                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64637                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           326.170924                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        397809500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.453686                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46411063                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46411063                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32191324                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32191324                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32191324                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32191324                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9529155                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9529155                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9529155                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9529155                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 803396967271                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 803396967271                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 803396967271                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 803396967271                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41720479                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41720479                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41720479                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41720479                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.228405                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.228405                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.228405                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.228405                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84309.360827                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84309.360827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84309.360827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84309.360827                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7045262                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       295257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           112704                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4008                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.511197                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.666916                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2966904                       # number of writebacks
system.cpu1.dcache.writebacks::total          2966904                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7336739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7336739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7336739                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7336739                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2192416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2192416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2192416                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2192416                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 166778757057                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 166778757057                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 166778757057                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 166778757057                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052550                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052550                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052550                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052550                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76070.762600                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76070.762600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76070.762600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76070.762600                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2966904                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26997182                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26997182                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5705049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5705049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 408754948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 408754948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32702231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32702231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.174454                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.174454                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71647.929492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71647.929492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4430899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4430899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1274150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1274150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  81202692000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  81202692000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63730.873131                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63730.873131                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5194142                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5194142                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3824106                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3824106                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 394642018771                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 394642018771                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424041                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424041                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103198.504113                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103198.504113                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2905840                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2905840                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  85576065057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  85576065057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101823                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101823                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93193.110773                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93193.110773                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6653500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6653500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.355042                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.355042                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39369.822485                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39369.822485                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        63000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        63000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008403                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008403                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        15750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        15750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1305000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1305000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.318584                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.318584                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9062.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9062.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1161000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1161000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.318584                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.318584                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324477                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324477                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775524                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775524                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76719720000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76719720000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98926.300153                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98926.300153                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775524                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775524                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75944196000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75944196000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97926.300153                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97926.300153                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.549976                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36483887                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2967790                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.293285                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        397821000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.549976                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.923437                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.923437                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90610637                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90610637                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1237126167000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68525096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14261735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65984722                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11397563                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6736135                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             405                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7930024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7930024                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29699706                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38825391                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          208                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88905070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131362403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       193975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8902070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229363518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3793282112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5604734528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8275584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    379766976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9786059200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21928658                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242841728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         98382477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067505                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.253091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91795661     93.30%     93.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6532346      6.64%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  54469      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           98382477                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152908552989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65687739065                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44483367728                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4453431698                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          97109281                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4499862620500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64435                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703916                       # Number of bytes of host memory used
host_op_rate                                    64505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 76753.79                       # Real time elapsed on the host
host_tick_rate                               42509124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945626710                       # Number of instructions simulated
sim_ops                                    4951010837                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.262736                       # Number of seconds simulated
sim_ticks                                3262736453500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.525536                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              407783630                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           409727642                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         50828830                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        495037530                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            995804                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1005649                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9845                       # Number of indirect misses.
system.cpu0.branchPred.lookups              527029910                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7228                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        591839                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         50819116                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224465712                       # Number of branches committed
system.cpu0.commit.bw_lim_events             99463278                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1779939                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1112640477                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759192544                       # Number of instructions committed
system.cpu0.commit.committedOps            1759784535                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6333202798                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.277866                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.247013                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5864983005     92.61%     92.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168950546      2.67%     95.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     62217847      0.98%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34236312      0.54%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27650749      0.44%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18437061      0.29%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     35653166      0.56%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21610834      0.34%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     99463278      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6333202798                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666457624                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1821418                       # Number of function calls committed.
system.cpu0.commit.int_insts               1402780252                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444823679                       # Number of loads committed
system.cpu0.commit.membars                    1181940                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182519      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813145957     46.21%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205512268     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112693833      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26875463      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37604244      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277625564     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1364930      0.08%     86.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167789954      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78496947      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1759784535                       # Class of committed instruction
system.cpu0.commit.refs                     525277395                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759192544                       # Number of Instructions Simulated
system.cpu0.committedOps                   1759784535                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.707234                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.707234                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5066048934                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9822                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           326802700                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3273132412                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               290932075                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                972233916                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56480989                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                14600                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            125731427                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  527029910                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                273516570                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6163684750                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4803059                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          341                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4024761261                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles              112981406                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.080811                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         291251463                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         408779434                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.617130                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6511427341                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.618269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.278948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4381106902     67.28%     67.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1462058494     22.45%     89.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127726794      1.96%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               308264815      4.73%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26043231      0.40%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2970231      0.05%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158322057      2.43%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                44926226      0.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8591      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6511427341                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781223168                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               659311568                       # number of floating regfile writes
system.cpu0.idleCycles                       10311863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57302188                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321626228                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.405946                       # Inst execution rate
system.cpu0.iew.exec_refs                  1069647616                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85272050                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2961641675                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            736356396                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            883712                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         68153388                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110334953                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2868581702                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            984375566                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54549440                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2647473585                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              28625023                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            532122152                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56480989                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            586309066                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60850417                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1181227                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6097609                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    291532717                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29881237                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6097609                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25481008                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31821180                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1769454205                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2183552804                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765743                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1354946786                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.334811                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2197168122                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2692165096                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1132326376                       # number of integer regfile writes
system.cpu0.ipc                              0.269743                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.269743                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1184207      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1131157784     41.86%     41.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7174      0.00%     41.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  995      0.00%     41.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223678013      8.28%     50.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                563      0.00%     50.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154020272      5.70%     55.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27128939      1.00%     56.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41034694      1.52%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           679016394     25.13%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1373931      0.05%     84.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      322482224     11.93%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83453481      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2702023024                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1089404909                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1983500893                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    741946981                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1519780840                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  264412428                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.097857                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6618047      2.50%      2.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      2.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                59984      0.02%      2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               490726      0.19%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3482      0.00%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            180935836     68.43%     71.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              319388      0.12%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57666328     21.81%     93.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5681      0.00%     93.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         18292815      6.92%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           20139      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1875846336                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10225076745                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1441605823                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2463694195                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2865945340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2702023024                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2636362                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1108797170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28691820                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        856423                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    963612741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6511427341                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.414966                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.081633                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5287729610     81.21%     81.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          565915425      8.69%     89.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          265246808      4.07%     93.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          142485400      2.19%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          146175497      2.24%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           59947198      0.92%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           23267320      0.36%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11164779      0.17%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9495304      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6511427341                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.414310                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61777507                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40160144                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           736356396                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110334953                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805084726                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420170723                       # number of misc regfile writes
system.cpu0.numCycles                      6521739204                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3733834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4349042803                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455484335                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             218212334                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               369986485                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             527550674                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             40487523                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4352328610                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3089033238                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2579197933                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                968959652                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12145303                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56480989                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            766599497                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1123713603                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1351756015                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3000572595                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        357915                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6977                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                672145028                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6945                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9105954933                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5923590026                       # The number of ROB writes
system.cpu0.timesIdled                          96385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1688                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.517784                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              405300703                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           407264598                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50473965                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        491774415                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            975826                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         978903                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3077                       # Number of indirect misses.
system.cpu1.branchPred.lookups              523572576                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1714                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586865                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50469863                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223107780                       # Number of branches committed
system.cpu1.commit.bw_lim_events             98848849                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1766620                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1105260710                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749824721                       # Number of instructions committed
system.cpu1.commit.committedOps            1750413084                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6336264860                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.276253                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.243491                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5870845200     92.65%     92.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    167472886      2.64%     95.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61765057      0.97%     96.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     34478051      0.54%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     27638172      0.44%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18314776      0.29%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     35254512      0.56%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     21647357      0.34%     98.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     98848849      1.56%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6336264860                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 663108783                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1774325                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395486417                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442454882                       # Number of loads committed
system.cpu1.commit.membars                    1174318                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1174318      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808801958     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204169812     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112213518      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26694361      1.53%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37364431      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276115949     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1211148      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166925798      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78256735      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1750413084                       # Class of committed instruction
system.cpu1.commit.refs                     522509630                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749824721                       # Number of Instructions Simulated
system.cpu1.committedOps                   1750413084                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.723365                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.723365                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5081084764                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4117                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           324932825                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3253648498                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               287649128                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                962978728                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56093194                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11565                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            125531757                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  523572576                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                271769759                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6169563052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4769883                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                    3999377774                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles              112194592                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.080361                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         287677210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         406276529                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.613850                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6513337571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.614190                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.275430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4396179361     67.50%     67.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1452695969     22.30%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127420614      1.96%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               306440779      4.70%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25835175      0.40%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2953208      0.05%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               157228475      2.41%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44581762      0.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2228      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6513337571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                777707683                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               656538215                       # number of floating regfile writes
system.cpu1.idleCycles                        1898058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            56918032                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               319558343                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.404142                       # Inst execution rate
system.cpu1.iew.exec_refs                  1063770983                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84867764                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2980829903                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            732032879                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            877225                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         67818022                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109748439                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2851871606                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            978903219                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54178969                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2633080088                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              29088857                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            530259028                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56093194                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            585024436                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     60498223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1168149                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6055490                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    289577997                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29693691                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6055490                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25299631                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31618401                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1760037084                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2171783078                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.766121                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1348401895                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.333339                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2185324119                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2676804612                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1125701534                       # number of integer regfile writes
system.cpu1.ipc                              0.268574                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268574                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175610      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1124557089     41.85%     41.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 546      0.00%     41.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          222455167      8.28%     50.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153435372      5.71%     55.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26944186      1.00%     56.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.39%     58.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40885873      1.52%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           674737348     25.11%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1214850      0.05%     84.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      321156370     11.95%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83212134      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2687259057                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1085719473                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1976053255                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    738919842                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1510943665                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  264160805                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.098301                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6594592      2.50%      2.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                64361      0.02%      2.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               509678      0.19%      2.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3597      0.00%      2.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            180747656     68.42%     71.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              327750      0.12%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              57419952     21.74%     93.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   18      0.00%     93.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         18473170      6.99%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           20031      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1864524779                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10204331731                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1432863236                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2448440401                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2849251392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2687259057                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2620214                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1101458522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28368496                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        853594                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    956551002                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6513337571                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.412578                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.079371                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5297130861     81.33%     81.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          561827170      8.63%     89.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          263778891      4.05%     94.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          142002811      2.18%     96.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          145106391      2.23%     98.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           59632846      0.92%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           23235762      0.36%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11121406      0.17%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9501433      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6513337571                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.412458                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61377722                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39887872                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           732032879                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109748439                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              801542401                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417926250                       # number of misc regfile writes
system.cpu1.numCycles                      6515235629                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10105022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4363918482                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447846927                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             217297600                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               366345138                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             527350152                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             40263739                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4326607535                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3070888349                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2564099847                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                960057570                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12564029                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56093194                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            766660771                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1116252920                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1343790791                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2982816744                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        262416                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6058                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                671945600                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6044                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9092887941                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5888933866                       # The number of ROB writes
system.cpu1.timesIdled                          18085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        106388125                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2667293                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           113604392                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             591372012                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    268548098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     534212573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8038988                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2432954                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    198638461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    179418472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    397259346                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      181851426                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          262082922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11727536                       # Transaction distribution
system.membus.trans_dist::WritebackClean         9832                       # Transaction distribution
system.membus.trans_dist::CleanEvict        253940316                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           812067                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2827                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5637072                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5633030                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     262082923                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    801928525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              801928525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  17885012480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             17885012480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           572663                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         268534889                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               268534889    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           268534889                       # Request fanout histogram
system.membus.respLayer1.occupancy       1405038150214                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             43.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        641031981768                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                912                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          456                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4094616.228070                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4949803.010808                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          456    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     21979500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            456                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3260869308500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1867145000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    273416022                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       273416022                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    273416022                       # number of overall hits
system.cpu0.icache.overall_hits::total      273416022                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100546                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100546                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100546                       # number of overall misses
system.cpu0.icache.overall_misses::total       100546                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7858151989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7858151989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7858151989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7858151989                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    273516568                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273516568                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    273516568                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273516568                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000368                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000368                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000368                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000368                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 78154.794711                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 78154.794711                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 78154.794711                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 78154.794711                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10346                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              169                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.218935                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89925                       # number of writebacks
system.cpu0.icache.writebacks::total            89925                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10621                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10621                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10621                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10621                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89925                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89925                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89925                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89925                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7137338989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7137338989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7137338989                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7137338989                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000329                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000329                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 79369.908135                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 79369.908135                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 79369.908135                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 79369.908135                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89925                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    273416022                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      273416022                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100546                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100546                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7858151989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7858151989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    273516568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273516568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000368                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000368                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 78154.794711                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 78154.794711                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10621                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10621                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89925                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89925                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7137338989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7137338989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 79369.908135                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 79369.908135                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          273506225                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89957                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3040.410696                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547123061                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547123061                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    387336173                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       387336173                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    387336173                       # number of overall hits
system.cpu0.dcache.overall_hits::total      387336173                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    276622437                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     276622437                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    276622437                       # number of overall misses
system.cpu0.dcache.overall_misses::total    276622437                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 23169720947638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 23169720947638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 23169720947638                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 23169720947638                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    663958610                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    663958610                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    663958610                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    663958610                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.416626                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.416626                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.416626                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.416626                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83759.369626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83759.369626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83759.369626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83759.369626                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3674194549                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1647482                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         63096454                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          27149                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.231395                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.682972                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98857918                       # number of writebacks
system.cpu0.dcache.writebacks::total         98857918                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    177345681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    177345681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    177345681                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    177345681                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99276756                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99276756                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99276756                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99276756                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10430157880875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10430157880875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10430157880875                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10430157880875                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149523                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105061.429292                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105061.429292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105061.429292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105061.429292                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98857635                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    340280836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      340280836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    243819790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    243819790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20754072269000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20754072269000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    584100626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    584100626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.417428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.417428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85120.540334                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85120.540334                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    148691308                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    148691308                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95128482                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95128482                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10062768524000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10062768524000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105780.816769                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105780.816769                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     47055337                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      47055337                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     32802647                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     32802647                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2415648678638                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2415648678638                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79857984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79857984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.410762                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.410762                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73641.882579                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73641.882579                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     28654373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     28654373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4148274                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4148274                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 367389356875                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 367389356875                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051946                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051946                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88564.390123                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88564.390123                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3074                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3074                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1098                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1098                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     38219500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38219500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.263183                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.263183                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34808.287796                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34808.287796                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1070                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1070                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       540500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       540500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006711                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006711                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19303.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19303.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2593                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2593                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1292                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1292                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6012500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6012500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3885                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3885                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.332561                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.332561                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4653.637771                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4653.637771                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1291                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1291                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4721500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4721500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.332304                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.332304                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3657.242448                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3657.242448                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3102                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3102                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588737                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588737                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  13883577000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  13883577000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       591839                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       591839                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994759                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994759                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23581.967840                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23581.967840                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588736                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588736                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  13294840000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  13294840000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994757                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994757                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22582.006196                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22582.006196                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948394                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          487475412                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99509688                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.898773                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948394                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1428626668                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1428626668                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5720                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9995355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10025000                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20028496                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5720                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9995355                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2421                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10025000                       # number of overall hits
system.l2.overall_hits::total                20028496                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             84206                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          88874230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17194                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          88583253                       # number of demand (read+write) misses
system.l2.demand_misses::total              177558883                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            84206                       # number of overall misses
system.l2.overall_misses::.cpu0.data         88874230                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17194                       # number of overall misses
system.l2.overall_misses::.cpu1.data         88583253                       # number of overall misses
system.l2.overall_misses::total             177558883                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6927614000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10128354103046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1434301500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10115868155295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20252584173841                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6927614000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10128354103046                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1434301500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10115868155295                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20252584173841                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98869585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98608253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197587379                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98869585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98608253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197587379                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.936392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.898904                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.876574                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.898335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898635                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.936392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.898904                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.876574                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.898335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898635                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82269.838254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113962.777546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83418.721647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114196.169284                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114061.227643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82269.838254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113962.777546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83418.721647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114196.169284                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114061.227643                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1376108                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     42175                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.628524                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  87205839                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            11727520                       # number of writebacks
system.l2.writebacks::total                  11727520                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         691174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         696355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1387937                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        691174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        696355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1387937                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        84043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     88183056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     87886898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         176170946                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        84043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     88183056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     87886898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     96203815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        272374761                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6079923506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9205011566645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1252132001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9196005874593                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 18408349496745                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6079923506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9205011566645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1252132001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9196005874593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8447531698184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 26855881194929                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.934580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.891913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.864084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.891273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.891610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.934580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.891913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.864084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.891273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.378503                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72343.009007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104385.263838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73876.452947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104634.548310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104491.404029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72343.009007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104385.263838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73876.452947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104634.548310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87808.697588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98599.007839                       # average overall mshr miss latency
system.l2.replacements                      442545934                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14381996                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14381996                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           16                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             16                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14382012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14382012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176802105                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176802105                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         9832                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           9832                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176811937                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176811937                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000056                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000056                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         9832                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         9832                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000056                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000056                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     96203815                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       96203815                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8447531698184                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8447531698184                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87808.697588                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87808.697588                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           14323                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           14660                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                28983                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        124568                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        122672                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             247240                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    815200000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    888328500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1703528500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       138891                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       137332                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           276223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.896876                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.893251                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.895074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6544.216813                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7241.493576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6890.181605                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         8419                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         9240                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           17659                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       116149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       113432                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        229581                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2765487638                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2743468097                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5508955735                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.836260                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.825969                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.831144                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23809.827360                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24186.015384                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23995.695354                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                166                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       147500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       207500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           84                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.035714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.141414                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.092896                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 10535.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12205.882353                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       283000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       342500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.035714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.141414                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.092896                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20147.058824                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1252400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1231997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2484397                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2878280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2867780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5746060                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 349438633479                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 360854808420                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  710293441899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4130680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4099777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8230457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.696805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.699497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.698146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 121405.364829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 125830.715194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123613.996704                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        55476                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        59369                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           114845                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2822804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2808411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5631215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 317823208995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 329303143432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 647126352427                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.683375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.685016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.684192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 112591.313104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117256.036752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114917.713571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5720                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        84206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           101400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6927614000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1434301500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8361915500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.936392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.876574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.925681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82269.838254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83418.721647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82464.649901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          163                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           408                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        84043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       100992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6079923506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1252132001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7332055507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.934580                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.864084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.921956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72343.009007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73876.452947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72600.359504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8742955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      8793003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17535958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     85995950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     85715473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       171711423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 9778915469567                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 9755013346875                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 19533928816442                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94738905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94508476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189247381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.907715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.906961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113713.674534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113806.912631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113760.217434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       635698                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       636986                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1272684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     85360252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     85078487                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    170438739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 8887188357650                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8866702731161                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 17753891088811                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.901005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.900221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.900613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104113.895513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104217.917406                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104165.820476                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   479031361                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 442545998                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.082444                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.439404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.204232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.332951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.016259                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.694366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.034441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.234629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3555041422                       # Number of tag accesses
system.l2.tags.data_accesses               3555041422                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5378688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5643904768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1084736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5624934592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   5858518144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        17133820928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5378688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1084736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6463424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    750562304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       750562304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          84042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       88186012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       87889603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     91539346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           267715952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11727536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11727536                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1648521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1729807126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           332462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1723992934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1795584237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5251365279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1648521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       332462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1980983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230040739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230040739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230040739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1648521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1729807126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          332462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1723992934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1795584237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5481406018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10123034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     84043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  87306119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  87012705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  86941362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000225292250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       631635                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       631635                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           361403787                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9545890                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   267715953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11737368                       # Number of write requests accepted
system.mem_ctrls.readBursts                 267715953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11737368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                6354775                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1614334                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15434061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15594574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          16444778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          16837102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          17119581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          17182192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          16878437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          16678881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          16544868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          16096220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         16120573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         16585223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15839018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         16183028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         15884749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15937893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            619014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            617230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            594848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            650746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            638493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            644051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            618939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            618546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            697741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            619918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           704005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           621005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           619378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           619674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           619631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           619818                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 11739965762144                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1306805890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            16640487849644                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44918.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63668.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                136508634                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9337365                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             267715953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11737368                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9566195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                20183716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                30223573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                35690321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                35567217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                32123017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                26890676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                21636654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                16426783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                11654734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                7870194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                5480093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3609848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2134103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1194747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 643396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 323988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 125336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  14815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 340995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 481746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 554906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 599679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 627999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 645651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 657074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 663915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 669905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 687202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 669617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 664769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 662081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 658986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 656413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 655985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 114340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  51507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  24445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    125638212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    138.293824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.795056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.745981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     89220026     71.01%     71.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     18640029     14.84%     85.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7840933      6.24%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3268811      2.60%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1781769      1.42%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1212664      0.97%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       645269      0.51%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       531948      0.42%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2496763      1.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    125638212                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       631635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     413.785192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    223.873502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    363.676728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        305339     48.34%     48.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        16287      2.58%     50.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         4521      0.72%     51.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        17310      2.74%     54.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        54530      8.63%     63.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767        88167     13.96%     76.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        79064     12.52%     89.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        44135      6.99%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151        16278      2.58%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         4532      0.72%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1027      0.16%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          248      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          107      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           56      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        631635                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       631635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.026720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.024807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.263627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           623177     98.66%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3166      0.50%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3510      0.56%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              987      0.16%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              465      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              164      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              124      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        631635                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            16727115392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               406705600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               647874368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             17133820992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            751191552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5126.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5251.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        41.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3262736519500                       # Total gap between requests
system.mem_ctrls.avgGap                      11675.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5378752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5587591616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1084736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5568813120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   5564247168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    647874368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1648540.136985354591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1712547640.801966428757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 332462.034693725524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1706792197.091563224792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1705392772.999218225479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198567790.329805135727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        84043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     88186012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     87889603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     91539346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11737368                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2604558106                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5535686663036                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    548370862                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5539100716003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5562547541637                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 81294239148734                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30990.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62772.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32354.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63023.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60766.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6926104.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         444330189660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         236167092810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        922427824080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26732507400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     257557516320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1474583169120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11136469920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3372934769310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1033.774814                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5908229481                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 108950104250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3147878119769                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         452726665440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         240629921730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        943690979700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26109745740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     257557516320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1475404091100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10445164320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3406564084350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1044.081903                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4039316939                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 108950110750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3149747025811                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1258                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          630                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8125323.015873                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10763830.388813                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          630    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69804500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            630                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3257617500000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5118953500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    271748225                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       271748225                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    271748225                       # number of overall hits
system.cpu1.icache.overall_hits::total      271748225                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        21534                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21534                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        21534                       # number of overall misses
system.cpu1.icache.overall_misses::total        21534                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1628913499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1628913499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1628913499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1628913499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    271769759                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    271769759                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    271769759                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    271769759                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000079                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000079                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75643.795811                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75643.795811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75643.795811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75643.795811                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19615                       # number of writebacks
system.cpu1.icache.writebacks::total            19615                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1919                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1919                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1919                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1919                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19615                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19615                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1493062999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1493062999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1493062999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1493062999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76118.429722                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76118.429722                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76118.429722                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76118.429722                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19615                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    271748225                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      271748225                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        21534                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21534                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1628913499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1628913499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    271769759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    271769759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75643.795811                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75643.795811                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1919                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1919                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1493062999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1493062999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76118.429722                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76118.429722                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          273847982                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19647                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13938.412073                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        543559133                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       543559133                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    382305464                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       382305464                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    382305464                       # number of overall hits
system.cpu1.dcache.overall_hits::total      382305464                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    277894453                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     277894453                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    277894453                       # number of overall misses
system.cpu1.dcache.overall_misses::total    277894453                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 23322414331309                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 23322414331309                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 23322414331309                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 23322414331309                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    660199917                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    660199917                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    660199917                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    660199917                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.420925                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.420925                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.420925                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.420925                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83925.440323                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83925.440323                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83925.440323                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83925.440323                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3651220883                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1647530                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         62674104                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          26870                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.257249                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.314849                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98578165                       # number of writebacks
system.cpu1.dcache.writebacks::total         98578165                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    178883604                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    178883604                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    178883604                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    178883604                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99010849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99010849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99010849                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99010849                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10418260656902                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10418260656902                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10418260656902                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10418260656902                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.149971                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.149971                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.149971                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.149971                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105223.425131                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105223.425131                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105223.425131                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105223.425131                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98577997                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    337850546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      337850546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    242885633                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    242885633                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20705243205500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20705243205500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    580736179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    580736179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.418237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.418237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85246.883275                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85246.883275                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    147990163                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    147990163                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94895470                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94895470                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10039610672500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10039610672500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105796.521926                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105796.521926                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     44454918                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      44454918                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     35008820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     35008820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2617171125809                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2617171125809                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79463738                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79463738                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.440563                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.440563                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74757.478996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74757.478996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     30893441                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     30893441                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4115379                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4115379                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 378649984402                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 378649984402                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051789                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051789                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92008.532969                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92008.532969                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          863                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          863                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38113500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38113500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.187813                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.187813                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44163.962920                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44163.962920                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          822                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          822                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       449000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       449000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008923                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008923                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10951.219512                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10951.219512                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2405                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2405                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1703                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1703                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      8041500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      8041500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.414557                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.414557                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4721.961245                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4721.961245                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1703                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1703                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6339500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6339500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.414557                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.414557                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3722.548444                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3722.548444                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2019                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2019                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584846                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584846                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  13855046999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  13855046999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586865                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586865                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996560                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996560                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23690.077386                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23690.077386                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584846                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584846                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  13270200999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  13270200999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996560                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996560                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22690.077386                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22690.077386                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.937028                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          482170466                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99241614                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.858551                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.937028                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998032                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998032                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1420832553                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1420832553                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3262736453500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190136855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26109532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183162715                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       430819545                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        164277717                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             868                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          842034                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2993                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         845027                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8724374                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8724374                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109541                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190027315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       269776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297801337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296985679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595115637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11510400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12654557376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2510720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12619931776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25288510272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       608668123                       # Total snoops (count)
system.tol2bus.snoopTraffic                 832143360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        806536317                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.239774                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.433953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              615583097     76.32%     76.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1              188520266     23.37%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2432954      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          806536317                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       396202765765                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149628616877                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134988297                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149215891093                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29562219                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1302642                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
