Running: D:\softwares\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/softwares/xilinx projects/Half_adder_dataflow_18ec068/Full_adder_18ec068_structural_tb_isim_beh.exe -prj D:/softwares/xilinx projects/Half_adder_dataflow_18ec068/Full_adder_18ec068_structural_tb_beh.prj work.Full_adder_18ec068_structural_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/softwares/xilinx projects/Half_adder_dataflow_18ec068/Half_adder_dataflow_18ec068.v" into library work
Analyzing Verilog file "D:/softwares/xilinx projects/Half_adder_dataflow_18ec068/Full_adder_18ec068_structural.v" into library work
Analyzing Verilog file "D:/softwares/xilinx projects/Half_adder_dataflow_18ec068/Full_adder_18ec068_structural_tb.v" into library work
Analyzing Verilog file "D:/softwares/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Half_adder_dataflow_18ec068
Compiling module Full_adder_18ec068_structural
Compiling module Full_adder_18ec068_structural_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/softwares/xilinx projects/Half_adder_dataflow_18ec068/Full_adder_18ec068_structural_tb_isim_beh.exe
Fuse Memory Usage: 26796 KB
Fuse CPU Usage: 592 ms
