

================================================================
== Vitis HLS Report for 'kernel_symm'
================================================================
* Date:           Fri Dec 13 11:16:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_symm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  68672906|  68672906|  0.275 sec|  0.275 sec|  68672907|  68672907|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                           |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                  Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_kernel_symm_Pipeline_L2_fu_1189        |kernel_symm_Pipeline_L2        |     3003|     3003|  12.012 us|  12.012 us|  3003|  3003|       no|
        |grp_kernel_symm_Pipeline_L21_fu_1212       |kernel_symm_Pipeline_L21       |     2988|     2988|  11.952 us|  11.952 us|  2988|  2988|       no|
        |grp_kernel_symm_Pipeline_L24_fu_1235       |kernel_symm_Pipeline_L24       |     5004|     5004|  20.016 us|  20.016 us|  5004|  5004|       no|
        |grp_kernel_symm_Pipeline_L22_fu_1250       |kernel_symm_Pipeline_L22       |     3003|     3003|  12.012 us|  12.012 us|  3003|  3003|       no|
        |grp_kernel_symm_Pipeline_L25_fu_1273       |kernel_symm_Pipeline_L25       |     5004|     5004|  20.016 us|  20.016 us|  5004|  5004|       no|
        |grp_kernel_symm_Pipeline_L23_fu_1288       |kernel_symm_Pipeline_L23       |     3003|     3003|  12.012 us|  12.012 us|  3003|  3003|       no|
        |grp_kernel_symm_Pipeline_7_fu_1311         |kernel_symm_Pipeline_7         |        6|        6|  24.000 ns|  24.000 ns|     6|     6|       no|
        |grp_kernel_symm_Pipeline_merlinL0_fu_1318  |kernel_symm_Pipeline_merlinL0  |     1405|     1405|   5.620 us|   5.620 us|  1405|  1405|       no|
        |grp_kernel_symm_Pipeline_L3_fu_1377        |kernel_symm_Pipeline_L3        |     3004|     3004|  12.016 us|  12.016 us|  3004|  3004|       no|
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL2   |  68656600|  68656600|    343283|          -|          -|   200|        no|
        | + merlinL1  |    343200|    343200|      1430|          -|          -|   240|        no|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2398|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|    10|    17668|    14116|    0|
|Memory               |      256|     -|        0|        0|   64|
|Multiplexer          |        -|     -|        -|     6534|    -|
|Register             |        -|     -|     2268|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      346|    10|    19936|    23048|   64|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       24|    ~0|        2|        5|   20|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        8|    ~0|       ~0|        1|    6|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                            |control_s_axi                        |        0|   0|   322|   552|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U180        |fadd_32ns_32ns_32_7_full_dsp_1       |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U181         |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U182         |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|   143|    78|    0|
    |grp_kernel_symm_Pipeline_7_fu_1311         |kernel_symm_Pipeline_7               |        0|   0|    38|  1143|    0|
    |grp_kernel_symm_Pipeline_L2_fu_1189        |kernel_symm_Pipeline_L2              |        0|   0|   605|   375|    0|
    |grp_kernel_symm_Pipeline_L21_fu_1212       |kernel_symm_Pipeline_L21             |        0|   0|   605|   375|    0|
    |grp_kernel_symm_Pipeline_L22_fu_1250       |kernel_symm_Pipeline_L22             |        0|   0|   605|   375|    0|
    |grp_kernel_symm_Pipeline_L23_fu_1288       |kernel_symm_Pipeline_L23             |        0|   0|   605|   375|    0|
    |grp_kernel_symm_Pipeline_L24_fu_1235       |kernel_symm_Pipeline_L24             |        0|   1|  1087|   488|    0|
    |grp_kernel_symm_Pipeline_L25_fu_1273       |kernel_symm_Pipeline_L25             |        0|   1|  1087|   488|    0|
    |grp_kernel_symm_Pipeline_L3_fu_1377        |kernel_symm_Pipeline_L3              |        0|   0|   672|   482|    0|
    |grp_kernel_symm_Pipeline_merlinL0_fu_1318  |kernel_symm_Pipeline_merlinL0        |        0|   0|   875|   829|    0|
    |merlin_gmem_kernel_symm_256_0_m_axi_U      |merlin_gmem_kernel_symm_256_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_symm_512_0_m_axi_U      |merlin_gmem_kernel_symm_512_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_symm_512_C_m_axi_U      |merlin_gmem_kernel_symm_512_C_m_axi  |       30|   0|  3521|  2695|    0|
    |sparsemux_33_4_32_1_1_U183                 |sparsemux_33_4_32_1_1                |        0|   0|     0|    65|    0|
    |sparsemux_33_4_32_1_1_U184                 |sparsemux_33_4_32_1_1                |        0|   0|     0|    65|    0|
    |sparsemux_33_4_32_1_1_U185                 |sparsemux_33_4_32_1_1                |        0|   0|     0|    65|    0|
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                      |                                     |       90|  10| 17668| 14116|    0|
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_4_1_buf_U     |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_1_buf_8_U   |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_1_buf_9_U   |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_1_buf_10_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_1_buf_11_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_1_buf_12_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_1_buf_13_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_1_buf_14_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_0_buf_U     |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_0_buf_8_U   |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_0_buf_9_U   |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_0_buf_10_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_0_buf_11_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_0_buf_12_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_0_buf_13_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |A_4_0_buf_14_U  |A_4_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |B_3_0_buf_U     |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_16_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_17_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_18_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_19_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_20_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_21_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_22_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_23_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_24_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_25_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_26_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_27_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_28_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_29_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_3_0_buf_30_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_U     |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_16_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_17_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_18_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_19_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_20_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_21_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_22_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_23_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_24_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_25_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_26_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_27_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_28_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_29_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_1_buf_30_U  |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_U         |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_16_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_17_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_18_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_19_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_20_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_21_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_22_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_23_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_24_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_25_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_26_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_27_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_28_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_29_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_30_U      |B_3_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_4_0_buf_U     |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_16_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_17_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_18_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_19_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_20_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_21_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_22_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_23_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_24_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_25_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_26_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_27_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_28_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_29_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    |B_4_0_buf_30_U  |B_4_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2985|   32|     1|        95520|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                         |      256|  0|   0|   64|271760| 2560|    80|      8696320|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |add_ln126_1_fu_1524_p2             |         +|   0|  0|    28|          21|          13|
    |add_ln126_2_fu_1530_p2             |         +|   0|  0|    20|          13|           5|
    |add_ln126_fu_1542_p2               |         +|   0|  0|    15|           8|           1|
    |add_ln132_fu_1635_p2               |         +|   0|  0|    15|           8|           1|
    |add_ln147_fu_1659_p2               |         +|   0|  0|    19|          12|          12|
    |empty_51_fu_1552_p2                |         +|   0|  0|    71|          64|          64|
    |sub_ln147_fu_1616_p2               |         -|   0|  0|    19|          12|          12|
    |icmp_ln126_fu_1536_p2              |      icmp|   0|  0|    15|           8|           7|
    |icmp_ln132_fu_1629_p2              |      icmp|   0|  0|    15|           8|           6|
    |empty_53_fu_1596_p2                |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_state1                    |        or|   0|  0|     2|           1|           1|
    |ap_block_state147_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|     2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|     2|           1|           1|
    |ap_block_state75_io                |        or|   0|  0|     2|           1|           1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |Total                              |          |   0|  0|  2398|         671|         638|
    +-----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_4_0_buf_10_address0                   |    14|          3|   13|         39|
    |A_4_0_buf_10_ce0                        |    14|          3|    1|          3|
    |A_4_0_buf_10_we0                        |     9|          2|    1|          2|
    |A_4_0_buf_11_address0                   |    14|          3|   13|         39|
    |A_4_0_buf_11_ce0                        |    14|          3|    1|          3|
    |A_4_0_buf_11_we0                        |     9|          2|    1|          2|
    |A_4_0_buf_12_address0                   |    14|          3|   13|         39|
    |A_4_0_buf_12_ce0                        |    14|          3|    1|          3|
    |A_4_0_buf_12_we0                        |     9|          2|    1|          2|
    |A_4_0_buf_13_address0                   |    14|          3|   13|         39|
    |A_4_0_buf_13_ce0                        |    14|          3|    1|          3|
    |A_4_0_buf_13_we0                        |     9|          2|    1|          2|
    |A_4_0_buf_14_address0                   |    14|          3|   13|         39|
    |A_4_0_buf_14_ce0                        |    14|          3|    1|          3|
    |A_4_0_buf_14_we0                        |     9|          2|    1|          2|
    |A_4_0_buf_8_address0                    |    14|          3|   13|         39|
    |A_4_0_buf_8_ce0                         |    14|          3|    1|          3|
    |A_4_0_buf_8_we0                         |     9|          2|    1|          2|
    |A_4_0_buf_9_address0                    |    14|          3|   13|         39|
    |A_4_0_buf_9_ce0                         |    14|          3|    1|          3|
    |A_4_0_buf_9_we0                         |     9|          2|    1|          2|
    |A_4_0_buf_address0                      |    14|          3|   13|         39|
    |A_4_0_buf_ce0                           |    14|          3|    1|          3|
    |A_4_0_buf_we0                           |     9|          2|    1|          2|
    |A_4_1_buf_10_address0                   |    14|          3|   13|         39|
    |A_4_1_buf_10_ce0                        |    14|          3|    1|          3|
    |A_4_1_buf_10_we0                        |     9|          2|    1|          2|
    |A_4_1_buf_11_address0                   |    14|          3|   13|         39|
    |A_4_1_buf_11_ce0                        |    14|          3|    1|          3|
    |A_4_1_buf_11_we0                        |     9|          2|    1|          2|
    |A_4_1_buf_12_address0                   |    14|          3|   13|         39|
    |A_4_1_buf_12_ce0                        |    14|          3|    1|          3|
    |A_4_1_buf_12_we0                        |     9|          2|    1|          2|
    |A_4_1_buf_13_address0                   |    14|          3|   13|         39|
    |A_4_1_buf_13_ce0                        |    14|          3|    1|          3|
    |A_4_1_buf_13_we0                        |     9|          2|    1|          2|
    |A_4_1_buf_14_address0                   |    14|          3|   13|         39|
    |A_4_1_buf_14_ce0                        |    14|          3|    1|          3|
    |A_4_1_buf_14_we0                        |     9|          2|    1|          2|
    |A_4_1_buf_8_address0                    |    14|          3|   13|         39|
    |A_4_1_buf_8_ce0                         |    14|          3|    1|          3|
    |A_4_1_buf_8_we0                         |     9|          2|    1|          2|
    |A_4_1_buf_9_address0                    |    14|          3|   13|         39|
    |A_4_1_buf_9_ce0                         |    14|          3|    1|          3|
    |A_4_1_buf_9_we0                         |     9|          2|    1|          2|
    |A_4_1_buf_address0                      |    14|          3|   13|         39|
    |A_4_1_buf_ce0                           |    14|          3|    1|          3|
    |A_4_1_buf_we0                           |     9|          2|    1|          2|
    |B_3_0_buf_16_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_16_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_16_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_17_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_17_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_17_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_18_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_18_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_18_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_19_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_19_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_19_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_20_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_20_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_20_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_21_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_21_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_21_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_22_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_22_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_22_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_23_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_23_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_23_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_24_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_24_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_24_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_25_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_25_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_25_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_26_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_26_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_26_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_27_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_27_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_27_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_28_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_28_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_28_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_29_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_29_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_29_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_30_address0                   |    14|          3|   12|         36|
    |B_3_0_buf_30_ce0                        |    14|          3|    1|          3|
    |B_3_0_buf_30_we0                        |     9|          2|    1|          2|
    |B_3_0_buf_address0                      |    14|          3|   12|         36|
    |B_3_0_buf_ce0                           |    14|          3|    1|          3|
    |B_3_0_buf_we0                           |     9|          2|    1|          2|
    |B_4_0_buf_16_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_16_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_16_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_17_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_17_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_17_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_18_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_18_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_18_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_19_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_19_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_19_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_20_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_20_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_20_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_21_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_21_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_21_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_22_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_22_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_22_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_23_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_23_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_23_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_24_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_24_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_24_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_25_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_25_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_25_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_26_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_26_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_26_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_27_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_27_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_27_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_28_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_28_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_28_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_29_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_29_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_29_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_30_address0                   |    14|          3|   12|         36|
    |B_4_0_buf_30_ce0                        |    14|          3|    1|          3|
    |B_4_0_buf_30_we0                        |     9|          2|    1|          2|
    |B_4_0_buf_address0                      |    14|          3|   12|         36|
    |B_4_0_buf_ce0                           |    14|          3|    1|          3|
    |B_4_0_buf_we0                           |     9|          2|    1|          2|
    |B_4_1_buf_16_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_16_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_16_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_17_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_17_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_17_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_18_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_18_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_18_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_19_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_19_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_19_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_20_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_20_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_20_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_21_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_21_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_21_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_22_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_22_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_22_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_23_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_23_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_23_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_24_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_24_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_24_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_25_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_25_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_25_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_26_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_26_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_26_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_27_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_27_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_27_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_28_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_28_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_28_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_29_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_29_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_29_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_30_address0                   |    14|          3|   12|         36|
    |B_4_1_buf_30_ce0                        |    14|          3|    1|          3|
    |B_4_1_buf_30_we0                        |     9|          2|    1|          2|
    |B_4_1_buf_address0                      |    14|          3|   12|         36|
    |B_4_1_buf_ce0                           |    14|          3|    1|          3|
    |B_4_1_buf_we0                           |     9|          2|    1|          2|
    |C_buf_16_address0                       |    31|          6|   12|         72|
    |C_buf_16_ce0                            |    26|          5|    1|          5|
    |C_buf_16_d0                             |    20|          4|   32|        128|
    |C_buf_16_we0                            |    20|          4|    1|          4|
    |C_buf_17_address0                       |    31|          6|   12|         72|
    |C_buf_17_ce0                            |    26|          5|    1|          5|
    |C_buf_17_d0                             |    20|          4|   32|        128|
    |C_buf_17_we0                            |    20|          4|    1|          4|
    |C_buf_18_address0                       |    31|          6|   12|         72|
    |C_buf_18_ce0                            |    26|          5|    1|          5|
    |C_buf_18_d0                             |    20|          4|   32|        128|
    |C_buf_18_we0                            |    20|          4|    1|          4|
    |C_buf_19_address0                       |    31|          6|   12|         72|
    |C_buf_19_ce0                            |    26|          5|    1|          5|
    |C_buf_19_d0                             |    20|          4|   32|        128|
    |C_buf_19_we0                            |    20|          4|    1|          4|
    |C_buf_20_address0                       |    31|          6|   12|         72|
    |C_buf_20_ce0                            |    26|          5|    1|          5|
    |C_buf_20_d0                             |    20|          4|   32|        128|
    |C_buf_20_we0                            |    20|          4|    1|          4|
    |C_buf_21_address0                       |    31|          6|   12|         72|
    |C_buf_21_ce0                            |    26|          5|    1|          5|
    |C_buf_21_d0                             |    20|          4|   32|        128|
    |C_buf_21_we0                            |    20|          4|    1|          4|
    |C_buf_22_address0                       |    31|          6|   12|         72|
    |C_buf_22_ce0                            |    26|          5|    1|          5|
    |C_buf_22_d0                             |    20|          4|   32|        128|
    |C_buf_22_we0                            |    20|          4|    1|          4|
    |C_buf_23_address0                       |    31|          6|   12|         72|
    |C_buf_23_ce0                            |    26|          5|    1|          5|
    |C_buf_23_d0                             |    20|          4|   32|        128|
    |C_buf_23_we0                            |    20|          4|    1|          4|
    |C_buf_24_address0                       |    31|          6|   12|         72|
    |C_buf_24_ce0                            |    26|          5|    1|          5|
    |C_buf_24_d0                             |    20|          4|   32|        128|
    |C_buf_24_we0                            |    20|          4|    1|          4|
    |C_buf_25_address0                       |    31|          6|   12|         72|
    |C_buf_25_ce0                            |    26|          5|    1|          5|
    |C_buf_25_d0                             |    20|          4|   32|        128|
    |C_buf_25_we0                            |    20|          4|    1|          4|
    |C_buf_26_address0                       |    31|          6|   12|         72|
    |C_buf_26_ce0                            |    26|          5|    1|          5|
    |C_buf_26_d0                             |    20|          4|   32|        128|
    |C_buf_26_we0                            |    20|          4|    1|          4|
    |C_buf_27_address0                       |    31|          6|   12|         72|
    |C_buf_27_ce0                            |    26|          5|    1|          5|
    |C_buf_27_d0                             |    20|          4|   32|        128|
    |C_buf_27_we0                            |    20|          4|    1|          4|
    |C_buf_28_address0                       |    31|          6|   12|         72|
    |C_buf_28_ce0                            |    26|          5|    1|          5|
    |C_buf_28_d0                             |    20|          4|   32|        128|
    |C_buf_28_we0                            |    20|          4|    1|          4|
    |C_buf_29_address0                       |    31|          6|   12|         72|
    |C_buf_29_ce0                            |    26|          5|    1|          5|
    |C_buf_29_d0                             |    20|          4|   32|        128|
    |C_buf_29_we0                            |    20|          4|    1|          4|
    |C_buf_30_address0                       |    31|          6|   12|         72|
    |C_buf_30_ce0                            |    26|          5|    1|          5|
    |C_buf_30_d0                             |    20|          4|   32|        128|
    |C_buf_30_we0                            |    20|          4|    1|          4|
    |C_buf_address0                          |    31|          6|   12|         72|
    |C_buf_ce0                               |    26|          5|    1|          5|
    |C_buf_d0                                |    20|          4|   32|        128|
    |C_buf_we0                               |    20|          4|    1|          4|
    |ap_NS_fsm                               |  2074|        393|    1|        393|
    |ap_done                                 |     9|          2|    1|          2|
    |grp_fu_1400_ce                          |     9|          2|    1|          2|
    |grp_fu_1400_p0                          |    20|          4|   32|        128|
    |grp_fu_1400_p1                          |    20|          4|   32|        128|
    |grp_fu_1404_p0                          |    20|          4|   32|        128|
    |grp_fu_1404_p1                          |    14|          3|   32|         96|
    |grp_fu_1408_ce                          |     9|          2|    1|          2|
    |grp_fu_1408_p0                          |    14|          3|   32|         96|
    |grp_fu_1408_p1                          |    14|          3|   32|         96|
    |i_10_fu_200                             |     9|          2|    8|         16|
    |j_reg_1178                              |     9|          2|    8|         16|
    |merlin_gmem_kernel_symm_256_0_ARADDR    |    31|          6|   64|        384|
    |merlin_gmem_kernel_symm_256_0_ARLEN     |    26|          5|   32|        160|
    |merlin_gmem_kernel_symm_256_0_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_symm_256_0_RREADY    |    20|          4|    1|          4|
    |merlin_gmem_kernel_symm_256_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_symm_256_0_blk_n_R   |     9|          2|    1|          2|
    |merlin_gmem_kernel_symm_512_0_ARADDR    |    31|          6|   64|        384|
    |merlin_gmem_kernel_symm_512_0_ARLEN     |    31|          6|   32|        192|
    |merlin_gmem_kernel_symm_512_0_ARVALID   |    26|          5|    1|          5|
    |merlin_gmem_kernel_symm_512_0_RREADY    |    20|          4|    1|          4|
    |merlin_gmem_kernel_symm_512_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_symm_512_C_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_symm_512_C_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_symm_512_C_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_symm_512_C_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_symm_512_C_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_symm_512_C_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_symm_512_C_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_symm_512_C_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_symm_512_C_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_symm_512_C_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_symm_512_C_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_symm_512_C_blk_n_B   |     9|          2|    1|          2|
    |phi_mul7_fu_192                         |     9|          2|   21|         42|
    |phi_mul_fu_196                          |     9|          2|   13|         26|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  6534|       1321| 2293|       8925|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |A_3_0_buf_0323_fu_204                                   |   32|   0|   32|          0|
    |A_read_reg_1960                                         |   64|   0|   64|          0|
    |add_ln126_1_reg_2035                                    |   21|   0|   21|          0|
    |add_ln126_2_reg_2040                                    |   13|   0|   13|          0|
    |add_ln126_reg_2048                                      |    8|   0|    8|          0|
    |add_ln132_reg_2098                                      |    8|   0|    8|          0|
    |ap_CS_fsm                                               |  392|   0|  392|          0|
    |ap_done_reg                                             |    1|   0|    1|          0|
    |ap_rst_n_inv                                            |    1|   0|    1|          0|
    |ap_rst_reg_1                                            |    1|   0|    1|          0|
    |ap_rst_reg_2                                            |    1|   0|    1|          0|
    |b_assign_reg_2296                                       |   32|   0|   32|          0|
    |c_buf_10_addr_reg_2356                                  |   12|   0|   12|          0|
    |c_buf_11_addr_reg_2361                                  |   12|   0|   12|          0|
    |c_buf_12_addr_reg_2366                                  |   12|   0|   12|          0|
    |c_buf_13_addr_reg_2371                                  |   12|   0|   12|          0|
    |c_buf_14_addr_reg_2376                                  |   12|   0|   12|          0|
    |c_buf_15_addr_reg_2381                                  |   12|   0|   12|          0|
    |c_buf_1_addr_reg_2311                                   |   12|   0|   12|          0|
    |c_buf_2_addr_reg_2316                                   |   12|   0|   12|          0|
    |c_buf_3_addr_reg_2321                                   |   12|   0|   12|          0|
    |c_buf_4_addr_reg_2326                                   |   12|   0|   12|          0|
    |c_buf_5_addr_reg_2331                                   |   12|   0|   12|          0|
    |c_buf_6_addr_reg_2336                                   |   12|   0|   12|          0|
    |c_buf_7_addr_reg_2341                                   |   12|   0|   12|          0|
    |c_buf_8_addr_reg_2346                                   |   12|   0|   12|          0|
    |c_buf_9_addr_reg_2351                                   |   12|   0|   12|          0|
    |c_buf_addr_reg_2306                                     |   12|   0|   12|          0|
    |empty_52_reg_2058                                       |    6|   0|    6|          0|
    |empty_54_reg_2077                                       |  256|   0|  256|          0|
    |empty_55_reg_2090                                       |   32|   0|   32|          0|
    |grp_kernel_symm_Pipeline_7_fu_1311_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_symm_Pipeline_L21_fu_1212_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_symm_Pipeline_L22_fu_1250_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_symm_Pipeline_L23_fu_1288_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_symm_Pipeline_L24_fu_1235_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_symm_Pipeline_L25_fu_1273_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_symm_Pipeline_L2_fu_1189_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_symm_Pipeline_L3_fu_1377_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_symm_Pipeline_merlinL0_fu_1318_ap_start_reg  |    1|   0|    1|          0|
    |i_10_fu_200                                             |    8|   0|    8|          0|
    |i_reg_2030                                              |    8|   0|    8|          0|
    |j_reg_1178                                              |    8|   0|    8|          0|
    |lshr_ln_reg_2111                                        |    4|   0|    4|          0|
    |merlin_gmem_kernel_symm_256_0_addr_1_read_reg_2069      |  512|   0|  512|          0|
    |merlin_gmem_kernel_symm_256_0_addr_reg_2009             |   64|   0|   64|          0|
    |merlin_gmem_kernel_symm_512_0_addr_reg_2004             |   64|   0|   64|          0|
    |merlin_gmem_kernel_symm_512_C_addr_reg_1999             |   64|   0|   64|          0|
    |mul2_reg_2391                                           |   32|   0|   32|          0|
    |p_cast_reg_2053                                         |   58|   0|   58|          0|
    |phi_mul7_fu_192                                         |   21|   0|   21|          0|
    |phi_mul_fu_196                                          |   13|   0|   13|          0|
    |phi_mul_load_reg_2025                                   |   13|   0|   13|          0|
    |reg_1412                                                |   32|   0|   32|          0|
    |reg_1419                                                |   32|   0|   32|          0|
    |sub_ln147_reg_2082                                      |   12|   0|   12|          0|
    |tmp_1_reg_2386                                          |   32|   0|   32|          0|
    |tmp_2_reg_2301                                          |   32|   0|   32|          0|
    |trunc_ln132_reg_2103                                    |    4|   0|    4|          0|
    |trunc_ln1376_1_reg_1984                                 |   58|   0|   58|          0|
    |trunc_ln1376_2_reg_1992                                 |   58|   0|   58|          0|
    |trunc_ln_reg_1977                                       |   58|   0|   58|          0|
    |zext_ln147_2_reg_2116                                   |   12|   0|   64|         52|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   | 2268|   0| 2320|         52|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_symm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_symm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_symm|  return value|
|m_axi_merlin_gmem_kernel_symm_512_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_256_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_symm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_symm_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_symm_512_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

