/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [14:0] _01_;
  wire [10:0] _02_;
  reg [9:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [19:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [18:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = celloutsig_0_12z ? celloutsig_0_26z : celloutsig_0_33z;
  assign celloutsig_1_6z = in_data[150] ? celloutsig_1_3z : celloutsig_1_5z[8];
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_1z[10] & celloutsig_0_15z);
  assign celloutsig_1_0z = !(in_data[100] ? in_data[141] : in_data[143]);
  assign celloutsig_0_16z = !(_00_ ? celloutsig_0_15z : celloutsig_0_14z[3]);
  assign celloutsig_0_33z = ~((celloutsig_0_8z[6] | celloutsig_0_24z[0]) & (celloutsig_0_19z[1] | celloutsig_0_4z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z[7] | in_data[79]) & (celloutsig_0_0z[1] | in_data[5]));
  assign celloutsig_0_31z = ~((celloutsig_0_2z[0] | celloutsig_0_14z[2]) & (celloutsig_0_28z[5] | celloutsig_0_10z[3]));
  assign celloutsig_0_9z = celloutsig_0_0z[0] | celloutsig_0_8z[3];
  assign celloutsig_0_24z = { celloutsig_0_23z[6], celloutsig_0_9z, celloutsig_0_15z } + { celloutsig_0_2z[0], celloutsig_0_9z, celloutsig_0_7z };
  always_ff @(negedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 15'h0000;
    else _01_ <= { in_data[116:112], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z };
  reg [10:0] _16_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 11'h000;
    else _16_ <= { celloutsig_0_1z[9:1], celloutsig_0_4z, celloutsig_0_12z };
  assign { _02_[10:1], _00_ } = _16_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 10'h000;
    else _03_ <= { celloutsig_0_8z[1], celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_28z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z } / { 1'h1, in_data[144:140] };
  assign celloutsig_1_11z = { celloutsig_1_9z[2:0], celloutsig_1_1z } >= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_22z = { celloutsig_0_19z[4:2], celloutsig_0_7z, _02_[10:1], _00_, celloutsig_0_11z, celloutsig_0_5z } >= { celloutsig_0_14z[11:0], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_8z[10:0], celloutsig_0_3z } <= { celloutsig_0_6z[4:2], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_2z[3:1] <= { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_14z[14:12], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_20z } <= { celloutsig_0_6z[2:0], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_0_40z = { in_data[88:87], celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_28z } || { celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_1z[11:3] || { in_data[65:61], celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_0z, celloutsig_0_11z } || celloutsig_0_6z[4:1];
  assign celloutsig_1_7z = { celloutsig_1_5z[2:1], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_5z[5:3] };
  assign celloutsig_0_23z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, celloutsig_0_8z[9:2], _02_[10:1], _00_ };
  assign celloutsig_0_7z = { in_data[55:48], celloutsig_0_4z, celloutsig_0_4z } != { celloutsig_0_1z[6:1], celloutsig_0_2z };
  assign celloutsig_0_20z = { _02_[9:6], celloutsig_0_11z } != { celloutsig_0_14z[7:4], celloutsig_0_7z };
  assign celloutsig_1_19z = - { _01_[12:5], celloutsig_1_2z };
  assign celloutsig_0_10z = - in_data[20:16];
  assign celloutsig_0_2z = ~ celloutsig_0_1z[10:7];
  assign celloutsig_0_35z = celloutsig_0_6z[3] & celloutsig_0_20z;
  assign celloutsig_0_42z = celloutsig_0_40z & celloutsig_0_10z[1];
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[114];
  assign celloutsig_0_3z = | celloutsig_0_1z[3:0];
  assign celloutsig_1_3z = ~^ in_data[131:127];
  assign celloutsig_0_32z = { celloutsig_0_24z[1:0], celloutsig_0_20z, celloutsig_0_21z } <<< { celloutsig_0_1z[1], celloutsig_0_10z };
  assign celloutsig_0_45z = { in_data[64:57], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_35z, celloutsig_0_31z, celloutsig_0_6z } <<< { celloutsig_0_42z, celloutsig_0_44z, celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_24z };
  assign celloutsig_0_1z = { in_data[11:7], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[17:4];
  assign celloutsig_0_14z = in_data[71:53] <<< { in_data[22:8], celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_8z[6:1], celloutsig_0_12z, celloutsig_0_9z } <<< { celloutsig_0_8z[7:2], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_21z = celloutsig_0_14z[8:6] <<< celloutsig_0_10z[3:1];
  assign celloutsig_1_4z = in_data[160:153] ~^ in_data[174:167];
  assign celloutsig_1_8z = celloutsig_1_4z[6:2] ~^ { celloutsig_1_7z[2:0], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_18z = _01_[12:4] ~^ { celloutsig_1_8z[4:1], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[14:12] ^ in_data[58:56];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z } ^ { in_data[120:114], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z } ^ { celloutsig_0_1z[4], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_14z[12:8], celloutsig_0_18z, celloutsig_0_26z } ^ { celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_15z = ~((celloutsig_0_9z & celloutsig_0_9z) | celloutsig_0_6z[3]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_4z };
  assign { out_data[7], out_data[21:13], out_data[5], out_data[12:8], out_data[6] } = ~ { celloutsig_0_40z, _03_[8:0], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z };
  assign _02_[0] = _00_;
  assign { out_data[136:128], out_data[104:96], out_data[50:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, out_data[12:8] };
endmodule
