#*****************************************************************************************
# Vivado (TM) v2020.1 (64-bit)
#
# vcu128_base.tcl: Tcl script for re-creating project 'vcu128_base'
#
# Generated by Vivado on Mon Dec 22 21:10:47 UTC 2025
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (vcu128_base.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/MsixController_syn/MsixController_syn.xci"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/vcu128_base.srcs/sources_1/imports/hdl/top_wrapper.v"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/top_syn.sv"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/uart_sim_0/uart_sim_0.xci"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/QEMUPCIeBridge_0/QEMUPCIeBridge_0.xci"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/NICSimBridge_0/NICSimBridge_0.xci"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/MsixController_sim/MsixController_sim.xci"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/hw_table_generator/hwtab.coe"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/axi_pcie3_0/axi_pcie3_0.xci"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/cmac_usplus_0/cmac_usplus_0.xci"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/user.xdc"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/debug.xdc"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/placement.xdc"
#    "/var/services/homes/jbantony/qemu-hdl-cosim_orig/platform/cosim_nic_201/top_sim.sv"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "vcu128_base"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "vcu128_base.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Ensure required environment variables are present for VCS/Verdi options.
if {![info exists ::env(NOVAS_HOME)] || $::env(NOVAS_HOME) eq ""} {
  puts "ERROR: NOVAS_HOME environment variable not set. Export it before running this script."
  exit 1
}
if {![info exists ::env(COSIM_REPO_HOME)] || $::env(COSIM_REPO_HOME) eq ""} {
  puts "ERROR: COSIM_REPO_HOME environment variable not set. Export it before running this script."
  exit 1
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/platform/cosim_nic_201"]"

# Create project
#create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xcu280-fsvh2892-2L-e

create_project ${_xil_proj_name_} [file normalize "$origin_dir/platform/${_xil_proj_name_}"] -part xcu280-fsvh2892-2L-e


# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "xilinx.com:au280:part0:1.1" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/ies" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "/compas/opt/Xilinx/Vivado/simlib/simlib_vvd201_vcs2020.03-SP2-1_gcc840" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "vcu128" -objects $obj
set_property -name "platform.default_output_type" -value "undefined" -objects $obj
set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
set_property -name "platform.rom.debug_type" -value "0" -objects $obj
set_property -name "platform.rom.prom_type" -value "0" -objects $obj
set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
set_property -name "simulator.ies_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "source_mgmt_mode" -value "All" -objects $obj
set_property -name "target_language" -value "Verilog" -objects $obj
set_property -name "target_simulator" -value "VCS" -objects $obj
set_property -name "tool_flow" -value "Vivado" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "276" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "276" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "276" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "276" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "276" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "276" -objects $obj
set_property -name "webtalk.vcs_launch_sim" -value "510" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "276" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/bridge-ip"] [file normalize "$origin_dir/platform/ip"] [file normalize "$origin_dir/platform/ip_misc"] [file normalize "$origin_dir/platform/hls_ip"] [file normalize "$origin_dir/platform/cosim_nic_201/ip_repo"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci" ]\
 [file normalize "${origin_dir}/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/MsixController_syn/MsixController_syn.xci" ]\
 [file normalize "${origin_dir}/platform/cosim_nic_201/vcu128_base.srcs/sources_1/imports/hdl/top_wrapper.v"]\
 [file normalize "${origin_dir}/platform/cosim_nic_201/top_syn.sv" ]\
 [file normalize "${origin_dir}/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/uart_sim_0/uart_sim_0.xci" ]\
 [file normalize "${origin_dir}/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/QEMUPCIeBridge_0/QEMUPCIeBridge_0.xci" ]\
 [file normalize "${origin_dir}/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/NICSimBridge_0/NICSimBridge_0.xci" ]\
 [file normalize "${origin_dir}/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/MsixController_sim/MsixController_sim.xci" ]\
 [file normalize "${origin_dir}/platform/cosim_nic_201/hw_table_generator/hwtab.coe" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "axi_uartlite_0/axi_uartlite_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "0" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "MsixController_syn/MsixController_syn.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "0" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/top_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "cosim_nic_201/top_syn.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "0" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "uart_sim_0/uart_sim_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "0" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "None" -objects $file_obj
}
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "0" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "QEMUPCIeBridge_0/QEMUPCIeBridge_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "0" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "None" -objects $file_obj
}
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "0" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "NICSimBridge_0/NICSimBridge_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "0" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "None" -objects $file_obj
}
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "0" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "MsixController_sim/MsixController_sim.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "0" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "None" -objects $file_obj
}
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "0" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "hw_table_generator/hwtab.coe"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "top_syn" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "verilog_version" -value "verilog_2001" -objects $obj
set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/axi_pcie3_0/axi_pcie3_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "axi_pcie3_0/axi_pcie3_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "0" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/platform/cosim_nic_201/vcu128_base.srcs/sources_1/ip/cmac_usplus_0/cmac_usplus_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "cmac_usplus_0/cmac_usplus_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/platform/cosim_nic_201/user.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "cosim_nic_201/user.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/platform/cosim_nic_201/debug.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "cosim_nic_201/debug.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/platform/cosim_nic_201/placement.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "cosim_nic_201/placement.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "[get_files *cosim_nic_201/debug.xdc]" -objects $obj
set_property -name "target_ucf" -value "[get_files *cosim_nic_201/debug.xdc]" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/platform/cosim_nic_201/top_sim.sv" ]\
]
set imported_files [import_files -fileset sim_1 $files]

# Set 'sim_1' fileset file properties for remote files
# None

# Set 'sim_1' fileset file properties for local files
set file "cosim_nic_201/top_sim.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "0" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj


# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_1" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "top_sim" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "vcs.compile.g++.more_options" -value "" -objects $obj
set_property -name "vcs.compile.gcc.more_options" -value "" -objects $obj
set_property -name "vcs.compile.load_glbl" -value "1" -objects $obj
set_property -name "vcs.compile.syscan.more_options" -value "" -objects $obj
set_property -name "vcs.compile.tcl.pre" -value "" -objects $obj
set_property -name "vcs.compile.vhdlan.more_options" -value "" -objects $obj
set_property -name "vcs.compile.vlogan.more_options" -value "-sverilog -sv -v2005 -timescale=1ns/1ps" -objects $obj
set_property -name "vcs.elaborate.debug_pp" -value "1" -objects $obj
set_property -name "vcs.elaborate.vcs.more_options" -value "-cpp g++-8 -cc gcc-8 -O4 +rad +notimingcheck  -LDFLAGS -Wl,--no-as-needed   -P $::env(NOVAS_HOME)/share/PLI/VCS/LINUX64/verdi.tab $::env(NOVAS_HOME)/share/PLI/VCS/LINUX64/pli.a $::env(COSIM_REPO_HOME)/bridge-ip/QEMUPCIeBridge/hdl/dpi-pcie.c $::env(COSIM_REPO_HOME)/bridge-ip/nic_sim_bridge/hdl/dpi-nic.c $::env(COSIM_REPO_HOME)/bridge-ip/uart_sim_1.0/hdl/dpi-uart.c -lczmq" -objects $obj
set_property -name "vcs.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "vcs.simulate.runtime" -value "0ns" -objects $obj
set_property -name "vcs.simulate.saif" -value "" -objects $obj
set_property -name "vcs.simulate.saif_scope" -value "" -objects $obj
set_property -name "vcs.simulate.tcl.post" -value "" -objects $obj
set_property -name "vcs.simulate.vcs.more_options" -value "" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]
set_property -name "name" -value "utils_1" -objects $obj


# Adding sources referenced in BDs, if not already added


# Proc to create BD top
proc cr_bd_top { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name top

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_bram_ctrl:4.1\
  xilinx.com:ip:blk_mem_gen:8.4\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:axis_data_fifo:2.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:util_ds_buf:2.1\
  COMPAS:COMPAS:soft_reset:1.0.0\
  xilinx.com:ip:util_reduced_logic:2.0\
  xilinx.com:ip:xlconcat:2.1\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: central_bram
proc create_hier_cell_central_bram { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_central_bram() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_bram_ctrl_0, and set properties
  set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]

  # Create instance: blk_mem_gen_0, and set properties
  set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]
  set_property -dict [ list \
   CONFIG.Assume_Synchronous_Clk {false} \
   CONFIG.Byte_Size {8} \
   CONFIG.EN_SAFETY_CKT {false} \
   CONFIG.Enable_32bit_Address {true} \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Fill_Remaining_Memory_Locations {false} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
   CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
   CONFIG.Use_Byte_Write_Enable {true} \
   CONFIG.Use_RSTA_Pin {true} \
   CONFIG.Use_RSTB_Pin {true} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $blk_mem_gen_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: bram_hw_table
proc create_hier_cell_bram_hw_table { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_bram_hw_table() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: blk_mem_gen_1, and set properties
  set blk_mem_gen_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1 ]
  set_property -dict [ list \
   CONFIG.Coe_File [file normalize "$::origin_dir/platform/cosim_nic_201/hw_table_generator/hwtab.coe"] \
   CONFIG.EN_SAFETY_CKT {false} \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Load_Init_File {true} \
   CONFIG.Memory_Type {Dual_Port_ROM} \
   CONFIG.Port_A_Write_Rate {0} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Use_Byte_Write_Enable {false} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $blk_mem_gen_1

  # Create instance: hw_info_table, and set properties
  set hw_info_table [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 hw_info_table ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins hw_info_table/S_AXI]
  connect_bd_intf_net -intf_net hw_info_table_BRAM_PORTA [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTA] [get_bd_intf_pins hw_info_table/BRAM_PORTA]
  connect_bd_intf_net -intf_net hw_info_table_BRAM_PORTB [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins hw_info_table/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins hw_info_table/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins hw_info_table/s_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set MSIX_TABLE_BRAM_PORTB [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 MSIX_TABLE_BRAM_PORTB ]
  set_property -dict [ list \
   CONFIG.MASTER_TYPE {BRAM_CTRL} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   ] $MSIX_TABLE_BRAM_PORTB

  set PCIE_AXI_M [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 PCIE_AXI_M ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {64} \
   CONFIG.ARUSER_WIDTH {0} \
   CONFIG.AWUSER_WIDTH {0} \
   CONFIG.BUSER_WIDTH {0} \
   CONFIG.DATA_WIDTH {512} \
   CONFIG.FREQ_HZ {250000000} \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {1} \
   CONFIG.HAS_CACHE {1} \
   CONFIG.HAS_LOCK {1} \
   CONFIG.HAS_PROT {1} \
   CONFIG.HAS_QOS {1} \
   CONFIG.HAS_REGION {1} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {1} \
   CONFIG.ID_WIDTH {0} \
   CONFIG.MAX_BURST_LENGTH {256} \
   CONFIG.NUM_READ_OUTSTANDING {1} \
   CONFIG.NUM_READ_THREADS {1} \
   CONFIG.NUM_WRITE_OUTSTANDING {1} \
   CONFIG.NUM_WRITE_THREADS {1} \
   CONFIG.PROTOCOL {AXI4} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   CONFIG.RUSER_BITS_PER_BYTE {0} \
   CONFIG.RUSER_WIDTH {0} \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.WUSER_BITS_PER_BYTE {0} \
   CONFIG.WUSER_WIDTH {0} \
   ] $PCIE_AXI_M

  set PCIE_AXI_S [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 PCIE_AXI_S ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {64} \
   CONFIG.DATA_WIDTH {512} \
   CONFIG.FREQ_HZ {250000000} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_PROT {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4} \
   ] $PCIE_AXI_S

  set PCIE_AXI_S_CTL [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 PCIE_AXI_S_CTL ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {45} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.FREQ_HZ {250000000} \
   CONFIG.PROTOCOL {AXI4} \
   ] $PCIE_AXI_S_CTL

  set UART_AXI_S [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 UART_AXI_S ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {45} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $UART_AXI_S

  set mac_00_ctrl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 mac_00_ctrl ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {45} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $mac_00_ctrl

  set mac_00_rx_axis [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 mac_00_rx_axis ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322265625} \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {0} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.LAYERED_METADATA {undef} \
   CONFIG.TDATA_NUM_BYTES {64} \
   CONFIG.TDEST_WIDTH {0} \
   CONFIG.TID_WIDTH {0} \
   CONFIG.TUSER_WIDTH {0} \
   ] $mac_00_rx_axis

  set mac_00_tx_axis [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 mac_00_tx_axis ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322265625} \
   ] $mac_00_tx_axis

  set mac_01_ctrl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 mac_01_ctrl ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {45} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $mac_01_ctrl

  set mac_01_rx_axis [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 mac_01_rx_axis ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {390625000} \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {0} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.LAYERED_METADATA {undef} \
   CONFIG.TDATA_NUM_BYTES {8} \
   CONFIG.TDEST_WIDTH {2} \
   CONFIG.TID_WIDTH {0} \
   CONFIG.TUSER_WIDTH {0} \
   ] $mac_01_rx_axis

  set mac_01_tx_axis [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 mac_01_tx_axis ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {390625000} \
   ] $mac_01_tx_axis

  set mac_02_ctrl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 mac_02_ctrl ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {45} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $mac_02_ctrl

  set mac_02_rx_axis [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 mac_02_rx_axis ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {390625000} \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {0} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.LAYERED_METADATA {undef} \
   CONFIG.TDATA_NUM_BYTES {8} \
   CONFIG.TDEST_WIDTH {2} \
   CONFIG.TID_WIDTH {0} \
   CONFIG.TUSER_WIDTH {0} \
   ] $mac_02_rx_axis

  set mac_02_tx_axis [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 mac_02_tx_axis ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {390625000} \
   ] $mac_02_tx_axis

  set mac_03_ctrl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 mac_03_ctrl ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {45} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $mac_03_ctrl

  set mac_03_rx_axis [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 mac_03_rx_axis ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {390625000} \
   CONFIG.HAS_TKEEP {0} \
   CONFIG.HAS_TLAST {0} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.LAYERED_METADATA {undef} \
   CONFIG.TDATA_NUM_BYTES {8} \
   CONFIG.TDEST_WIDTH {0} \
   CONFIG.TID_WIDTH {0} \
   CONFIG.TUSER_WIDTH {0} \
   ] $mac_03_rx_axis

  set mac_03_tx_axis [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 mac_03_tx_axis ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {390625000} \
   ] $mac_03_tx_axis


  # Create ports
  set CLK_LOCK [ create_bd_port -dir O CLK_LOCK ]
  set FPGA_SYSCLK [ create_bd_port -dir O -from 0 -to 0 -type clk FPGA_SYSCLK ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {mac_00_ctrl:mac_01_ctrl:mac_02_ctrl:mac_03_ctrl} \
 ] $FPGA_SYSCLK
  set FPGA_SYSCLK_N [ create_bd_port -dir I -type clk -freq_hz 300000000 FPGA_SYSCLK_N ]
  set FPGA_SYSCLK_P [ create_bd_port -dir I -type clk -freq_hz 300000000 FPGA_SYSCLK_P ]
  set MSIX_IRQ [ create_bd_port -dir O -from 4 -to 0 MSIX_IRQ ]
  set PCIE_ACLK_IN [ create_bd_port -dir I -type clk -freq_hz 250000000 PCIE_ACLK_IN ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {PCIE_AXI_M:PCIE_AXI_S_CTL:PCIE_AXI_S} \
   CONFIG.ASSOCIATED_RESET {PCIE_ARESETN_IN:soft_reset:PERSTN} \
 ] $PCIE_ACLK_IN
  set PCIE_ARESETN_IN [ create_bd_port -dir I -type rst PCIE_ARESETN_IN ]
  set PCIE_CLK_N [ create_bd_port -dir I -type clk -freq_hz 100000000 PCIE_CLK_N ]
  set PCIE_CLK_P [ create_bd_port -dir I -type clk -freq_hz 100000000 PCIE_CLK_P ]
  set PCIE_INTX_MSI_GRANT [ create_bd_port -dir I PCIE_INTX_MSI_GRANT ]
  set PCIE_INTX_MSI_REQUEST [ create_bd_port -dir O PCIE_INTX_MSI_REQUEST ]
  set PCIE_MSI_ENABLE [ create_bd_port -dir I PCIE_MSI_ENABLE ]
  set PCIE_MSI_VECTOR_NUM [ create_bd_port -dir O -from 4 -to 0 PCIE_MSI_VECTOR_NUM ]
  set PCIE_MSI_VECTOR_WIDTH [ create_bd_port -dir I -from 2 -to 0 PCIE_MSI_VECTOR_WIDTH ]
  set PCIE_REFCLK_OUT [ create_bd_port -dir O -from 0 -to 0 -type clk PCIE_REFCLK_OUT ]
  set PCIE_REFCLK_OUT_DIV2 [ create_bd_port -dir O -from 0 -to 0 -type clk PCIE_REFCLK_OUT_DIV2 ]
  set PERSTN [ create_bd_port -dir I -type rst PERSTN ]
  set SYS_RST [ create_bd_port -dir I -type rst SYS_RST ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_LOW} \
 ] $SYS_RST
  set UART_ACLK_OUT [ create_bd_port -dir O -from 0 -to 0 -type clk UART_ACLK_OUT ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {UART_AXI_S} \
   CONFIG.ASSOCIATED_RESET {UART_ARESETN_OUT} \
 ] $UART_ACLK_OUT
  set UART_ARESETN_OUT [ create_bd_port -dir O -from 0 -to 0 -type rst UART_ARESETN_OUT ]
  set mac_00_rx_clk [ create_bd_port -dir I -type clk -freq_hz 322265625 mac_00_rx_clk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_RESET {mac_00_rx_resetn} \
 ] $mac_00_rx_clk
  set mac_00_rx_resetn [ create_bd_port -dir I -type rst mac_00_rx_resetn ]
  set mac_00_tx_clk [ create_bd_port -dir I -type clk -freq_hz 322265625 mac_00_tx_clk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {mac_00_tx_axis} \
   CONFIG.ASSOCIATED_RESET {mac_00_tx_resetn} \
 ] $mac_00_tx_clk
  set mac_00_tx_resetn [ create_bd_port -dir I -type rst mac_00_tx_resetn ]
  set mac_01_rx_clk [ create_bd_port -dir I -type clk -freq_hz 390625000 mac_01_rx_clk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {mac_01_rx_axis} \
   CONFIG.ASSOCIATED_RESET {mac_01_rx_resetn} \
 ] $mac_01_rx_clk
  set mac_01_rx_resetn [ create_bd_port -dir I -type rst mac_01_rx_resetn ]
  set mac_01_tx_clk [ create_bd_port -dir I -type clk -freq_hz 390625000 mac_01_tx_clk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {mac_01_tx_axis} \
   CONFIG.ASSOCIATED_RESET {mac_01_tx_resetn} \
 ] $mac_01_tx_clk
  set mac_01_tx_resetn [ create_bd_port -dir I -type rst mac_01_tx_resetn ]
  set mac_02_rx_clk [ create_bd_port -dir I -type clk -freq_hz 390625000 mac_02_rx_clk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {mac_02_rx_axis} \
   CONFIG.ASSOCIATED_RESET {mac_02_rx_resetn} \
 ] $mac_02_rx_clk
  set mac_02_rx_resetn [ create_bd_port -dir I -type rst mac_02_rx_resetn ]
  set mac_02_tx_clk [ create_bd_port -dir I -type clk -freq_hz 390625000 mac_02_tx_clk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {mac_02_tx_axis} \
   CONFIG.ASSOCIATED_RESET {mac_02_tx_resetn} \
 ] $mac_02_tx_clk
  set mac_02_tx_resetn [ create_bd_port -dir I -type rst mac_02_tx_resetn ]
  set mac_03_rx_clk [ create_bd_port -dir I -type clk -freq_hz 390625000 mac_03_rx_clk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {mac_03_rx_axis} \
   CONFIG.ASSOCIATED_RESET {mac_03_rx_resetn} \
 ] $mac_03_rx_clk
  set mac_03_rx_resetn [ create_bd_port -dir I -type rst mac_03_rx_resetn ]
  set mac_03_tx_clk [ create_bd_port -dir I -type clk -freq_hz 390625000 mac_03_tx_clk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {mac_03_tx_axis} \
   CONFIG.ASSOCIATED_RESET {mac_03_tx_resetn} \
 ] $mac_03_tx_clk
  set mac_03_tx_resetn [ create_bd_port -dir I -type rst mac_03_tx_resetn ]
  set soft_reset [ create_bd_port -dir O -type rst soft_reset ]

  # Create instance: axi_bram_ctrl_msix_table, and set properties
  set axi_bram_ctrl_msix_table [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_msix_table ]
  set_property -dict [ list \
   CONFIG.SINGLE_PORT_BRAM {1} \
 ] $axi_bram_ctrl_msix_table

  # Create instance: axi_interconnect_PCIE_AXI_S, and set properties
  set axi_interconnect_PCIE_AXI_S [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_PCIE_AXI_S ]
  set_property -dict [ list \
   CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
   CONFIG.M00_HAS_REGSLICE {1} \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {3} \
   CONFIG.S00_HAS_REGSLICE {3} \
   CONFIG.S01_HAS_REGSLICE {3} \
   CONFIG.S02_HAS_REGSLICE {3} \
   CONFIG.S03_HAS_REGSLICE {3} \
   CONFIG.S04_HAS_REGSLICE {3} \
   CONFIG.XBAR_DATA_WIDTH {512} \
 ] $axi_interconnect_PCIE_AXI_S

  # Create instance: axi_interconnect_mac_ctrl, and set properties
  set axi_interconnect_mac_ctrl [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mac_ctrl ]
  set_property -dict [ list \
   CONFIG.M00_HAS_REGSLICE {4} \
   CONFIG.M01_HAS_REGSLICE {4} \
   CONFIG.M02_HAS_REGSLICE {4} \
   CONFIG.M03_HAS_REGSLICE {4} \
   CONFIG.NUM_MI {4} \
   CONFIG.S00_HAS_REGSLICE {4} \
 ] $axi_interconnect_mac_ctrl

  # Create instance: axi_interconnect_pcie, and set properties
  set axi_interconnect_pcie [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_pcie ]
  set_property -dict [ list \
   CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
   CONFIG.NUM_MI {8} \
   CONFIG.S00_HAS_DATA_FIFO {2} \
   CONFIG.STRATEGY {2} \
 ] $axi_interconnect_pcie

  # Create instance: blk_mem_gen_msix_table, and set properties
  set blk_mem_gen_msix_table [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_msix_table ]
  set_property -dict [ list \
   CONFIG.Assume_Synchronous_Clk {true} \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $blk_mem_gen_msix_table

  # Create instance: bram_hw_table
  create_hier_cell_bram_hw_table [current_bd_instance .] bram_hw_table

  # Create instance: central_bram
  create_hier_cell_central_bram [current_bd_instance .] central_bram

  # Create instance: clk_wiz_0, and set properties
  set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
  set_property -dict [ list \
   CONFIG.CLKOUT1_JITTER {98.767} \
   CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {240.000} \
   CONFIG.CLKOUT2_JITTER {90.074} \
   CONFIG.CLKOUT2_PHASE_ERROR {87.180} \
   CONFIG.CLKOUT2_USED {true} \
   CONFIG.CLK_IN1_BOARD_INTERFACE {sysclk0} \
   CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
   CONFIG.MMCM_CLKOUT1_DIVIDE {3} \
   CONFIG.NUM_OUT_CLKS {2} \
   CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
   CONFIG.RESET_BOARD_INTERFACE {resetn} \
   CONFIG.RESET_PORT {resetn} \
   CONFIG.RESET_TYPE {ACTIVE_LOW} \
 ] $clk_wiz_0

  # Create instance: mac_00_axi_dma, and set properties
  set mac_00_axi_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 mac_00_axi_dma ]
  set_property -dict [ list \
   CONFIG.c_addr_width {48} \
   CONFIG.c_include_mm2s_dre {1} \
   CONFIG.c_include_s2mm_dre {1} \
   CONFIG.c_m_axi_mm2s_data_width {512} \
   CONFIG.c_m_axi_s2mm_data_width {512} \
   CONFIG.c_m_axis_mm2s_tdata_width {512} \
   CONFIG.c_mm2s_burst_size {64} \
   CONFIG.c_s2mm_burst_size {64} \
   CONFIG.c_s_axis_s2mm_tdata_width {512} \
   CONFIG.c_sg_include_stscntrl_strm {0} \
   CONFIG.c_sg_length_width {23} \
 ] $mac_00_axi_dma

  # Create instance: mac_00_rx_fifo, and set properties
  set mac_00_rx_fifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 mac_00_rx_fifo ]
  set_property -dict [ list \
   CONFIG.FIFO_DEPTH {8192} \
   CONFIG.FIFO_MODE {2} \
   CONFIG.IS_ACLK_ASYNC {1} \
 ] $mac_00_rx_fifo

  # Create instance: mac_00_rx_reset, and set properties
  set mac_00_rx_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 mac_00_rx_reset ]

  # Create instance: mac_00_tx_fifo, and set properties
  set mac_00_tx_fifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 mac_00_tx_fifo ]
  set_property -dict [ list \
   CONFIG.FIFO_MODE {2} \
   CONFIG.IS_ACLK_ASYNC {1} \
 ] $mac_00_tx_fifo

  # Create instance: mac_00_tx_reset, and set properties
  set mac_00_tx_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 mac_00_tx_reset ]

  # Create instance: pcie_refclk_buf, and set properties
  set pcie_refclk_buf [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 pcie_refclk_buf ]
  set_property -dict [ list \
   CONFIG.C_BUF_TYPE {IBUFDSGTE} \
   CONFIG.DIFF_CLK_IN_BOARD_INTERFACE {pcie_refclk} \
 ] $pcie_refclk_buf

  # Create instance: pcie_reset, and set properties
  set pcie_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 pcie_reset ]

  # Create instance: soft_reset_0, and set properties
  set soft_reset_0 [ create_bd_cell -type ip -vlnv COMPAS:COMPAS:soft_reset:1.0.0 soft_reset_0 ]

  # Create instance: system_reset, and set properties
  set system_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 system_reset ]
  set_property -dict [ list \
   CONFIG.RESET_BOARD_INTERFACE {Custom} \
 ] $system_reset

  # Create instance: util_reduced_logic_pcie_intx_msi_req, and set properties
  set util_reduced_logic_pcie_intx_msi_req [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 util_reduced_logic_pcie_intx_msi_req ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {2} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_reduced_logic_pcie_intx_msi_req

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]

  # Create instance: xlconcat_pcie_msix_irq, and set properties
  set xlconcat_pcie_msix_irq [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_pcie_msix_irq ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {5} \
 ] $xlconcat_pcie_msix_irq

  # Create interface connections
  connect_bd_intf_net -intf_net PCIE_AXI_M_1 [get_bd_intf_ports PCIE_AXI_M] [get_bd_intf_pins axi_interconnect_pcie/S00_AXI]
  connect_bd_intf_net -intf_net PCIE_AXI_S [get_bd_intf_ports PCIE_AXI_S] [get_bd_intf_pins axi_interconnect_PCIE_AXI_S/M00_AXI]
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_interconnect_mac_ctrl/S00_AXI] [get_bd_intf_pins axi_interconnect_pcie/M06_AXI]
  connect_bd_intf_net -intf_net axi_bram_ctrl_msix_table_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_msix_table/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_msix_table/BRAM_PORTA]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_ports UART_AXI_S] [get_bd_intf_pins axi_interconnect_pcie/M00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_ports PCIE_AXI_S_CTL] [get_bd_intf_pins axi_interconnect_pcie/M02_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins axi_bram_ctrl_msix_table/S_AXI] [get_bd_intf_pins axi_interconnect_pcie/M03_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M05_AXI [get_bd_intf_pins axi_interconnect_pcie/M05_AXI] [get_bd_intf_pins soft_reset_0/axis_soft_reset_reg]
  connect_bd_intf_net -intf_net axi_interconnect_0_M07_AXI [get_bd_intf_pins axi_interconnect_pcie/M07_AXI] [get_bd_intf_pins mac_00_axi_dma/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_pcie_M01_AXI [get_bd_intf_pins axi_interconnect_pcie/M01_AXI] [get_bd_intf_pins central_bram/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_pcie_M04_AXI [get_bd_intf_pins axi_interconnect_pcie/M04_AXI] [get_bd_intf_pins bram_hw_table/S_AXI]
  connect_bd_intf_net -intf_net blk_mem_gen_msix_table_BRAM_PORTB [get_bd_intf_ports MSIX_TABLE_BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_msix_table/BRAM_PORTB]
  connect_bd_intf_net -intf_net mac_00_axi_dma_M_AXIS_MM2S [get_bd_intf_pins mac_00_axi_dma/M_AXIS_MM2S] [get_bd_intf_pins mac_00_tx_fifo/S_AXIS]
  connect_bd_intf_net -intf_net mac_00_axi_dma_M_AXI_MM2S [get_bd_intf_pins axi_interconnect_PCIE_AXI_S/S01_AXI] [get_bd_intf_pins mac_00_axi_dma/M_AXI_MM2S]
  connect_bd_intf_net -intf_net mac_00_axi_dma_M_AXI_S2MM [get_bd_intf_pins axi_interconnect_PCIE_AXI_S/S02_AXI] [get_bd_intf_pins mac_00_axi_dma/M_AXI_S2MM]
  connect_bd_intf_net -intf_net mac_00_axi_dma_M_AXI_SG [get_bd_intf_pins axi_interconnect_PCIE_AXI_S/S00_AXI] [get_bd_intf_pins mac_00_axi_dma/M_AXI_SG]
  connect_bd_intf_net -intf_net mac_00_ctrl [get_bd_intf_ports mac_00_ctrl] [get_bd_intf_pins axi_interconnect_mac_ctrl/M00_AXI]
  connect_bd_intf_net -intf_net mac_00_rx_axis_1 [get_bd_intf_ports mac_00_rx_axis] [get_bd_intf_pins mac_00_rx_fifo/S_AXIS]
  connect_bd_intf_net -intf_net mac_00_rx_fifo_M_AXIS [get_bd_intf_pins mac_00_axi_dma/S_AXIS_S2MM] [get_bd_intf_pins mac_00_rx_fifo/M_AXIS]
  connect_bd_intf_net -intf_net mac_00_tx_fifo_M_AXIS [get_bd_intf_ports mac_00_tx_axis] [get_bd_intf_pins mac_00_tx_fifo/M_AXIS]
  connect_bd_intf_net -intf_net mac_01_ctrl [get_bd_intf_ports mac_01_ctrl] [get_bd_intf_pins axi_interconnect_mac_ctrl/M01_AXI]
  connect_bd_intf_net -intf_net mac_02_ctrl [get_bd_intf_ports mac_02_ctrl] [get_bd_intf_pins axi_interconnect_mac_ctrl/M02_AXI]
  connect_bd_intf_net -intf_net mac_03_ctrl [get_bd_intf_ports mac_03_ctrl] [get_bd_intf_pins axi_interconnect_mac_ctrl/M03_AXI]

  # Create port connections
  connect_bd_net -net FPGA_SYSCLK_N_1 [get_bd_ports FPGA_SYSCLK_N] [get_bd_pins clk_wiz_0/clk_in1_n]
  connect_bd_net -net FPGA_SYSCLK_P_1 [get_bd_ports FPGA_SYSCLK_P] [get_bd_pins clk_wiz_0/clk_in1_p]
  connect_bd_net -net PCIE_ARESETN_IN_1 [get_bd_ports PCIE_ARESETN_IN] [get_bd_pins pcie_reset/ext_reset_in]
  connect_bd_net -net PCIE_CLK_N_1 [get_bd_ports PCIE_CLK_N] [get_bd_pins pcie_refclk_buf/IBUF_DS_N]
  connect_bd_net -net PCIE_CLK_P_1 [get_bd_ports PCIE_CLK_P] [get_bd_pins pcie_refclk_buf/IBUF_DS_P]
  connect_bd_net -net PCIE_INTX_MSI_REQUEST [get_bd_ports PCIE_INTX_MSI_REQUEST] [get_bd_pins util_reduced_logic_pcie_intx_msi_req/Res]
  connect_bd_net -net PERSTN [get_bd_ports PERSTN] [get_bd_pins soft_reset_0/i_rst_n] [get_bd_pins system_reset/ext_reset_in]
  connect_bd_net -net RESET_1 [get_bd_ports SYS_RST] [get_bd_pins clk_wiz_0/resetn]
  connect_bd_net -net axi_pcie3_0_axi_aclk [get_bd_ports PCIE_ACLK_IN] [get_bd_pins axi_bram_ctrl_msix_table/s_axi_aclk] [get_bd_pins axi_interconnect_PCIE_AXI_S/ACLK] [get_bd_pins axi_interconnect_PCIE_AXI_S/M00_ACLK] [get_bd_pins axi_interconnect_pcie/M02_ACLK] [get_bd_pins axi_interconnect_pcie/M03_ACLK] [get_bd_pins axi_interconnect_pcie/M05_ACLK] [get_bd_pins axi_interconnect_pcie/S00_ACLK] [get_bd_pins pcie_reset/slowest_sync_clk] [get_bd_pins soft_reset_0/i_clk]
  connect_bd_net -net axi_pcie3_0_axi_aresetn [get_bd_pins axi_bram_ctrl_msix_table/s_axi_aresetn] [get_bd_pins axi_interconnect_PCIE_AXI_S/ARESETN] [get_bd_pins axi_interconnect_PCIE_AXI_S/M00_ARESETN] [get_bd_pins axi_interconnect_pcie/M02_ARESETN] [get_bd_pins axi_interconnect_pcie/M03_ARESETN] [get_bd_pins axi_interconnect_pcie/M05_ARESETN] [get_bd_pins axi_interconnect_pcie/S00_ARESETN] [get_bd_pins pcie_reset/peripheral_aresetn]
  connect_bd_net -net clk_wiz_0_locked [get_bd_ports CLK_LOCK] [get_bd_pins clk_wiz_0/locked] [get_bd_pins mac_00_rx_reset/dcm_locked] [get_bd_pins mac_00_tx_reset/dcm_locked] [get_bd_pins pcie_reset/dcm_locked] [get_bd_pins system_reset/dcm_locked]
  connect_bd_net -net mac_00_axi_dma_mm2s_introut [get_bd_pins mac_00_axi_dma/mm2s_introut] [get_bd_pins xlconcat_0/In0] [get_bd_pins xlconcat_pcie_msix_irq/In3]
  connect_bd_net -net mac_00_axi_dma_s2mm_introut [get_bd_pins mac_00_axi_dma/s2mm_introut] [get_bd_pins xlconcat_0/In1] [get_bd_pins xlconcat_pcie_msix_irq/In2]
  connect_bd_net -net mac_00_rx_clk_1 [get_bd_ports mac_00_rx_clk] [get_bd_pins mac_00_rx_fifo/s_axis_aclk] [get_bd_pins mac_00_rx_reset/slowest_sync_clk]
  connect_bd_net -net mac_00_rx_reset_peripheral_aresetn [get_bd_pins mac_00_rx_fifo/s_axis_aresetn] [get_bd_pins mac_00_rx_reset/peripheral_aresetn]
  connect_bd_net -net mac_00_rx_resetn [get_bd_ports mac_00_rx_resetn] [get_bd_pins mac_00_rx_reset/ext_reset_in]
  connect_bd_net -net mac_00_tx_clk [get_bd_ports mac_00_tx_clk] [get_bd_pins mac_00_tx_fifo/m_axis_aclk] [get_bd_pins mac_00_tx_reset/slowest_sync_clk]
  connect_bd_net -net mac_00_tx_resetn_1 [get_bd_ports mac_00_tx_resetn] [get_bd_pins mac_00_tx_reset/ext_reset_in]
  connect_bd_net -net pcie_msix_irq [get_bd_ports MSIX_IRQ] [get_bd_pins xlconcat_pcie_msix_irq/dout]
  connect_bd_net -net rst_clk_wiz_1_100M_interconnect_aresetn [get_bd_pins axi_interconnect_mac_ctrl/ARESETN] [get_bd_pins axi_interconnect_mac_ctrl/M00_ARESETN] [get_bd_pins axi_interconnect_mac_ctrl/M01_ARESETN] [get_bd_pins axi_interconnect_mac_ctrl/M02_ARESETN] [get_bd_pins axi_interconnect_mac_ctrl/M03_ARESETN] [get_bd_pins axi_interconnect_mac_ctrl/S00_ARESETN] [get_bd_pins axi_interconnect_pcie/M06_ARESETN] [get_bd_pins axi_interconnect_pcie/M07_ARESETN] [get_bd_pins system_reset/interconnect_aresetn]
  connect_bd_net -net soft_reset [get_bd_ports soft_reset] [get_bd_pins soft_reset_0/o_reset]
  connect_bd_net -net soft_reset_0_o_resetn [get_bd_pins mac_00_rx_reset/aux_reset_in] [get_bd_pins mac_00_tx_reset/aux_reset_in] [get_bd_pins pcie_reset/aux_reset_in] [get_bd_pins soft_reset_0/o_resetn] [get_bd_pins system_reset/aux_reset_in]
  connect_bd_net -net system_clk [get_bd_ports FPGA_SYSCLK] [get_bd_ports UART_ACLK_OUT] [get_bd_pins axi_interconnect_PCIE_AXI_S/S00_ACLK] [get_bd_pins axi_interconnect_PCIE_AXI_S/S01_ACLK] [get_bd_pins axi_interconnect_PCIE_AXI_S/S02_ACLK] [get_bd_pins axi_interconnect_mac_ctrl/ACLK] [get_bd_pins axi_interconnect_mac_ctrl/M00_ACLK] [get_bd_pins axi_interconnect_mac_ctrl/M01_ACLK] [get_bd_pins axi_interconnect_mac_ctrl/M02_ACLK] [get_bd_pins axi_interconnect_mac_ctrl/M03_ACLK] [get_bd_pins axi_interconnect_mac_ctrl/S00_ACLK] [get_bd_pins axi_interconnect_pcie/ACLK] [get_bd_pins axi_interconnect_pcie/M00_ACLK] [get_bd_pins axi_interconnect_pcie/M01_ACLK] [get_bd_pins axi_interconnect_pcie/M04_ACLK] [get_bd_pins axi_interconnect_pcie/M06_ACLK] [get_bd_pins axi_interconnect_pcie/M07_ACLK] [get_bd_pins bram_hw_table/s_axi_aclk] [get_bd_pins central_bram/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mac_00_axi_dma/m_axi_mm2s_aclk] [get_bd_pins mac_00_axi_dma/m_axi_s2mm_aclk] [get_bd_pins mac_00_axi_dma/m_axi_sg_aclk] [get_bd_pins mac_00_axi_dma/s_axi_lite_aclk] [get_bd_pins mac_00_rx_fifo/m_axis_aclk] [get_bd_pins mac_00_tx_fifo/s_axis_aclk] [get_bd_pins system_reset/slowest_sync_clk]
  connect_bd_net -net system_resetn_peripheral [get_bd_ports UART_ARESETN_OUT] [get_bd_pins axi_interconnect_PCIE_AXI_S/S00_ARESETN] [get_bd_pins axi_interconnect_PCIE_AXI_S/S01_ARESETN] [get_bd_pins axi_interconnect_PCIE_AXI_S/S02_ARESETN] [get_bd_pins axi_interconnect_pcie/ARESETN] [get_bd_pins axi_interconnect_pcie/M00_ARESETN] [get_bd_pins axi_interconnect_pcie/M01_ARESETN] [get_bd_pins axi_interconnect_pcie/M04_ARESETN] [get_bd_pins bram_hw_table/s_axi_aresetn] [get_bd_pins central_bram/s_axi_aresetn] [get_bd_pins mac_00_axi_dma/axi_resetn] [get_bd_pins mac_00_tx_fifo/s_axis_aresetn] [get_bd_pins system_reset/peripheral_aresetn]
  connect_bd_net -net util_ds_buf_0_IBUF_DS_ODIV2 [get_bd_ports PCIE_REFCLK_OUT_DIV2] [get_bd_pins pcie_refclk_buf/IBUF_DS_ODIV2]
  connect_bd_net -net util_ds_buf_0_IBUF_OUT [get_bd_ports PCIE_REFCLK_OUT] [get_bd_pins pcie_refclk_buf/IBUF_OUT]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins util_reduced_logic_pcie_intx_msi_req/Op1] [get_bd_pins xlconcat_0/dout]

  # Create address segments
  assign_bd_address -offset 0x00000000 -range 0x010000000000 -target_address_space [get_bd_addr_spaces mac_00_axi_dma/Data_SG] [get_bd_addr_segs PCIE_AXI_S/Reg] -force
  assign_bd_address -offset 0x00000000 -range 0x010000000000 -target_address_space [get_bd_addr_spaces mac_00_axi_dma/Data_MM2S] [get_bd_addr_segs PCIE_AXI_S/Reg] -force
  assign_bd_address -offset 0x00000000 -range 0x010000000000 -target_address_space [get_bd_addr_spaces mac_00_axi_dma/Data_S2MM] [get_bd_addr_segs PCIE_AXI_S/Reg] -force
  assign_bd_address -offset 0x1000C0003000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs PCIE_AXI_S_CTL/Reg] -force
  assign_bd_address -offset 0x1000C0006000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs UART_AXI_S/Reg] -force
  assign_bd_address -offset 0x1000C00C0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs central_bram/axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x1000C0008000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs axi_bram_ctrl_msix_table/S_AXI/Mem0] -force
  assign_bd_address -offset 0x1000C0000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs bram_hw_table/hw_info_table/S_AXI/Mem0] -force
  assign_bd_address -offset 0x1000C0010000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs mac_00_axi_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0x1000C3000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs mac_00_ctrl/Reg] -force
  assign_bd_address -offset 0x1000C3010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs mac_01_ctrl/Reg] -force
  assign_bd_address -offset 0x1000C3020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs mac_02_ctrl/Reg] -force
  assign_bd_address -offset 0x1000C3030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs mac_03_ctrl/Reg] -force
  assign_bd_address -offset 0x1000C0050000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs soft_reset_0/axis_soft_reset_reg/reg] -force

  # Exclude Address Segments
  # exclude_bd_addr_seg -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces PCIE_AXI_M] [get_bd_addr_segs PCIE_AXI_S/Reg]

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.503102",
   "Default View_TopLeft":"805,223",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port MSIX_TABLE_BRAM_PORTB -pg 1 -lvl 0 -x -220 -y 1450 -defaultsOSRD
preplace port PCIE_AXI_M -pg 1 -lvl 0 -x -220 -y 900 -defaultsOSRD
preplace port PCIE_AXI_S -pg 1 -lvl 7 -x 2300 -y 420 -defaultsOSRD
preplace port PCIE_AXI_S_CTL -pg 1 -lvl 7 -x 2300 -y 990 -defaultsOSRD
preplace port UART_AXI_S -pg 1 -lvl 7 -x 2300 -y 960 -defaultsOSRD
preplace port mac_00_ctrl -pg 1 -lvl 7 -x 2300 -y 1160 -defaultsOSRD
preplace port mac_00_tx_axis -pg 1 -lvl 7 -x 2300 -y 870 -defaultsOSRD
preplace port mac_01_ctrl -pg 1 -lvl 7 -x 2300 -y 1180 -defaultsOSRD
preplace port mac_01_rx_axis -pg 1 -lvl 0 -x -220 -y 120 -defaultsOSRD
preplace port mac_01_tx_axis -pg 1 -lvl 7 -x 2300 -y 40 -defaultsOSRD
preplace port mac_02_ctrl -pg 1 -lvl 7 -x 2300 -y 1200 -defaultsOSRD
preplace port mac_02_rx_axis -pg 1 -lvl 0 -x -220 -y 220 -defaultsOSRD
preplace port mac_02_tx_axis -pg 1 -lvl 7 -x 2300 -y 110 -defaultsOSRD
preplace port mac_03_ctrl -pg 1 -lvl 7 -x 2300 -y 1220 -defaultsOSRD
preplace port mac_03_rx_axis -pg 1 -lvl 0 -x -220 -y 320 -defaultsOSRD
preplace port mac_03_tx_axis -pg 1 -lvl 7 -x 2300 -y 130 -defaultsOSRD
preplace port mac_00_rx_axis -pg 1 -lvl 0 -x -220 -y 490 -defaultsOSRD
preplace port CLK_LOCK -pg 1 -lvl 7 -x 2300 -y 1370 -defaultsOSRD
preplace port FPGA_SYSCLK_N -pg 1 -lvl 0 -x -220 -y 350 -defaultsOSRD
preplace port FPGA_SYSCLK_P -pg 1 -lvl 0 -x -220 -y 370 -defaultsOSRD
preplace port PCIE_ACLK_IN -pg 1 -lvl 0 -x -220 -y 920 -defaultsOSRD
preplace port PCIE_ARESETN_IN -pg 1 -lvl 0 -x -220 -y 980 -defaultsOSRD
preplace port PCIE_CLK_N -pg 1 -lvl 0 -x -220 -y 100 -defaultsOSRD
preplace port PCIE_CLK_P -pg 1 -lvl 0 -x -220 -y 80 -defaultsOSRD
preplace port PCIE_INTX_MSI_GRANT -pg 1 -lvl 0 -x -220 -y 20 -defaultsOSRD
preplace port PCIE_INTX_MSI_REQUEST -pg 1 -lvl 7 -x 2300 -y 200 -defaultsOSRD
preplace port PCIE_MSI_ENABLE -pg 1 -lvl 0 -x -220 -y 40 -defaultsOSRD
preplace port PERSTN -pg 1 -lvl 0 -x -220 -y 1520 -defaultsOSRD
preplace port SYS_RST -pg 1 -lvl 0 -x -220 -y 390 -defaultsOSRD
preplace port mac_00_rx_clk -pg 1 -lvl 0 -x -220 -y 550 -defaultsOSRD
preplace port mac_00_rx_resetn -pg 1 -lvl 0 -x -220 -y 570 -defaultsOSRD
preplace port mac_00_tx_clk -pg 1 -lvl 0 -x -220 -y 1550 -defaultsOSRD
preplace port mac_00_tx_resetn -pg 1 -lvl 0 -x -220 -y 1570 -defaultsOSRD
preplace port mac_01_rx_clk -pg 1 -lvl 0 -x -220 -y 140 -defaultsOSRD
preplace port mac_01_rx_resetn -pg 1 -lvl 0 -x -220 -y 160 -defaultsOSRD
preplace port mac_01_tx_clk -pg 1 -lvl 0 -x -220 -y 180 -defaultsOSRD
preplace port mac_01_tx_resetn -pg 1 -lvl 0 -x -220 -y 200 -defaultsOSRD
preplace port mac_02_rx_clk -pg 1 -lvl 0 -x -220 -y 240 -defaultsOSRD
preplace port mac_02_rx_resetn -pg 1 -lvl 0 -x -220 -y 260 -defaultsOSRD
preplace port mac_02_tx_clk -pg 1 -lvl 0 -x -220 -y 280 -defaultsOSRD
preplace port mac_02_tx_resetn -pg 1 -lvl 0 -x -220 -y 300 -defaultsOSRD
preplace port mac_03_rx_clk -pg 1 -lvl 0 -x -220 -y 410 -defaultsOSRD
preplace port mac_03_rx_resetn -pg 1 -lvl 0 -x -220 -y 430 -defaultsOSRD
preplace port mac_03_tx_clk -pg 1 -lvl 0 -x -220 -y 450 -defaultsOSRD
preplace port mac_03_tx_resetn -pg 1 -lvl 0 -x -220 -y 470 -defaultsOSRD
preplace port soft_reset -pg 1 -lvl 7 -x 2300 -y 1640 -defaultsOSRD
preplace portBus FPGA_SYSCLK -pg 1 -lvl 7 -x 2300 -y 760 -defaultsOSRD
preplace portBus MSIX_IRQ -pg 1 -lvl 7 -x 2300 -y 680 -defaultsOSRD
preplace portBus PCIE_MSI_VECTOR_NUM -pg 1 -lvl 7 -x 2300 -y 20 -defaultsOSRD
preplace portBus PCIE_MSI_VECTOR_WIDTH -pg 1 -lvl 0 -x -220 -y 60 -defaultsOSRD
preplace portBus PCIE_REFCLK_OUT -pg 1 -lvl 7 -x 2300 -y 70 -defaultsOSRD
preplace portBus PCIE_REFCLK_OUT_DIV2 -pg 1 -lvl 7 -x 2300 -y 90 -defaultsOSRD
preplace portBus UART_ACLK_OUT -pg 1 -lvl 7 -x 2300 -y 780 -defaultsOSRD
preplace portBus UART_ARESETN_OUT -pg 1 -lvl 7 -x 2300 -y 1570 -defaultsOSRD
preplace inst axi_bram_ctrl_msix_table -pg 1 -lvl 3 -x 790 -y 1370 -defaultsOSRD
preplace inst axi_interconnect_PCIE_AXI_S -pg 1 -lvl 6 -x 2090 -y 420 -defaultsOSRD
preplace inst axi_interconnect_mac_ctrl -pg 1 -lvl 6 -x 2090 -y 1190 -defaultsOSRD
preplace inst blk_mem_gen_msix_table -pg 1 -lvl 4 -x 1110 -y 1440 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1560 -y 360 -defaultsOSRD
preplace inst mac_00_axi_dma -pg 1 -lvl 5 -x 1560 -y 560 -defaultsOSRD
preplace inst mac_00_rx_reset -pg 1 -lvl 2 -x 390 -y 590 -defaultsOSRD
preplace inst mac_00_tx_reset -pg 1 -lvl 6 -x 2090 -y 1470 -defaultsOSRD
preplace inst pcie_refclk_buf -pg 1 -lvl 6 -x 2090 -y 80 -defaultsOSRD
preplace inst pcie_reset -pg 1 -lvl 1 -x -10 -y 1000 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 5 -x 1560 -y 1450 -defaultsOSRD
preplace inst util_reduced_logic_pcie_intx_msi_req -pg 1 -lvl 6 -x 2090 -y 200 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1560 -y 200 -defaultsOSRD
preplace inst xlconcat_pcie_msix_irq -pg 1 -lvl 6 -x 2090 -y 680 -defaultsOSRD
preplace inst soft_reset_0 -pg 1 -lvl 6 -x 2090 -y 1660 -defaultsOSRD
preplace inst mac_00_rx_fifo -pg 1 -lvl 4 -x 1110 -y 520 -defaultsOSRD
preplace inst mac_00_tx_fifo -pg 1 -lvl 6 -x 2090 -y 870 -defaultsOSRD
preplace inst axi_interconnect_pcie -pg 1 -lvl 2 -x 390 -y 1100 -defaultsOSRD
preplace inst central_bram -pg 1 -lvl 3 -x 790 -y 1070 -defaultsOSRD
preplace inst bram_hw_table -pg 1 -lvl 3 -x 790 -y 1240 -defaultsOSRD
preplace netloc FPGA_SYSCLK_N_1 1 0 5 NJ 350 NJ 350 NJ 350 NJ 350 NJ
preplace netloc FPGA_SYSCLK_P_1 1 0 5 NJ 370 NJ 370 NJ 370 NJ 370 NJ
preplace netloc PCIE_ARESETN_IN_1 1 0 1 NJ 980
preplace netloc PCIE_CLK_N_1 1 0 6 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc PCIE_CLK_P_1 1 0 6 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc PCIE_INTX_MSI_REQUEST 1 6 1 NJ 200
preplace netloc PERSTN 1 0 6 NJ 1520 NJ 1520 NJ 1520 NJ 1520 1260 1680 NJ
preplace netloc axi_pcie3_0_axi_aclk 1 0 6 -200 890 160 1370 570 1460 920J 1300 NJ 1300 1810
preplace netloc axi_pcie3_0_axi_aresetn 1 1 5 180 820 620 800 NJ 800 NJ 800 1800
preplace netloc clk_wiz_0_locked 1 0 7 -190 1100 170 1470 NJ 1470 950J 1370 1250 1330 1790 1010 2270J
preplace netloc mac_00_axi_dma_mm2s_introut 1 4 2 1250 700 1770
preplace netloc mac_00_axi_dma_s2mm_introut 1 4 2 1260 690 1730
preplace netloc mac_00_rx_resetn 1 0 2 NJ 570 NJ
preplace netloc mac_00_tx_clk 1 0 6 -200J 1480 NJ 1480 NJ 1480 940J 1310 NJ 1310 1740
preplace netloc mac_00_tx_resetn_1 1 0 6 -190J 1490 NJ 1490 NJ 1490 970J 1340 NJ 1340 1780J
preplace netloc pcie_msix_irq 1 6 1 NJ 680
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 1 5 200 1500 NJ 1500 960J 1320 NJ 1320 1760
preplace netloc soft_reset 1 6 1 NJ 1640
preplace netloc soft_reset_0_o_resetn 1 0 7 -190 810 160 810 NJ 810 NJ 810 1230 1350 1770 1370 2260
preplace netloc system_clk 1 1 6 190 830 630 610 920 610 1240 810 1750 780 2270J
preplace netloc system_resetn_peripheral 1 1 6 200 840 640 790 NJ 790 1230 790 1830 1570 NJ
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 6 1 NJ 90
preplace netloc util_ds_buf_0_IBUF_OUT 1 6 1 NJ 70
preplace netloc xlconcat_0_dout 1 5 1 NJ 200
preplace netloc RESET_1 1 0 5 NJ 390 NJ 390 NJ 390 NJ 390 NJ
preplace netloc mac_00_rx_clk_1 1 0 4 NJ 550 200 690 570J 530 NJ
preplace netloc mac_00_rx_reset_peripheral_aresetn 1 2 2 560 510 NJ
preplace netloc PCIE_AXI_M_1 1 0 2 NJ 900 NJ
preplace netloc mac_02_ctrl 1 6 1 NJ 1200
preplace netloc mac_01_ctrl 1 6 1 NJ 1180
preplace netloc axi_bram_ctrl_msix_table_BRAM_PORTA 1 3 1 930 1370n
preplace netloc mac_00_axi_dma_M_AXI_SG 1 5 1 1730 300n
preplace netloc mac_00_rx_fifo_M_AXIS 1 4 1 N 520
preplace netloc mac_00_axi_dma_M_AXI_S2MM 1 5 1 1770 340n
preplace netloc axi_interconnect_0_M02_AXI 1 2 5 610J 990 NJ 990 NJ 990 NJ 990 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 590 1090n
preplace netloc axi_interconnect_0_M05_AXI 1 2 4 600J 1140 NJ 1140 NJ 1140 1730
preplace netloc axi_interconnect_0_M00_AXI 1 2 5 590J 960 NJ 960 NJ 960 NJ 960 NJ
preplace netloc axi_interconnect_0_M07_AXI 1 2 3 580J 430 NJ 430 1230
preplace netloc S00_AXI_1 1 2 4 NJ 1150 920J 1130 NJ 1130 1730
preplace netloc axi_interconnect_pcie_M01_AXI 1 2 1 N 1050
preplace netloc axi_interconnect_pcie_M04_AXI 1 2 1 610 1110n
preplace netloc mac_00_ctrl 1 6 1 NJ 1160
preplace netloc mac_00_axi_dma_M_AXI_MM2S 1 5 1 1760 320n
preplace netloc mac_00_tx_fifo_M_AXIS 1 6 1 NJ 870
preplace netloc mac_00_axi_dma_M_AXIS_MM2S 1 5 1 1820 550n
preplace netloc PCIE_AXI_S 1 6 1 NJ 420
preplace netloc blk_mem_gen_msix_table_BRAM_PORTB 1 0 4 NJ 1450 NJ 1450 NJ 1450 NJ
preplace netloc mac_03_ctrl 1 6 1 NJ 1220
preplace netloc mac_00_rx_axis_1 1 0 4 NJ 490 NJ 490 NJ 490 NJ
levelinfo -pg 1 -220 -10 390 790 1110 1560 2090 2300
pagesize -pg 1 -db -bbox -sgen -460 0 2530 2010
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_top()
cr_bd_top ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files top.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files top.bd ] 
set_property IS_ENABLED "1" [get_files top.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files top.bd ] 
set_property IS_LOCKED "0" [get_files top.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files top.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files top.bd ] 
set_property PFM_NAME "" [get_files top.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files top.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files top.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files top.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files top.bd ] 
set_property USED_IN_SIMULATION "1" [get_files top.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files top.bd ] 

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xcu280-fsvh2892-2L-e -flow {Vivado Synthesis 2019} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2019" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2019" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.fanout_limit" -value "10000" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xcu280-fsvh2892-2L-e -flow {Vivado Implementation 2019} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2019" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Default settings for Implementation." -objects $obj
set_property -name "flow" -value "Vivado Implementation 2019" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.place_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.route_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.clocks" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.gth" -value "1" -objects $obj
set_property -name "statistics.gtp" -value "1" -objects $obj
set_property -name "statistics.gtx" -value "1" -objects $obj
set_property -name "statistics.gtz" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.logic" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.phaser" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.pl_static" -value "1" -objects $obj
set_property -name "statistics.ps7" -value "1" -objects $obj
set_property -name "statistics.ps" -value "1" -objects $obj
set_property -name "statistics.ps_static" -value "1" -objects $obj
set_property -name "statistics.signals" -value "1" -objects $obj
set_property -name "statistics.total_power" -value "1" -objects $obj
set_property -name "statistics.transceiver" -value "1" -objects $obj
set_property -name "statistics.xadc" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.ths" -value "1" -objects $obj
set_property -name "statistics.tns" -value "1" -objects $obj
set_property -name "statistics.tpws" -value "1" -objects $obj
set_property -name "statistics.whs" -value "1" -objects $obj
set_property -name "statistics.wns" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Table" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
set_property -name "run.step" -value "place_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
