{"Source Block": ["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@171:181@HdlStmAssign", "\nwire [ADDRESS_WIDTH:0] s_axis_fifo_fill = s_axis_waddr_reg - s_axis_raddr_reg;\nassign s_axis_full = (s_axis_fifo_fill == {ADDRESS_WIDTH{1'b1}});\nassign s_axis_almost_full = s_axis_fifo_fill > {1'b0, ~ALMOST_FULL_THRESHOLD};\nassign s_axis_ready = ~s_axis_full;\nassign s_axis_room = ~s_axis_fifo_fill;\n\n//------------------------------------------------------------------------------\n// FIFO read logic - downstream\n//\n// m_axis_empty - FIFO is empty if read pointer equal to write pointer\n"], "Clone Blocks": [["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@167:177", "// s_axis_full  - FIFO is full if next write pointer equal to read pointer\n// s_axis_ready - FIFO is always ready, unless it's full\n//\n//------------------------------------------------------------------------------\n\nwire [ADDRESS_WIDTH:0] s_axis_fifo_fill = s_axis_waddr_reg - s_axis_raddr_reg;\nassign s_axis_full = (s_axis_fifo_fill == {ADDRESS_WIDTH{1'b1}});\nassign s_axis_almost_full = s_axis_fifo_fill > {1'b0, ~ALMOST_FULL_THRESHOLD};\nassign s_axis_ready = ~s_axis_full;\nassign s_axis_room = ~s_axis_fifo_fill;\n\n"], ["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@169:179", "//\n//------------------------------------------------------------------------------\n\nwire [ADDRESS_WIDTH:0] s_axis_fifo_fill = s_axis_waddr_reg - s_axis_raddr_reg;\nassign s_axis_full = (s_axis_fifo_fill == {ADDRESS_WIDTH{1'b1}});\nassign s_axis_almost_full = s_axis_fifo_fill > {1'b0, ~ALMOST_FULL_THRESHOLD};\nassign s_axis_ready = ~s_axis_full;\nassign s_axis_room = ~s_axis_fifo_fill;\n\n//------------------------------------------------------------------------------\n// FIFO read logic - downstream\n"], ["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@168:178", "// s_axis_ready - FIFO is always ready, unless it's full\n//\n//------------------------------------------------------------------------------\n\nwire [ADDRESS_WIDTH:0] s_axis_fifo_fill = s_axis_waddr_reg - s_axis_raddr_reg;\nassign s_axis_full = (s_axis_fifo_fill == {ADDRESS_WIDTH{1'b1}});\nassign s_axis_almost_full = s_axis_fifo_fill > {1'b0, ~ALMOST_FULL_THRESHOLD};\nassign s_axis_ready = ~s_axis_full;\nassign s_axis_room = ~s_axis_fifo_fill;\n\n//------------------------------------------------------------------------------\n"], ["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@170:180", "//------------------------------------------------------------------------------\n\nwire [ADDRESS_WIDTH:0] s_axis_fifo_fill = s_axis_waddr_reg - s_axis_raddr_reg;\nassign s_axis_full = (s_axis_fifo_fill == {ADDRESS_WIDTH{1'b1}});\nassign s_axis_almost_full = s_axis_fifo_fill > {1'b0, ~ALMOST_FULL_THRESHOLD};\nassign s_axis_ready = ~s_axis_full;\nassign s_axis_room = ~s_axis_fifo_fill;\n\n//------------------------------------------------------------------------------\n// FIFO read logic - downstream\n//\n"]], "Diff Content": {"Delete": [[176, "assign s_axis_room = ~s_axis_fifo_fill;\n"]], "Add": []}}