{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722065762299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722065762301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 13:06:01 2024 " "Processing started: Sat Jul 27 13:06:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722065762301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1722065762301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_light_controller -c Traffic_light_controller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_light_controller -c Traffic_light_controller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1722065762301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1722065763360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1722065763360 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Traffic_light_controller.v(30) " "Verilog HDL information at Traffic_light_controller.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1722065775690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file traffic_light_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_module " "Found entity 1: Top_module" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722065775706 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722065775706 ""} { "Info" "ISGN_ENTITY_NAME" "3 side " "Found entity 3: side" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722065775706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1722065775706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_module " "Elaborating entity \"Top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1722065775815 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ri Traffic_light_controller.v(8) " "Verilog HDL Always Construct warning at Traffic_light_controller.v(8): inferring latch(es) for variable \"Ri\", which holds its previous value in one or more paths through the always construct" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1722065775815 "|Top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ri\[0\] Traffic_light_controller.v(15) " "Inferred latch for \"Ri\[0\]\" at Traffic_light_controller.v(15)" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1722065775815 "|Top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ri\[1\] Traffic_light_controller.v(15) " "Inferred latch for \"Ri\[1\]\" at Traffic_light_controller.v(15)" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1722065775815 "|Top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ri\[2\] Traffic_light_controller.v(15) " "Inferred latch for \"Ri\[2\]\" at Traffic_light_controller.v(15)" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1722065775815 "|Top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ri\[3\] Traffic_light_controller.v(15) " "Inferred latch for \"Ri\[3\]\" at Traffic_light_controller.v(15)" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1722065775815 "|Top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count " "Elaborating entity \"counter\" for hierarchy \"counter:count\"" {  } { { "Traffic_light_controller.v" "count" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1722065775846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Traffic_light_controller.v(42) " "Verilog HDL assignment warning at Traffic_light_controller.v(42): truncated value with size 32 to match size of target (6)" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1722065775862 "|Top_module|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "side side:direction " "Elaborating entity \"side\" for hierarchy \"side:direction\"" {  } { { "Traffic_light_controller.v" "direction" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/Traffic_light_controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1722065775878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/output_files/Traffic_light_controller.map.smsg " "Generated suppressed messages file C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/Traffic_lights_controller/output_files/Traffic_light_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1722065776018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722065776034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 13:06:16 2024 " "Processing ended: Sat Jul 27 13:06:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722065776034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722065776034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722065776034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1722065776034 ""}
