

================================================================
== Vitis HLS Report for 'initializeArrays'
================================================================
* Date:           Sat Jun 27 14:14:33 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.228 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6404|     6404|  32.020 us|  32.020 us|  6404|  6404|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initArraysSPloop1_initArraysSPloop2_initArraysSPloop3  |     2560|     2560|         2|          1|          1|  2560|       yes|
        |- initArraysPPloop1_initArraysPPloop3_initArraysPPloop4  |     3840|     3840|         2|          1|          1|  3840|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln536 = br void" [patchMaker.cpp:536]   --->   Operation 9 'br' 'br_ln536' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 0, void, i12 %add_ln536_1, void %.split15" [patchMaker.cpp:536]   --->   Operation 10 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%a = phi i6 0, void, i6 %select_ln536_1, void %.split15" [patchMaker.cpp:536]   --->   Operation 11 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln540_2, void %.split15" [patchMaker.cpp:540]   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%b = phi i3 0, void, i3 %select_ln540_1, void %.split15" [patchMaker.cpp:540]   --->   Operation 13 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c = phi i5 0, void, i5 %add_ln546, void %.split15" [patchMaker.cpp:546]   --->   Operation 14 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.74ns)   --->   "%add_ln536_1 = add i12 %indvar_flatten13, i12 1" [patchMaker.cpp:536]   --->   Operation 15 'add' 'add_ln536_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.62ns)   --->   "%icmp_ln536 = icmp_eq  i12 %indvar_flatten13, i12 2560" [patchMaker.cpp:536]   --->   Operation 17 'icmp' 'icmp_ln536' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln536 = br i1 %icmp_ln536, void %.split15, void %.preheader.preheader.preheader" [patchMaker.cpp:536]   --->   Operation 18 'br' 'br_ln536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln536 = add i6 %a, i6 1" [patchMaker.cpp:536]   --->   Operation 19 'add' 'add_ln536' <Predicate = (!icmp_ln536)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.58ns)   --->   "%icmp_ln540 = icmp_eq  i8 %indvar_flatten, i8 80" [patchMaker.cpp:540]   --->   Operation 20 'icmp' 'icmp_ln540' <Predicate = (!icmp_ln536)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln536 = select i1 %icmp_ln540, i3 0, i3 %b" [patchMaker.cpp:536]   --->   Operation 21 'select' 'select_ln536' <Predicate = (!icmp_ln536)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.29ns)   --->   "%select_ln536_1 = select i1 %icmp_ln540, i6 %add_ln536, i6 %a" [patchMaker.cpp:536]   --->   Operation 22 'select' 'select_ln536_1' <Predicate = (!icmp_ln536)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln536)   --->   "%xor_ln536 = xor i1 %icmp_ln540, i1 1" [patchMaker.cpp:536]   --->   Operation 23 'xor' 'xor_ln536' <Predicate = (!icmp_ln536)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.63ns)   --->   "%icmp_ln546 = icmp_eq  i5 %c, i5 16" [patchMaker.cpp:546]   --->   Operation 24 'icmp' 'icmp_ln546' <Predicate = (!icmp_ln536)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln536 = and i1 %icmp_ln546, i1 %xor_ln536" [patchMaker.cpp:536]   --->   Operation 25 'and' 'and_ln536' <Predicate = (!icmp_ln536)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.57ns)   --->   "%add_ln540 = add i3 %select_ln536, i3 1" [patchMaker.cpp:540]   --->   Operation 26 'add' 'add_ln540' <Predicate = (!icmp_ln536)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln540)   --->   "%or_ln540 = or i1 %and_ln536, i1 %icmp_ln540" [patchMaker.cpp:540]   --->   Operation 27 'or' 'or_ln540' <Predicate = (!icmp_ln536)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln540 = select i1 %or_ln540, i5 0, i5 %c" [patchMaker.cpp:540]   --->   Operation 28 'select' 'select_ln540' <Predicate = (!icmp_ln536)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln540_1 = select i1 %and_ln536, i3 %add_ln540, i3 %select_ln536" [patchMaker.cpp:540]   --->   Operation 29 'select' 'select_ln540_1' <Predicate = (!icmp_ln536)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln546 = add i5 %select_ln540, i5 1" [patchMaker.cpp:546]   --->   Operation 30 'add' 'add_ln546' <Predicate = (!icmp_ln536)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln540_1 = add i8 %indvar_flatten, i8 1" [patchMaker.cpp:540]   --->   Operation 31 'add' 'add_ln540_1' <Predicate = (!icmp_ln536)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln540_2 = select i1 %icmp_ln540, i8 1, i8 %add_ln540_1" [patchMaker.cpp:540]   --->   Operation 32 'select' 'select_ln540_2' <Predicate = (!icmp_ln536)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop1_initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i6 %select_ln536_1" [patchMaker.cpp:551]   --->   Operation 35 'zext' 'zext_ln551' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln536_1, i2 0" [patchMaker.cpp:551]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln551 = add i8 %tmp, i8 %zext_ln551" [patchMaker.cpp:551]   --->   Operation 37 'add' 'add_ln551' <Predicate = (!icmp_ln536)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln551_1 = zext i3 %select_ln540_1" [patchMaker.cpp:551]   --->   Operation 40 'zext' 'zext_ln551_1' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln551_1 = add i8 %add_ln551, i8 %zext_ln551_1" [patchMaker.cpp:551]   --->   Operation 41 'add' 'add_ln551_1' <Predicate = (!icmp_ln536)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_78_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln551_1, i4 0" [patchMaker.cpp:551]   --->   Operation 42 'bitconcatenate' 'tmp_78_cast' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln551_2 = zext i5 %select_ln540" [patchMaker.cpp:551]   --->   Operation 44 'zext' 'zext_ln551_2' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.74ns)   --->   "%add_ln551_2 = add i12 %tmp_78_cast, i12 %zext_ln551_2" [patchMaker.cpp:551]   --->   Operation 45 'add' 'add_ln551_2' <Predicate = (!icmp_ln536)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln551_3 = zext i12 %add_ln551_2" [patchMaker.cpp:551]   --->   Operation 46 'zext' 'zext_ln551_3' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln551_3" [patchMaker.cpp:551]   --->   Operation 47 'getelementptr' 'patches_superpoints_addr' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [patchMaker.cpp:546]   --->   Operation 48 'specloopname' 'specloopname_ln546' <Predicate = (!icmp_ln536)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.64ns)   --->   "%store_ln551 = store i64 0, i12 %patches_superpoints_addr" [patchMaker.cpp:551]   --->   Operation 49 'store' 'store_ln551' <Predicate = (!icmp_ln536)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln536)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.38>
ST_4 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln557 = br void %.preheader.preheader" [patchMaker.cpp:557]   --->   Operation 51 'br' 'br_ln557' <Predicate = true> <Delay = 0.38>

State 5 <SV = 3> <Delay = 2.52>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i12 %add_ln557_1, void %.preheader, i12 0, void %.preheader.preheader.preheader" [patchMaker.cpp:557]   --->   Operation 52 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%a_1 = phi i6 %select_ln557_1, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:557]   --->   Operation 53 'phi' 'a_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %select_ln561_2, void %.preheader, i8 0, void %.preheader.preheader.preheader" [patchMaker.cpp:561]   --->   Operation 54 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%b_3 = phi i3 %select_ln561_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:561]   --->   Operation 55 'phi' 'b_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i6 %select_ln567_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:567]   --->   Operation 56 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%c_3 = phi i3 %select_ln567_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:567]   --->   Operation 57 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%d = phi i3 %add_ln573, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:573]   --->   Operation 58 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.74ns)   --->   "%add_ln557_1 = add i12 %indvar_flatten59, i12 1" [patchMaker.cpp:557]   --->   Operation 59 'add' 'add_ln557_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.62ns)   --->   "%icmp_ln557 = icmp_eq  i12 %indvar_flatten59, i12 3840" [patchMaker.cpp:557]   --->   Operation 61 'icmp' 'icmp_ln557' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln557 = br i1 %icmp_ln557, void %.preheader, void" [patchMaker.cpp:557]   --->   Operation 62 'br' 'br_ln557' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln557 = add i6 %a_1, i6 1" [patchMaker.cpp:557]   --->   Operation 63 'add' 'add_ln557' <Predicate = (!icmp_ln557)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.58ns)   --->   "%icmp_ln561 = icmp_eq  i8 %indvar_flatten35, i8 120" [patchMaker.cpp:561]   --->   Operation 64 'icmp' 'icmp_ln561' <Predicate = (!icmp_ln557)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.27ns)   --->   "%select_ln557 = select i1 %icmp_ln561, i3 0, i3 %b_3" [patchMaker.cpp:557]   --->   Operation 65 'select' 'select_ln557' <Predicate = (!icmp_ln557)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.29ns)   --->   "%select_ln557_1 = select i1 %icmp_ln561, i6 %add_ln557, i6 %a_1" [patchMaker.cpp:557]   --->   Operation 66 'select' 'select_ln557_1' <Predicate = (!icmp_ln557)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i6 %select_ln557_1" [patchMaker.cpp:578]   --->   Operation 67 'zext' 'zext_ln578' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln557_1, i2 0" [patchMaker.cpp:578]   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln578_1 = zext i8 %tmp_s" [patchMaker.cpp:578]   --->   Operation 69 'zext' 'zext_ln578_1' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln578 = add i9 %zext_ln578_1, i9 %zext_ln578" [patchMaker.cpp:578]   --->   Operation 70 'add' 'add_ln578' <Predicate = (!icmp_ln557)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 71 [1/1] (0.12ns)   --->   "%xor_ln557 = xor i1 %icmp_ln561, i1 1" [patchMaker.cpp:557]   --->   Operation 71 'xor' 'xor_ln557' <Predicate = (!icmp_ln557)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.49ns)   --->   "%icmp_ln573 = icmp_eq  i3 %d, i3 6" [patchMaker.cpp:573]   --->   Operation 72 'icmp' 'icmp_ln573' <Predicate = (!icmp_ln557)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln561)   --->   "%and_ln557 = and i1 %icmp_ln573, i1 %xor_ln557" [patchMaker.cpp:557]   --->   Operation 73 'and' 'and_ln557' <Predicate = (!icmp_ln557)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln567 = icmp_eq  i6 %indvar_flatten21, i6 24" [patchMaker.cpp:567]   --->   Operation 74 'icmp' 'icmp_ln567' <Predicate = (!icmp_ln557)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.12ns)   --->   "%and_ln557_1 = and i1 %icmp_ln567, i1 %xor_ln557" [patchMaker.cpp:557]   --->   Operation 75 'and' 'and_ln557_1' <Predicate = (!icmp_ln557)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.57ns)   --->   "%add_ln561 = add i3 %select_ln557, i3 1" [patchMaker.cpp:561]   --->   Operation 76 'add' 'add_ln561' <Predicate = (!icmp_ln557)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.12ns)   --->   "%or_ln561 = or i1 %and_ln557_1, i1 %icmp_ln561" [patchMaker.cpp:561]   --->   Operation 77 'or' 'or_ln561' <Predicate = (!icmp_ln557)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.27ns)   --->   "%select_ln561 = select i1 %or_ln561, i3 0, i3 %c_3" [patchMaker.cpp:561]   --->   Operation 78 'select' 'select_ln561' <Predicate = (!icmp_ln557)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.27ns)   --->   "%select_ln561_1 = select i1 %and_ln557_1, i3 %add_ln561, i3 %select_ln557" [patchMaker.cpp:561]   --->   Operation 79 'select' 'select_ln561_1' <Predicate = (!icmp_ln557)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln578_2 = zext i3 %select_ln561_1" [patchMaker.cpp:578]   --->   Operation 80 'zext' 'zext_ln578_2' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln578_1 = add i9 %add_ln578, i9 %zext_ln578_2" [patchMaker.cpp:578]   --->   Operation 81 'add' 'add_ln578_1' <Predicate = (!icmp_ln557)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln561)   --->   "%xor_ln561 = xor i1 %icmp_ln567, i1 1" [patchMaker.cpp:561]   --->   Operation 82 'xor' 'xor_ln561' <Predicate = (!icmp_ln557)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln561)   --->   "%or_ln561_1 = or i1 %icmp_ln561, i1 %xor_ln561" [patchMaker.cpp:561]   --->   Operation 83 'or' 'or_ln561_1' <Predicate = (!icmp_ln557)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln561 = and i1 %and_ln557, i1 %or_ln561_1" [patchMaker.cpp:561]   --->   Operation 84 'and' 'and_ln561' <Predicate = (!icmp_ln557)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.57ns)   --->   "%add_ln567 = add i3 %select_ln561, i3 1" [patchMaker.cpp:567]   --->   Operation 85 'add' 'add_ln567' <Predicate = (!icmp_ln557)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln567)   --->   "%or_ln567 = or i1 %and_ln561, i1 %and_ln557_1" [patchMaker.cpp:567]   --->   Operation 86 'or' 'or_ln567' <Predicate = (!icmp_ln557)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln567)   --->   "%or_ln567_1 = or i1 %or_ln567, i1 %icmp_ln561" [patchMaker.cpp:567]   --->   Operation 87 'or' 'or_ln567_1' <Predicate = (!icmp_ln557)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln567 = select i1 %or_ln567_1, i3 0, i3 %d" [patchMaker.cpp:567]   --->   Operation 88 'select' 'select_ln567' <Predicate = (!icmp_ln557)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln567_1 = select i1 %and_ln561, i3 %add_ln567, i3 %select_ln561" [patchMaker.cpp:567]   --->   Operation 89 'select' 'select_ln567_1' <Predicate = (!icmp_ln557)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.57ns)   --->   "%add_ln573 = add i3 %select_ln567, i3 1" [patchMaker.cpp:573]   --->   Operation 90 'add' 'add_ln573' <Predicate = (!icmp_ln557)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln567_1 = add i6 %indvar_flatten21, i6 1" [patchMaker.cpp:567]   --->   Operation 91 'add' 'add_ln567_1' <Predicate = (!icmp_ln557)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.29ns)   --->   "%select_ln567_2 = select i1 %or_ln561, i6 1, i6 %add_ln567_1" [patchMaker.cpp:567]   --->   Operation 92 'select' 'select_ln567_2' <Predicate = (!icmp_ln557)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln561_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:561]   --->   Operation 93 'add' 'add_ln561_1' <Predicate = (!icmp_ln557)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.30ns)   --->   "%select_ln561_2 = select i1 %icmp_ln561, i8 1, i8 %add_ln561_1" [patchMaker.cpp:561]   --->   Operation 94 'select' 'select_ln561_2' <Predicate = (!icmp_ln557)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 4> <Delay = 3.13>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop1_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3840, i64 3840, i64 3840"   --->   Operation 96 'speclooptripcount' 'empty_112' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop2_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln578_1, i2 0" [patchMaker.cpp:567]   --->   Operation 99 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln567 = zext i11 %tmp_46" [patchMaker.cpp:567]   --->   Operation 100 'zext' 'zext_ln567' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln578_3 = zext i3 %select_ln567_1" [patchMaker.cpp:578]   --->   Operation 103 'zext' 'zext_ln578_3' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.73ns)   --->   "%add_ln578_2 = add i63 %zext_ln567, i63 %zext_ln578_3" [patchMaker.cpp:578]   --->   Operation 104 'add' 'add_ln578_2' <Predicate = (!icmp_ln557)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln578 = trunc i63 %add_ln578_2" [patchMaker.cpp:578]   --->   Operation 105 'trunc' 'trunc_ln578' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln578, i3 0" [patchMaker.cpp:578]   --->   Operation 106 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln578_1 = trunc i63 %add_ln578_2" [patchMaker.cpp:578]   --->   Operation 107 'trunc' 'trunc_ln578_1' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln578_1, i1 0" [patchMaker.cpp:578]   --->   Operation 108 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln578 = sub i12 %p_shl2_cast, i12 %p_shl3_cast" [patchMaker.cpp:578]   --->   Operation 109 'sub' 'sub_ln578' <Predicate = (!icmp_ln557)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln578_4 = zext i3 %select_ln567" [patchMaker.cpp:578]   --->   Operation 111 'zext' 'zext_ln578_4' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln578_3 = add i12 %sub_ln578, i12 %zext_ln578_4" [patchMaker.cpp:578]   --->   Operation 112 'add' 'add_ln578_3' <Predicate = (!icmp_ln557)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln578_5 = zext i12 %add_ln578_3" [patchMaker.cpp:578]   --->   Operation 113 'zext' 'zext_ln578_5' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr = getelementptr i32 %patches_parameters_V, i64 0, i64 %zext_ln578_5" [patchMaker.cpp:578]   --->   Operation 114 'getelementptr' 'patches_parameters_V_addr' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln573 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [patchMaker.cpp:573]   --->   Operation 115 'specloopname' 'specloopname_ln573' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.64ns)   --->   "%store_ln578 = store i32 0, i12 %patches_parameters_V_addr" [patchMaker.cpp:578]   --->   Operation 116 'store' 'store_ln578' <Predicate = (!icmp_ln557)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln557)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln583 = ret" [patchMaker.cpp:583]   --->   Operation 118 'ret' 'ret_ln583' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', patchMaker.cpp:536) with incoming values : ('add_ln536_1', patchMaker.cpp:536) [6]  (0.387 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('c', patchMaker.cpp:546) with incoming values : ('add_ln546', patchMaker.cpp:546) [10]  (0 ns)
	'icmp' operation ('icmp_ln546', patchMaker.cpp:546) [27]  (0.637 ns)
	'and' operation ('and_ln536', patchMaker.cpp:536) [28]  (0.122 ns)
	'or' operation ('or_ln540', patchMaker.cpp:540) [31]  (0 ns)
	'select' operation ('select_ln540', patchMaker.cpp:540) [32]  (0.278 ns)
	'add' operation ('add_ln546', patchMaker.cpp:546) [44]  (0.707 ns)

 <State 3>: 3.23ns
The critical path consists of the following:
	'add' operation ('add_ln551', patchMaker.cpp:551) [24]  (0 ns)
	'add' operation ('add_ln551_1', patchMaker.cpp:551) [35]  (0.838 ns)
	'add' operation ('add_ln551_2', patchMaker.cpp:551) [39]  (0.745 ns)
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:551) [41]  (0 ns)
	'store' operation ('store_ln551', patchMaker.cpp:551) of constant 0 on array 'patches_superpoints' [43]  (1.65 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten59', patchMaker.cpp:557) with incoming values : ('add_ln557_1', patchMaker.cpp:557) [51]  (0.387 ns)

 <State 5>: 2.53ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten35', patchMaker.cpp:561) with incoming values : ('select_ln561_2', patchMaker.cpp:561) [53]  (0 ns)
	'icmp' operation ('icmp_ln561', patchMaker.cpp:561) [66]  (0.581 ns)
	'select' operation ('select_ln557', patchMaker.cpp:557) [67]  (0.278 ns)
	'add' operation ('add_ln561', patchMaker.cpp:561) [79]  (0.572 ns)
	'select' operation ('select_ln561_1', patchMaker.cpp:561) [83]  (0.278 ns)
	'add' operation ('add_ln578_1', patchMaker.cpp:578) [85]  (0.818 ns)

 <State 6>: 3.14ns
The critical path consists of the following:
	'add' operation ('add_ln578_2', patchMaker.cpp:578) [99]  (0.735 ns)
	'sub' operation ('sub_ln578', patchMaker.cpp:578) [104]  (0 ns)
	'add' operation ('add_ln578_3', patchMaker.cpp:578) [107]  (0.756 ns)
	'getelementptr' operation ('patches_parameters_V_addr', patchMaker.cpp:578) [109]  (0 ns)
	'store' operation ('store_ln578', patchMaker.cpp:578) of constant 0 on array 'patches_parameters_V' [111]  (1.65 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
