#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug 13 13:07:40 2020
# Process ID: 12576
# Current directory: H:/private/projects/ECEN302/lab_4/lab4_mealyFSM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12132 H:\private\projects\ECEN302\lab_4\lab4_mealyFSM\lab4_mealyFSM.xpr
# Log file: H:/private/projects/ECEN302/lab_4/lab4_mealyFSM/vivado.log
# Journal file: H:/private/projects/ECEN302/lab_4/lab4_mealyFSM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/private/projects/ECEN302/lab_4/lab4_mealyFSM/lab4_mealyFSM.xpr
INFO: [Project 1-313] Project file moved from 'H:/private/projects/ECEN302/tuts/Lab tute 6/lab4_mealyFSM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1034.652 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/private/projects/ECEN302/lab_4/lab4_mealyFSM/lab4_mealyFSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_Mealy1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/private/projects/ECEN302/lab_4/lab4_mealyFSM/lab4_mealyFSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FSM_Mealy1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/private/projects/ECEN302/lab_4/lab4_mealyFSM/lab4_mealyFSM.srcs/sources_1/imports/Lab4 files/FSM_Mealy1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_Mealy1'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/private/projects/ECEN302/lab_4/lab4_mealyFSM/lab4_mealyFSM.srcs/sim_1/imports/Lab4 files/FSM_Mealy1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_Mealy1_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/private/projects/ECEN302/lab_4/lab4_mealyFSM/lab4_mealyFSM.sim/sim_1/behav/xsim'
"xelab -wto fe750625b0e24789a1cb6b6bbbf282c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FSM_Mealy1_tb_behav xil_defaultlib.FSM_Mealy1_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe750625b0e24789a1cb6b6bbbf282c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FSM_Mealy1_tb_behav xil_defaultlib.FSM_Mealy1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM_Mealy1 [fsm_mealy1_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_mealy1_tb
Built simulation snapshot FSM_Mealy1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/private/projects/ECEN302/lab_4/lab4_mealyFSM/lab4_mealyFSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_Mealy1_tb_behav -key {Behavioral:sim_1:Functional:FSM_Mealy1_tb} -tclbatch {FSM_Mealy1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FSM_Mealy1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 220ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_Mealy1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 220ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1034.652 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 13 13:09:33 2020...
