
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Fri Oct 13 14:35:45 2023
| Design       : hs_ad_da
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                           
**************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                  
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                214           2  {sys_clk}                                       
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)       8           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}             
 DebugCore_JCLK                                 50.0000      {0.0000 25.0000}    Declared                117           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                              100.0000     {25.0000 75.0000}   Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
==========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    334.3363 MHz        20.0000         2.9910         17.009
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    417.8855 MHz        20.0000         2.3930         17.607
 DebugCore_JCLK             20.0000 MHz    166.8892 MHz        50.0000         5.9920         44.008
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.009       0.000              0            508
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    17.607       0.000              0             26
 DebugCore_JCLK         DebugCore_JCLK              23.780       0.000              0            395
 DebugCore_CAPTURE      DebugCore_JCLK              21.112       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           45.748       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.310       0.000              0            508
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.347       0.000              0             26
 DebugCore_JCLK         DebugCore_JCLK               0.305       0.000              0            395
 DebugCore_CAPTURE      DebugCore_JCLK              22.549       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            2.186       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.812       0.000              0            162
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.671       0.000              0            162
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            214
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.580       0.000              0              8
 DebugCore_JCLK                                     24.102       0.000              0            117
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.832       0.000              0            508
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    18.203       0.000              0             26
 DebugCore_JCLK         DebugCore_JCLK              24.115       0.000              0            395
 DebugCore_CAPTURE      DebugCore_JCLK              22.046       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           47.354       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.250       0.000              0            508
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.270       0.000              0             26
 DebugCore_JCLK         DebugCore_JCLK               0.267       0.000              0            395
 DebugCore_CAPTURE      DebugCore_JCLK              23.848       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            1.442       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.434       0.000              0            162
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.510       0.000              0            162
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            214
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.664       0.000              0              8
 DebugCore_JCLK                                     24.282       0.000              0            117
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  4.505
  Clock Pessimism Removal :  0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.099       4.505         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q1                    tco                   0.291       4.796 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.500       5.296         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13]
 CLMS_94_85/Y1                     td                    0.468       5.764 r       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=2)        0.401       6.165         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMS_94_89/CECO                   td                    0.184       6.349 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.349         ntR55            
 CLMS_94_93/CECO                   td                    0.184       6.533 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.533         ntR54            
 CLMS_94_97/CECO                   td                    0.184       6.717 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       6.717         ntR53            
 CLMS_94_101/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.717         Logic Levels: 4  
                                                                                   Logic: 1.311ns(59.268%), Route: 0.901ns(40.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.760      23.643         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.862      24.505                          
 clock uncertainty                                      -0.050      24.455                          

 Setup time                                             -0.729      23.726                          

 Data required time                                                 23.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.726                          
 Data arrival time                                                   6.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  4.505
  Clock Pessimism Removal :  0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.099       4.505         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q1                    tco                   0.291       4.796 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.500       5.296         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13]
 CLMS_94_85/Y1                     td                    0.468       5.764 r       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=2)        0.401       6.165         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMS_94_89/CECO                   td                    0.184       6.349 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.349         ntR55            
 CLMS_94_93/CECO                   td                    0.184       6.533 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.533         ntR54            
 CLMS_94_97/CECO                   td                    0.184       6.717 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       6.717         ntR53            
 CLMS_94_101/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.717         Logic Levels: 4  
                                                                                   Logic: 1.311ns(59.268%), Route: 0.901ns(40.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.760      23.643         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.862      24.505                          
 clock uncertainty                                      -0.050      24.455                          

 Setup time                                             -0.729      23.726                          

 Data required time                                                 23.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.726                          
 Data arrival time                                                   6.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  4.505
  Clock Pessimism Removal :  0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.099       4.505         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q1                    tco                   0.291       4.796 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.500       5.296         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13]
 CLMS_94_85/Y1                     td                    0.468       5.764 r       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=2)        0.401       6.165         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMS_94_89/CECO                   td                    0.184       6.349 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.349         ntR55            
 CLMS_94_93/CECO                   td                    0.184       6.533 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.533         ntR54            
 CLMS_94_97/CECO                   td                    0.184       6.717 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       6.717         ntR53            
 CLMS_94_101/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.717         Logic Levels: 4  
                                                                                   Logic: 1.311ns(59.268%), Route: 0.901ns(40.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.760      23.643         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.862      24.505                          
 clock uncertainty                                      -0.050      24.455                          

 Setup time                                             -0.729      23.726                          

 Data required time                                                 23.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.726                          
 Data arrival time                                                   6.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.461
  Launch Clock Delay      :  3.599
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.716       3.599         ntclkbufg_0      
 CLMA_102_56/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_56/Q0                    tco                   0.222       3.821 f       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.905         u_CORES/u_debug_core_0/data_pipe[0] [8]
 CLMA_102_57/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.905         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.055       4.461         ntclkbufg_0      
 CLMA_102_57/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                              -0.035       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                   3.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.478
  Launch Clock Delay      :  3.616
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.733       3.616         ntclkbufg_0      
 CLMA_102_76/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_76/Q0                    tco                   0.222       3.838 f       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.922         u_CORES/u_debug_core_0/data_pipe[1] [5]
 CLMA_102_77/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.072       4.478         ntclkbufg_0      
 CLMA_102_77/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.646                          
 clock uncertainty                                       0.000       3.646                          

 Hold time                                              -0.035       3.611                          

 Data required time                                                  3.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.611                          
 Data arrival time                                                   3.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_3/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.487
  Launch Clock Delay      :  3.613
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.730       3.613         ntclkbufg_0      
 CLMS_98_77/CLK                                                            r       u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK

 CLMS_98_77/Q0                     tco                   0.222       3.835 f       u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/Q
                                   net (fanout=1)        0.381       4.216         u_CORES/u_debug_core_0/DATA_ff[0] [5]
 DRM_106_68/DA0[0]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_3/iGopDrm/DA0[0]

 Data arrival time                                                   4.216         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.816%), Route: 0.381ns(63.184%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.081       4.487         ntclkbufg_0      
 DRM_106_68/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.750       3.737                          
 clock uncertainty                                       0.000       3.737                          

 Hold time                                               0.156       3.893                          

 Data required time                                                  3.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.893                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.534
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        2.031       4.403         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q0                     tco                   0.289       4.692 r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.127       4.819         u_da_wave_send/freq_cnt [2]
 CLMA_74_56/Y3                     td                    0.468       5.287 r       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=2)        0.410       5.697         u_da_wave_send/N24
 CLMA_74_57/CECO                   td                    0.184       5.881 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=3)        0.000       5.881         ntR61            
 CLMA_74_61/CECI                                                           r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.881         Logic Levels: 2  
                                                                                   Logic: 0.941ns(63.667%), Route: 0.537ns(36.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.687      23.534         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.833      24.367                          
 clock uncertainty                                      -0.150      24.217                          

 Setup time                                             -0.729      23.488                          

 Data required time                                                 23.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.488                          
 Data arrival time                                                   5.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.534
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        2.031       4.403         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q0                     tco                   0.289       4.692 r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.127       4.819         u_da_wave_send/freq_cnt [2]
 CLMA_74_56/Y3                     td                    0.468       5.287 r       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=2)        0.410       5.697         u_da_wave_send/N24
 CLMA_74_57/CECO                   td                    0.184       5.881 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=3)        0.000       5.881         ntR61            
 CLMA_74_61/CECI                                                           r       u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CE

 Data arrival time                                                   5.881         Logic Levels: 2  
                                                                                   Logic: 0.941ns(63.667%), Route: 0.537ns(36.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.687      23.534         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.833      24.367                          
 clock uncertainty                                      -0.150      24.217                          

 Setup time                                             -0.729      23.488                          

 Data required time                                                 23.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.488                          
 Data arrival time                                                   5.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[7]/opit_0_AQ/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.534
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        2.031       4.403         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q0                     tco                   0.289       4.692 r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.127       4.819         u_da_wave_send/freq_cnt [2]
 CLMA_74_56/Y3                     td                    0.468       5.287 r       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=2)        0.410       5.697         u_da_wave_send/N24
 CLMA_74_57/CECO                   td                    0.184       5.881 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=3)        0.000       5.881         ntR61            
 CLMA_74_61/CECI                                                           r       u_da_wave_send/rd_addr[7]/opit_0_AQ/CE

 Data arrival time                                                   5.881         Logic Levels: 2  
                                                                                   Logic: 0.941ns(63.667%), Route: 0.537ns(36.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.687      23.534         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[7]/opit_0_AQ/CLK
 clock pessimism                                         0.833      24.367                          
 clock uncertainty                                      -0.150      24.217                          

 Setup time                                             -0.729      23.488                          

 Data required time                                                 23.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.488                          
 Data arrival time                                                   5.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.693       3.540         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q0                     tco                   0.222       3.762 f       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.090       3.852         u_da_wave_send/freq_cnt [2]
 CLMA_74_56/B4                                                             f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.852         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.154%), Route: 0.090ns(28.846%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        2.031       4.403         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.540                          
 clock uncertainty                                       0.000       3.540                          

 Hold time                                              -0.035       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   3.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.693       3.540         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q2                     tco                   0.224       3.764 f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.088       3.852         u_da_wave_send/freq_cnt [0]
 CLMA_74_56/A4                                                             f       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.852         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        2.031       4.403         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.540                          
 clock uncertainty                                       0.000       3.540                          

 Hold time                                              -0.035       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   3.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.397
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.687       3.534         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_74_61/Q3                     tco                   0.221       3.755 f       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=60)       0.102       3.857         rd_addr[0]       
 CLMA_74_61/D4                                                             f       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.857         Logic Levels: 0  
                                                                                   Logic: 0.221ns(68.421%), Route: 0.102ns(31.579%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        2.025       4.397         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.534                          
 clock uncertainty                                       0.000       3.534                          

 Hold time                                              -0.034       3.500                          

 Data required time                                                  3.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.500                          
 Data arrival time                                                   3.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.086
  Launch Clock Delay      :  4.746
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.632       2.632         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.632 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.114       4.746         ntclkbufg_1      
 CLMA_118_97/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK

 CLMA_118_97/Q0                    tco                   0.289       5.035 r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.409       5.444         u_CORES/u_jtag_hub/shift_data [6]
 CLMS_114_101/C3                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.404%), Route: 0.409ns(58.596%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.303      27.303         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.303 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.783      29.086         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.633                          
 clock uncertainty                                      -0.050      29.583                          

 Setup time                                             -0.359      29.224                          

 Data required time                                                 29.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.224                          
 Data arrival time                                                   5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.086
  Launch Clock Delay      :  4.758
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.632       2.632         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.632 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.126       4.758         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_118_105/Q1                   tco                   0.291       5.049 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.401       5.450         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_114_101/C2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.450         Logic Levels: 0  
                                                                                   Logic: 0.291ns(42.052%), Route: 0.401ns(57.948%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.303      27.303         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.303 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.783      29.086         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.633                          
 clock uncertainty                                      -0.050      29.583                          

 Setup time                                             -0.351      29.232                          

 Data required time                                                 29.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.232                          
 Data arrival time                                                   5.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.086
  Launch Clock Delay      :  4.758
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.632       2.632         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.632 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.126       4.758         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_118_105/Q3                   tco                   0.286       5.044 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.525       5.569         u_CORES/u_jtag_hub/shift_data [5]
 CLMS_114_101/C1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.569         Logic Levels: 0  
                                                                                   Logic: 0.286ns(35.265%), Route: 0.525ns(64.735%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.303      27.303         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.303 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.783      29.086         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.633                          
 clock uncertainty                                      -0.050      29.583                          

 Setup time                                             -0.221      29.362                          

 Data required time                                                 29.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.362                          
 Data arrival time                                                   5.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/ADB0[1]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  3.980
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.195       2.195         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.195 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.785       3.980         ntclkbufg_1      
 CLMS_110_109/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_109/Q0                   tco                   0.226       4.206 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.502       4.708         u_CORES/u_debug_core_0/ram_radr [0]
 DRM_106_128/ADB0[1]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/ADB0[1]

 Data arrival time                                                   4.708         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.044%), Route: 0.502ns(68.956%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.632       2.632         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.632 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.132       4.764         ntclkbufg_1      
 DRM_106_128/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.437       4.327                          
 clock uncertainty                                       0.000       4.327                          

 Hold time                                               0.076       4.403                          

 Data required time                                                  4.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.403                          
 Data arrival time                                                   4.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.771
  Launch Clock Delay      :  3.991
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.195       2.195         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.195 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.796       3.991         ntclkbufg_1      
 CLMS_110_129/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_129/Q3                   tco                   0.221       4.212 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.366       4.578         u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7]
 CLMA_114_116/B0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   4.578         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.649%), Route: 0.366ns(62.351%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.632       2.632         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.632 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.139       4.771         ntclkbufg_1      
 CLMA_114_116/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.437       4.334                          
 clock uncertainty                                       0.000       4.334                          

 Hold time                                              -0.080       4.254                          

 Data required time                                                  4.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.254                          
 Data arrival time                                                   4.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  3.981
  Clock Pessimism Removal :  -0.776

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.195       2.195         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.195 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.786       3.981         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_118_105/Q1                   tco                   0.224       4.205 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       4.291         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_118_105/C4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.291         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.632       2.632         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.632 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.126       4.758         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.776       3.982                          
 clock uncertainty                                       0.000       3.982                          

 Hold time                                              -0.034       3.948                          

 Data required time                                                  3.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.948                          
 Data arrival time                                                   4.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.991
  Launch Clock Delay      :  2.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.449      27.449         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_114_100/Q0                   tco                   0.289      27.738 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.132      27.870         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_114_100/Y3                   td                    0.468      28.338 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.580      28.918         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_110_117/Y3                   td                    0.459      29.377 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.270      29.647         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_121/Y1                   td                    0.304      29.951 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.405      30.356         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_114_116/Y3                   td                    0.210      30.566 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.409      30.975         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMS_110_121/Y0                   td                    0.210      31.185 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.406      31.591         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMS_114_117/Y2                   td                    0.210      31.801 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.578      32.379         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMA_110_128/Y3                   td                    0.210      32.589 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.120      32.709         u_CORES/u_debug_core_0/u_rd_addr_gen/_N260
 CLMS_110_129/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.709         Logic Levels: 7  
                                                                                   Logic: 2.360ns(44.867%), Route: 2.900ns(55.133%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.195      52.195         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.195 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.796      53.991         ntclkbufg_1      
 CLMS_110_129/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.991                          
 clock uncertainty                                      -0.050      53.941                          

 Setup time                                             -0.120      53.821                          

 Data required time                                                 53.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.821                          
 Data arrival time                                                  32.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.545  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.994
  Launch Clock Delay      :  2.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.449      27.449         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_114_100/Q0                   tco                   0.289      27.738 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.132      27.870         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_114_100/Y3                   td                    0.468      28.338 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.580      28.918         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_110_117/Y3                   td                    0.459      29.377 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.270      29.647         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_121/Y1                   td                    0.304      29.951 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.405      30.356         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_114_116/Y3                   td                    0.210      30.566 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.409      30.975         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMS_110_121/Y0                   td                    0.210      31.185 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.406      31.591         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMS_114_117/Y2                   td                    0.210      31.801 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.130      31.931         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMS_114_117/Y1                   td                    0.304      32.235 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.120      32.355         u_CORES/u_debug_core_0/u_rd_addr_gen/_N258
 CLMA_114_116/A2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  32.355         Logic Levels: 7  
                                                                                   Logic: 2.454ns(50.020%), Route: 2.452ns(49.980%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.195      52.195         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.195 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.799      53.994         ntclkbufg_1      
 CLMA_114_116/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.994                          
 clock uncertainty                                      -0.050      53.944                          

 Setup time                                             -0.388      53.556                          

 Data required time                                                 53.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.556                          
 Data arrival time                                                  32.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.553  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.002
  Launch Clock Delay      :  2.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.449      27.449         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_114_100/Q0                   tco                   0.289      27.738 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.132      27.870         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_114_100/Y3                   td                    0.468      28.338 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.580      28.918         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_110_117/Y3                   td                    0.459      29.377 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.270      29.647         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_121/Y1                   td                    0.304      29.951 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.405      30.356         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_114_116/Y3                   td                    0.210      30.566 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.409      30.975         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMS_110_121/Y0                   td                    0.210      31.185 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.406      31.591         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMS_114_117/Y2                   td                    0.210      31.801 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.567      32.368         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMA_110_124/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.368         Logic Levels: 6  
                                                                                   Logic: 2.150ns(43.708%), Route: 2.769ns(56.292%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.195      52.195         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.195 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.807      54.002         ntclkbufg_1      
 CLMA_110_124/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.002                          
 clock uncertainty                                      -0.050      53.952                          

 Setup time                                             -0.123      53.829                          

 Data required time                                                 53.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.829                          
 Data arrival time                                                  32.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  1.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.955      26.955         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_114_96/Q3                    tco                   0.221      27.176 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.086      27.262         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_114_97/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.262         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.632       2.632         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.632 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.111       4.743         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.743                          
 clock uncertainty                                       0.050       4.793                          

 Hold time                                              -0.080       4.713                          

 Data required time                                                  4.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.713                          
 Data arrival time                                                  27.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  1.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.955      26.955         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_114_96/Q0                    tco                   0.222      27.177 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.091      27.268         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_114_97/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.268         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.632       2.632         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.632 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.111       4.743         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.743                          
 clock uncertainty                                       0.050       4.793                          

 Hold time                                              -0.121       4.672                          

 Data required time                                                  4.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.672                          
 Data arrival time                                                  27.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.596                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  1.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.955      26.955         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_114_96/Q3                    tco                   0.221      27.176 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.194      27.370         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_114_97/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.370         Logic Levels: 0  
                                                                                   Logic: 0.221ns(53.253%), Route: 0.194ns(46.747%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.632       2.632         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.632 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.111       4.743         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.743                          
 clock uncertainty                                       0.050       4.793                          

 Hold time                                              -0.035       4.758                          

 Data required time                                                  4.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.758                          
 Data arrival time                                                  27.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.612                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.769  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.058
  Launch Clock Delay      :  4.827
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.700      77.700         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.700 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.127      79.827         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q2                   tco                   0.289      80.116 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.527      80.643         u_CORES/conf_sel [0]
 CLMA_114_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.643         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.417%), Route: 0.527ns(64.583%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.058     127.058         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.058                          
 clock uncertainty                                      -0.050     127.008                          

 Setup time                                             -0.617     126.391                          

 Data required time                                                126.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.391                          
 Data arrival time                                                  80.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.748                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.769  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.058
  Launch Clock Delay      :  4.827
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.700      77.700         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.700 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.127      79.827         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q2                   tco                   0.289      80.116 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.527      80.643         u_CORES/conf_sel [0]
 CLMA_114_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.643         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.417%), Route: 0.527ns(64.583%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.058     127.058         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.058                          
 clock uncertainty                                      -0.050     127.008                          

 Setup time                                             -0.617     126.391                          

 Data required time                                                126.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.391                          
 Data arrival time                                                  80.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.748                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.769  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.058
  Launch Clock Delay      :  4.827
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.700      77.700         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.700 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      2.127      79.827         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q2                   tco                   0.289      80.116 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.527      80.643         u_CORES/conf_sel [0]
 CLMA_114_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.643         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.417%), Route: 0.527ns(64.583%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.058     127.058         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.058                          
 clock uncertainty                                      -0.050     127.008                          

 Setup time                                             -0.617     126.391                          

 Data required time                                                126.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.391                          
 Data arrival time                                                  80.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.748                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.449
  Launch Clock Delay      :  4.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.303     127.303         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.303 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.786     129.089         ntclkbufg_1      
 CLMA_118_100/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_100/Q0                   tco                   0.249     129.338 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.333     129.671         u_CORES/id_o [2] 
 CLMA_114_100/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.671         Logic Levels: 0  
                                                                                   Logic: 0.249ns(42.784%), Route: 0.333ns(57.216%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.449     127.449         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.449                          
 clock uncertainty                                       0.050     127.499                          

 Hold time                                              -0.014     127.485                          

 Data required time                                                127.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.485                          
 Data arrival time                                                 129.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  4.086
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.303     127.303         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.303 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.783     129.086         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q3                   tco                   0.221     129.307 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.232     129.539         u_CORES/id_o [1] 
 CLMA_114_96/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 129.539         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.786%), Route: 0.232ns(51.214%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.312     127.312         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.312                          
 clock uncertainty                                       0.050     127.362                          

 Hold time                                              -0.024     127.338                          

 Data required time                                                127.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.338                          
 Data arrival time                                                 129.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  4.086
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.303     127.303         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.303 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.783     129.086         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q1                   tco                   0.224     129.310 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.321     129.631         u_CORES/id_o [4] 
 CLMA_114_96/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.631         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.101%), Route: 0.321ns(58.899%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.312     127.312         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.312                          
 clock uncertainty                                       0.050     127.362                          

 Hold time                                               0.053     127.415                          

 Data required time                                                127.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.415                          
 Data arrival time                                                 129.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.663
  Launch Clock Delay      :  4.512
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.106       4.512         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.291       4.803 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.572       5.375         u_CORES/u_debug_core_0/resetn
 CLMS_98_81/RSCO                   td                    0.147       5.522 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.522         ntR10            
 CLMS_98_85/RSCO                   td                    0.147       5.669 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.669         ntR9             
 CLMS_98_89/RSCO                   td                    0.147       5.816 f       u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.816         ntR8             
 CLMS_98_93/RSCO                   td                    0.147       5.963 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.963         ntR7             
 CLMS_98_97/RSCO                   td                    0.147       6.110 f       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.110         ntR6             
 CLMS_98_101/RSCO                  td                    0.147       6.257 f       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.257         ntR5             
 CLMS_98_105/RSCO                  td                    0.147       6.404 f       u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.404         ntR4             
 CLMS_98_109/RSCO                  td                    0.147       6.551 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.551         ntR3             
 CLMS_98_113/RSCI                                                          f       u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.551         Logic Levels: 8  
                                                                                   Logic: 1.467ns(71.947%), Route: 0.572ns(28.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.780      23.663         ntclkbufg_0      
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.413                          
 clock uncertainty                                      -0.050      24.363                          

 Recovery time                                           0.000      24.363                          

 Data required time                                                 24.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.363                          
 Data arrival time                                                   6.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.812                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.663
  Launch Clock Delay      :  4.512
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.106       4.512         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.291       4.803 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.572       5.375         u_CORES/u_debug_core_0/resetn
 CLMS_98_81/RSCO                   td                    0.147       5.522 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.522         ntR10            
 CLMS_98_85/RSCO                   td                    0.147       5.669 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.669         ntR9             
 CLMS_98_89/RSCO                   td                    0.147       5.816 f       u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.816         ntR8             
 CLMS_98_93/RSCO                   td                    0.147       5.963 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.963         ntR7             
 CLMS_98_97/RSCO                   td                    0.147       6.110 f       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.110         ntR6             
 CLMS_98_101/RSCO                  td                    0.147       6.257 f       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.257         ntR5             
 CLMS_98_105/RSCO                  td                    0.147       6.404 f       u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.404         ntR4             
 CLMS_98_109/RSCO                  td                    0.147       6.551 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.551         ntR3             
 CLMS_98_113/RSCI                                                          f       u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.551         Logic Levels: 8  
                                                                                   Logic: 1.467ns(71.947%), Route: 0.572ns(28.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.780      23.663         ntclkbufg_0      
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.413                          
 clock uncertainty                                      -0.050      24.363                          

 Recovery time                                           0.000      24.363                          

 Data required time                                                 24.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.363                          
 Data arrival time                                                   6.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.812                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.663
  Launch Clock Delay      :  4.512
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.106       4.512         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.291       4.803 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.572       5.375         u_CORES/u_debug_core_0/resetn
 CLMS_98_81/RSCO                   td                    0.147       5.522 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.522         ntR10            
 CLMS_98_85/RSCO                   td                    0.147       5.669 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.669         ntR9             
 CLMS_98_89/RSCO                   td                    0.147       5.816 f       u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.816         ntR8             
 CLMS_98_93/RSCO                   td                    0.147       5.963 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.963         ntR7             
 CLMS_98_97/RSCO                   td                    0.147       6.110 f       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.110         ntR6             
 CLMS_98_101/RSCO                  td                    0.147       6.257 f       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.257         ntR5             
 CLMS_98_105/RSCO                  td                    0.147       6.404 f       u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.404         ntR4             
 CLMS_98_109/RSCO                  td                    0.147       6.551 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.551         ntR3             
 CLMS_98_113/RSCI                                                          f       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.551         Logic Levels: 8  
                                                                                   Logic: 1.467ns(71.947%), Route: 0.572ns(28.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.780      23.663         ntclkbufg_0      
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.413                          
 clock uncertainty                                      -0.050      24.363                          

 Recovery time                                           0.000      24.363                          

 Data required time                                                 24.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.363                          
 Data arrival time                                                   6.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.812                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.513
  Launch Clock Delay      :  3.650
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.767       3.650         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.224       3.874 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.455       4.329         u_CORES/u_debug_core_0/resetn
 CLMA_110_92/RSCO                  td                    0.105       4.434 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.434         ntR27            
 CLMA_110_96/RSCI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.434         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.964%), Route: 0.455ns(58.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.107       4.513         ntclkbufg_0      
 CLMA_110_96/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.750       3.763                          
 clock uncertainty                                       0.000       3.763                          

 Removal time                                            0.000       3.763                          

 Data required time                                                  3.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.763                          
 Data arrival time                                                   4.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.513
  Launch Clock Delay      :  3.650
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.767       3.650         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.224       3.874 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.455       4.329         u_CORES/u_debug_core_0/resetn
 CLMA_110_92/RSCO                  td                    0.105       4.434 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.434         ntR27            
 CLMA_110_96/RSCI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.434         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.964%), Route: 0.455ns(58.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.107       4.513         ntclkbufg_0      
 CLMA_110_96/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.750       3.763                          
 clock uncertainty                                       0.000       3.763                          

 Removal time                                            0.000       3.763                          

 Data required time                                                  3.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.763                          
 Data arrival time                                                   4.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.503
  Launch Clock Delay      :  3.650
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.767       3.650         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.224       3.874 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.447       4.321         u_CORES/u_debug_core_0/resetn
 CLMA_98_92/RSCO                   td                    0.105       4.426 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.426         ntR31            
 CLMA_98_96/RSCI                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.426         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.397%), Route: 0.447ns(57.603%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      2.097       4.503         ntclkbufg_0      
 CLMA_98_96/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.753                          
 clock uncertainty                                       0.000       3.753                          

 Removal time                                            0.000       3.753                          

 Data required time                                                  3.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.753                          
 Data arrival time                                                   4.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : da_data[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        2.025       4.397         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_74_61/Q3                     tco                   0.288       4.685 r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=60)       0.496       5.181         rd_addr[0]       
 CLMA_74_77/Y0                     td                    0.478       5.659 r       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_10/gateop_perm/Z
                                   net (fanout=1)        0.250       5.909         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/_N23
 CLMA_74_77/Y1                     td                    0.466       6.375 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_7/gateop_perm/Z
                                   net (fanout=1)        1.313       7.688         rd_data[7]       
 IOL_7_90/DO                       td                    0.139       7.827 f       da_data_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000       7.827         da_data_obuf[7]/ntO
 IOBS_0_89/PAD                     td                    3.056      10.883 f       da_data_obuf[7]/opit_0/O
                                   net (fanout=1)        0.051      10.934         da_data[7]       
 L1                                                                        f       da_data[7] (port)

 Data arrival time                                                  10.934         Logic Levels: 4  
                                                                                   Logic: 4.427ns(67.722%), Route: 2.110ns(32.278%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK
Endpoint    : da_data[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        2.031       4.403         ntclkbufg_2      
 CLMA_74_57/CLK                                                            r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK

 CLMA_74_57/Q2                     tco                   0.290       4.693 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/Q0
                                   net (fanout=58)       0.972       5.665         rd_addr[3]       
 CLMA_74_68/Y3                     td                    0.687       6.352 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_5/LUT8_inst_perm/Z
                                   net (fanout=1)        1.168       7.520         rd_data[5]       
 IOL_7_89/DO                       td                    0.139       7.659 f       da_data_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       7.659         da_data_obuf[5]/ntO
 IOBS_0_88/PAD                     td                    3.056      10.715 f       da_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.050      10.765         da_data[5]       
 L2                                                                        f       da_data[5] (port)

 Data arrival time                                                  10.765         Logic Levels: 3  
                                                                                   Logic: 4.172ns(65.577%), Route: 2.190ns(34.423%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK
Endpoint    : da_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        2.031       4.403         ntclkbufg_2      
 CLMA_74_57/CLK                                                            r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK

 CLMA_74_57/Q3                     tco                   0.288       4.691 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/Q1
                                   net (fanout=58)       0.719       5.410         rd_addr[4]       
 CLMS_78_61/L7OUT                  td                    0.535       5.945 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_1/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       5.945         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_1/ntL7OUT
 CLMA_78_60/Y3                     td                    0.159       6.104 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_1/LUT8_inst_perm/Z
                                   net (fanout=1)        1.393       7.497         rd_data[1]       
 IOL_123_5/DO                      td                    0.139       7.636 f       da_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.636         da_data_obuf[1]/ntO
 IOBR_120_0/PAD                    td                    3.056      10.692 f       da_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.042      10.734         da_data[1]       
 V8                                                                        f       da_data[1] (port)

 Data arrival time                                                  10.734         Logic Levels: 4  
                                                                                   Logic: 4.177ns(65.977%), Route: 2.154ns(34.023%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[2] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L6                                                      0.000       0.000 r       ad_data[2] (port)
                                   net (fanout=1)        0.051       0.051         ad_data[2]       
 IOBS_0_40/DIN                     td                    0.913       0.964 r       ad_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.964         ad_data_ibuf[2]/ntD
 IOL_7_41/RX_DATA_DD               td                    0.082       1.046 r       ad_data_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        1.170       2.216         nt_ad_data[2]    
 CLMS_94_61/M0                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D

 Data arrival time                                                   2.216         Logic Levels: 2  
                                                                                   Logic: 0.995ns(44.901%), Route: 1.221ns(55.099%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[7] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M3                                                      0.000       0.000 r       ad_data[7] (port)
                                   net (fanout=1)        0.042       0.042         ad_data[7]       
 IOBS_0_80/DIN                     td                    0.913       0.955 r       ad_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.955         ad_data_ibuf[7]/ntD
 IOL_7_81/RX_DATA_DD               td                    0.082       1.037 r       ad_data_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        1.204       2.241         nt_ad_data[7]    
 CLMA_102_68/M1                                                            r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D

 Data arrival time                                                   2.241         Logic Levels: 2  
                                                                                   Logic: 0.995ns(44.400%), Route: 1.246ns(55.600%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[5] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M1                                                      0.000       0.000 r       ad_data[5] (port)
                                   net (fanout=1)        0.045       0.045         ad_data[5]       
 IOBS_0_81/DIN                     td                    0.913       0.958 r       ad_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.958         ad_data_ibuf[5]/ntD
 IOL_7_82/RX_DATA_DD               td                    0.082       1.040 r       ad_data_ibuf[5]/opit_1/OUT
                                   net (fanout=2)        1.237       2.277         nt_ad_data[5]    
 CLMS_98_77/M1                                                             r       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D

 Data arrival time                                                   2.277         Logic Levels: 2  
                                                                                   Logic: 0.995ns(43.698%), Route: 1.282ns(56.302%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_106_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_106_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_106_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.580       10.000          0.420           High Pulse Width  CLMA_74_56/CLK          u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 9.580       10.000          0.420           Low Pulse Width   CLMA_74_56/CLK          u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 9.580       10.000          0.420           High Pulse Width  CLMA_74_56/CLK          u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_106_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_106_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_106_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_114_100/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_114_100/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_114_100/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.702
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.122       2.702         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q1                    tco                   0.224       2.926 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.306       3.232         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13]
 CLMS_94_85/Y1                     td                    0.360       3.592 f       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=2)        0.255       3.847         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMS_94_89/CECO                   td                    0.132       3.979 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.979         ntR55            
 CLMS_94_93/CECO                   td                    0.132       4.111 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.111         ntR54            
 CLMS_94_97/CECO                   td                    0.132       4.243 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       4.243         ntR53            
 CLMS_94_101/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.243         Logic Levels: 4  
                                                                                   Logic: 0.980ns(63.595%), Route: 0.561ns(36.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.002      22.288         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.413      22.701                          
 clock uncertainty                                      -0.050      22.651                          

 Setup time                                             -0.576      22.075                          

 Data required time                                                 22.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.075                          
 Data arrival time                                                   4.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.702
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.122       2.702         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q1                    tco                   0.224       2.926 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.306       3.232         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13]
 CLMS_94_85/Y1                     td                    0.360       3.592 f       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=2)        0.255       3.847         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMS_94_89/CECO                   td                    0.132       3.979 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.979         ntR55            
 CLMS_94_93/CECO                   td                    0.132       4.111 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.111         ntR54            
 CLMS_94_97/CECO                   td                    0.132       4.243 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       4.243         ntR53            
 CLMS_94_101/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.243         Logic Levels: 4  
                                                                                   Logic: 0.980ns(63.595%), Route: 0.561ns(36.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.002      22.288         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.413      22.701                          
 clock uncertainty                                      -0.050      22.651                          

 Setup time                                             -0.576      22.075                          

 Data required time                                                 22.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.075                          
 Data arrival time                                                   4.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.702
  Clock Pessimism Removal :  0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.122       2.702         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q1                    tco                   0.224       2.926 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.306       3.232         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13]
 CLMS_94_85/Y1                     td                    0.360       3.592 f       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=2)        0.255       3.847         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMS_94_89/CECO                   td                    0.132       3.979 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.979         ntR55            
 CLMS_94_93/CECO                   td                    0.132       4.111 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.111         ntR54            
 CLMS_94_97/CECO                   td                    0.132       4.243 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       4.243         ntR53            
 CLMS_94_101/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.243         Logic Levels: 4  
                                                                                   Logic: 0.980ns(63.595%), Route: 0.561ns(36.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.002      22.288         ntclkbufg_0      
 CLMS_94_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.414      22.702                          
 clock uncertainty                                      -0.050      22.652                          

 Setup time                                             -0.576      22.076                          

 Data required time                                                 22.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.076                          
 Data arrival time                                                   4.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.669
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.969       2.255         ntclkbufg_0      
 CLMA_102_56/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_56/Q0                    tco                   0.179       2.434 f       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.492         u_CORES/u_debug_core_0/data_pipe[0] [8]
 CLMA_102_57/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.492         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.089       2.669         ntclkbufg_0      
 CLMA_102_57/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       2.271                          
 clock uncertainty                                       0.000       2.271                          

 Hold time                                              -0.029       2.242                          

 Data required time                                                  2.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.242                          
 Data arrival time                                                   2.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.682
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.982       2.268         ntclkbufg_0      
 CLMA_102_76/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_76/Q0                    tco                   0.179       2.447 f       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.505         u_CORES/u_debug_core_0/data_pipe[1] [5]
 CLMA_102_77/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.505         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.102       2.682         ntclkbufg_0      
 CLMA_102_77/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       2.284                          
 clock uncertainty                                       0.000       2.284                          

 Hold time                                              -0.029       2.255                          

 Data required time                                                  2.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.255                          
 Data arrival time                                                   2.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_3/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.979       2.265         ntclkbufg_0      
 CLMS_98_77/CLK                                                            r       u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK

 CLMS_98_77/Q0                     tco                   0.179       2.444 f       u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/Q
                                   net (fanout=1)        0.260       2.704         u_CORES/u_debug_core_0/DATA_ff[0] [5]
 DRM_106_68/DA0[0]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_3/iGopDrm/DA0[0]

 Data arrival time                                                   2.704         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.774%), Route: 0.260ns(59.226%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.109       2.689         ntclkbufg_0      
 DRM_106_68/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.358       2.331                          
 clock uncertainty                                       0.000       2.331                          

 Hold time                                               0.119       2.450                          

 Data required time                                                  2.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.450                          
 Data arrival time                                                   2.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.249
  Launch Clock Delay      :  2.678
  Clock Pessimism Removal :  0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.065       2.678         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q0                     tco                   0.223       2.901 r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.076       2.977         u_da_wave_send/freq_cnt [2]
 CLMA_74_56/Y3                     td                    0.360       3.337 f       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=2)        0.260       3.597         u_da_wave_send/N24
 CLMA_74_57/CECO                   td                    0.132       3.729 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=3)        0.000       3.729         ntR61            
 CLMA_74_61/CECI                                                           f       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   3.729         Logic Levels: 2  
                                                                                   Logic: 0.715ns(68.030%), Route: 0.336ns(31.970%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.942      22.249         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.409      22.658                          
 clock uncertainty                                      -0.150      22.508                          

 Setup time                                             -0.576      21.932                          

 Data required time                                                 21.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.932                          
 Data arrival time                                                   3.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.249
  Launch Clock Delay      :  2.678
  Clock Pessimism Removal :  0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.065       2.678         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q0                     tco                   0.223       2.901 r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.076       2.977         u_da_wave_send/freq_cnt [2]
 CLMA_74_56/Y3                     td                    0.360       3.337 f       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=2)        0.260       3.597         u_da_wave_send/N24
 CLMA_74_57/CECO                   td                    0.132       3.729 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=3)        0.000       3.729         ntR61            
 CLMA_74_61/CECI                                                           f       u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CE

 Data arrival time                                                   3.729         Logic Levels: 2  
                                                                                   Logic: 0.715ns(68.030%), Route: 0.336ns(31.970%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.942      22.249         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.409      22.658                          
 clock uncertainty                                      -0.150      22.508                          

 Setup time                                             -0.576      21.932                          

 Data required time                                                 21.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.932                          
 Data arrival time                                                   3.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[7]/opit_0_AQ/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.249
  Launch Clock Delay      :  2.678
  Clock Pessimism Removal :  0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.065       2.678         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q0                     tco                   0.223       2.901 r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.076       2.977         u_da_wave_send/freq_cnt [2]
 CLMA_74_56/Y3                     td                    0.360       3.337 f       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=2)        0.260       3.597         u_da_wave_send/N24
 CLMA_74_57/CECO                   td                    0.132       3.729 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=3)        0.000       3.729         ntR61            
 CLMA_74_61/CECI                                                           f       u_da_wave_send/rd_addr[7]/opit_0_AQ/CE

 Data arrival time                                                   3.729         Logic Levels: 2  
                                                                                   Logic: 0.715ns(68.030%), Route: 0.336ns(31.970%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.942      22.249         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[7]/opit_0_AQ/CLK
 clock pessimism                                         0.409      22.658                          
 clock uncertainty                                      -0.150      22.508                          

 Setup time                                             -0.576      21.932                          

 Data required time                                                 21.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.932                          
 Data arrival time                                                   3.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.678
  Launch Clock Delay      :  2.254
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.947       2.254         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q0                     tco                   0.179       2.433 f       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.062       2.495         u_da_wave_send/freq_cnt [2]
 CLMA_74_56/B4                                                             f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.495         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.065       2.678         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.424       2.254                          
 clock uncertainty                                       0.000       2.254                          

 Hold time                                              -0.029       2.225                          

 Data required time                                                  2.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.225                          
 Data arrival time                                                   2.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.678
  Launch Clock Delay      :  2.254
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.947       2.254         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_74_56/Q2                     tco                   0.180       2.434 f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.062       2.496         u_da_wave_send/freq_cnt [0]
 CLMA_74_56/A4                                                             f       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.496         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.065       2.678         ntclkbufg_2      
 CLMA_74_56/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.424       2.254                          
 clock uncertainty                                       0.000       2.254                          

 Hold time                                              -0.029       2.225                          

 Data required time                                                  2.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.225                          
 Data arrival time                                                   2.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.674
  Launch Clock Delay      :  2.249
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.942       2.249         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_74_61/Q3                     tco                   0.178       2.427 f       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=60)       0.071       2.498         rd_addr[0]       
 CLMA_74_61/D4                                                             f       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.498         Logic Levels: 0  
                                                                                   Logic: 0.178ns(71.486%), Route: 0.071ns(28.514%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.061       2.674         ntclkbufg_2      
 CLMA_74_61/CLK                                                            r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.249                          
 clock uncertainty                                       0.000       2.249                          

 Hold time                                              -0.028       2.221                          

 Data required time                                                  2.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.221                          
 Data arrival time                                                   2.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.577
  Launch Clock Delay      :  2.679
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.146       2.679         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_118_105/Q1                   tco                   0.223       2.902 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.156         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_114_101/C2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.156         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.751%), Route: 0.254ns(53.249%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562      26.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.015      27.577         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.607                          
 clock uncertainty                                      -0.050      27.557                          

 Setup time                                             -0.286      27.271                          

 Data required time                                                 27.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.271                          
 Data arrival time                                                   3.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.577
  Launch Clock Delay      :  2.670
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.137       2.670         ntclkbufg_1      
 CLMA_118_97/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK

 CLMA_118_97/Q0                    tco                   0.221       2.891 f       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.260       3.151         u_CORES/u_jtag_hub/shift_data [6]
 CLMS_114_101/C3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.151         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.946%), Route: 0.260ns(54.054%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562      26.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.015      27.577         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.607                          
 clock uncertainty                                      -0.050      27.557                          

 Setup time                                             -0.288      27.269                          

 Data required time                                                 27.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.269                          
 Data arrival time                                                   3.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.577
  Launch Clock Delay      :  2.679
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.146       2.679         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_118_105/Q3                   tco                   0.220       2.899 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.350       3.249         u_CORES/u_jtag_hub/shift_data [5]
 CLMS_114_101/C1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.249         Logic Levels: 0  
                                                                                   Logic: 0.220ns(38.596%), Route: 0.350ns(61.404%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562      26.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.015      27.577         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.607                          
 clock uncertainty                                      -0.050      27.557                          

 Setup time                                             -0.170      27.387                          

 Data required time                                                 27.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.387                          
 Data arrival time                                                   3.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  2.378
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352       1.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.026       2.378         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_118_105/Q1                   tco                   0.180       2.558 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.617         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_118_105/C4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.617         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.146       2.679         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.301       2.378                          
 clock uncertainty                                       0.000       2.378                          

 Hold time                                              -0.028       2.350                          

 Data required time                                                  2.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.350                          
 Data arrival time                                                   2.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.651
  Launch Clock Delay      :  2.351
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352       1.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.999       2.351         ntclkbufg_1      
 CLMA_90_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_101/Q2                    tco                   0.180       2.531 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       2.592         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]
 CLMA_90_101/A4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.592         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.118       2.651         ntclkbufg_1      
 CLMA_90_101/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.351                          
 clock uncertainty                                       0.000       2.351                          

 Hold time                                              -0.029       2.322                          

 Data required time                                                  2.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.322                          
 Data arrival time                                                   2.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm/ADB0[5]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.651
  Launch Clock Delay      :  2.352
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352       1.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.000       2.352         ntclkbufg_1      
 CLMA_102_93/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK

 CLMA_102_93/Q3                    tco                   0.182       2.534 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.207       2.741         u_CORES/u_debug_core_0/ram_radr [4]
 DRM_106_88/ADB0[5]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm/ADB0[5]

 Data arrival time                                                   2.741         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.787%), Route: 0.207ns(53.213%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.118       2.651         ntclkbufg_1      
 DRM_106_88/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm/CLKB[0]
 clock pessimism                                        -0.245       2.406                          
 clock uncertainty                                       0.000       2.406                          

 Hold time                                               0.061       2.467                          

 Data required time                                                  2.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.467                          
 Data arrival time                                                   2.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.877  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.384
  Launch Clock Delay      :  1.507
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.507      26.507         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_114_100/Q0                   tco                   0.223      26.730 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.081      26.811         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_114_100/Y3                   td                    0.360      27.171 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.396      27.567         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_110_117/Y3                   td                    0.358      27.925 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.175      28.100         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_121/Y1                   td                    0.244      28.344 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.259      28.603         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_114_116/Y3                   td                    0.151      28.754 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.260      29.014         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMS_110_121/Y0                   td                    0.162      29.176 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.244      29.420         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMS_114_117/Y2                   td                    0.150      29.570 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.392      29.962         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMA_110_128/Y3                   td                    0.162      30.124 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.072      30.196         u_CORES/u_debug_core_0/u_rd_addr_gen/_N260
 CLMS_110_129/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.196         Logic Levels: 7  
                                                                                   Logic: 1.810ns(49.065%), Route: 1.879ns(50.935%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352      51.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.032      52.384         ntclkbufg_1      
 CLMS_110_129/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.384                          
 clock uncertainty                                      -0.050      52.334                          

 Setup time                                             -0.092      52.242                          

 Data required time                                                 52.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.242                          
 Data arrival time                                                  30.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.046                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.880  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.387
  Launch Clock Delay      :  1.507
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.507      26.507         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_114_100/Q0                   tco                   0.223      26.730 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.081      26.811         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_114_100/Y3                   td                    0.360      27.171 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.396      27.567         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_110_117/Y3                   td                    0.358      27.925 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.175      28.100         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_121/Y1                   td                    0.244      28.344 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.259      28.603         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_114_116/Y3                   td                    0.151      28.754 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.260      29.014         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMS_110_121/Y0                   td                    0.162      29.176 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.244      29.420         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMS_114_117/Y2                   td                    0.162      29.582 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.080      29.662         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMS_114_117/Y1                   td                    0.244      29.906 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.069      29.975         u_CORES/u_debug_core_0/u_rd_addr_gen/_N258
 CLMA_114_116/A2                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  29.975         Logic Levels: 7  
                                                                                   Logic: 1.904ns(54.902%), Route: 1.564ns(45.098%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352      51.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.035      52.387         ntclkbufg_1      
 CLMA_114_116/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.387                          
 clock uncertainty                                      -0.050      52.337                          

 Setup time                                             -0.305      52.032                          

 Data required time                                                 52.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.032                          
 Data arrival time                                                  29.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.886  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.393
  Launch Clock Delay      :  1.507
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.507      26.507         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_114_100/Q0                   tco                   0.223      26.730 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.081      26.811         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_114_100/Y3                   td                    0.360      27.171 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.396      27.567         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_110_117/Y3                   td                    0.358      27.925 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.175      28.100         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_121/Y1                   td                    0.244      28.344 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.259      28.603         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_114_116/Y3                   td                    0.151      28.754 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.260      29.014         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMS_110_121/Y0                   td                    0.162      29.176 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.244      29.420         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMS_114_117/Y2                   td                    0.150      29.570 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.370      29.940         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMA_110_124/B4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.940         Logic Levels: 6  
                                                                                   Logic: 1.648ns(48.005%), Route: 1.785ns(51.995%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.352      51.352         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.352 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.041      52.393         ntclkbufg_1      
 CLMA_110_124/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.393                          
 clock uncertainty                                      -0.050      52.343                          

 Setup time                                             -0.079      52.264                          

 Data required time                                                 52.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.264                          
 Data arrival time                                                  29.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.667
  Launch Clock Delay      :  1.262
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.262      26.262         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_114_96/Q3                    tco                   0.178      26.440 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.059      26.499         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_114_97/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.499         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.134       2.667         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.667                          
 clock uncertainty                                       0.050       2.717                          

 Hold time                                              -0.066       2.651                          

 Data required time                                                  2.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.651                          
 Data arrival time                                                  26.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.667
  Launch Clock Delay      :  1.262
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.262      26.262         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_114_96/Q0                    tco                   0.182      26.444 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.067      26.511         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_114_97/A1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.511         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.092%), Route: 0.067ns(26.908%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.134       2.667         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.667                          
 clock uncertainty                                       0.050       2.717                          

 Hold time                                              -0.093       2.624                          

 Data required time                                                  2.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.624                          
 Data arrival time                                                  26.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.667
  Launch Clock Delay      :  1.262
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.262      26.262         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_114_96/Q3                    tco                   0.178      26.440 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.136      26.576         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_114_97/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.576         Logic Levels: 0  
                                                                                   Logic: 0.178ns(56.688%), Route: 0.136ns(43.312%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.134       2.667         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.667                          
 clock uncertainty                                       0.050       2.717                          

 Hold time                                              -0.029       2.688                          

 Data required time                                                  2.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.688                          
 Data arrival time                                                  26.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.544  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.328
  Launch Clock Delay      :  2.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.733      76.733         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.733 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.139      77.872         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q2                   tco                   0.223      78.095 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.353      78.448         u_CORES/conf_sel [0]
 CLMA_114_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.448         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.715%), Route: 0.353ns(61.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.328     126.328         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.328                          
 clock uncertainty                                      -0.050     126.278                          

 Setup time                                             -0.476     125.802                          

 Data required time                                                125.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.802                          
 Data arrival time                                                  78.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.544  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.328
  Launch Clock Delay      :  2.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.733      76.733         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.733 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.139      77.872         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q2                   tco                   0.223      78.095 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.353      78.448         u_CORES/conf_sel [0]
 CLMA_114_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.448         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.715%), Route: 0.353ns(61.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.328     126.328         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.328                          
 clock uncertainty                                      -0.050     126.278                          

 Setup time                                             -0.476     125.802                          

 Data required time                                                125.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.802                          
 Data arrival time                                                  78.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.544  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.328
  Launch Clock Delay      :  2.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.733      76.733         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.733 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.139      77.872         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q2                   tco                   0.223      78.095 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.353      78.448         u_CORES/conf_sel [0]
 CLMA_114_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.448         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.715%), Route: 0.353ns(61.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.328     126.328         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.328                          
 clock uncertainty                                      -0.050     126.278                          

 Setup time                                             -0.476     125.802                          

 Data required time                                                125.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.802                          
 Data arrival time                                                  78.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.507
  Launch Clock Delay      :  2.579
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562     126.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.017     127.579         ntclkbufg_1      
 CLMA_118_100/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_100/Q0                   tco                   0.200     127.779 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.209     127.988         u_CORES/id_o [2] 
 CLMA_114_100/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 127.988         Logic Levels: 0  
                                                                                   Logic: 0.200ns(48.900%), Route: 0.209ns(51.100%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.507     126.507         u_CORES/capt_o   
 CLMA_114_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.507                          
 clock uncertainty                                       0.050     126.557                          

 Hold time                                              -0.011     126.546                          

 Data required time                                                126.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.546                          
 Data arrival time                                                 127.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.423
  Launch Clock Delay      :  2.577
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562     126.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.015     127.577         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q3                   tco                   0.201     127.778 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.145     127.923         u_CORES/id_o [1] 
 CLMA_114_96/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.923         Logic Levels: 0  
                                                                                   Logic: 0.201ns(58.092%), Route: 0.145ns(41.908%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.423     126.423         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.423                          
 clock uncertainty                                       0.050     126.473                          

 Hold time                                              -0.011     126.462                          

 Data required time                                                126.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.462                          
 Data arrival time                                                 127.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.423
  Launch Clock Delay      :  2.577
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.562     126.562         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.562 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.015     127.577         ntclkbufg_1      
 CLMS_114_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_101/Q1                   tco                   0.180     127.757 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.225     127.982         u_CORES/id_o [4] 
 CLMA_114_96/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.982         Logic Levels: 0  
                                                                                   Logic: 0.180ns(44.444%), Route: 0.225ns(55.556%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.423     126.423         u_CORES/capt_o   
 CLMA_114_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.423                          
 clock uncertainty                                       0.050     126.473                          

 Hold time                                               0.040     126.513                          

 Data required time                                                126.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.513                          
 Data arrival time                                                 127.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.304
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.128       2.708         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.224       2.932 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.342       3.274         u_CORES/u_debug_core_0/resetn
 CLMS_98_81/RSCO                   td                    0.113       3.387 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.387         ntR10            
 CLMS_98_85/RSCO                   td                    0.113       3.500 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.500         ntR9             
 CLMS_98_89/RSCO                   td                    0.113       3.613 f       u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.613         ntR8             
 CLMS_98_93/RSCO                   td                    0.113       3.726 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.726         ntR7             
 CLMS_98_97/RSCO                   td                    0.113       3.839 f       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.839         ntR6             
 CLMS_98_101/RSCO                  td                    0.113       3.952 f       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.952         ntR5             
 CLMS_98_105/RSCO                  td                    0.113       4.065 f       u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.065         ntR4             
 CLMS_98_109/RSCO                  td                    0.113       4.178 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.178         ntR3             
 CLMS_98_113/RSCI                                                          f       u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.178         Logic Levels: 8  
                                                                                   Logic: 1.128ns(76.735%), Route: 0.342ns(23.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.018      22.304         ntclkbufg_0      
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.662                          
 clock uncertainty                                      -0.050      22.612                          

 Recovery time                                           0.000      22.612                          

 Data required time                                                 22.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.612                          
 Data arrival time                                                   4.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.304
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.128       2.708         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.224       2.932 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.342       3.274         u_CORES/u_debug_core_0/resetn
 CLMS_98_81/RSCO                   td                    0.113       3.387 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.387         ntR10            
 CLMS_98_85/RSCO                   td                    0.113       3.500 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.500         ntR9             
 CLMS_98_89/RSCO                   td                    0.113       3.613 f       u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.613         ntR8             
 CLMS_98_93/RSCO                   td                    0.113       3.726 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.726         ntR7             
 CLMS_98_97/RSCO                   td                    0.113       3.839 f       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.839         ntR6             
 CLMS_98_101/RSCO                  td                    0.113       3.952 f       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.952         ntR5             
 CLMS_98_105/RSCO                  td                    0.113       4.065 f       u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.065         ntR4             
 CLMS_98_109/RSCO                  td                    0.113       4.178 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.178         ntR3             
 CLMS_98_113/RSCI                                                          f       u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.178         Logic Levels: 8  
                                                                                   Logic: 1.128ns(76.735%), Route: 0.342ns(23.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.018      22.304         ntclkbufg_0      
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.662                          
 clock uncertainty                                      -0.050      22.612                          

 Recovery time                                           0.000      22.612                          

 Data required time                                                 22.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.612                          
 Data arrival time                                                   4.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.304
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.128       2.708         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.224       2.932 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.342       3.274         u_CORES/u_debug_core_0/resetn
 CLMS_98_81/RSCO                   td                    0.113       3.387 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.387         ntR10            
 CLMS_98_85/RSCO                   td                    0.113       3.500 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.500         ntR9             
 CLMS_98_89/RSCO                   td                    0.113       3.613 f       u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.613         ntR8             
 CLMS_98_93/RSCO                   td                    0.113       3.726 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.726         ntR7             
 CLMS_98_97/RSCO                   td                    0.113       3.839 f       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.839         ntR6             
 CLMS_98_101/RSCO                  td                    0.113       3.952 f       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.952         ntR5             
 CLMS_98_105/RSCO                  td                    0.113       4.065 f       u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.065         ntR4             
 CLMS_98_109/RSCO                  td                    0.113       4.178 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.178         ntR3             
 CLMS_98_113/RSCI                                                          f       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.178         Logic Levels: 8  
                                                                                   Logic: 1.128ns(76.735%), Route: 0.342ns(23.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.018      22.304         ntclkbufg_0      
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.662                          
 clock uncertainty                                      -0.050      22.612                          

 Recovery time                                           0.000      22.612                          

 Data required time                                                 22.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.612                          
 Data arrival time                                                   4.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.700
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.008       2.294         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.184       2.478 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.282       2.760         u_CORES/u_debug_core_0/resetn
 CLMA_98_92/RSCO                   td                    0.092       2.852 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       2.852         ntR31            
 CLMA_98_96/RSCI                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.852         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.462%), Route: 0.282ns(50.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.120       2.700         ntclkbufg_0      
 CLMA_98_96/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.342                          
 clock uncertainty                                       0.000       2.342                          

 Removal time                                            0.000       2.342                          

 Data required time                                                  2.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.342                          
 Data arrival time                                                   2.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.715
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.008       2.294         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.184       2.478 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.300       2.778         u_CORES/u_debug_core_0/resetn
 CLMS_110_97/RSCO                  td                    0.092       2.870 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       2.870         ntR39            
 CLMS_110_101/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.870         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.917%), Route: 0.300ns(52.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.135       2.715         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.357                          
 clock uncertainty                                       0.000       2.357                          

 Removal time                                            0.000       2.357                          

 Data required time                                                  2.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.357                          
 Data arrival time                                                   2.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.710
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.008       2.294         ntclkbufg_0      
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_100/Q1                   tco                   0.184       2.478 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=79)       0.299       2.777         u_CORES/u_debug_core_0/resetn
 CLMA_110_92/RSCO                  td                    0.092       2.869 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.869         ntR27            
 CLMA_110_96/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.869         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.000%), Route: 0.299ns(52.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.130       2.710         ntclkbufg_0      
 CLMA_110_96/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.358       2.352                          
 clock uncertainty                                       0.000       2.352                          

 Removal time                                            0.000       2.352                          

 Data required time                                                  2.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.352                          
 Data arrival time                                                   2.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK
Endpoint    : da_data[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.065       2.678         ntclkbufg_2      
 CLMA_74_57/CLK                                                            r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK

 CLMA_74_57/Q2                     tco                   0.223       2.901 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/Q0
                                   net (fanout=58)       0.308       3.209         rd_addr[3]       
 CLMA_74_77/Y0                     td                    0.380       3.589 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_10/gateop_perm/Z
                                   net (fanout=1)        0.150       3.739         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/_N23
 CLMA_74_77/Y1                     td                    0.359       4.098 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_7/gateop_perm/Z
                                   net (fanout=1)        0.892       4.990         rd_data[7]       
 IOL_7_90/DO                       td                    0.106       5.096 f       da_data_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000       5.096         da_data_obuf[7]/ntO
 IOBS_0_89/PAD                     td                    2.358       7.454 f       da_data_obuf[7]/opit_0/O
                                   net (fanout=1)        0.051       7.505         da_data[7]       
 L1                                                                        f       da_data[7] (port)

 Data arrival time                                                   7.505         Logic Levels: 4  
                                                                                   Logic: 3.426ns(70.976%), Route: 1.401ns(29.024%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK
Endpoint    : da_data[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.065       2.678         ntclkbufg_2      
 CLMA_74_57/CLK                                                            r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK

 CLMA_74_57/Q2                     tco                   0.223       2.901 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/Q0
                                   net (fanout=58)       0.612       3.513         rd_addr[3]       
 CLMA_74_68/Y3                     td                    0.530       4.043 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_5/LUT8_inst_perm/Z
                                   net (fanout=1)        0.833       4.876         rd_data[5]       
 IOL_7_89/DO                       td                    0.106       4.982 f       da_data_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       4.982         da_data_obuf[5]/ntO
 IOBS_0_88/PAD                     td                    2.358       7.340 f       da_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.050       7.390         da_data[5]       
 L2                                                                        f       da_data[5] (port)

 Data arrival time                                                   7.390         Logic Levels: 3  
                                                                                   Logic: 3.217ns(68.272%), Route: 1.495ns(31.728%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK
Endpoint    : da_data[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.065       2.678         ntclkbufg_2      
 CLMA_74_57/CLK                                                            r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CLK

 CLMA_74_57/Q3                     tco                   0.220       2.898 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/Q1
                                   net (fanout=58)       0.477       3.375         rd_addr[4]       
 CLMS_78_61/L7OUT                  td                    0.413       3.788 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_1/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       3.788         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_1/ntL7OUT
 CLMA_78_60/Y3                     td                    0.123       3.911 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_1/LUT8_inst_perm/Z
                                   net (fanout=1)        0.955       4.866         rd_data[1]       
 IOL_123_5/DO                      td                    0.106       4.972 f       da_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       4.972         da_data_obuf[1]/ntO
 IOBR_120_0/PAD                    td                    2.358       7.330 f       da_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.042       7.372         da_data[1]       
 V8                                                                        f       da_data[1] (port)

 Data arrival time                                                   7.372         Logic Levels: 4  
                                                                                   Logic: 3.220ns(68.598%), Route: 1.474ns(31.402%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[2] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L6                                                      0.000       0.000 r       ad_data[2] (port)
                                   net (fanout=1)        0.051       0.051         ad_data[2]       
 IOBS_0_40/DIN                     td                    0.734       0.785 r       ad_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.785         ad_data_ibuf[2]/ntD
 IOL_7_41/RX_DATA_DD               td                    0.066       0.851 r       ad_data_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.747       1.598         nt_ad_data[2]    
 CLMS_94_61/M0                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D

 Data arrival time                                                   1.598         Logic Levels: 2  
                                                                                   Logic: 0.800ns(50.063%), Route: 0.798ns(49.937%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[7] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M3                                                      0.000       0.000 r       ad_data[7] (port)
                                   net (fanout=1)        0.042       0.042         ad_data[7]       
 IOBS_0_80/DIN                     td                    0.734       0.776 r       ad_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.776         ad_data_ibuf[7]/ntD
 IOL_7_81/RX_DATA_DD               td                    0.066       0.842 r       ad_data_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.774       1.616         nt_ad_data[7]    
 CLMA_102_68/M1                                                            r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D

 Data arrival time                                                   1.616         Logic Levels: 2  
                                                                                   Logic: 0.800ns(49.505%), Route: 0.816ns(50.495%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[5] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M1                                                      0.000       0.000 r       ad_data[5] (port)
                                   net (fanout=1)        0.045       0.045         ad_data[5]       
 IOBS_0_81/DIN                     td                    0.734       0.779 r       ad_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.779         ad_data_ibuf[5]/ntD
 IOL_7_82/RX_DATA_DD               td                    0.066       0.845 r       ad_data_ibuf[5]/opit_1/OUT
                                   net (fanout=2)        0.779       1.624         nt_ad_data[5]    
 CLMS_98_77/M1                                                             r       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D

 Data arrival time                                                   1.624         Logic Levels: 2  
                                                                                   Logic: 0.800ns(49.261%), Route: 0.824ns(50.739%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_106_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_106_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_106_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.664       10.000          0.336           High Pulse Width  CLMA_74_56/CLK          u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 9.664       10.000          0.336           Low Pulse Width   CLMA_74_56/CLK          u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 9.664       10.000          0.336           High Pulse Width  CLMA_74_56/CLK          u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_106_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_106_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_106_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_114_100/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_114_100/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_114_100/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                             
+-----------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/place_route/hs_ad_da_pnr.adf       
| Output     | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/report_timing/hs_ad_da_rtp.adf     
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/report_timing/hs_ad_da.rtr         
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/report_timing/rtr.db               
+-----------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 826 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:6s
Total real time to report_timing completion : 0h:0m:8s
