/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 384 224)
	(text "4x8BitRegisters" (rect 5 0 98 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Read_Port1_Select[1..0]" (rect 0 0 145 19)(font "Intel Clear" (font_size 8)))
		(text "Read_Port1_Select[1..0]" (rect 21 27 166 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "Read_Port0_Select[1..0]" (rect 0 0 145 19)(font "Intel Clear" (font_size 8)))
		(text "Read_Port0_Select[1..0]" (rect 21 43 166 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "REG_INPUT[7..0]" (rect 0 0 101 19)(font "Intel Clear" (font_size 8)))
		(text "REG_INPUT[7..0]" (rect 21 59 122 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "Reset" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "Reset" (rect 21 75 54 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "Clock" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 91 52 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "Write_Enable" (rect 0 0 79 19)(font "Intel Clear" (font_size 8)))
		(text "Write_Enable" (rect 21 107 100 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "Write_Select[1..0]" (rect 0 0 106 19)(font "Intel Clear" (font_size 8)))
		(text "Write_Select[1..0]" (rect 21 123 127 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 320 128)
		(output)
		(text "Reg_A[7..0]" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "Reg_A[7..0]" (rect 231 123 299 142)(font "Intel Clear" (font_size 8)))
		(line (pt 320 128)(pt 304 128)(line_width 3))
	)
	(port
		(pt 320 112)
		(output)
		(text "Reg_B[7..0]" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "Reg_B[7..0]" (rect 231 107 299 126)(font "Intel Clear" (font_size 8)))
		(line (pt 320 112)(pt 304 112)(line_width 3))
	)
	(port
		(pt 320 32)
		(output)
		(text "REG_OUTPUT1[7..0]" (rect 0 0 123 19)(font "Intel Clear" (font_size 8)))
		(text "REG_OUTPUT1[7..0]" (rect 176 27 299 46)(font "Intel Clear" (font_size 8)))
		(line (pt 320 32)(pt 304 32)(line_width 3))
	)
	(port
		(pt 320 48)
		(output)
		(text "REG_OUTPUT0[7..0]" (rect 0 0 123 19)(font "Intel Clear" (font_size 8)))
		(text "REG_OUTPUT0[7..0]" (rect 176 43 299 62)(font "Intel Clear" (font_size 8)))
		(line (pt 320 48)(pt 304 48)(line_width 3))
	)
	(port
		(pt 320 96)
		(output)
		(text "Reg_C[7..0]" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "Reg_C[7..0]" (rect 231 91 299 110)(font "Intel Clear" (font_size 8)))
		(line (pt 320 96)(pt 304 96)(line_width 3))
	)
	(port
		(pt 320 80)
		(output)
		(text "Reg_D[7..0]" (rect 0 0 69 19)(font "Intel Clear" (font_size 8)))
		(text "Reg_D[7..0]" (rect 230 75 299 94)(font "Intel Clear" (font_size 8)))
		(line (pt 320 80)(pt 304 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 304 144))
	)
)
