#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 15 22:05:05 2020
# Process ID: 14616
# Current directory: C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.runs/synth_1/Top.vds
# Journal file: C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16532 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.215 ; gain = 241.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:1952]
INFO: [Synth 8-6157] synthesizing module 'PipelinedCPU' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:986]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Control' (1#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:141]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (2#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:141]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:182]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (3#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:182]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:717]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (4#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:717]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:766]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:766]
INFO: [Synth 8-6157] synthesizing module 'ImmediateGenerator' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:842]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateGenerator' (6#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:842]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:910]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (7#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:910]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:917]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (8#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:917]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:958]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (9#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:958]
WARNING: [Synth 8-6014] Unused sequential element value_reg was removed.  [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:1243]
WARNING: [Synth 8-6014] Unused sequential element id_ex_jump_reg was removed.  [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:1588]
INFO: [Synth 8-6155] done synthesizing module 'PipelinedCPU' (10#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:986]
INFO: [Synth 8-6157] synthesizing module 'DualPortedMemory' [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:1786]
INFO: [Synth 8-6155] done synthesizing module 'DualPortedMemory' (11#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:1786]
INFO: [Synth 8-6155] done synthesizing module 'Top' (12#1) [C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.srcs/sources_1/imports/extra/Top.v:1952]
WARNING: [Synth 8-3917] design Top has port io_success driven by constant 0
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[31]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[30]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[29]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[28]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[27]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[26]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[25]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[24]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[23]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[22]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[21]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[20]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[19]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[18]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[17]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[16]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[15]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[14]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[13]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[12]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[1]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_imem_address[0]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[31]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[30]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[29]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[28]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[27]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[26]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[25]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[24]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[23]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[22]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[21]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[20]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[19]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[18]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[17]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[16]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[15]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[14]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[13]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_address[12]
WARNING: [Synth 8-3331] design DualPortedMemory has unconnected port io_dmem_memread
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 646.445 ; gain = 315.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 646.445 ; gain = 315.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 646.445 ; gain = 315.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 646.445 ; gain = 315.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 51    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ImmediateGenerator 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module PipelinedCPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 5     
Module DualPortedMemory 
Detailed RTL Component Info : 
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "io_toreg0" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3917] design Top has port io_success driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 801.355 ; gain = 470.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 801.355 ; gain = 470.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 801.355 ; gain = 470.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 903.992 ; gain = 598.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/Code/Encoding_2020/Simple_BCH_Encoder/VirilogVerification/project_1/project_1.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 15 22:05:28 2020...
