Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 20:48:41 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_29/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.955      -25.110                     39                 1124       -0.038       -0.170                      8                 1124        1.725        0.000                       0                  1103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.955      -25.110                     39                 1124       -0.038       -0.170                      8                 1124        1.725        0.000                       0                  1103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           39  Failing Endpoints,  Worst Slack       -0.955ns,  Total Violation      -25.110ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.038ns,  Total Violation       -0.170ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.955ns  (required time - arrival time)
  Source:                 genblk1[79].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.848ns (39.236%)  route 2.862ns (60.764%))
  Logic Levels:           17  (CARRY8=10 LUT2=6 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 6.007 - 4.000 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.600ns (routing 0.629ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.574ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, estimated)     1.600     2.546    genblk1[79].reg_in/clk_IBUF_BUFG
    SLICE_X119Y512       FDRE                                         r  genblk1[79].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y512       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.625 r  genblk1[79].reg_in/reg_out_reg[1]/Q
                         net (fo=2, estimated)        0.207     2.832    conv/add000065/O80[1]
    SLICE_X119Y512       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     3.072 r  conv/add000065/reg_out_reg[7]_i_75/O[5]
                         net (fo=2, estimated)        0.261     3.333    genblk1[83].reg_in/reg_out_reg[7]_i_73[2]
    SLICE_X116Y511       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.384 r  genblk1[83].reg_in/reg_out[7]_i_182/O
                         net (fo=1, routed)           0.025     3.409    conv/add000065/reg_out_reg[7]_i_38_2[2]
    SLICE_X116Y511       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.593 r  conv/add000065/reg_out_reg[7]_i_73/O[5]
                         net (fo=2, estimated)        0.239     3.832    conv/add000065/reg_out_reg[7]_i_73_n_10
    SLICE_X118Y511       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.883 r  conv/add000065/reg_out[7]_i_76/O
                         net (fo=1, routed)           0.010     3.893    conv/add000065/reg_out[7]_i_76_n_0
    SLICE_X118Y511       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.008 r  conv/add000065/reg_out_reg[7]_i_38/CO[7]
                         net (fo=1, estimated)        0.026     4.034    conv/add000065/reg_out_reg[7]_i_38_n_0
    SLICE_X118Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.090 r  conv/add000065/reg_out_reg[21]_i_386/O[0]
                         net (fo=1, estimated)        0.327     4.417    conv/add000065/reg_out_reg[21]_i_386_n_15
    SLICE_X117Y510       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     4.455 r  conv/add000065/reg_out[21]_i_262/O
                         net (fo=1, routed)           0.013     4.468    conv/add000065/reg_out[21]_i_262_n_0
    SLICE_X117Y510       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     4.564 r  conv/add000065/reg_out_reg[21]_i_162/O[1]
                         net (fo=1, estimated)        0.184     4.748    conv/add000065/reg_out_reg[21]_i_162_n_14
    SLICE_X117Y513       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.785 r  conv/add000065/reg_out[21]_i_97/O
                         net (fo=1, routed)           0.016     4.801    conv/add000065/reg_out[21]_i_97_n_0
    SLICE_X117Y513       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     4.918 r  conv/add000065/reg_out_reg[21]_i_49/O[2]
                         net (fo=2, estimated)        0.450     5.368    conv/add000065/reg_out_reg[21]_i_49_n_13
    SLICE_X115Y510       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.177     5.545 r  conv/add000065/reg_out_reg[15]_i_29/O[5]
                         net (fo=1, estimated)        0.351     5.896    conv/add000065/reg_out_reg[15]_i_29_n_10
    SLICE_X113Y511       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     5.947 r  conv/add000065/reg_out[15]_i_14/O
                         net (fo=1, routed)           0.022     5.969    conv/add000065/reg_out[15]_i_14_n_0
    SLICE_X113Y511       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.128 r  conv/add000065/reg_out_reg[15]_i_2/CO[7]
                         net (fo=1, estimated)        0.026     6.154    conv/add000065/reg_out_reg[15]_i_2_n_0
    SLICE_X113Y512       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     6.221 r  conv/add000065/reg_out_reg[21]_i_3/O[2]
                         net (fo=3, estimated)        0.282     6.503    conv/add000065/reg_out[21]_i_17_0[0]
    SLICE_X112Y514       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.553 r  conv/add000065/reg_out[21]_i_7/O
                         net (fo=1, routed)           0.009     6.562    conv/add000065/reg_out[21]_i_7_n_0
    SLICE_X112Y514       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     6.730 r  conv/add000065/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, estimated)        0.123     6.853    reg_out/a[22]
    SLICE_X112Y513       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     6.965 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, estimated)       0.291     7.256    reg_out/reg_out[21]_i_1_n_0
    SLICE_X112Y512       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, estimated)     1.351     6.007    reg_out/clk_IBUF_BUFG
    SLICE_X112Y512       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.404     6.410    
                         clock uncertainty           -0.035     6.375    
    SLICE_X112Y512       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.301    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.301    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                 -0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 demux/genblk1[29].z_reg[29][4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[29].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      1.368ns (routing 0.574ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.629ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, estimated)     1.368     2.024    demux/clk_IBUF_BUFG
    SLICE_X112Y496       FDRE                                         r  demux/genblk1[29].z_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y496       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.083 r  demux/genblk1[29].z_reg[29][4]/Q
                         net (fo=1, estimated)        0.075     2.158    genblk1[29].reg_in/D[4]
    SLICE_X113Y496       FDRE                                         r  genblk1[29].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, estimated)     1.591     2.537    genblk1[29].reg_in/clk_IBUF_BUFG
    SLICE_X113Y496       FDRE                                         r  genblk1[29].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.404     2.134    
    SLICE_X113Y496       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.196    genblk1[29].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                 -0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X109Y512  genblk1[115].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X110Y504  demux/genblk1[33].z_reg[33][0]/C



