{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  5 11:36:32 2015 " "Info: Processing started: Fri Jun  5 11:36:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off image_process -c image_process " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off image_process -c image_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "image_process.vhd 2 1 " "Warning (12125): Using design file image_process.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_process-rtl " "Info (12022): Found design unit 1: image_process-rtl" {  } { { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 image_process " "Info (12023): Found entity 1: image_process" {  } { { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "image_process " "Info (12127): Elaborating entity \"image_process\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning (21074): Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_HS " "Warning (15610): No output dependent on input pin \"VGA_HS\"" {  } { { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_VS " "Warning (15610): No output dependent on input pin \"VGA_VS\"" {  } { { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Info (21057): Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Info (21058): Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info (21059): Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Info (21061): Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Info: Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  5 11:36:40 2015 " "Info: Processing ended: Fri Jun  5 11:36:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  5 11:36:41 2015 " "Info: Processing started: Fri Jun  5 11:36:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off image_process -c image_process " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off image_process -c image_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "image_process EP4CGX22CF19C6 " "Info (119004): Automatically selected device EP4CGX22CF19C6 for design image_process" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Info (176445): Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 307 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 309 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 311 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 313 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 315 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "Critical Warning (169085): No exact pin location assignment(s) for 71 pins of 71 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HS " "Info (169086): Pin VGA_HS not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { VGA_HS } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 17 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 79 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VS " "Info (169086): Pin VGA_VS not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { VGA_VS } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 18 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 80 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_out\[0\] " "Info (169086): Pin r_out\[0\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r_out[0] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 27 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_out\[1\] " "Info (169086): Pin r_out\[1\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r_out[1] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 28 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_out\[2\] " "Info (169086): Pin r_out\[2\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r_out[2] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 29 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_out\[3\] " "Info (169086): Pin r_out\[3\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r_out[3] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 30 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_out\[4\] " "Info (169086): Pin r_out\[4\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r_out[4] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 31 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_out\[5\] " "Info (169086): Pin r_out\[5\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r_out[5] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 32 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_out\[6\] " "Info (169086): Pin r_out\[6\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r_out[6] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 33 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_out\[7\] " "Info (169086): Pin r_out\[7\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r_out[7] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 34 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_out\[0\] " "Info (169086): Pin g_out\[0\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g_out[0] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 19 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_out\[1\] " "Info (169086): Pin g_out\[1\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g_out[1] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 20 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_out\[2\] " "Info (169086): Pin g_out\[2\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g_out[2] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 21 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_out\[3\] " "Info (169086): Pin g_out\[3\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g_out[3] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 22 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_out\[4\] " "Info (169086): Pin g_out\[4\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g_out[4] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 23 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_out\[5\] " "Info (169086): Pin g_out\[5\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g_out[5] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 24 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_out\[6\] " "Info (169086): Pin g_out\[6\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g_out[6] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 25 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_out\[7\] " "Info (169086): Pin g_out\[7\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g_out[7] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 26 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[0\] " "Info (169086): Pin b_out\[0\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b_out[0] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 11 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[1\] " "Info (169086): Pin b_out\[1\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b_out[1] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 12 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[2\] " "Info (169086): Pin b_out\[2\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b_out[2] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 13 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[3\] " "Info (169086): Pin b_out\[3\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b_out[3] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 14 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[4\] " "Info (169086): Pin b_out\[4\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b_out[4] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 15 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[5\] " "Info (169086): Pin b_out\[5\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b_out[5] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 16 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[6\] " "Info (169086): Pin b_out\[6\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b_out[6] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 17 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[7\] " "Info (169086): Pin b_out\[7\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b_out[7] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 43 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 18 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_CLK " "Info (169086): Pin VGA_CLK not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 19 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 81 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_Cont\[6\] " "Info (169086): Pin X_Cont\[6\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { X_Cont[6] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 20 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X_Cont[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 41 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_Cont\[3\] " "Info (169086): Pin X_Cont\[3\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { X_Cont[3] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 20 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X_Cont[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 38 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_Cont\[5\] " "Info (169086): Pin X_Cont\[5\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { X_Cont[5] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 20 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X_Cont[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 40 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_Cont\[7\] " "Info (169086): Pin X_Cont\[7\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { X_Cont[7] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 20 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X_Cont[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 42 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_Cont\[0\] " "Info (169086): Pin X_Cont\[0\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { X_Cont[0] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 20 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X_Cont[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 35 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_Cont\[1\] " "Info (169086): Pin X_Cont\[1\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { X_Cont[1] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 20 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X_Cont[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 36 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_Cont\[2\] " "Info (169086): Pin X_Cont\[2\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { X_Cont[2] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 20 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X_Cont[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 37 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_Cont\[4\] " "Info (169086): Pin X_Cont\[4\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { X_Cont[4] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 20 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X_Cont[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 39 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Cont\[8\] " "Info (169086): Pin Y_Cont\[8\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { Y_Cont[8] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 21 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y_Cont[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 52 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Cont\[0\] " "Info (169086): Pin Y_Cont\[0\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { Y_Cont[0] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 21 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y_Cont[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 44 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Cont\[1\] " "Info (169086): Pin Y_Cont\[1\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { Y_Cont[1] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 21 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y_Cont[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 45 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Cont\[2\] " "Info (169086): Pin Y_Cont\[2\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { Y_Cont[2] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 21 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y_Cont[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 46 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Cont\[3\] " "Info (169086): Pin Y_Cont\[3\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { Y_Cont[3] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 21 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y_Cont[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 47 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Cont\[4\] " "Info (169086): Pin Y_Cont\[4\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { Y_Cont[4] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 21 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y_Cont[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 48 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Cont\[5\] " "Info (169086): Pin Y_Cont\[5\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { Y_Cont[5] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 21 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y_Cont[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 49 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Cont\[6\] " "Info (169086): Pin Y_Cont\[6\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { Y_Cont[6] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 21 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y_Cont[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 50 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Cont\[7\] " "Info (169086): Pin Y_Cont\[7\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { Y_Cont[7] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 21 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y_Cont[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 51 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_Cont\[8\] " "Info (169086): Pin X_Cont\[8\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { X_Cont[8] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 20 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X_Cont[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 43 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMG " "Info (169086): Pin IMG not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { IMG } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 15 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IMG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 77 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info (169086): Pin reset not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { reset } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 16 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 78 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[0\] " "Info (169086): Pin g\[0\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g[0] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 23 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 61 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[0\] " "Info (169086): Pin r\[0\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r[0] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 22 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 53 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[1\] " "Info (169086): Pin g\[1\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g[1] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 23 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 62 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[1\] " "Info (169086): Pin r\[1\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r[1] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 22 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 54 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[2\] " "Info (169086): Pin g\[2\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g[2] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 23 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 63 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[2\] " "Info (169086): Pin r\[2\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r[2] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 22 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 55 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[3\] " "Info (169086): Pin g\[3\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g[3] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 23 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 64 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[3\] " "Info (169086): Pin r\[3\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r[3] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 22 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 56 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[4\] " "Info (169086): Pin g\[4\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g[4] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 23 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 65 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[4\] " "Info (169086): Pin r\[4\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r[4] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 22 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 57 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[5\] " "Info (169086): Pin g\[5\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g[5] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 23 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 66 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[5\] " "Info (169086): Pin r\[5\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r[5] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 22 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 58 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[6\] " "Info (169086): Pin g\[6\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g[6] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 23 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 67 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[6\] " "Info (169086): Pin r\[6\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r[6] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 22 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 59 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[7\] " "Info (169086): Pin g\[7\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { g[7] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 23 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { g[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 68 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[7\] " "Info (169086): Pin r\[7\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { r[7] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 22 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 60 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Info (169086): Pin b\[0\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b[0] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 24 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 69 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Info (169086): Pin b\[1\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b[1] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 24 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 70 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Info (169086): Pin b\[2\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b[2] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 24 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 71 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Info (169086): Pin b\[3\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b[3] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 24 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 72 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[4\] " "Info (169086): Pin b\[4\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b[4] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 24 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 73 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[5\] " "Info (169086): Pin b\[5\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b[5] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 24 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 74 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[6\] " "Info (169086): Pin b\[6\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b[6] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 24 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 75 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[7\] " "Info (169086): Pin b\[7\] not assigned to an exact location on the device" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { b[7] } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 24 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 76 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "image_process.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'image_process.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Info (176353): Automatically promoted node VGA_CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 19 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 257 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 2.5V 46 24 0 " "Info (176211): Number of I/O pins in group: 70 (unused VREF, 2.5V VCCIO, 46 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info (176212): I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X39_Y10 X52_Y20 " "Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y10 to location X52_Y20" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_CLK 2.5 V M10 " "Info (169178): Pin VGA_CLK uses I/O standard 2.5 V at M10" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "image_process.vhd" "" { Text "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/image_process.vhd" 19 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/" { { 0 { 0 ""} 0 81 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Info: Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  5 11:36:58 2015 " "Info: Processing ended: Fri Jun  5 11:36:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  5 11:37:01 2015 " "Info: Processing started: Fri Jun  5 11:37:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta image_process -c image_process " "Info: Command: quartus_sta image_process -c image_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  5 11:37:02 2015 " "Info: Processing started: Fri Jun  5 11:37:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off image_process -c image_process " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off image_process -c image_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "image_process.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'image_process.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CLK VGA_CLK " "Info (332105): create_clock -period 1.000 -name VGA_CLK VGA_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.652 " "Info (332146): Worst-case setup slack is -0.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652       -13.952 VGA_CLK  " "Info (332119):    -0.652       -13.952 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.551 " "Info (332146): Worst-case hold slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551         0.000 VGA_CLK  " "Info (332119):     0.551         0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.000 VGA_CLK  " "Info (332119):    -3.000       -52.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  5 11:37:06 2015 " "Info: Processing ended: Fri Jun  5 11:37:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.496 " "Info (332146): Worst-case setup slack is -0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496       -10.279 VGA_CLK  " "Info (332119):    -0.496       -10.279 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.501 " "Info (332146): Worst-case hold slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501         0.000 VGA_CLK  " "Info (332119):     0.501         0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.000 VGA_CLK  " "Info (332119):    -3.000       -52.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -rise_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{VGA_CLK\}\] -fall_to \[get_clocks \{VGA_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.059 " "Info (332146): Worst-case setup slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059         0.000 VGA_CLK  " "Info (332119):     0.059         0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.284 " "Info (332146): Worst-case hold slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284         0.000 VGA_CLK  " "Info (332119):     0.284         0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -53.282 VGA_CLK  " "Info (332119):    -3.000       -53.282 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  5 11:37:11 2015 " "Info: Processing ended: Fri Jun  5 11:37:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  5 11:37:14 2015 " "Info: Processing started: Fri Jun  5 11:37:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off image_process -c image_process " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off image_process -c image_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_process_6_1200mv_85c_slow.vho /tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/ simulation " "Info (204019): Generated file image_process_6_1200mv_85c_slow.vho in folder \"/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_process_6_1200mv_0c_slow.vho /tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/ simulation " "Info (204019): Generated file image_process_6_1200mv_0c_slow.vho in folder \"/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_process_min_1200mv_0c_fast.vho /tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/ simulation " "Info (204019): Generated file image_process_min_1200mv_0c_fast.vho in folder \"/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_process.vho /tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/ simulation " "Info (204019): Generated file image_process.vho in folder \"/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_process_6_1200mv_85c_vhd_slow.sdo /tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/ simulation " "Info (204019): Generated file image_process_6_1200mv_85c_vhd_slow.sdo in folder \"/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_process_6_1200mv_0c_vhd_slow.sdo /tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/ simulation " "Info (204019): Generated file image_process_6_1200mv_0c_vhd_slow.sdo in folder \"/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_process_min_1200mv_0c_vhd_fast.sdo /tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/ simulation " "Info (204019): Generated file image_process_min_1200mv_0c_vhd_fast.sdo in folder \"/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_process_vhd.sdo /tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/ simulation " "Info (204019): Generated file image_process_vhd.sdo in folder \"/tp-fmr/rollandl-fmr/Projet_Camera_CMOS/DE2_115_CAMERA/CAMERA_IP_512x512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  5 11:37:16 2015 " "Info: Processing ended: Fri Jun  5 11:37:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
