

================================================================
== Vivado HLS Report for 'bellman_ford'
================================================================
* Date:           Thu Mar  1 12:17:52 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_bellman_ford.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  446|  8446|  447|  8447|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+--------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+------+----------+-----------+-----------+--------+----------+
        |- EFOR1   |  420|   420|        42|          -|          -|      10|    no    |
        | + EFOR2  |   40|    40|         4|          -|          -|      10|    no    |
        |- FOR2    |   20|  8020|  2 ~ 802 |          -|          -|      10|    no    |
        | + FOR3   |    0|   800|  15 ~ 16 |          -|          -| 0 ~ 50 |    no    |
        +----------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1100|   1073|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     611|   1183|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    364|
|Register         |        -|      -|     467|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|    2178|   2620|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |bellman_ford_faddbkb_U1  |bellman_ford_faddbkb  |        0|      2|  205|  390|
    |bellman_ford_fcmpdEe_U3  |bellman_ford_fcmpdEe  |        0|      0|   66|  239|
    |bellman_ford_sitocud_U2  |bellman_ford_sitocud  |        0|      0|  340|  554|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  611| 1183|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+-----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+-----+-----+------------+------------+
    |i_1_fu_375_p2            |     +    |      0|   17|    9|           4|           1|
    |i_2_fu_480_p2            |     +    |      0|   17|    9|           4|           1|
    |j_1_fu_401_p2            |     +    |      0|   17|    9|           4|           1|
    |j_2_fu_537_p2            |     +    |      0|  194|   68|           1|          63|
    |sh_assign_fu_685_p2      |     +    |      0|   32|   14|           9|           8|
    |tmp_10_fu_363_p2         |     +    |      0|   29|   13|           8|           8|
    |tmp_12_fu_385_p2         |     +    |      0|   29|   13|           8|           8|
    |tmp_26_fu_515_p2         |     +    |      0|    0|    8|           8|           8|
    |tmp_27_fu_521_p2         |     +    |      0|    0|    8|           8|           8|
    |total_edges_1_fu_446_p2  |     +    |      0|  197|   69|           1|          64|
    |tmp_10_i_i_i_fu_784_p2   |     -    |      0|  197|   69|           1|          64|
    |tmp_5_i_i_i_fu_699_p2    |     -    |      0|   29|   13|           7|           8|
    |or_cond_fu_668_p2        |    and   |      0|    0|    2|           1|           1|
    |tmp_15_fu_657_p2         |    and   |      0|    0|    2|           1|           1|
    |tmp_17_fu_663_p2         |    and   |      0|    0|    2|           1|           1|
    |tmp_22_fu_577_p2         |    and   |      0|    0|    2|           1|           1|
    |tmp_8_fu_441_p2          |    and   |      0|    0|    2|           1|           1|
    |exitcond1_i_fu_369_p2    |   icmp   |      0|    0|    2|           4|           4|
    |exitcond_fu_474_p2       |   icmp   |      0|    0|    2|           4|           4|
    |exitcond_i_fu_395_p2     |   icmp   |      0|    0|    2|           4|           4|
    |notlhs1_fu_561_p2        |   icmp   |      0|    0|    4|           8|           2|
    |notlhs7_fu_635_p2        |   icmp   |      0|    0|    4|           8|           2|
    |notlhs9_fu_606_p2        |   icmp   |      0|    0|    4|           8|           2|
    |notlhs_fu_425_p2         |   icmp   |      0|    0|    4|           8|           2|
    |notrhs1_fu_612_p2        |   icmp   |      0|    0|   13|          23|           1|
    |notrhs2_fu_567_p2        |   icmp   |      0|    0|   13|          23|           1|
    |notrhs8_fu_641_p2        |   icmp   |      0|    0|   13|          23|           1|
    |notrhs_fu_431_p2         |   icmp   |      0|    0|   13|          23|           1|
    |tmp_fu_531_p2            |   icmp   |      0|    0|   32|          64|          64|
    |tmp_8_i_i_i_fu_740_p2    |   lshr   |      0|   85|   73|          25|          25|
    |tmp_13_fu_647_p2         |    or    |      0|    0|    2|           1|           1|
    |tmp_14_fu_653_p2         |    or    |      0|    0|    2|           1|           1|
    |tmp_20_fu_573_p2         |    or    |      0|    0|    2|           1|           1|
    |tmp_6_fu_437_p2          |    or    |      0|    0|    2|           1|           1|
    |p_Val2_2_fu_774_p3       |  select  |      0|    0|   63|           1|          63|
    |p_Val2_4_fu_790_p3       |  select  |      0|    0|   64|           1|          64|
    |sh_assign_1_fu_709_p3    |  select  |      0|    0|    9|           1|           9|
    |total_edges_2_fu_452_p3  |  select  |      0|    0|   64|           1|          64|
    |tmp_i_i_i_fu_746_p2      |    shl   |      0|  257|  372|         111|         111|
    |tmp_23_fu_582_p2         |    xor   |      0|    0|    2|           1|           2|
    +-------------------------+----------+-------+-----+-----+------------+------------+
    |Total                    |          |      0| 1100| 1073|         413|         677|
    +-------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  129|         28|    1|         28|
    |graph_address0      |   15|          3|    7|         21|
    |grp_fu_303_p0       |   15|          3|   64|        192|
    |grp_fu_308_opcode   |   15|          3|    5|         15|
    |grp_fu_308_p0       |   15|          3|   32|         96|
    |grp_fu_308_p1       |   15|          3|   32|         96|
    |hwdist_address0     |   45|          8|    4|         32|
    |hwdist_address1     |   40|          7|    4|         28|
    |hwdist_d0           |   15|          3|   64|        192|
    |hwdist_d1           |   15|          3|   64|        192|
    |i_i_reg_255         |    9|          2|    4|          8|
    |i_reg_277           |    9|          2|    4|          8|
    |j_i_reg_266         |    9|          2|    4|          8|
    |j_reg_288           |    9|          2|   63|        126|
    |total_edges_fu_118  |    9|          2|   64|        128|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  364|         74|  416|       1170|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  27|   0|   27|          0|
    |graph_addr_reg_870      |   7|   0|    7|          0|
    |hwdist_addr_10_reg_864  |   4|   0|    4|          0|
    |i_1_reg_818             |   4|   0|    4|          0|
    |i_2_reg_859             |   4|   0|    4|          0|
    |i_cast3_cast_reg_851    |   4|   0|    8|          4|
    |i_i_reg_255             |   4|   0|    4|          0|
    |i_reg_277               |   4|   0|    4|          0|
    |isNeg_reg_943           |   1|   0|    1|          0|
    |j_1_reg_831             |   4|   0|    4|          0|
    |j_2_reg_878             |  63|   0|   63|          0|
    |j_i_reg_266             |   4|   0|    4|          0|
    |j_reg_288               |  63|   0|   63|          0|
    |loc_V_1_reg_929         |  23|   0|   23|          0|
    |notlhs1_reg_888         |   1|   0|    1|          0|
    |notlhs9_reg_914         |   1|   0|    1|          0|
    |notlhs_reg_836          |   1|   0|    1|          0|
    |notrhs1_reg_919         |   1|   0|    1|          0|
    |notrhs2_reg_893         |   1|   0|    1|          0|
    |notrhs_reg_841          |   1|   0|    1|          0|
    |or_cond_reg_934         |   1|   0|    1|          0|
    |p_Result_s_reg_938      |   1|   0|    1|          0|
    |p_Val2_2_reg_954        |  63|   0|   63|          0|
    |reg_316                 |  32|   0|   32|          0|
    |reg_328                 |  32|   0|   32|          0|
    |sh_assign_1_reg_948     |   9|   0|    9|          0|
    |tmp_10_reg_810          |   7|   0|    8|          1|
    |tmp_16_reg_924          |   1|   0|    1|          0|
    |tmp_21_reg_898          |   1|   0|    1|          0|
    |tmp_23_reg_903          |   1|   0|    1|          0|
    |tmp_7_reg_846           |   1|   0|    1|          0|
    |total_edges_fu_118      |  64|   0|   64|          0|
    |x_assign_reg_908        |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 467|   0|  472|          5|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | bellman_ford | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | bellman_ford | return value |
|ap_start         |  in |    1| ap_ctrl_hs | bellman_ford | return value |
|ap_done          | out |    1| ap_ctrl_hs | bellman_ford | return value |
|ap_idle          | out |    1| ap_ctrl_hs | bellman_ford | return value |
|ap_ready         | out |    1| ap_ctrl_hs | bellman_ford | return value |
|graph_address0   | out |    7|  ap_memory |     graph    |     array    |
|graph_ce0        | out |    1|  ap_memory |     graph    |     array    |
|graph_q0         |  in |   32|  ap_memory |     graph    |     array    |
|hwdist_address0  | out |    4|  ap_memory |    hwdist    |     array    |
|hwdist_ce0       | out |    1|  ap_memory |    hwdist    |     array    |
|hwdist_we0       | out |    1|  ap_memory |    hwdist    |     array    |
|hwdist_d0        | out |   64|  ap_memory |    hwdist    |     array    |
|hwdist_q0        |  in |   64|  ap_memory |    hwdist    |     array    |
|hwdist_address1  | out |    4|  ap_memory |    hwdist    |     array    |
|hwdist_ce1       | out |    1|  ap_memory |    hwdist    |     array    |
|hwdist_we1       | out |    1|  ap_memory |    hwdist    |     array    |
|hwdist_d1        | out |   64|  ap_memory |    hwdist    |     array    |
|hwdist_q1        |  in |   64|  ap_memory |    hwdist    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

