/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/assign/logic.v:1.1-6.10" *)
module logicc(x, y, z, w, r);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assign/logic.v:3.9-3.10" *)
  output r;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assign/logic.v:2.14-2.15" *)
  input w;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assign/logic.v:2.8-2.9" *)
  input x;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assign/logic.v:2.10-2.11" *)
  input y;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assign/logic.v:2.12-2.13" *)
  input z;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .A(_0_),
    .P(r)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _6_ (
    .P(w),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _7_ (
    .P(x),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _8_ (
    .P(y),
    .Q(_3_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _9_ (
    .P(z),
    .Q(_4_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd5d)
  ) r_LUT4_O (
    .I0(_1_),
    .I1(_4_),
    .I2(_2_),
    .I3(_3_),
    .O(_0_)
  );
endmodule
