============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:52 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (16031 ps) Setup Check with Pin chip_cd_clk_seconds_reg/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_clk_seconds_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     212                  
     Required Time:=   19788                  
      Launch Clock:-       0                  
         Data Path:-    3757                  
             Slack:=   16031                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  chip_cd_count_reg[2]/CLK  -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[2]/Q    -       CLK->Q R     DFFQSRX1       4 21.8   333   306     306    (-,-) 
  g4201__5115/Z             -       A->Z   F     NOR2X1         1  7.3   157   145     451    (-,-) 
  g4303/Z                   -       A->Z   R     NAND3X1        1  7.2   192   138     589    (-,-) 
  g4302/Z                   -       A->Z   R     OR2X1          1  7.3   124   165     754    (-,-) 
  g4161__4733/Z             -       B->Z   F     NOR2X1         1  7.3   157    92     846    (-,-) 
  g4152__7098/Z             -       A->Z   R     NAND3X1        1  7.3   194   139     985    (-,-) 
  g4150__5122/Z             -       B->Z   R     OR2X1          1  7.3   125   140    1124    (-,-) 
  g4148__2802/Z             -       B->Z   R     OR2X1          1  7.3   125   132    1256    (-,-) 
  g4146__3680/Z             -       B->Z   R     OR2X1          1  7.3   124   132    1388    (-,-) 
  g4143__8428/Z             -       B->Z   R     OR2X1          1  7.3   124   132    1519    (-,-) 
  g4142__4319/Z             -       B->Z   R     OR2X1          1  7.3   124   132    1650    (-,-) 
  g4139__2398/Z             -       B->Z   R     OR2X1          1  7.3   125   131    1782    (-,-) 
  g4138__5477/Z             -       B->Z   R     OR2X1          1  7.3   125   132    1913    (-,-) 
  g4136__7410/Z             -       B->Z   R     OR2X1          1  7.3   125   132    2045    (-,-) 
  g4134__2346/Z             -       B->Z   R     OR2X1          1  7.3   124   132    2176    (-,-) 
  g4132__9945/Z             -       B->Z   R     OR2X1          1  7.3   125   132    2308    (-,-) 
  g4130__6161/Z             -       B->Z   R     OR2X1          1  7.3   125   132    2439    (-,-) 
  g4128__7482/Z             -       B->Z   R     OR2X1          1  7.3   124   132    2571    (-,-) 
  g4126__1881/Z             -       B->Z   R     OR2X1          1  7.3   124   132    2702    (-,-) 
  g4124__7098/Z             -       B->Z   F     NOR2X1         1  7.3   157    92    2794    (-,-) 
  g4122__5122/Z             -       A->Z   R     NAND3X1        1  7.3   194   139    2933    (-,-) 
  g4121__1705/Z             -       B->Z   R     OR2X1          1  7.3   124   140    3073    (-,-) 
  g4119__1617/Z             -       B->Z   R     OR2X1          7 32.6   490   339    3412    (-,-) 
  drc_bufs4245/Z            -       A->Z   F     INVX2          2 17.5   195   156    3568    (-,-) 
  g4037__6161/Z             -       B->Z   F     XOR2X1         1  6.4    89   189    3757    (-,-) 
  chip_cd_clk_seconds_reg/D -       -      F     DFFQSRX1       1    -     -     0    3757    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (16102 ps) Setup Check with Pin chip_cd_count_reg[0]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     204                  
     Required Time:=   19796                  
      Launch Clock:-       0                  
         Data Path:-    3694                  
             Slack:=   16102                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  chip_cd_count_reg[2]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[2]/Q   -       CLK->Q R     DFFQSRX1       4 21.8   333   306     306    (-,-) 
  g4201__5115/Z            -       A->Z   F     NOR2X1         1  7.3   157   145     451    (-,-) 
  g4303/Z                  -       A->Z   R     NAND3X1        1  7.2   192   138     589    (-,-) 
  g4302/Z                  -       A->Z   R     OR2X1          1  7.3   124   165     754    (-,-) 
  g4161__4733/Z            -       B->Z   F     NOR2X1         1  7.3   157    92     846    (-,-) 
  g4152__7098/Z            -       A->Z   R     NAND3X1        1  7.3   194   139     985    (-,-) 
  g4150__5122/Z            -       B->Z   R     OR2X1          1  7.3   125   140    1124    (-,-) 
  g4148__2802/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1256    (-,-) 
  g4146__3680/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1388    (-,-) 
  g4143__8428/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1519    (-,-) 
  g4142__4319/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1650    (-,-) 
  g4139__2398/Z            -       B->Z   R     OR2X1          1  7.3   125   131    1782    (-,-) 
  g4138__5477/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1913    (-,-) 
  g4136__7410/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2045    (-,-) 
  g4134__2346/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2176    (-,-) 
  g4132__9945/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2308    (-,-) 
  g4130__6161/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2439    (-,-) 
  g4128__7482/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2571    (-,-) 
  g4126__1881/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2702    (-,-) 
  g4124__7098/Z            -       B->Z   F     NOR2X1         1  7.3   157    92    2794    (-,-) 
  g4122__5122/Z            -       A->Z   R     NAND3X1        1  7.3   194   139    2933    (-,-) 
  g4121__1705/Z            -       B->Z   R     OR2X1          1  7.3   124   140    3073    (-,-) 
  g4119__1617/Z            -       B->Z   R     OR2X1          7 32.6   490   339    3412    (-,-) 
  drc_bufs4245/Z           -       A->Z   F     INVX2          2 17.5   195   156    3568    (-,-) 
  g4115__6783/Z            -       B->Z   R     NOR2X1         1  6.4   144   126    3694    (-,-) 
  chip_cd_count_reg[0]/D   -       -      R     DFFQSRX1       1    -     -     0    3694    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 3: MET (16265 ps) Setup Check with Pin chip_cd_count_reg[14]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3537                  
             Slack:=   16265                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  chip_cd_count_reg[2]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[2]/Q   -       CLK->Q R     DFFQSRX1       4 21.8   333   306     306    (-,-) 
  g4201__5115/Z            -       A->Z   F     NOR2X1         1  7.3   157   145     451    (-,-) 
  g4303/Z                  -       A->Z   R     NAND3X1        1  7.2   192   138     589    (-,-) 
  g4302/Z                  -       A->Z   R     OR2X1          1  7.3   124   165     754    (-,-) 
  g4161__4733/Z            -       B->Z   F     NOR2X1         1  7.3   157    92     846    (-,-) 
  g4152__7098/Z            -       A->Z   R     NAND3X1        1  7.3   194   139     985    (-,-) 
  g4150__5122/Z            -       B->Z   R     OR2X1          1  7.3   125   140    1124    (-,-) 
  g4148__2802/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1256    (-,-) 
  g4146__3680/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1388    (-,-) 
  g4143__8428/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1519    (-,-) 
  g4142__4319/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1650    (-,-) 
  g4139__2398/Z            -       B->Z   R     OR2X1          1  7.3   125   131    1782    (-,-) 
  g4138__5477/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1913    (-,-) 
  g4136__7410/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2045    (-,-) 
  g4134__2346/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2176    (-,-) 
  g4132__9945/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2308    (-,-) 
  g4130__6161/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2439    (-,-) 
  g4128__7482/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2571    (-,-) 
  g4126__1881/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2702    (-,-) 
  g4124__7098/Z            -       B->Z   F     NOR2X1         1  7.3   157    92    2794    (-,-) 
  g4122__5122/Z            -       A->Z   R     NAND3X1        1  7.3   194   139    2933    (-,-) 
  g4121__1705/Z            -       B->Z   R     OR2X1          1  7.3   124   140    3073    (-,-) 
  g4119__1617/Z            -       B->Z   R     OR2X1          7 32.6   490   339    3412    (-,-) 
  g4074__7410/Z            -       A->Z   R     AND2X1         1  6.4   113   125    3537    (-,-) 
  chip_cd_count_reg[14]/D  -       -      R     DFFQSRX1       1    -     -     0    3537    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 4: MET (16265 ps) Setup Check with Pin chip_cd_count_reg[13]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3537                  
             Slack:=   16265                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  chip_cd_count_reg[2]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[2]/Q   -       CLK->Q R     DFFQSRX1       4 21.8   333   306     306    (-,-) 
  g4201__5115/Z            -       A->Z   F     NOR2X1         1  7.3   157   145     451    (-,-) 
  g4303/Z                  -       A->Z   R     NAND3X1        1  7.2   192   138     589    (-,-) 
  g4302/Z                  -       A->Z   R     OR2X1          1  7.3   124   165     754    (-,-) 
  g4161__4733/Z            -       B->Z   F     NOR2X1         1  7.3   157    92     846    (-,-) 
  g4152__7098/Z            -       A->Z   R     NAND3X1        1  7.3   194   139     985    (-,-) 
  g4150__5122/Z            -       B->Z   R     OR2X1          1  7.3   125   140    1124    (-,-) 
  g4148__2802/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1256    (-,-) 
  g4146__3680/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1388    (-,-) 
  g4143__8428/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1519    (-,-) 
  g4142__4319/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1650    (-,-) 
  g4139__2398/Z            -       B->Z   R     OR2X1          1  7.3   125   131    1782    (-,-) 
  g4138__5477/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1913    (-,-) 
  g4136__7410/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2045    (-,-) 
  g4134__2346/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2176    (-,-) 
  g4132__9945/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2308    (-,-) 
  g4130__6161/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2439    (-,-) 
  g4128__7482/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2571    (-,-) 
  g4126__1881/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2702    (-,-) 
  g4124__7098/Z            -       B->Z   F     NOR2X1         1  7.3   157    92    2794    (-,-) 
  g4122__5122/Z            -       A->Z   R     NAND3X1        1  7.3   194   139    2933    (-,-) 
  g4121__1705/Z            -       B->Z   R     OR2X1          1  7.3   124   140    3073    (-,-) 
  g4119__1617/Z            -       B->Z   R     OR2X1          7 32.6   490   339    3412    (-,-) 
  g4073__1666/Z            -       A->Z   R     AND2X1         1  6.4   113   125    3537    (-,-) 
  chip_cd_count_reg[13]/D  -       -      R     DFFQSRX1       1    -     -     0    3537    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 5: MET (16265 ps) Setup Check with Pin chip_cd_count_reg[8]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3537                  
             Slack:=   16265                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  chip_cd_count_reg[2]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[2]/Q   -       CLK->Q R     DFFQSRX1       4 21.8   333   306     306    (-,-) 
  g4201__5115/Z            -       A->Z   F     NOR2X1         1  7.3   157   145     451    (-,-) 
  g4303/Z                  -       A->Z   R     NAND3X1        1  7.2   192   138     589    (-,-) 
  g4302/Z                  -       A->Z   R     OR2X1          1  7.3   124   165     754    (-,-) 
  g4161__4733/Z            -       B->Z   F     NOR2X1         1  7.3   157    92     846    (-,-) 
  g4152__7098/Z            -       A->Z   R     NAND3X1        1  7.3   194   139     985    (-,-) 
  g4150__5122/Z            -       B->Z   R     OR2X1          1  7.3   125   140    1124    (-,-) 
  g4148__2802/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1256    (-,-) 
  g4146__3680/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1388    (-,-) 
  g4143__8428/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1519    (-,-) 
  g4142__4319/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1650    (-,-) 
  g4139__2398/Z            -       B->Z   R     OR2X1          1  7.3   125   131    1782    (-,-) 
  g4138__5477/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1913    (-,-) 
  g4136__7410/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2045    (-,-) 
  g4134__2346/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2176    (-,-) 
  g4132__9945/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2308    (-,-) 
  g4130__6161/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2439    (-,-) 
  g4128__7482/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2571    (-,-) 
  g4126__1881/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2702    (-,-) 
  g4124__7098/Z            -       B->Z   F     NOR2X1         1  7.3   157    92    2794    (-,-) 
  g4122__5122/Z            -       A->Z   R     NAND3X1        1  7.3   194   139    2933    (-,-) 
  g4121__1705/Z            -       B->Z   R     OR2X1          1  7.3   124   140    3073    (-,-) 
  g4119__1617/Z            -       B->Z   R     OR2X1          7 32.6   490   339    3412    (-,-) 
  g4068__2346/Z            -       A->Z   R     AND2X1         1  6.4   113   125    3537    (-,-) 
  chip_cd_count_reg[8]/D   -       -      R     DFFQSRX1       1    -     -     0    3537    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 6: MET (16265 ps) Setup Check with Pin chip_cd_count_reg[7]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3537                  
             Slack:=   16265                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  chip_cd_count_reg[2]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[2]/Q   -       CLK->Q R     DFFQSRX1       4 21.8   333   306     306    (-,-) 
  g4201__5115/Z            -       A->Z   F     NOR2X1         1  7.3   157   145     451    (-,-) 
  g4303/Z                  -       A->Z   R     NAND3X1        1  7.2   192   138     589    (-,-) 
  g4302/Z                  -       A->Z   R     OR2X1          1  7.3   124   165     754    (-,-) 
  g4161__4733/Z            -       B->Z   F     NOR2X1         1  7.3   157    92     846    (-,-) 
  g4152__7098/Z            -       A->Z   R     NAND3X1        1  7.3   194   139     985    (-,-) 
  g4150__5122/Z            -       B->Z   R     OR2X1          1  7.3   125   140    1124    (-,-) 
  g4148__2802/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1256    (-,-) 
  g4146__3680/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1388    (-,-) 
  g4143__8428/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1519    (-,-) 
  g4142__4319/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1650    (-,-) 
  g4139__2398/Z            -       B->Z   R     OR2X1          1  7.3   125   131    1782    (-,-) 
  g4138__5477/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1913    (-,-) 
  g4136__7410/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2045    (-,-) 
  g4134__2346/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2176    (-,-) 
  g4132__9945/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2308    (-,-) 
  g4130__6161/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2439    (-,-) 
  g4128__7482/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2571    (-,-) 
  g4126__1881/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2702    (-,-) 
  g4124__7098/Z            -       B->Z   F     NOR2X1         1  7.3   157    92    2794    (-,-) 
  g4122__5122/Z            -       A->Z   R     NAND3X1        1  7.3   194   139    2933    (-,-) 
  g4121__1705/Z            -       B->Z   R     OR2X1          1  7.3   124   140    3073    (-,-) 
  g4119__1617/Z            -       B->Z   R     OR2X1          7 32.6   490   339    3412    (-,-) 
  g4067__2883/Z            -       A->Z   R     AND2X1         1  6.4   113   125    3537    (-,-) 
  chip_cd_count_reg[7]/D   -       -      R     DFFQSRX1       1    -     -     0    3537    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 7: MET (16265 ps) Setup Check with Pin chip_cd_count_reg[5]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3537                  
             Slack:=   16265                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  chip_cd_count_reg[2]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[2]/Q   -       CLK->Q R     DFFQSRX1       4 21.8   333   306     306    (-,-) 
  g4201__5115/Z            -       A->Z   F     NOR2X1         1  7.3   157   145     451    (-,-) 
  g4303/Z                  -       A->Z   R     NAND3X1        1  7.2   192   138     589    (-,-) 
  g4302/Z                  -       A->Z   R     OR2X1          1  7.3   124   165     754    (-,-) 
  g4161__4733/Z            -       B->Z   F     NOR2X1         1  7.3   157    92     846    (-,-) 
  g4152__7098/Z            -       A->Z   R     NAND3X1        1  7.3   194   139     985    (-,-) 
  g4150__5122/Z            -       B->Z   R     OR2X1          1  7.3   125   140    1124    (-,-) 
  g4148__2802/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1256    (-,-) 
  g4146__3680/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1388    (-,-) 
  g4143__8428/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1519    (-,-) 
  g4142__4319/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1650    (-,-) 
  g4139__2398/Z            -       B->Z   R     OR2X1          1  7.3   125   131    1782    (-,-) 
  g4138__5477/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1913    (-,-) 
  g4136__7410/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2045    (-,-) 
  g4134__2346/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2176    (-,-) 
  g4132__9945/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2308    (-,-) 
  g4130__6161/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2439    (-,-) 
  g4128__7482/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2571    (-,-) 
  g4126__1881/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2702    (-,-) 
  g4124__7098/Z            -       B->Z   F     NOR2X1         1  7.3   157    92    2794    (-,-) 
  g4122__5122/Z            -       A->Z   R     NAND3X1        1  7.3   194   139    2933    (-,-) 
  g4121__1705/Z            -       B->Z   R     OR2X1          1  7.3   124   140    3073    (-,-) 
  g4119__1617/Z            -       B->Z   R     OR2X1          7 32.6   490   339    3412    (-,-) 
  g4066__9945/Z            -       A->Z   R     AND2X1         1  6.4   113   125    3537    (-,-) 
  chip_cd_count_reg[5]/D   -       -      R     DFFQSRX1       1    -     -     0    3537    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 8: MET (16265 ps) Setup Check with Pin chip_cd_count_reg[3]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3537                  
             Slack:=   16265                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  chip_cd_count_reg[2]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[2]/Q   -       CLK->Q R     DFFQSRX1       4 21.8   333   306     306    (-,-) 
  g4201__5115/Z            -       A->Z   F     NOR2X1         1  7.3   157   145     451    (-,-) 
  g4303/Z                  -       A->Z   R     NAND3X1        1  7.2   192   138     589    (-,-) 
  g4302/Z                  -       A->Z   R     OR2X1          1  7.3   124   165     754    (-,-) 
  g4161__4733/Z            -       B->Z   F     NOR2X1         1  7.3   157    92     846    (-,-) 
  g4152__7098/Z            -       A->Z   R     NAND3X1        1  7.3   194   139     985    (-,-) 
  g4150__5122/Z            -       B->Z   R     OR2X1          1  7.3   125   140    1124    (-,-) 
  g4148__2802/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1256    (-,-) 
  g4146__3680/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1388    (-,-) 
  g4143__8428/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1519    (-,-) 
  g4142__4319/Z            -       B->Z   R     OR2X1          1  7.3   124   132    1650    (-,-) 
  g4139__2398/Z            -       B->Z   R     OR2X1          1  7.3   125   131    1782    (-,-) 
  g4138__5477/Z            -       B->Z   R     OR2X1          1  7.3   125   132    1913    (-,-) 
  g4136__7410/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2045    (-,-) 
  g4134__2346/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2176    (-,-) 
  g4132__9945/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2308    (-,-) 
  g4130__6161/Z            -       B->Z   R     OR2X1          1  7.3   125   132    2439    (-,-) 
  g4128__7482/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2571    (-,-) 
  g4126__1881/Z            -       B->Z   R     OR2X1          1  7.3   124   132    2702    (-,-) 
  g4124__7098/Z            -       B->Z   F     NOR2X1         1  7.3   157    92    2794    (-,-) 
  g4122__5122/Z            -       A->Z   R     NAND3X1        1  7.3   194   139    2933    (-,-) 
  g4121__1705/Z            -       B->Z   R     OR2X1          1  7.3   124   140    3073    (-,-) 
  g4119__1617/Z            -       B->Z   R     OR2X1          7 32.6   490   339    3412    (-,-) 
  g4113__8428/Z            -       A->Z   R     AND2X1         1  6.4   113   125    3537    (-,-) 
  chip_cd_count_reg[3]/D   -       -      R     DFFQSRX1       1    -     -     0    3537    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 9: MET (16293 ps) Setup Check with Pin chip_backlight_seconds_clk_clk_seconds_reg/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[10]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_clk_seconds_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     212                  
     Required Time:=   19788                  
      Launch Clock:-       0                  
         Data Path:-    3494                  
             Slack:=   16293                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[10]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/Q   -       CLK->Q R     DFFQSRX1       4 21.9   334   306     306    (-,-) 
  g4208/Z                                      -       A->Z   F     INVX2          1  7.2   107    82     389    (-,-) 
  g4187__3680/Z                                -       B->Z   R     NAND3X1        1  7.3   198   143     532    (-,-) 
  g4172__7410/Z                                -       B->Z   R     OR2X1          1  7.3   124   140     672    (-,-) 
  g4168__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   156    92     763    (-,-) 
  g4155__6131/Z                                -       A->Z   R     NAND3X1        1  7.3   194   139     902    (-,-) 
  g4151__8246/Z                                -       B->Z   R     OR2X1          1  7.3   124   140    1042    (-,-) 
  g4149__1705/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1173    (-,-) 
  g4147__1617/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1305    (-,-) 
  g4145__6783/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1436    (-,-) 
  g4144__5526/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1568    (-,-) 
  g4141__6260/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1699    (-,-) 
  g4140__5107/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1831    (-,-) 
  g4137__6417/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1962    (-,-) 
  g4135__1666/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    2094    (-,-) 
  g4133__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   138    92    2185    (-,-) 
  g4131__9315/Z                                -       A->Z   R     NAND3X1        1  7.3   194   133    2319    (-,-) 
  g4129__4733/Z                                -       B->Z   F     NOR2X1         1  6.9   136   103    2421    (-,-) 
  g4127__5115/Z                                -       A->Z   R     NAND2X1        1  7.3   158   124    2545    (-,-) 
  g4125__6131/Z                                -       B->Z   F     NOR2X1         1  7.2   156    98    2643    (-,-) 
  g2/Z                                         -       B->Z   R     NAND3X1        1  7.3   194   159    2802    (-,-) 
  g4117__3680/Z                                -       B->Z   R     OR2X1          7 32.6   490   347    3150    (-,-) 
  drc_bufs4238/Z                               -       A->Z   F     INVX2          2 17.5   195   156    3305    (-,-) 
  g4038__9315/Z                                -       B->Z   F     XOR2X1         1  6.4    89   189    3494    (-,-) 
  chip_backlight_seconds_clk_clk_seconds_reg/D -       -      F     DFFQSRX1       1    -     -     0    3494    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 10: MET (16365 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[0]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[10]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     204                  
     Required Time:=   19796                  
      Launch Clock:-       0                  
         Data Path:-    3431                  
             Slack:=   16365                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[10]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/Q   -       CLK->Q R     DFFQSRX1       4 21.9   334   306     306    (-,-) 
  g4208/Z                                      -       A->Z   F     INVX2          1  7.2   107    82     389    (-,-) 
  g4187__3680/Z                                -       B->Z   R     NAND3X1        1  7.3   198   143     532    (-,-) 
  g4172__7410/Z                                -       B->Z   R     OR2X1          1  7.3   124   140     672    (-,-) 
  g4168__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   156    92     763    (-,-) 
  g4155__6131/Z                                -       A->Z   R     NAND3X1        1  7.3   194   139     902    (-,-) 
  g4151__8246/Z                                -       B->Z   R     OR2X1          1  7.3   124   140    1042    (-,-) 
  g4149__1705/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1173    (-,-) 
  g4147__1617/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1305    (-,-) 
  g4145__6783/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1436    (-,-) 
  g4144__5526/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1568    (-,-) 
  g4141__6260/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1699    (-,-) 
  g4140__5107/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1831    (-,-) 
  g4137__6417/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1962    (-,-) 
  g4135__1666/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    2094    (-,-) 
  g4133__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   138    92    2185    (-,-) 
  g4131__9315/Z                                -       A->Z   R     NAND3X1        1  7.3   194   133    2319    (-,-) 
  g4129__4733/Z                                -       B->Z   F     NOR2X1         1  6.9   136   103    2421    (-,-) 
  g4127__5115/Z                                -       A->Z   R     NAND2X1        1  7.3   158   124    2545    (-,-) 
  g4125__6131/Z                                -       B->Z   F     NOR2X1         1  7.2   156    98    2643    (-,-) 
  g2/Z                                         -       B->Z   R     NAND3X1        1  7.3   194   159    2802    (-,-) 
  g4117__3680/Z                                -       B->Z   R     OR2X1          7 32.6   490   347    3150    (-,-) 
  drc_bufs4238/Z                               -       A->Z   F     INVX2          2 17.5   195   156    3305    (-,-) 
  g4114__5526/Z                                -       B->Z   R     NOR2X1         1  6.4   144   126    3431    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/D    -       -      R     DFFQSRX1       1    -     -     0    3431    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 11: MET (16527 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[14]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[10]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3274                  
             Slack:=   16527                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[10]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/Q   -       CLK->Q R     DFFQSRX1       4 21.9   334   306     306    (-,-) 
  g4208/Z                                      -       A->Z   F     INVX2          1  7.2   107    82     389    (-,-) 
  g4187__3680/Z                                -       B->Z   R     NAND3X1        1  7.3   198   143     532    (-,-) 
  g4172__7410/Z                                -       B->Z   R     OR2X1          1  7.3   124   140     672    (-,-) 
  g4168__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   156    92     763    (-,-) 
  g4155__6131/Z                                -       A->Z   R     NAND3X1        1  7.3   194   139     902    (-,-) 
  g4151__8246/Z                                -       B->Z   R     OR2X1          1  7.3   124   140    1042    (-,-) 
  g4149__1705/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1173    (-,-) 
  g4147__1617/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1305    (-,-) 
  g4145__6783/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1436    (-,-) 
  g4144__5526/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1568    (-,-) 
  g4141__6260/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1699    (-,-) 
  g4140__5107/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1831    (-,-) 
  g4137__6417/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1962    (-,-) 
  g4135__1666/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    2094    (-,-) 
  g4133__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   138    92    2185    (-,-) 
  g4131__9315/Z                                -       A->Z   R     NAND3X1        1  7.3   194   133    2319    (-,-) 
  g4129__4733/Z                                -       B->Z   F     NOR2X1         1  6.9   136   103    2421    (-,-) 
  g4127__5115/Z                                -       A->Z   R     NAND2X1        1  7.3   158   124    2545    (-,-) 
  g4125__6131/Z                                -       B->Z   F     NOR2X1         1  7.2   156    98    2643    (-,-) 
  g2/Z                                         -       B->Z   R     NAND3X1        1  7.3   194   159    2802    (-,-) 
  g4117__3680/Z                                -       B->Z   R     OR2X1          7 32.6   490   347    3150    (-,-) 
  g4099__6260/Z                                -       A->Z   R     AND2X1         1  6.4   113   125    3274    (-,-) 
  chip_backlight_seconds_clk_count_reg[14]/D   -       -      R     DFFQSRX1       1    -     -     0    3274    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 12: MET (16527 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[13]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[10]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3274                  
             Slack:=   16527                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[10]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/Q   -       CLK->Q R     DFFQSRX1       4 21.9   334   306     306    (-,-) 
  g4208/Z                                      -       A->Z   F     INVX2          1  7.2   107    82     389    (-,-) 
  g4187__3680/Z                                -       B->Z   R     NAND3X1        1  7.3   198   143     532    (-,-) 
  g4172__7410/Z                                -       B->Z   R     OR2X1          1  7.3   124   140     672    (-,-) 
  g4168__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   156    92     763    (-,-) 
  g4155__6131/Z                                -       A->Z   R     NAND3X1        1  7.3   194   139     902    (-,-) 
  g4151__8246/Z                                -       B->Z   R     OR2X1          1  7.3   124   140    1042    (-,-) 
  g4149__1705/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1173    (-,-) 
  g4147__1617/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1305    (-,-) 
  g4145__6783/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1436    (-,-) 
  g4144__5526/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1568    (-,-) 
  g4141__6260/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1699    (-,-) 
  g4140__5107/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1831    (-,-) 
  g4137__6417/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1962    (-,-) 
  g4135__1666/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    2094    (-,-) 
  g4133__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   138    92    2185    (-,-) 
  g4131__9315/Z                                -       A->Z   R     NAND3X1        1  7.3   194   133    2319    (-,-) 
  g4129__4733/Z                                -       B->Z   F     NOR2X1         1  6.9   136   103    2421    (-,-) 
  g4127__5115/Z                                -       A->Z   R     NAND2X1        1  7.3   158   124    2545    (-,-) 
  g4125__6131/Z                                -       B->Z   F     NOR2X1         1  7.2   156    98    2643    (-,-) 
  g2/Z                                         -       B->Z   R     NAND3X1        1  7.3   194   159    2802    (-,-) 
  g4117__3680/Z                                -       B->Z   R     OR2X1          7 32.6   490   347    3150    (-,-) 
  g4098__5107/Z                                -       A->Z   R     AND2X1         1  6.4   113   125    3274    (-,-) 
  chip_backlight_seconds_clk_count_reg[13]/D   -       -      R     DFFQSRX1       1    -     -     0    3274    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 13: MET (16527 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[8]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[10]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3274                  
             Slack:=   16527                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[10]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/Q   -       CLK->Q R     DFFQSRX1       4 21.9   334   306     306    (-,-) 
  g4208/Z                                      -       A->Z   F     INVX2          1  7.2   107    82     389    (-,-) 
  g4187__3680/Z                                -       B->Z   R     NAND3X1        1  7.3   198   143     532    (-,-) 
  g4172__7410/Z                                -       B->Z   R     OR2X1          1  7.3   124   140     672    (-,-) 
  g4168__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   156    92     763    (-,-) 
  g4155__6131/Z                                -       A->Z   R     NAND3X1        1  7.3   194   139     902    (-,-) 
  g4151__8246/Z                                -       B->Z   R     OR2X1          1  7.3   124   140    1042    (-,-) 
  g4149__1705/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1173    (-,-) 
  g4147__1617/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1305    (-,-) 
  g4145__6783/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1436    (-,-) 
  g4144__5526/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1568    (-,-) 
  g4141__6260/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1699    (-,-) 
  g4140__5107/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1831    (-,-) 
  g4137__6417/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1962    (-,-) 
  g4135__1666/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    2094    (-,-) 
  g4133__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   138    92    2185    (-,-) 
  g4131__9315/Z                                -       A->Z   R     NAND3X1        1  7.3   194   133    2319    (-,-) 
  g4129__4733/Z                                -       B->Z   F     NOR2X1         1  6.9   136   103    2421    (-,-) 
  g4127__5115/Z                                -       A->Z   R     NAND2X1        1  7.3   158   124    2545    (-,-) 
  g4125__6131/Z                                -       B->Z   F     NOR2X1         1  7.2   156    98    2643    (-,-) 
  g2/Z                                         -       B->Z   R     NAND3X1        1  7.3   194   159    2802    (-,-) 
  g4117__3680/Z                                -       B->Z   R     OR2X1          7 32.6   490   347    3150    (-,-) 
  g4093__2398/Z                                -       A->Z   R     AND2X1         1  6.4   113   125    3274    (-,-) 
  chip_backlight_seconds_clk_count_reg[8]/D    -       -      R     DFFQSRX1       1    -     -     0    3274    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 14: MET (16527 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[7]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[10]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3274                  
             Slack:=   16527                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[10]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/Q   -       CLK->Q R     DFFQSRX1       4 21.9   334   306     306    (-,-) 
  g4208/Z                                      -       A->Z   F     INVX2          1  7.2   107    82     389    (-,-) 
  g4187__3680/Z                                -       B->Z   R     NAND3X1        1  7.3   198   143     532    (-,-) 
  g4172__7410/Z                                -       B->Z   R     OR2X1          1  7.3   124   140     672    (-,-) 
  g4168__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   156    92     763    (-,-) 
  g4155__6131/Z                                -       A->Z   R     NAND3X1        1  7.3   194   139     902    (-,-) 
  g4151__8246/Z                                -       B->Z   R     OR2X1          1  7.3   124   140    1042    (-,-) 
  g4149__1705/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1173    (-,-) 
  g4147__1617/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1305    (-,-) 
  g4145__6783/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1436    (-,-) 
  g4144__5526/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1568    (-,-) 
  g4141__6260/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1699    (-,-) 
  g4140__5107/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1831    (-,-) 
  g4137__6417/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1962    (-,-) 
  g4135__1666/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    2094    (-,-) 
  g4133__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   138    92    2185    (-,-) 
  g4131__9315/Z                                -       A->Z   R     NAND3X1        1  7.3   194   133    2319    (-,-) 
  g4129__4733/Z                                -       B->Z   F     NOR2X1         1  6.9   136   103    2421    (-,-) 
  g4127__5115/Z                                -       A->Z   R     NAND2X1        1  7.3   158   124    2545    (-,-) 
  g4125__6131/Z                                -       B->Z   F     NOR2X1         1  7.2   156    98    2643    (-,-) 
  g2/Z                                         -       B->Z   R     NAND3X1        1  7.3   194   159    2802    (-,-) 
  g4117__3680/Z                                -       B->Z   R     OR2X1          7 32.6   490   347    3150    (-,-) 
  g4092__5477/Z                                -       A->Z   R     AND2X1         1  6.4   113   125    3274    (-,-) 
  chip_backlight_seconds_clk_count_reg[7]/D    -       -      R     DFFQSRX1       1    -     -     0    3274    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 15: MET (16527 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[5]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[10]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3274                  
             Slack:=   16527                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[10]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/Q   -       CLK->Q R     DFFQSRX1       4 21.9   334   306     306    (-,-) 
  g4208/Z                                      -       A->Z   F     INVX2          1  7.2   107    82     389    (-,-) 
  g4187__3680/Z                                -       B->Z   R     NAND3X1        1  7.3   198   143     532    (-,-) 
  g4172__7410/Z                                -       B->Z   R     OR2X1          1  7.3   124   140     672    (-,-) 
  g4168__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   156    92     763    (-,-) 
  g4155__6131/Z                                -       A->Z   R     NAND3X1        1  7.3   194   139     902    (-,-) 
  g4151__8246/Z                                -       B->Z   R     OR2X1          1  7.3   124   140    1042    (-,-) 
  g4149__1705/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1173    (-,-) 
  g4147__1617/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1305    (-,-) 
  g4145__6783/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1436    (-,-) 
  g4144__5526/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1568    (-,-) 
  g4141__6260/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1699    (-,-) 
  g4140__5107/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1831    (-,-) 
  g4137__6417/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1962    (-,-) 
  g4135__1666/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    2094    (-,-) 
  g4133__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   138    92    2185    (-,-) 
  g4131__9315/Z                                -       A->Z   R     NAND3X1        1  7.3   194   133    2319    (-,-) 
  g4129__4733/Z                                -       B->Z   F     NOR2X1         1  6.9   136   103    2421    (-,-) 
  g4127__5115/Z                                -       A->Z   R     NAND2X1        1  7.3   158   124    2545    (-,-) 
  g4125__6131/Z                                -       B->Z   F     NOR2X1         1  7.2   156    98    2643    (-,-) 
  g2/Z                                         -       B->Z   R     NAND3X1        1  7.3   194   159    2802    (-,-) 
  g4117__3680/Z                                -       B->Z   R     OR2X1          7 32.6   490   347    3150    (-,-) 
  g4103__4319/Z                                -       A->Z   R     AND2X1         1  6.4   113   125    3274    (-,-) 
  chip_backlight_seconds_clk_count_reg[5]/D    -       -      R     DFFQSRX1       1    -     -     0    3274    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 16: MET (16527 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[3]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[10]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     198                  
     Required Time:=   19802                  
      Launch Clock:-       0                  
         Data Path:-    3274                  
             Slack:=   16527                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[10]/CLK -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/Q   -       CLK->Q R     DFFQSRX1       4 21.9   334   306     306    (-,-) 
  g4208/Z                                      -       A->Z   F     INVX2          1  7.2   107    82     389    (-,-) 
  g4187__3680/Z                                -       B->Z   R     NAND3X1        1  7.3   198   143     532    (-,-) 
  g4172__7410/Z                                -       B->Z   R     OR2X1          1  7.3   124   140     672    (-,-) 
  g4168__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   156    92     763    (-,-) 
  g4155__6131/Z                                -       A->Z   R     NAND3X1        1  7.3   194   139     902    (-,-) 
  g4151__8246/Z                                -       B->Z   R     OR2X1          1  7.3   124   140    1042    (-,-) 
  g4149__1705/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1173    (-,-) 
  g4147__1617/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1305    (-,-) 
  g4145__6783/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1436    (-,-) 
  g4144__5526/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1568    (-,-) 
  g4141__6260/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1699    (-,-) 
  g4140__5107/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    1831    (-,-) 
  g4137__6417/Z                                -       B->Z   R     OR2X1          1  7.3   125   132    1962    (-,-) 
  g4135__1666/Z                                -       B->Z   R     OR2X1          1  7.3   124   132    2094    (-,-) 
  g4133__2883/Z                                -       B->Z   F     NOR2X1         1  7.3   138    92    2185    (-,-) 
  g4131__9315/Z                                -       A->Z   R     NAND3X1        1  7.3   194   133    2319    (-,-) 
  g4129__4733/Z                                -       B->Z   F     NOR2X1         1  6.9   136   103    2421    (-,-) 
  g4127__5115/Z                                -       A->Z   R     NAND2X1        1  7.3   158   124    2545    (-,-) 
  g4125__6131/Z                                -       B->Z   F     NOR2X1         1  7.2   156    98    2643    (-,-) 
  g2/Z                                         -       B->Z   R     NAND3X1        1  7.3   194   159    2802    (-,-) 
  g4117__3680/Z                                -       B->Z   R     OR2X1          7 32.6   490   347    3150    (-,-) 
  g4088__6417/Z                                -       A->Z   R     AND2X1         1  6.4   113   125    3274    (-,-) 
  chip_backlight_seconds_clk_count_reg[3]/D    -       -      R     DFFQSRX1       1    -     -     0    3274    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 17: MET (17635 ps) Setup Check with Pin chip_cd_count_reg[23]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     199                  
     Required Time:=   19801                  
      Launch Clock:-       0                  
         Data Path:-    2165                  
             Slack:=   17635                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q R     DFFQSRX1       4 20.6   316   296     296    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   R     AND2X1         4 26.3   399   286     582    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   F     NAND3X1        4 20.8   252   197     779    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   R     NOR2X1         3 16.5   276   219     998    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   F     INVX2          2 11.9   124   103    1101    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   R     NOR2X1         3 16.5   269   197    1298    (-,-) 
  chip_cd_inc_add_23_19_g419/Z       -       A->Z   F     INVX2          2 12.0   123   103    1401    (-,-) 
  chip_cd_inc_add_23_19_g414__5115/Z -       B->Z   R     NOR2X1         3 21.1   334   226    1628    (-,-) 
  chip_cd_inc_add_23_19_g407__2802/Z -       A->Z   R     AND2X1         2 17.0   264   210    1838    (-,-) 
  chip_cd_inc_add_23_19_g400__6260/Z -       A->Z   R     AND2X1         1 12.8   204   174    2012    (-,-) 
  chip_cd_inc_add_23_19_g393__2346/Z -       B->Z   R     XOR2X1         1  6.4   118   154    2165    (-,-) 
  chip_cd_count_reg[23]/D            -       -      R     DFFQSRX1       1    -     -     0    2165    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 18: MET (17635 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[23]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     199                  
     Required Time:=   19801                  
      Launch Clock:-       0                  
         Data Path:-    2165                  
             Slack:=   17635                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q R     DFFQSRX1       4 20.6   316   296     296    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   R     AND2X1         4 26.3   399   286     582    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   F     NAND3X1        4 20.8   252   197     779    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   R     NOR2X1         3 16.5   276   219     998    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   F     INVX2          2 11.9   124   103    1101    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   R     NOR2X1         3 16.5   269   197    1298    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g419/Z       -       A->Z   F     INVX2          2 12.0   123   103    1401    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g414__6417/Z -       B->Z   R     NOR2X1         3 21.1   334   226    1628    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g407__6161/Z -       A->Z   R     AND2X1         2 17.0   264   210    1838    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g400__8246/Z -       A->Z   R     AND2X1         1 12.8   204   174    2012    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g393__5526/Z -       B->Z   R     XOR2X1         1  6.4   118   154    2165    (-,-) 
  chip_backlight_seconds_clk_count_reg[23]/D            -       -      R     DFFQSRX1       1    -     -     0    2165    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (17718 ps) Setup Check with Pin chip_cd_count_reg[19]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    2069                  
             Slack:=   17718                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_cd_inc_add_23_19_g411__7098/Z -       A->Z   F     AND2X1         3 21.7   217   228    1520    (-,-) 
  chip_cd_inc_add_23_19_g404__6783/Z -       A->Z   F     AND2X1         2 17.1   174   206    1726    (-,-) 
  chip_cd_inc_add_23_19_g399__5107/Z -       A->Z   F     AND2X1         1 12.8   135   172    1898    (-,-) 
  chip_cd_inc_add_23_19_g394__1666/Z -       B->Z   F     XOR2X1         1  6.4    92   171    2069    (-,-) 
  chip_cd_count_reg[19]/D            -       -      F     DFFQSRX1       1    -     -     0    2069    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 20: MET (17718 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[19]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    2069                  
             Slack:=   17718                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g411__2346/Z -       A->Z   F     AND2X1         3 21.7   217   228    1520    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g404__5115/Z -       A->Z   F     AND2X1         2 17.1   174   206    1726    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g399__5122/Z -       A->Z   F     AND2X1         1 12.8   135   172    1898    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g394__6783/Z -       B->Z   F     XOR2X1         1  6.4    92   171    2069    (-,-) 
  chip_backlight_seconds_clk_count_reg[19]/D            -       -      F     DFFQSRX1       1    -     -     0    2069    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 21: MET (17802 ps) Setup Check with Pin chip_cd_count_reg[22]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     216                  
     Required Time:=   19784                  
      Launch Clock:-       0                  
         Data Path:-    1981                  
             Slack:=   17802                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_cd_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_cd_inc_add_23_19_g414__5115/Z -       B->Z   F     NOR2X1         3 21.3   257   174    1585    (-,-) 
  chip_cd_inc_add_23_19_g407__2802/Z -       A->Z   F     AND2X1         2 17.1   174   213    1798    (-,-) 
  chip_cd_inc_add_23_19_g396__6417/Z -       B->Z   F     XOR2X1         1  6.4   103   183    1981    (-,-) 
  chip_cd_count_reg[22]/D            -       -      F     DFFQSRX1       1    -     -     0    1981    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 22: MET (17802 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[22]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     216                  
     Required Time:=   19784                  
      Launch Clock:-       0                  
         Data Path:-    1981                  
             Slack:=   17802                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g414__6417/Z -       B->Z   F     NOR2X1         3 21.3   257   174    1585    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g407__6161/Z -       A->Z   F     AND2X1         2 17.1   174   213    1798    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g396__1617/Z -       B->Z   F     XOR2X1         1  6.4   103   183    1981    (-,-) 
  chip_backlight_seconds_clk_count_reg[22]/D            -       -      F     DFFQSRX1       1    -     -     0    1981    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 23: MET (17842 ps) Setup Check with Pin chip_cd_count_reg[21]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    1945                  
             Slack:=   17842                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_cd_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_cd_inc_add_23_19_g414__5115/Z -       B->Z   F     NOR2X1         3 21.3   257   174    1585    (-,-) 
  chip_cd_inc_add_23_19_g406__1617/Z -       A->Z   F     AND2X1         1 12.8   135   188    1774    (-,-) 
  chip_cd_inc_add_23_19_g397__5477/Z -       B->Z   F     XOR2X1         1  6.4    92   171    1945    (-,-) 
  chip_cd_count_reg[21]/D            -       -      F     DFFQSRX1       1    -     -     0    1945    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 24: MET (17842 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[21]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    1945                  
             Slack:=   17842                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g414__6417/Z -       B->Z   F     NOR2X1         3 21.3   257   174    1585    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g406__4733/Z -       A->Z   F     AND2X1         1 12.8   135   188    1774    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g397__2802/Z -       B->Z   F     XOR2X1         1  6.4    92   171    1945    (-,-) 
  chip_backlight_seconds_clk_count_reg[21]/D            -       -      F     DFFQSRX1       1    -     -     0    1945    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (17874 ps) Setup Check with Pin chip_cd_count_reg[18]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     216                  
     Required Time:=   19784                  
      Launch Clock:-       0                  
         Data Path:-    1909                  
             Slack:=   17874                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_cd_inc_add_23_19_g411__7098/Z -       A->Z   F     AND2X1         3 21.7   217   228    1520    (-,-) 
  chip_cd_inc_add_23_19_g404__6783/Z -       A->Z   F     AND2X1         2 17.1   174   206    1726    (-,-) 
  chip_cd_inc_add_23_19_g395__7410/Z -       B->Z   F     XOR2X1         1  6.4   103   183    1909    (-,-) 
  chip_cd_count_reg[18]/D            -       -      F     DFFQSRX1       1    -     -     0    1909    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 26: MET (17874 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[18]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     216                  
     Required Time:=   19784                  
      Launch Clock:-       0                  
         Data Path:-    1909                  
             Slack:=   17874                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g411__2346/Z -       A->Z   F     AND2X1         3 21.7   217   228    1520    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g404__5115/Z -       A->Z   F     AND2X1         2 17.1   174   206    1726    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g395__3680/Z -       B->Z   F     XOR2X1         1  6.4   103   183    1909    (-,-) 
  chip_backlight_seconds_clk_count_reg[18]/D            -       -      F     DFFQSRX1       1    -     -     0    1909    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (17876 ps) Setup Check with Pin chip_cd_count_reg[25]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    1911                  
             Slack:=   17876                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_cd_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_cd_inc_add_23_19_g413__1881/Z -       B->Z   F     NOR2X1         2 17.1   206   151    1561    (-,-) 
  chip_cd_inc_add_23_19_g405__3680/Z -       A->Z   F     AND2X1         1 12.8   135   179    1740    (-,-) 
  chip_cd_inc_add_23_19_g398__2398/Z -       B->Z   F     XOR2X1         1  6.4    92   171    1911    (-,-) 
  chip_cd_count_reg[25]/D            -       -      F     DFFQSRX1       1    -     -     0    1911    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 28: MET (17876 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[25]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    1911                  
             Slack:=   17876                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g413__7410/Z -       B->Z   F     NOR2X1         2 17.1   206   151    1561    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g405__7482/Z -       A->Z   F     AND2X1         1 12.8   135   179    1740    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g398__1705/Z -       B->Z   F     XOR2X1         1  6.4    92   171    1911    (-,-) 
  chip_backlight_seconds_clk_count_reg[25]/D            -       -      F     DFFQSRX1       1    -     -     0    1911    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (17926 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[15]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    1860                  
             Slack:=   17926                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g432__1881/Z -       B->Z   F     NOR2X1         3 21.3   257   177    1304    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g426__2802/Z -       A->Z   F     AND2X1         2 17.1   174   213    1517    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g421__8428/Z -       A->Z   F     AND2X1         1 12.8   135   172    1689    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g409__9945/Z -       B->Z   F     XOR2X1         1  6.4    92   171    1860    (-,-) 
  chip_backlight_seconds_clk_count_reg[15]/D            -       -      F     DFFQSRX1       1    -     -     0    1860    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (17927 ps) Setup Check with Pin chip_cd_count_reg[15]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    1860                  
             Slack:=   17927                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g432__5526/Z -       B->Z   F     NOR2X1         3 21.3   257   177    1304    (-,-) 
  chip_cd_inc_add_23_19_g426__5477/Z -       A->Z   F     AND2X1         2 17.1   174   213    1517    (-,-) 
  chip_cd_inc_add_23_19_g421__2883/Z -       A->Z   F     AND2X1         1 12.8   135   172    1689    (-,-) 
  chip_cd_inc_add_23_19_g409__5122/Z -       B->Z   F     XOR2X1         1  6.4    92   171    1860    (-,-) 
  chip_cd_count_reg[15]/D            -       -      F     DFFQSRX1       1    -     -     0    1860    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 31: MET (17990 ps) Setup Check with Pin chip_cd_count_reg[20]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     220                  
     Required Time:=   19780                  
      Launch Clock:-       0                  
         Data Path:-    1789                  
             Slack:=   17990                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_cd_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_cd_inc_add_23_19_g414__5115/Z -       B->Z   F     NOR2X1         3 21.3   257   174    1585    (-,-) 
  chip_cd_inc_add_23_19_g401__4319/Z -       B->Z   F     XOR2X1         1  6.4   117   204    1789    (-,-) 
  chip_cd_count_reg[20]/D            -       -      F     DFFQSRX1       1    -     -     0    1789    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 32: MET (17990 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[20]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     220                  
     Required Time:=   19780                  
      Launch Clock:-       0                  
         Data Path:-    1789                  
             Slack:=   17990                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g414__6417/Z -       B->Z   F     NOR2X1         3 21.3   257   174    1585    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g401__7098/Z -       B->Z   F     XOR2X1         1  6.4   117   204    1789    (-,-) 
  chip_backlight_seconds_clk_count_reg[20]/D            -       -      F     DFFQSRX1       1    -     -     0    1789    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 33: MET (18008 ps) Setup Check with Pin chip_cd_count_reg[11]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    1779                  
             Slack:=   18008                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g433__6783/Z -       A->Z   F     AND2X1         3 16.2   166   206    1205    (-,-) 
  chip_cd_inc_add_23_19_g424__7410/Z -       A->Z   F     AND2X1         3 21.7   217   221    1426    (-,-) 
  chip_cd_inc_add_23_19_g418__9315/Z -       A->Z   F     AND2X1         1 12.8   135   181    1608    (-,-) 
  chip_cd_inc_add_23_19_g410__8246/Z -       B->Z   F     XOR2X1         1  6.4    92   171    1779    (-,-) 
  chip_cd_count_reg[11]/D            -       -      F     DFFQSRX1       1    -     -     0    1779    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 34: MET (18008 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[11]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     213                  
     Required Time:=   19787                  
      Launch Clock:-       0                  
         Data Path:-    1779                  
             Slack:=   18008                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g433__5115/Z -       A->Z   F     AND2X1         3 16.2   166   206    1205    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g424__3680/Z -       A->Z   F     AND2X1         3 21.7   217   221    1426    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g418__6260/Z -       A->Z   F     AND2X1         1 12.8   135   181    1608    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g410__2883/Z -       B->Z   F     XOR2X1         1  6.4    92   171    1779    (-,-) 
  chip_backlight_seconds_clk_count_reg[11]/D            -       -      F     DFFQSRX1       1    -     -     0    1779    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 35: MET (18030 ps) Setup Check with Pin chip_cd_count_reg[24]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     217                  
     Required Time:=   19783                  
      Launch Clock:-       0                  
         Data Path:-    1753                  
             Slack:=   18030                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_cd_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_cd_inc_add_23_19_g413__1881/Z -       B->Z   F     NOR2X1         2 17.1   206   151    1561    (-,-) 
  chip_cd_inc_add_23_19_g402__8428/Z -       B->Z   F     XOR2X1         1  6.4   106   192    1753    (-,-) 
  chip_cd_count_reg[24]/D            -       -      F     DFFQSRX1       1    -     -     0    1753    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 36: MET (18030 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[24]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     217                  
     Required Time:=   19783                  
      Launch Clock:-       0                  
         Data Path:-    1753                  
             Slack:=   18030                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g419/Z       -       A->Z   R     INVX2          2 12.0   128   118    1411    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g413__7410/Z -       B->Z   F     NOR2X1         2 17.1   206   151    1561    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g402__6131/Z -       B->Z   F     XOR2X1         1  6.4   106   192    1753    (-,-) 
  chip_backlight_seconds_clk_count_reg[24]/D            -       -      F     DFFQSRX1       1    -     -     0    1753    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (18065 ps) Setup Check with Pin chip_cd_count_reg[17]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     220                  
     Required Time:=   19780                  
      Launch Clock:-       0                  
         Data Path:-    1714                  
             Slack:=   18065                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_cd_inc_add_23_19_g411__7098/Z -       A->Z   F     AND2X1         3 21.7   217   228    1520    (-,-) 
  chip_cd_inc_add_23_19_g403__5526/Z -       B->Z   F     XOR2X1         1  6.4   116   194    1714    (-,-) 
  chip_cd_count_reg[17]/D            -       -      F     DFFQSRX1       1    -     -     0    1714    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 38: MET (18065 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[17]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     220                  
     Required Time:=   19780                  
      Launch Clock:-       0                  
         Data Path:-    1714                  
             Slack:=   18065                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   F     NOR2X1         3 16.6   197   165    1292    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g411__2346/Z -       A->Z   F     AND2X1         3 21.7   217   228    1520    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g403__1881/Z -       B->Z   F     XOR2X1         1  6.4   116   194    1714    (-,-) 
  chip_backlight_seconds_clk_count_reg[17]/D            -       -      F     DFFQSRX1       1    -     -     0    1714    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (18117 ps) Setup Check with Pin chip_cd_count_reg[16]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     225                  
     Required Time:=   19775                  
      Launch Clock:-       0                  
         Data Path:-    1658                  
             Slack:=   18117                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q R     DFFQSRX1       4 20.6   316   296     296    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   R     AND2X1         4 26.3   399   286     582    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   F     NAND3X1        4 20.8   252   197     779    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   R     NOR2X1         3 16.5   276   219     998    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   F     INVX2          2 11.9   124   103    1101    (-,-) 
  chip_cd_inc_add_23_19_g420__9945/Z -       A->Z   R     NOR2X1         3 16.5   269   197    1298    (-,-) 
  chip_cd_inc_add_23_19_g411__7098/Z -       A->Z   R     AND2X1         3 21.6   331   246    1545    (-,-) 
  chip_cd_inc_add_23_19_g408__1705/Z -       B->Z   F     NOR2X1         1  6.4   133   113    1658    (-,-) 
  chip_cd_count_reg[16]/D            -       -      F     DFFQSRX1       1    -     -     0    1658    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 40: MET (18117 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[16]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     225                  
     Required Time:=   19775                  
      Launch Clock:-       0                  
         Data Path:-    1658                  
             Slack:=   18117                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q R     DFFQSRX1       4 20.6   316   296     296    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   R     AND2X1         4 26.3   399   286     582    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   F     NAND3X1        4 20.8   252   197     779    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   R     NOR2X1         3 16.5   276   219     998    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   F     INVX2          2 11.9   124   103    1101    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g420__4319/Z -       A->Z   R     NOR2X1         3 16.5   269   197    1298    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g411__2346/Z -       A->Z   R     AND2X1         3 21.6   331   246    1545    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g408__9315/Z -       B->Z   F     NOR2X1         1  6.4   133   113    1658    (-,-) 
  chip_backlight_seconds_clk_count_reg[16]/D            -       -      F     DFFQSRX1       1    -     -     0    1658    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (18159 ps) Setup Check with Pin chip_cd_count_reg[10]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     220                  
     Required Time:=   19780                  
      Launch Clock:-       0                  
         Data Path:-    1621                  
             Slack:=   18159                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g433__6783/Z -       A->Z   F     AND2X1         3 16.2   166   206    1205    (-,-) 
  chip_cd_inc_add_23_19_g424__7410/Z -       A->Z   F     AND2X1         3 21.7   217   221    1426    (-,-) 
  chip_cd_inc_add_23_19_g416__4733/Z -       B->Z   F     XOR2X1         1  6.4   116   194    1621    (-,-) 
  chip_cd_count_reg[10]/D            -       -      F     DFFQSRX1       1    -     -     0    1621    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 42: MET (18159 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[10]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     220                  
     Required Time:=   19780                  
      Launch Clock:-       0                  
         Data Path:-    1621                  
             Slack:=   18159                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g433__5115/Z -       A->Z   F     AND2X1         3 16.2   166   206    1205    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g424__3680/Z -       A->Z   F     AND2X1         3 21.7   217   221    1426    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g416__2398/Z -       B->Z   F     XOR2X1         1  6.4   116   194    1621    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/D            -       -      F     DFFQSRX1       1    -     -     0    1621    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (18216 ps) Setup Check with Pin chip_cd_count_reg[9]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     225                  
     Required Time:=   19775                  
      Launch Clock:-       0                  
         Data Path:-    1558                  
             Slack:=   18216                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q R     DFFQSRX1       4 20.6   316   296     296    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   R     AND2X1         4 26.3   399   286     582    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   F     NAND3X1        4 20.8   252   197     779    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   R     NOR2X1         3 16.5   276   219     998    (-,-) 
  chip_cd_inc_add_23_19_g433__6783/Z -       A->Z   R     AND2X1         3 16.1   251   201    1200    (-,-) 
  chip_cd_inc_add_23_19_g424__7410/Z -       A->Z   R     AND2X1         3 21.6   330   246    1445    (-,-) 
  chip_cd_inc_add_23_19_g423__1666/Z -       B->Z   F     NOR2X1         1  6.4   133   113    1558    (-,-) 
  chip_cd_count_reg[9]/D             -       -      F     DFFQSRX1       1    -     -     0    1558    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 44: MET (18216 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[9]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     225                  
     Required Time:=   19775                  
      Launch Clock:-       0                  
         Data Path:-    1558                  
             Slack:=   18216                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q R     DFFQSRX1       4 20.6   316   296     296    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   R     AND2X1         4 26.3   399   286     582    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   F     NAND3X1        4 20.8   252   197     779    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   R     NOR2X1         3 16.5   276   219     998    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g433__5115/Z -       A->Z   R     AND2X1         3 16.1   251   201    1200    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g424__3680/Z -       A->Z   R     AND2X1         3 21.6   330   246    1445    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g423__6783/Z -       B->Z   F     NOR2X1         1  6.4   133   113    1558    (-,-) 
  chip_backlight_seconds_clk_count_reg[9]/D             -       -      F     DFFQSRX1       1    -     -     0    1558    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (18272 ps) Setup Check with Pin chip_cd_count_reg[12]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     220                  
     Required Time:=   19780                  
      Launch Clock:-       0                  
         Data Path:-    1508                  
             Slack:=   18272                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g441__7098/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_cd_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_cd_inc_add_23_19_g432__5526/Z -       B->Z   F     NOR2X1         3 21.3   257   177    1304    (-,-) 
  chip_cd_inc_add_23_19_g422__2346/Z -       B->Z   F     XOR2X1         1  6.4   117   204    1508    (-,-) 
  chip_cd_count_reg[12]/D            -       -      F     DFFQSRX1       1    -     -     0    1508    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 46: MET (18272 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[12]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     220                  
     Required Time:=   19780                  
      Launch Clock:-       0                  
         Data Path:-    1508                  
             Slack:=   18272                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g441__2346/Z -       A->Z   F     NOR2X1         3 16.6   246   224    1000    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g440/Z       -       A->Z   R     INVX2          2 11.9   137   128    1127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g432__1881/Z -       B->Z   F     NOR2X1         3 21.3   257   177    1304    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g422__5526/Z -       B->Z   F     XOR2X1         1  6.4   117   204    1508    (-,-) 
  chip_backlight_seconds_clk_count_reg[12]/D            -       -      F     DFFQSRX1       1    -     -     0    1508    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (18361 ps) Setup Check with Pin chip_fsm_next_state_reg[1]/CLK->D
          Group: C2C
     Startpoint: (R) chip_fsm_state_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_fsm_next_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     104                  
     Required Time:=   19896                  
      Launch Clock:-       0                  
         Data Path:-    1535                  
             Slack:=   18361                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  chip_fsm_state_reg[2]/CLK    -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_fsm_state_reg[2]/Q      -       CLK->Q R     DFFQX1        10 47.6   730   459     459    (-,-) 
  g2439__8246/Z                -       B->Z   R     OR2X1          4 21.2   325   280     740    (-,-) 
  g2430__6783/Z                -       B->Z   F     NOR2X1         1  7.3   141   121     861    (-,-) 
  g2404__2802/Z                -       A->Z   R     NAND3X1        1  6.8   213   130     990    (-,-) 
  g2403__1617/Z                -       A->Z   R     AND2X1         1  7.3   124   127    1117    (-,-) 
  g2400__5526/Z                -       B->Z   R     OR2X1          1  7.3   124   131    1249    (-,-) 
  g2396__6260/Z                -       A->Z   F     NAND3X1        1  7.3   105    78    1327    (-,-) 
  g2394__5107/Z                -       B->Z   R     NOR2X1         1  7.3   148   110    1436    (-,-) 
  g2393__2398/Z                -       A->Z   F     NAND3X1        1 10.2   124    98    1535    (-,-) 
  chip_fsm_next_state_reg[1]/D -       -      F     DFFQX1         1    -     -     0    1535    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 48: MET (18515 ps) Setup Check with Pin chip_fsm_next_state_reg[0]/CLK->D
          Group: C2C
     Startpoint: (R) chip_fsm_state_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) chip_fsm_next_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     112                  
     Required Time:=   19888                  
      Launch Clock:-       0                  
         Data Path:-    1373                  
             Slack:=   18515                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  chip_fsm_state_reg[2]/CLK    -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_fsm_state_reg[2]/Q      -       CLK->Q F     DFFQX1        10 47.6   477   372     372    (-,-) 
  g2445__7482/Z                -       B->Z   R     NOR2X1         2 11.9   263   236     608    (-,-) 
  g2440/Z                      -       A->Z   F     INVX2          2 12.0   122   102     710    (-,-) 
  g2432__1617/Z                -       B->Z   R     NOR2X1         2 12.4   214   156     866    (-,-) 
  g2410__1881/Z                -       B->Z   F     NOR2X1         1  7.3   122   108     974    (-,-) 
  g2405__1705/Z                -       B->Z   R     NOR2X1         1  7.2   155   114    1088    (-,-) 
  g2401__6783/Z                -       A->Z   F     NOR2X1         1  7.2   119   114    1202    (-,-) 
  g2398__4319/Z                -       B->Z   R     NAND3X1        1 10.2   235   171    1373    (-,-) 
  chip_fsm_next_state_reg[0]/D -       -      R     DFFQX1         1    -     -     0    1373    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 49: MET (18599 ps) Setup Check with Pin chip_cd_count_reg[6]/CLK->D
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_cd_count_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     218                  
     Required Time:=   19782                  
      Launch Clock:-       0                  
         Data Path:-    1183                  
             Slack:=   18599                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_cd_inc_add_23_19_g454__6417/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_cd_inc_add_23_19_g453__7410/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_cd_inc_add_23_19_g448__9315/Z -       B->Z   F     NOR2X1         2 17.1   238   208     984    (-,-) 
  chip_cd_inc_add_23_19_g435__1617/Z -       B->Z   F     XOR2X1         1  6.4   108   199    1183    (-,-) 
  chip_cd_count_reg[6]/D             -       -      F     DFFQSRX1       1    -     -     0    1183    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 50: MET (18599 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[6]/CLK->D
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) chip_backlight_seconds_clk_count_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     218                  
     Required Time:=   19782                  
      Launch Clock:-       0                  
         Data Path:-    1183                  
             Slack:=   18599                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/CLK           -       -      R     (arrival)     68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/Q             -       CLK->Q F     DFFQSRX1       4 20.7   208   235     235    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g454__1617/Z -       A->Z   F     AND2X1         4 26.4   261   256     492    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g453__3680/Z -       A->Z   R     NAND3X1        4 20.7   388   284     776    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g448__6260/Z -       B->Z   F     NOR2X1         2 17.1   238   208     984    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19_g435__4733/Z -       B->Z   F     XOR2X1         1  6.4   108   199    1183    (-,-) 
  chip_backlight_seconds_clk_count_reg[6]/D             -       -      F     DFFQSRX1       1    -     -     0    1183    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

