LIBRARY IEEE;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

entity Questao01 is
	generic (N: natural := 8);
	port(
		-- Input ports
		A, B	: in  std_logic_vector(N-1 downto 0);
		OP : in std_logic;
		-- Output ports
		saida	: out std_logic_vector(N+1 downto 0)
	);
end Questao01;

architecture andre01 of Questao01 is
		signal a_uns : unsigned(N-1 downto 0);
		signal b_uns : unsigned(N-1 downto 0);
begin
		a_uns <= signed(a);
		b_uns <= signed(b);
		with OP select saida <= 
		std_logic_vector(a_uns + b_uns) when "0",
		std_logic_vector(b_uns - b_uns) when "1",
		'0' when others;

end andre01;

