{
    "metaDataVersion": "1.0.0",
    "category": "com.microchip.ide.project",
    "content": {
        "metaDataVersion": "1.1.0",
        "name": "com.microchip.mcu8.mplabx.project.pic18f47q10-cnano-clc-logic-bare",
        "version": "1.0.6",
        "displayName": "Implementing Basic Logic Gates using CLC",
        "projectName": "pic18f47q10-cnano-clc-logic-bare",
        "shortDescription": "In this demo, the internal timers and PWMs are used to generate internal signals that are then connected to CLCs to implement basic logic gates. Three use cases are implemented : AND, OR and XOR.",
        "ide": {
            "name": "MPLAB X",
            "semverRange": ">=5.30.0"
        },
        "compiler": [
			{
				"name": "XC8",
				"semverRange": "^2.10.0"
			}
		],
        "dfp": {
            "name": "PIC18F-Q_DFP",
            "semverRange": "^1.3.89"
        },
        "configurator": {
            "name": "N/A",
            "semverRange": ""
        },
        "device": {
            "metaDataVersion": "1.0.0",
            "category": "com.microchip.portal.contentRef",
            "content": {
                "metaDataVersion": "1.0.0",
                "category": "com.microchip.device",
                "name": "PIC18F47Q10",
                "versionRange": "*"
            }
        },
        "author": "Microchip",
        "subcategories": [
            [
               "Peripherals",
               "CLC"
            ]          			
        ],
        "peripherals": [
            "CLC"
        ],
        "keywords": [
            "Configurable Logic Cell",
            "Logic Gate",
            "Bare Metal"			
        ],
		"additionalData": {
			"longDescription": {
				"metaDataVersion": "1.0.0",
				"category": "com.microchip.portal.fileRef",
				"content": {
					"metaDataVersion": "1.0.0",
					"fileName": "./README.md",
					"mimeType": "text/markdown"
				}
			}
		}
	}
}
