module Shift_Register(
    output reg [6:0] Dout0, Dout1, Dout2, Dout3,Dout4,Dout5,
    input wire clk,
    input wire [6:0] Din
);
    initial begin
        Dout0 = 0;
        Dout1 = 0;
        Dout2 = 0;
        Dout3 = 0;
        Dout4 = 0;
        Dout5 = 0;
        
    end
    always @(posedge clk) begin : SHIFT_REGISTER
        
            Dout5 <= Dout4;
            Dout4 <= Dout3;
            Dout3 <= Dout2;
            Dout2 <= Dout1;
            Dout1 <= Dout0;
            Dout0 <= Din;
        end
    
endmodule
