Timing Analyzer report for uart_ch340_txrx
Sat Apr  5 18:04:09 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sclk'
 13. Slow 1200mV 85C Model Hold: 'sclk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'sclk'
 22. Slow 1200mV 0C Model Hold: 'sclk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'sclk'
 30. Fast 1200mV 0C Model Hold: 'sclk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; uart_ch340_txrx                                        ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; sclk       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sclk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 165.32 MHz ; 165.32 MHz      ; sclk       ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; sclk  ; -5.049 ; -607.600           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; sclk  ; 0.434 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; sclk  ; -3.000 ; -237.946                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sclk'                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.049 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.969      ;
; -5.024 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.944      ;
; -5.009 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.925      ;
; -5.009 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.925      ;
; -5.009 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.925      ;
; -5.009 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.925      ;
; -5.009 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.925      ;
; -5.009 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.925      ;
; -4.999 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.915      ;
; -4.999 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.915      ;
; -4.999 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.915      ;
; -4.999 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.915      ;
; -4.999 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.915      ;
; -4.999 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.915      ;
; -4.952 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.872      ;
; -4.951 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.871      ;
; -4.950 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.870      ;
; -4.949 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.869      ;
; -4.949 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.869      ;
; -4.947 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.867      ;
; -4.944 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.864      ;
; -4.942 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.862      ;
; -4.941 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.861      ;
; -4.940 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.860      ;
; -4.939 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.859      ;
; -4.939 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.859      ;
; -4.937 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.857      ;
; -4.934 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.854      ;
; -4.928 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.848      ;
; -4.927 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.350      ;
; -4.927 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.350      ;
; -4.927 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.350      ;
; -4.927 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.350      ;
; -4.927 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.350      ;
; -4.927 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.350      ;
; -4.891 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.811      ;
; -4.870 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.297      ;
; -4.869 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.296      ;
; -4.868 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.078     ; 5.791      ;
; -4.868 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.295      ;
; -4.867 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.294      ;
; -4.867 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.294      ;
; -4.865 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.785      ;
; -4.865 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.292      ;
; -4.862 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.289      ;
; -4.799 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.715      ;
; -4.799 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.715      ;
; -4.799 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.715      ;
; -4.799 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.715      ;
; -4.799 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.715      ;
; -4.799 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.085     ; 5.715      ;
; -4.793 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.216      ;
; -4.793 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.216      ;
; -4.793 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.216      ;
; -4.793 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.216      ;
; -4.793 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.216      ;
; -4.793 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.578     ; 5.216      ;
; -4.777 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.694      ;
; -4.777 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.694      ;
; -4.777 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.694      ;
; -4.777 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.694      ;
; -4.777 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.694      ;
; -4.777 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.694      ;
; -4.770 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.690      ;
; -4.767 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.684      ;
; -4.767 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.684      ;
; -4.767 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.684      ;
; -4.767 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.684      ;
; -4.767 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.684      ;
; -4.767 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.084     ; 5.684      ;
; -4.742 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.662      ;
; -4.741 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.661      ;
; -4.740 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.660      ;
; -4.739 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.659      ;
; -4.739 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.659      ;
; -4.737 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.657      ;
; -4.736 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.163      ;
; -4.735 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.162      ;
; -4.734 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.161      ;
; -4.734 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.081     ; 5.654      ;
; -4.733 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.160      ;
; -4.733 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.160      ;
; -4.731 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.158      ;
; -4.728 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.574     ; 5.155      ;
; -4.720 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.641      ;
; -4.719 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.640      ;
; -4.718 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.639      ;
; -4.717 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[16] ; sclk         ; sclk        ; 1.000        ; -0.079     ; 5.639      ;
; -4.717 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.638      ;
; -4.717 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.638      ;
; -4.715 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.636      ;
; -4.712 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.633      ;
; -4.710 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.631      ;
; -4.709 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.630      ;
; -4.708 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.629      ;
; -4.707 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.628      ;
; -4.707 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.628      ;
; -4.707 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[16] ; sclk         ; sclk        ; 1.000        ; -0.079     ; 5.629      ;
; -4.705 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.626      ;
; -4.702 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.080     ; 5.623      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sclk'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[17] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[17] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[18] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[18] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[19] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[19] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[20] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[21] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[24] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[24] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[25] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[26] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[26] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[27] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[27] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[28] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[28] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[29] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[31] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[30] ; sclk         ; sclk        ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[7]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[7]     ; sclk         ; sclk        ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|tx                   ; uart_ctrler:uart_ctrler_inst|tx                   ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[4]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[4]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[3]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[3]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[0]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[0]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[2]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[2]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[0]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[0]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|is_traning           ; uart_ctrler:uart_ctrler_inst|is_traning           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[3]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[3]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[1]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[2]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[2]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[4]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[4]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[5]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[5]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[6]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[6]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[7]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[7]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[8]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[8]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[9]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[9]  ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[10] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[10] ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[11] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[11] ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[12] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[12] ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[13] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[13] ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[14] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[14] ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[15] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[15] ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[16] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[16] ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[22] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[22] ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[23] ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.746      ;
; 0.491 ; uart_ctrler:uart_ctrler_inst|signal_tx            ; uart_ctrler:uart_ctrler_inst|is_traning           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 0.783      ;
; 0.760 ; uart_ctrler:uart_ctrler_inst|cnt_tx[15]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[15]           ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; uart_ctrler:uart_ctrler_inst|cnt_tx[3]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[3]            ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; uart_ctrler:uart_ctrler_inst|cnt_tx[13]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[13]           ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_ctrler:uart_ctrler_inst|cnt_tx[11]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[11]           ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; uart_ctrler:uart_ctrler_inst|cnt_tx[19]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[19]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; uart_ctrler:uart_ctrler_inst|cnt_tx[29]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[29]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_ctrler:uart_ctrler_inst|cnt_tx[27]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[27]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_ctrler:uart_ctrler_inst|cnt_tx[21]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[21]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_ctrler:uart_ctrler_inst|cnt_tx[17]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[17]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_ctrler:uart_ctrler_inst|cnt_tx[9]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[9]            ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_ctrler:uart_ctrler_inst|cnt_tx[6]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[6]            ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_ctrler:uart_ctrler_inst|cnt_tx[2]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[2]            ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; uart_ctrler:uart_ctrler_inst|cnt_tx[31]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[31]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_ctrler:uart_ctrler_inst|cnt_tx[16]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[16]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_ctrler:uart_ctrler_inst|cnt_tx[14]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[14]           ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_ctrler:uart_ctrler_inst|cnt_tx[12]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[12]           ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; uart_ctrler:uart_ctrler_inst|cnt_tx[25]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[25]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_ctrler:uart_ctrler_inst|cnt_tx[23]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[23]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_ctrler:uart_ctrler_inst|cnt_tx[22]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[22]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_ctrler:uart_ctrler_inst|cnt_tx[18]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[18]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_ctrler:uart_ctrler_inst|cnt_tx[10]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[10]           ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; uart_ctrler:uart_ctrler_inst|cnt_tx[30]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[30]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; uart_ctrler:uart_ctrler_inst|cnt_tx[20]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[20]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; uart_ctrler:uart_ctrler_inst|cnt_tx[28]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[28]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_ctrler:uart_ctrler_inst|cnt_tx[26]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[26]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_ctrler:uart_ctrler_inst|cnt_tx[24]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[24]           ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.059      ;
; 0.786 ; uart_ctrler:uart_ctrler_inst|cnt_tx[0]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[0]            ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.079      ;
; 0.798 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[7]     ; uart_ctrler:uart_ctrler_inst|rx_byte[7]           ; sclk         ; sclk        ; 0.000        ; 0.570      ; 1.580      ;
; 0.815 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[0]  ; uart_ctrler:uart_ctrler_inst|rx_done              ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.108      ;
; 0.853 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[0]  ; uart_ctrler:uart_ctrler_inst|is_recving           ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.146      ;
; 0.854 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[17] ; sclk         ; sclk        ; 0.000        ; 0.577      ; 1.643      ;
; 0.856 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[14] ; sclk         ; sclk        ; 0.000        ; 0.577      ; 1.645      ;
; 0.868 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 0.000        ; 0.078      ; 1.158      ;
; 0.920 ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; uart_ctrler:uart_ctrler_inst|reg_tran_byte[3]     ; sclk         ; sclk        ; 0.000        ; 0.077      ; 1.209      ;
; 0.952 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|rx_done              ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.245      ;
; 0.994 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|rx_done              ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.287      ;
; 1.000 ; uart_ctrler:uart_ctrler_inst|cnt_rx[1]            ; uart_ctrler:uart_ctrler_inst|cnt_rx[19]           ; sclk         ; sclk        ; 0.000        ; 0.574      ; 1.786      ;
; 1.012 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[0]     ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 0.000        ; 0.078      ; 1.302      ;
; 1.026 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[16] ; sclk         ; sclk        ; 0.000        ; 0.082      ; 1.320      ;
; 1.028 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[13] ; sclk         ; sclk        ; 0.000        ; 0.082      ; 1.322      ;
; 1.030 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.322      ;
; 1.031 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[2]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.323      ;
; 1.035 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|is_recving           ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.328      ;
; 1.040 ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; uart_ctrler:uart_ctrler_inst|reg_tran_byte[5]     ; sclk         ; sclk        ; 0.000        ; 0.083      ; 1.335      ;
; 1.046 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.339      ;
; 1.047 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; uart_ctrler:uart_ctrler_inst|rx_byte[1]           ; sclk         ; sclk        ; 0.000        ; 0.083      ; 1.342      ;
; 1.047 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.339      ;
; 1.049 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; sclk         ; sclk        ; 0.000        ; 0.080      ; 1.341      ;
; 1.051 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 0.000        ; 0.078      ; 1.341      ;
; 1.057 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[0]  ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.350      ;
; 1.057 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[4]  ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.350      ;
; 1.057 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.350      ;
; 1.058 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.351      ;
; 1.061 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[4]     ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 0.000        ; 0.078      ; 1.351      ;
; 1.066 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[3]     ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 0.000        ; 0.078      ; 1.356      ;
; 1.079 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.372      ;
; 1.116 ; uart_ctrler:uart_ctrler_inst|cnt_tx[13]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[14]           ; sclk         ; sclk        ; 0.000        ; 0.081      ; 1.409      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 175.41 MHz ; 175.41 MHz      ; sclk       ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; sclk  ; -4.701 ; -556.468          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; sclk  ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; sclk  ; -3.000 ; -237.946                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sclk'                                                                                                                                                   ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.701 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.626      ;
; -4.701 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.626      ;
; -4.701 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.626      ;
; -4.701 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.626      ;
; -4.701 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.626      ;
; -4.701 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.626      ;
; -4.695 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.620      ;
; -4.695 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.620      ;
; -4.695 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.620      ;
; -4.695 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.620      ;
; -4.695 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.620      ;
; -4.695 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.620      ;
; -4.644 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 5.104      ;
; -4.644 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 5.104      ;
; -4.644 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 5.104      ;
; -4.644 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 5.104      ;
; -4.644 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 5.104      ;
; -4.644 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 5.104      ;
; -4.638 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.567      ;
; -4.637 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.566      ;
; -4.637 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.566      ;
; -4.636 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.565      ;
; -4.635 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.564      ;
; -4.633 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.562      ;
; -4.632 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.561      ;
; -4.631 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.560      ;
; -4.631 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.560      ;
; -4.631 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.560      ;
; -4.630 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.559      ;
; -4.629 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.558      ;
; -4.627 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.556      ;
; -4.625 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.554      ;
; -4.581 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 5.045      ;
; -4.580 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 5.044      ;
; -4.580 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 5.044      ;
; -4.579 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.538     ; 5.043      ;
; -4.578 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 5.042      ;
; -4.576 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 5.040      ;
; -4.574 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 5.038      ;
; -4.527 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.452      ;
; -4.527 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.452      ;
; -4.527 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.452      ;
; -4.527 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.452      ;
; -4.527 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.452      ;
; -4.527 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.452      ;
; -4.507 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 4.967      ;
; -4.507 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 4.967      ;
; -4.507 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 4.967      ;
; -4.507 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 4.967      ;
; -4.507 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 4.967      ;
; -4.507 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.542     ; 4.967      ;
; -4.495 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 1.000        ; -0.072     ; 5.425      ;
; -4.481 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.406      ;
; -4.481 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.406      ;
; -4.481 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.406      ;
; -4.481 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.406      ;
; -4.481 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.406      ;
; -4.481 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.406      ;
; -4.475 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.400      ;
; -4.475 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.400      ;
; -4.475 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.400      ;
; -4.475 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.400      ;
; -4.475 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.400      ;
; -4.475 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.400      ;
; -4.464 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.393      ;
; -4.463 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.392      ;
; -4.463 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.392      ;
; -4.462 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.391      ;
; -4.461 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.390      ;
; -4.459 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.388      ;
; -4.457 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.386      ;
; -4.444 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 4.908      ;
; -4.443 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 4.907      ;
; -4.443 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 4.907      ;
; -4.442 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.538     ; 4.906      ;
; -4.441 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 4.905      ;
; -4.439 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 4.903      ;
; -4.437 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.072     ; 5.367      ;
; -4.437 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.538     ; 4.901      ;
; -4.418 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.347      ;
; -4.417 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.346      ;
; -4.417 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.346      ;
; -4.416 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.345      ;
; -4.415 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.344      ;
; -4.413 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.342      ;
; -4.412 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.341      ;
; -4.411 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.340      ;
; -4.411 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.340      ;
; -4.411 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.340      ;
; -4.410 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.339      ;
; -4.409 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.338      ;
; -4.408 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[16] ; sclk         ; sclk        ; 1.000        ; -0.071     ; 5.339      ;
; -4.407 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.336      ;
; -4.405 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.073     ; 5.334      ;
; -4.402 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[16] ; sclk         ; sclk        ; 1.000        ; -0.071     ; 5.333      ;
; -4.399 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.324      ;
; -4.399 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.324      ;
; -4.399 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.324      ;
; -4.399 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.324      ;
; -4.399 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.077     ; 5.324      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sclk'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[17] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[17] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[18] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[18] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[19] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[19] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[20] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[21] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[24] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[24] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[25] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[26] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[26] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[27] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[27] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[28] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[28] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[29] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[31] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[30] ; sclk         ; sclk        ; 0.000        ; 0.091      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|tx                   ; uart_ctrler:uart_ctrler_inst|tx                   ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[4]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[4]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[3]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[3]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[0]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[0]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[7]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[7]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[2]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[2]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[0]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[0]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|is_traning           ; uart_ctrler:uart_ctrler_inst|is_traning           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[3]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[3]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[1]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[2]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[2]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[4]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[4]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[5]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[5]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[6]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[6]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[7]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[7]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[8]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[8]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[9]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[9]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[10] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[10] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[11] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[11] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[12] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[12] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[13] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[13] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[14] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[14] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[15] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[15] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[16] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[16] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[22] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[22] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[23] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.454 ; uart_ctrler:uart_ctrler_inst|signal_tx            ; uart_ctrler:uart_ctrler_inst|is_traning           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.721      ;
; 0.693 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[7]     ; uart_ctrler:uart_ctrler_inst|rx_byte[7]           ; sclk         ; sclk        ; 0.000        ; 0.532      ; 1.420      ;
; 0.706 ; uart_ctrler:uart_ctrler_inst|cnt_tx[29]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[29]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_ctrler:uart_ctrler_inst|cnt_tx[21]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[21]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_ctrler:uart_ctrler_inst|cnt_tx[19]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[19]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_ctrler:uart_ctrler_inst|cnt_tx[15]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[15]           ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; uart_ctrler:uart_ctrler_inst|cnt_tx[13]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[13]           ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; uart_ctrler:uart_ctrler_inst|cnt_tx[3]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[3]            ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; uart_ctrler:uart_ctrler_inst|cnt_tx[27]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[27]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_ctrler:uart_ctrler_inst|cnt_tx[17]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[17]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_ctrler:uart_ctrler_inst|cnt_tx[11]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[11]           ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; uart_ctrler:uart_ctrler_inst|cnt_tx[31]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[31]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_ctrler:uart_ctrler_inst|cnt_tx[22]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[22]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; uart_ctrler:uart_ctrler_inst|cnt_tx[25]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[25]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_ctrler:uart_ctrler_inst|cnt_tx[23]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[23]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_ctrler:uart_ctrler_inst|cnt_tx[9]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[9]            ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; uart_ctrler:uart_ctrler_inst|cnt_tx[6]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[6]            ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; uart_ctrler:uart_ctrler_inst|cnt_tx[16]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[16]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; uart_ctrler:uart_ctrler_inst|cnt_tx[18]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[18]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; uart_ctrler:uart_ctrler_inst|cnt_tx[14]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[14]           ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; uart_ctrler:uart_ctrler_inst|cnt_tx[2]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[2]            ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; uart_ctrler:uart_ctrler_inst|cnt_tx[30]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[30]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_ctrler:uart_ctrler_inst|cnt_tx[28]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[28]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_ctrler:uart_ctrler_inst|cnt_tx[26]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[26]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_ctrler:uart_ctrler_inst|cnt_tx[20]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[20]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_ctrler:uart_ctrler_inst|cnt_tx[12]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[12]           ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; uart_ctrler:uart_ctrler_inst|cnt_tx[10]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[10]           ; sclk         ; sclk        ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; uart_ctrler:uart_ctrler_inst|cnt_tx[24]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[24]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 0.980      ;
; 0.734 ; uart_ctrler:uart_ctrler_inst|cnt_tx[0]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[0]            ; sclk         ; sclk        ; 0.000        ; 0.071      ; 1.000      ;
; 0.758 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[0]  ; uart_ctrler:uart_ctrler_inst|rx_done              ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.025      ;
; 0.758 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[17] ; sclk         ; sclk        ; 0.000        ; 0.539      ; 1.492      ;
; 0.760 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[14] ; sclk         ; sclk        ; 0.000        ; 0.539      ; 1.494      ;
; 0.790 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[0]  ; uart_ctrler:uart_ctrler_inst|is_recving           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.057      ;
; 0.793 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 0.000        ; 0.069      ; 1.057      ;
; 0.816 ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; uart_ctrler:uart_ctrler_inst|reg_tran_byte[3]     ; sclk         ; sclk        ; 0.000        ; 0.069      ; 1.080      ;
; 0.883 ; uart_ctrler:uart_ctrler_inst|cnt_rx[1]            ; uart_ctrler:uart_ctrler_inst|cnt_rx[19]           ; sclk         ; sclk        ; 0.000        ; 0.536      ; 1.614      ;
; 0.903 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|rx_done              ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.170      ;
; 0.914 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[16] ; sclk         ; sclk        ; 0.000        ; 0.074      ; 1.183      ;
; 0.916 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[0]     ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 0.000        ; 0.069      ; 1.180      ;
; 0.916 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[13] ; sclk         ; sclk        ; 0.000        ; 0.074      ; 1.185      ;
; 0.920 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|rx_done              ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.187      ;
; 0.925 ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; uart_ctrler:uart_ctrler_inst|reg_tran_byte[5]     ; sclk         ; sclk        ; 0.000        ; 0.075      ; 1.195      ;
; 0.930 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.197      ;
; 0.931 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.198      ;
; 0.940 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; uart_ctrler:uart_ctrler_inst|rx_byte[1]           ; sclk         ; sclk        ; 0.000        ; 0.074      ; 1.209      ;
; 0.942 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 0.000        ; 0.069      ; 1.206      ;
; 0.953 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[4]     ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 0.000        ; 0.069      ; 1.217      ;
; 0.953 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[3]     ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 0.000        ; 0.069      ; 1.217      ;
; 0.953 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.220      ;
; 0.954 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[2]     ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.221      ;
; 0.959 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|is_recving           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.226      ;
; 0.961 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.228      ;
; 0.982 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.249      ;
; 0.989 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.256      ;
; 0.991 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.258      ;
; 1.006 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[4]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[0]  ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.274      ;
; 1.027 ; uart_ctrler:uart_ctrler_inst|cnt_tx[22]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[23]           ; sclk         ; sclk        ; 0.000        ; 0.072      ; 1.294      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; sclk  ; -1.654 ; -173.090          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; sclk  ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; sclk  ; -3.000 ; -171.784                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sclk'                                                                                                                                                   ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.654 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.605      ;
; -1.627 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.578      ;
; -1.625 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.034     ; 2.578      ;
; -1.594 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 1.000        ; -0.034     ; 2.547      ;
; -1.592 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.543      ;
; -1.578 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.529      ;
; -1.553 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.504      ;
; -1.520 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; sclk         ; sclk        ; 1.000        ; -0.034     ; 2.473      ;
; -1.517 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.463      ;
; -1.517 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.463      ;
; -1.517 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.463      ;
; -1.517 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.463      ;
; -1.517 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.463      ;
; -1.517 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.463      ;
; -1.516 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.462      ;
; -1.516 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.462      ;
; -1.516 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.462      ;
; -1.516 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.462      ;
; -1.516 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.462      ;
; -1.516 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.462      ;
; -1.506 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.457      ;
; -1.505 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.456      ;
; -1.505 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.456      ;
; -1.504 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.455      ;
; -1.504 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.455      ;
; -1.504 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.455      ;
; -1.503 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.454      ;
; -1.502 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[11] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.253      ;
; -1.501 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.452      ;
; -1.501 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.452      ;
; -1.500 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.451      ;
; -1.499 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.450      ;
; -1.498 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.449      ;
; -1.496 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.447      ;
; -1.495 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.446      ;
; -1.489 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[3]  ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.040     ; 2.436      ;
; -1.477 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.223      ;
; -1.477 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.223      ;
; -1.477 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.223      ;
; -1.477 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.223      ;
; -1.477 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.223      ;
; -1.477 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.223      ;
; -1.471 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[11] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.222      ;
; -1.471 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; sclk         ; sclk        ; 1.000        ; -0.034     ; 2.424      ;
; -1.466 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.217      ;
; -1.465 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.216      ;
; -1.464 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.215      ;
; -1.462 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.213      ;
; -1.462 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.213      ;
; -1.461 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[2]  ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 1.000        ; -0.034     ; 2.414      ;
; -1.459 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.210      ;
; -1.458 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[3]  ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 1.000        ; -0.040     ; 2.405      ;
; -1.456 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.207      ;
; -1.448 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[2]  ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 1.000        ; -0.034     ; 2.401      ;
; -1.438 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.184      ;
; -1.438 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.184      ;
; -1.438 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.184      ;
; -1.438 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.184      ;
; -1.438 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.184      ;
; -1.438 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.241     ; 2.184      ;
; -1.438 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.389      ;
; -1.431 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.377      ;
; -1.431 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.377      ;
; -1.431 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.377      ;
; -1.431 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.377      ;
; -1.431 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.377      ;
; -1.431 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.377      ;
; -1.427 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.178      ;
; -1.426 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.177      ;
; -1.425 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.176      ;
; -1.423 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.174      ;
; -1.423 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.174      ;
; -1.422 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.368      ;
; -1.422 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.368      ;
; -1.422 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.368      ;
; -1.422 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.368      ;
; -1.422 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.368      ;
; -1.422 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.368      ;
; -1.421 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.367      ;
; -1.421 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.367      ;
; -1.421 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.367      ;
; -1.421 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.367      ;
; -1.421 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.367      ;
; -1.421 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|rx_byte[2]           ; sclk         ; sclk        ; 1.000        ; -0.041     ; 2.367      ;
; -1.420 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.371      ;
; -1.420 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.171      ;
; -1.419 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[26] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.370      ;
; -1.418 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[27] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.369      ;
; -1.417 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[24] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.234     ; 2.170      ;
; -1.417 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[24] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.234     ; 2.170      ;
; -1.417 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.236     ; 2.168      ;
; -1.417 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[27] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.234     ; 2.170      ;
; -1.417 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[27] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.234     ; 2.170      ;
; -1.416 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[9]  ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.367      ;
; -1.416 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[10] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.367      ;
; -1.413 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[21] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.364      ;
; -1.411 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[22] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.362      ;
; -1.410 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[23] ; sclk         ; sclk        ; 1.000        ; -0.036     ; 2.361      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sclk'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[17] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[17] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[18] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[18] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[19] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[19] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[20] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[20] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[21] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[21] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[24] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[24] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[25] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[25] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[26] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[26] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[27] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[27] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[28] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[28] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[29] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[29] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[31] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[31] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[30] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[30] ; sclk         ; sclk        ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|tx                   ; uart_ctrler:uart_ctrler_inst|tx                   ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[4]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[4]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[3]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[3]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[0]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[0]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[7]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[7]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[2]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[2]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[0]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[0]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|is_traning           ; uart_ctrler:uart_ctrler_inst|is_traning           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[1]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[4]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[4]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[5]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[5]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[6]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[6]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[7]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[7]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[8]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[8]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[9]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[9]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[12] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[12] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[13] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[13] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[14] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[14] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[15] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[15] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[16] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[16] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[22] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[22] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[23] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[23] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[3]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[3]  ; sclk         ; sclk        ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[2]  ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[2]  ; sclk         ; sclk        ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[10] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[10] ; sclk         ; sclk        ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[11] ; uart_ctrler:uart_ctrler_inst|uart_tx_time_cnt[11] ; sclk         ; sclk        ; 0.000        ; 0.035      ; 0.307      ;
; 0.200 ; uart_ctrler:uart_ctrler_inst|signal_tx            ; uart_ctrler:uart_ctrler_inst|is_traning           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.320      ;
; 0.303 ; uart_ctrler:uart_ctrler_inst|cnt_tx[15]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[15]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; uart_ctrler:uart_ctrler_inst|cnt_tx[31]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[31]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_ctrler:uart_ctrler_inst|cnt_tx[13]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[13]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_ctrler:uart_ctrler_inst|cnt_tx[3]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[3]            ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; uart_ctrler:uart_ctrler_inst|cnt_tx[29]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[29]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_ctrler:uart_ctrler_inst|cnt_tx[27]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[27]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_ctrler:uart_ctrler_inst|cnt_tx[21]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[21]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_ctrler:uart_ctrler_inst|cnt_tx[19]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[19]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_ctrler:uart_ctrler_inst|cnt_tx[17]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[17]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_ctrler:uart_ctrler_inst|cnt_tx[11]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[11]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_ctrler:uart_ctrler_inst|cnt_tx[6]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[6]            ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; uart_ctrler:uart_ctrler_inst|cnt_tx[25]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[25]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_ctrler:uart_ctrler_inst|cnt_tx[23]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[23]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_ctrler:uart_ctrler_inst|cnt_tx[22]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[22]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_ctrler:uart_ctrler_inst|cnt_tx[16]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[16]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_ctrler:uart_ctrler_inst|cnt_tx[14]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[14]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_ctrler:uart_ctrler_inst|cnt_tx[9]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[9]            ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_ctrler:uart_ctrler_inst|cnt_tx[2]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[2]            ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; uart_ctrler:uart_ctrler_inst|cnt_tx[30]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[30]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_ctrler:uart_ctrler_inst|cnt_tx[24]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[24]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_ctrler:uart_ctrler_inst|cnt_tx[20]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[20]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_ctrler:uart_ctrler_inst|cnt_tx[18]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[18]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_ctrler:uart_ctrler_inst|cnt_tx[12]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[12]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_ctrler:uart_ctrler_inst|cnt_tx[10]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[10]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; uart_ctrler:uart_ctrler_inst|cnt_tx[28]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[28]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_ctrler:uart_ctrler_inst|cnt_tx[26]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[26]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.428      ;
; 0.316 ; uart_ctrler:uart_ctrler_inst|cnt_tx[0]            ; uart_ctrler:uart_ctrler_inst|cnt_tx[0]            ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.436      ;
; 0.330 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[7]     ; uart_ctrler:uart_ctrler_inst|rx_byte[7]           ; sclk         ; sclk        ; 0.000        ; 0.230      ; 0.644      ;
; 0.335 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[0]  ; uart_ctrler:uart_ctrler_inst|rx_done              ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; sclk         ; sclk        ; 0.000        ; 0.033      ; 0.454      ;
; 0.339 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[17] ; sclk         ; sclk        ; 0.000        ; 0.237      ; 0.660      ;
; 0.342 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[14] ; sclk         ; sclk        ; 0.000        ; 0.237      ; 0.663      ;
; 0.355 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[0]  ; uart_ctrler:uart_ctrler_inst|is_recving           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.475      ;
; 0.369 ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; uart_ctrler:uart_ctrler_inst|reg_tran_byte[3]     ; sclk         ; sclk        ; 0.000        ; 0.032      ; 0.485      ;
; 0.378 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|rx_done              ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.498      ;
; 0.389 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|rx_done              ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.509      ;
; 0.404 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.524      ;
; 0.405 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[0]     ; uart_ctrler:uart_ctrler_inst|rx_byte[0]           ; sclk         ; sclk        ; 0.000        ; 0.033      ; 0.522      ;
; 0.405 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[2]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.525      ;
; 0.409 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[16] ; sclk         ; sclk        ; 0.000        ; 0.038      ; 0.531      ;
; 0.410 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|is_recving           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.530      ;
; 0.411 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[13] ; sclk         ; sclk        ; 0.000        ; 0.038      ; 0.533      ;
; 0.412 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; uart_ctrler:uart_ctrler_inst|rx_byte[1]           ; sclk         ; sclk        ; 0.000        ; 0.038      ; 0.534      ;
; 0.412 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[1]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.532      ;
; 0.414 ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[1]  ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[5]     ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.534      ;
; 0.416 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[6]     ; uart_ctrler:uart_ctrler_inst|rx_byte[6]           ; sclk         ; sclk        ; 0.000        ; 0.033      ; 0.533      ;
; 0.416 ; uart_ctrler:uart_ctrler_inst|signal_rx[0]         ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.536      ;
; 0.419 ; uart_ctrler:uart_ctrler_inst|rx_byte[5]           ; uart_ctrler:uart_ctrler_inst|reg_tran_byte[5]     ; sclk         ; sclk        ; 0.000        ; 0.039      ; 0.542      ;
; 0.419 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[3]     ; uart_ctrler:uart_ctrler_inst|rx_byte[3]           ; sclk         ; sclk        ; 0.000        ; 0.033      ; 0.536      ;
; 0.420 ; uart_ctrler:uart_ctrler_inst|reg_recv_byte[4]     ; uart_ctrler:uart_ctrler_inst|rx_byte[4]           ; sclk         ; sclk        ; 0.000        ; 0.033      ; 0.537      ;
; 0.424 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[4]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.544      ;
; 0.424 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[30] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.544      ;
; 0.425 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[0]  ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.545      ;
; 0.425 ; uart_ctrler:uart_ctrler_inst|cnt_rx[1]            ; uart_ctrler:uart_ctrler_inst|cnt_rx[19]           ; sclk         ; sclk        ; 0.000        ; 0.236      ; 0.745      ;
; 0.426 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[28] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.546      ;
; 0.432 ; uart_ctrler:uart_ctrler_inst|is_recving           ; uart_ctrler:uart_ctrler_inst|uart_rx_time_cnt[31] ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.552      ;
; 0.453 ; uart_ctrler:uart_ctrler_inst|cnt_tx[13]           ; uart_ctrler:uart_ctrler_inst|cnt_tx[14]           ; sclk         ; sclk        ; 0.000        ; 0.036      ; 0.573      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.049   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  sclk            ; -5.049   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -607.6   ; 0.0   ; 0.0      ; 0.0     ; -237.946            ;
;  sclk            ; -607.600 ; 0.000 ; N/A      ; N/A     ; -237.946            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nrst                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sclk       ; sclk     ; 6588     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sclk       ; sclk     ; 6588     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 167   ; 167  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; sclk   ; sclk  ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; nrst       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; nrst       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Apr  5 18:04:08 2025
Info: Command: quartus_sta uart_ch340_txrx -c uart_ch340_txrx
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_ch340_txrx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sclk sclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.049            -607.600 sclk 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 sclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -237.946 sclk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.701            -556.468 sclk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 sclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -237.946 sclk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.654            -173.090 sclk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 sclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -171.784 sclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Sat Apr  5 18:04:09 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


