Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 29 16:33:49 2025
| Host         : L-FV0T324 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.025        0.000                      0                  240        0.054        0.000                      0                  240        9.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.025        0.000                      0                  240        0.054        0.000                      0                  240        9.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.025ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.064ns (27.624%)  route 2.788ns (72.376%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 25.181 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.456     6.085 f  inst_uart/inst_uart_rx/O_BYTE_reg[4]/Q
                         net (fo=8, routed)           1.121     7.207    inst_uart/inst_uart_rx/rx_byte[4]
    SLICE_X109Y50        LUT3 (Prop_lut3_I1_O)        0.152     7.359 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_6/O
                         net (fo=3, routed)           0.831     8.190    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X111Y50        LUT6 (Prop_lut6_I5_O)        0.332     8.522 f  inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.836     9.357    inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.481    inst_uart/inst_uart_rx_n_7
    SLICE_X108Y49        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.698    25.181    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.280    25.461    
                         clock uncertainty           -0.035    25.425    
    SLICE_X108Y49        FDCE (Setup_fdce_C_D)        0.081    25.506    inst_uart/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.506    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                 16.025    

Slack (MET) :             16.131ns  (required time - arrival time)
  Source:                 inst_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.584%)  route 3.008ns (78.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 25.180 - 20.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.879     5.641    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  inst_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=17, routed)          1.059     7.156    inst_uart/inst_uart_tx/Q[2]
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.124     7.280 r  inst_uart/inst_uart_tx/tx_byte_count[1]_i_2/O
                         net (fo=7, routed)           1.125     8.406    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[1]_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.530 r  inst_uart/inst_uart_tx/tx_data_reg[3]_i_3/O
                         net (fo=2, routed)           0.824     9.354    inst_uart/inst_uart_tx/tx_data_reg[3]_i_3_n_0
    SLICE_X109Y45        LUT6 (Prop_lut6_I2_O)        0.124     9.478 r  inst_uart/inst_uart_tx/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.478    inst_uart/inst_uart_tx/tx_data_reg[2]_i_1_n_0
    SLICE_X109Y45        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.697    25.180    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y45        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[2]/C
                         clock pessimism              0.435    25.615    
                         clock uncertainty           -0.035    25.580    
    SLICE_X109Y45        FDCE (Setup_fdce_C_D)        0.029    25.609    inst_uart/inst_uart_tx/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.609    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 16.131    

Slack (MET) :             16.217ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_ADDR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.704ns (19.989%)  route 2.818ns (80.011%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 25.182 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.456     6.085 f  inst_uart/inst_uart_rx/O_BYTE_reg[1]/Q
                         net (fo=9, routed)           0.713     6.799    inst_uart/inst_uart_rx/rx_byte[1]
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124     6.923 r  inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_3/O
                         net (fo=2, routed)           0.681     7.604    inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_3_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I3_O)        0.124     7.728 r  inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_2/O
                         net (fo=6, routed)           1.424     9.151    inst_uart/p_1_in[7]
    SLICE_X111Y46        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.699    25.182    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X111Y46        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[7]/C
                         clock pessimism              0.280    25.462    
                         clock uncertainty           -0.035    25.426    
    SLICE_X111Y46        FDCE (Setup_fdce_C_D)       -0.058    25.368    inst_uart/O_WRITE_ADDR_reg[7]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 16.217    

Slack (MET) :             16.239ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_ADDR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.766ns (21.904%)  route 2.731ns (78.096%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 25.182 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y50        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     6.147 f  inst_uart/inst_uart_rx/O_BYTE_reg[3]/Q
                         net (fo=9, routed)           0.872     7.019    inst_uart/inst_uart_rx/rx_byte[3]
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     7.143 r  inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2/O
                         net (fo=2, routed)           0.499     7.643    inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I0_O)        0.124     7.767 r  inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_1/O
                         net (fo=6, routed)           1.360     9.127    inst_uart/p_1_in[6]
    SLICE_X111Y46        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.699    25.182    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X111Y46        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[6]/C
                         clock pessimism              0.280    25.462    
                         clock uncertainty           -0.035    25.426    
    SLICE_X111Y46        FDCE (Setup_fdce_C_D)       -0.061    25.365    inst_uart/O_WRITE_ADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         25.365    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                 16.239    

Slack (MET) :             16.254ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.828ns (23.815%)  route 2.649ns (76.185%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 25.183 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.456     6.085 f  inst_uart/inst_uart_rx/O_BYTE_reg[1]/Q
                         net (fo=9, routed)           0.713     6.799    inst_uart/inst_uart_rx/rx_byte[1]
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124     6.923 r  inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_3/O
                         net (fo=2, routed)           0.691     7.614    inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_3_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2/O
                         net (fo=1, routed)           0.498     8.236    inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2_n_0
    SLICE_X109Y50        LUT2 (Prop_lut2_I1_O)        0.124     8.360 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_1/O
                         net (fo=6, routed)           0.746     9.106    inst_uart/inst_uart_rx_n_5
    SLICE_X113Y47        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.700    25.183    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X113Y47        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[4]/C
                         clock pessimism              0.280    25.463    
                         clock uncertainty           -0.035    25.427    
    SLICE_X113Y47        FDCE (Setup_fdce_C_D)       -0.067    25.360    inst_uart/O_WRITE_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                         25.360    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                 16.254    

Slack (MET) :             16.266ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.064ns (28.731%)  route 2.639ns (71.269%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 25.180 - 20.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.879     5.641    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X107Y47        FDCE                                         r  inst_uart/tx_byte_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDCE (Prop_fdce_C_Q)         0.456     6.097 f  inst_uart/tx_byte_count_reg[2]/Q
                         net (fo=14, routed)          1.023     7.120    inst_uart/inst_uart_tx/tx_data_reg_reg[1]_0
    SLICE_X109Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.272 r  inst_uart/inst_uart_tx/tx_data_reg[7]_i_7/O
                         net (fo=2, routed)           0.810     8.082    inst_uart/inst_uart_tx/tx_data_reg[7]_i_7_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I3_O)        0.332     8.414 f  inst_uart/inst_uart_tx/tx_data_reg[3]_i_5/O
                         net (fo=2, routed)           0.806     9.221    inst_uart/inst_uart_tx/tx_data_reg[3]_i_5_n_0
    SLICE_X109Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.345 r  inst_uart/inst_uart_tx/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.345    inst_uart/inst_uart_tx/tx_data_reg[3]_i_1_n_0
    SLICE_X109Y45        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.697    25.180    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y45        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[3]/C
                         clock pessimism              0.435    25.615    
                         clock uncertainty           -0.035    25.580    
    SLICE_X109Y45        FDCE (Setup_fdce_C_D)        0.031    25.611    inst_uart/inst_uart_tx/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.611    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 16.266    

Slack (MET) :             16.335ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.828ns (24.380%)  route 2.568ns (75.620%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 25.183 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.456     6.085 f  inst_uart/inst_uart_rx/O_BYTE_reg[1]/Q
                         net (fo=9, routed)           0.713     6.799    inst_uart/inst_uart_rx/rx_byte[1]
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124     6.923 r  inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_3/O
                         net (fo=2, routed)           0.691     7.614    inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_3_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2/O
                         net (fo=1, routed)           0.498     8.236    inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2_n_0
    SLICE_X109Y50        LUT2 (Prop_lut2_I1_O)        0.124     8.360 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_1/O
                         net (fo=6, routed)           0.665     9.026    inst_uart/inst_uart_rx_n_5
    SLICE_X110Y49        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.700    25.183    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[12]/C
                         clock pessimism              0.280    25.463    
                         clock uncertainty           -0.035    25.427    
    SLICE_X110Y49        FDCE (Setup_fdce_C_D)       -0.067    25.360    inst_uart/O_WRITE_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                         25.360    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 16.335    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.064ns (30.168%)  route 2.463ns (69.832%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 25.181 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.456     6.085 f  inst_uart/inst_uart_rx/O_BYTE_reg[4]/Q
                         net (fo=8, routed)           1.121     7.207    inst_uart/inst_uart_rx/rx_byte[4]
    SLICE_X109Y50        LUT3 (Prop_lut3_I1_O)        0.152     7.359 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_6/O
                         net (fo=3, routed)           1.017     8.376    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X111Y50        LUT6 (Prop_lut6_I2_O)        0.332     8.708 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[0]_i_2__0/O
                         net (fo=1, routed)           0.324     9.032    inst_uart/inst_uart_rx/FSM_sequential_current_state[0]_i_2__0_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.156    inst_uart/inst_uart_rx_n_8
    SLICE_X108Y49        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.698    25.181    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.280    25.461    
                         clock uncertainty           -0.035    25.425    
    SLICE_X108Y49        FDCE (Setup_fdce_C_D)        0.077    25.502    inst_uart/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.502    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.704ns (20.854%)  route 2.672ns (79.146%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 25.183 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.456     6.085 f  inst_uart/inst_uart_rx/O_BYTE_reg[1]/Q
                         net (fo=9, routed)           0.713     6.799    inst_uart/inst_uart_rx/rx_byte[1]
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124     6.923 r  inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_3/O
                         net (fo=2, routed)           0.681     7.604    inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_3_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I3_O)        0.124     7.728 r  inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_2/O
                         net (fo=6, routed)           1.277     9.005    inst_uart/p_1_in[7]
    SLICE_X113Y47        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.700    25.183    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X113Y47        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[7]/C
                         clock pessimism              0.280    25.463    
                         clock uncertainty           -0.035    25.427    
    SLICE_X113Y47        FDCE (Setup_fdce_C_D)       -0.058    25.369    inst_uart/O_WRITE_DATA_reg[7]
  -------------------------------------------------------------------
                         required time                         25.369    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.386ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.766ns (22.858%)  route 2.585ns (77.142%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 25.183 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y50        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     6.147 f  inst_uart/inst_uart_rx/O_BYTE_reg[3]/Q
                         net (fo=9, routed)           0.872     7.019    inst_uart/inst_uart_rx/rx_byte[3]
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     7.143 r  inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2/O
                         net (fo=2, routed)           0.499     7.643    inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I0_O)        0.124     7.767 r  inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_1/O
                         net (fo=6, routed)           1.214     8.980    inst_uart/p_1_in[6]
    SLICE_X113Y47        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.700    25.183    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X113Y47        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[6]/C
                         clock pessimism              0.280    25.463    
                         clock uncertainty           -0.035    25.427    
    SLICE_X113Y47        FDCE (Setup_fdce_C_D)       -0.061    25.366    inst_uart/O_WRITE_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         25.366    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                 16.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.905%)  route 0.258ns (58.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.640     1.587    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y47        FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDPE (Prop_fdpe_C_Q)         0.141     1.728 f  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/Q
                         net (fo=7, routed)           0.258     1.986    inst_uart/inst_uart_rx/p_2_in[0]
    SLICE_X108Y51        LUT5 (Prop_lut5_I1_O)        0.045     2.031 r  inst_uart/inst_uart_rx/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.031    inst_uart/inst_uart_rx/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X108Y51        FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.908     2.102    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y51        FDCE (Hold_fdce_C_D)         0.121     1.976    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.638     1.585    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y52        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/Q
                         net (fo=6, routed)           0.075     1.801    inst_uart/inst_uart_rx/rx_baud_counter_reg_n_0_[2]
    SLICE_X107Y52        LUT5 (Prop_lut5_I2_O)        0.045     1.846 r  inst_uart/inst_uart_rx/rx_baud_tick_i_1/O
                         net (fo=1, routed)           0.000     1.846    inst_uart/inst_uart_rx/rx_baud_tick_i_1_n_0
    SLICE_X107Y52        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.908     2.102    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_tick_reg/C
                         clock pessimism             -0.504     1.598    
    SLICE_X107Y52        FDCE (Hold_fdce_C_D)         0.092     1.690    inst_uart/inst_uart_rx/rx_baud_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.254ns (48.646%)  route 0.268ns (51.354%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.638     1.585    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y50        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.164     1.749 r  inst_uart/inst_uart_rx/O_BYTE_reg[3]/Q
                         net (fo=9, routed)           0.098     1.847    inst_uart/inst_uart_rx/rx_byte[3]
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.045     1.892 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.170     2.062    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I1_O)        0.045     2.107 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.107    inst_uart/inst_uart_rx_n_6
    SLICE_X109Y49        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.911     2.105    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X109Y49        FDCE (Hold_fdce_C_D)         0.091     1.949    inst_uart/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.638     1.585    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y52        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/Q
                         net (fo=6, routed)           0.076     1.802    inst_uart/inst_uart_rx/rx_baud_counter_reg_n_0_[2]
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  inst_uart/inst_uart_rx/rx_baud_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    inst_uart/inst_uart_rx/rx_baud_counter[3]_i_1_n_0
    SLICE_X107Y52        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.908     2.102    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[3]/C
                         clock pessimism             -0.504     1.598    
    SLICE_X107Y52        FDCE (Hold_fdce_C_D)         0.091     1.689    inst_uart/inst_uart_rx/rx_baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.641     1.588    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y48        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  inst_uart/O_WRITE_DATA_reg[8]/Q
                         net (fo=1, routed)           0.113     1.842    inst_regfile/reg_16_bits_reg[15]_1[8]
    SLICE_X110Y47        FDCE                                         r  inst_regfile/reg_16_bits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.912     2.106    inst_regfile/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y47        FDCE                                         r  inst_regfile/reg_16_bits_reg[8]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X110Y47        FDCE (Hold_fdce_C_D)         0.076     1.680    inst_regfile/reg_16_bits_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.793%)  route 0.366ns (72.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.639     1.586    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y50        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  inst_uart/O_WRITE_DATA_reg[2]/Q
                         net (fo=1, routed)           0.366     2.093    inst_regfile/reg_16_bits_reg[15]_1[2]
    SLICE_X111Y49        FDCE                                         r  inst_regfile/reg_16_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.912     2.106    inst_regfile/PAD_I_CLK_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  inst_regfile/reg_16_bits_reg[2]/C
                         clock pessimism             -0.247     1.859    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.072     1.931    inst_regfile/reg_16_bits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.641     1.588    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y48        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  inst_uart/O_WRITE_DATA_reg[9]/Q
                         net (fo=1, routed)           0.116     1.845    inst_regfile/reg_16_bits_reg[15]_1[9]
    SLICE_X110Y47        FDCE                                         r  inst_regfile/reg_16_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.912     2.106    inst_regfile/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y47        FDCE                                         r  inst_regfile/reg_16_bits_reg[9]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X110Y47        FDCE (Hold_fdce_C_D)         0.078     1.682    inst_regfile/reg_16_bits_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.641     1.588    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X113Y47        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  inst_uart/O_WRITE_DATA_reg[7]/Q
                         net (fo=1, routed)           0.112     1.841    inst_regfile/reg_16_bits_reg[15]_1[7]
    SLICE_X113Y48        FDCE                                         r  inst_regfile/reg_16_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.912     2.106    inst_regfile/PAD_I_CLK_IBUF_BUFG
    SLICE_X113Y48        FDCE                                         r  inst_regfile/reg_16_bits_reg[7]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X113Y48        FDCE (Hold_fdce_C_D)         0.072     1.676    inst_regfile/reg_16_bits_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_current_bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.639     1.586    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y43        FDCE                                         r  inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDCE (Prop_fdce_C_Q)         0.141     1.727 f  inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.121     1.848    inst_uart/inst_uart_tx/current_state[1]
    SLICE_X108Y43        LUT5 (Prop_lut5_I1_O)        0.048     1.896 r  inst_uart/inst_uart_tx/tx_current_bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    inst_uart/inst_uart_tx/p_0_in[2]
    SLICE_X108Y43        FDCE                                         r  inst_uart/inst_uart_tx/tx_current_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.910     2.104    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y43        FDCE                                         r  inst_uart/inst_uart_tx/tx_current_bit_index_reg[2]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X108Y43        FDCE (Hold_fdce_C_D)         0.131     1.730    inst_uart/inst_uart_tx/tx_current_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/received_byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.638     1.585    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y51        FDPE                                         r  inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg/Q
                         net (fo=5, routed)           0.123     1.849    inst_uart/inst_uart_rx/uart_rx_sampled_bit__0
    SLICE_X109Y51        FDCE                                         r  inst_uart/inst_uart_rx/received_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.908     2.102    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  inst_uart/inst_uart_rx/received_byte_reg[7]/C
                         clock pessimism             -0.501     1.601    
    SLICE_X109Y51        FDCE (Hold_fdce_C_D)         0.078     1.679    inst_uart/inst_uart_rx/received_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  PAD_I_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X107Y47  inst_regfile/O_READ_DATA_VALID_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y47  inst_regfile/reg_16_bits_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y49  inst_regfile/reg_16_bits_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y47  inst_regfile/reg_16_bits_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y47  inst_regfile/reg_16_bits_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y49  inst_regfile/reg_16_bits_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y49  inst_regfile/reg_16_bits_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y47  inst_regfile/reg_16_bits_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y48  inst_regfile/reg_16_bits_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y47  inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y47  inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y49  inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y49  inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y47  inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y47  inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y49  inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y49  inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y47  inst_regfile/reg_16_bits_reg[12]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | PAD_I_RST_N    | FDCE    | -     |     0.473 (r) | FAST    |     3.248 (r) | SLOW    |          |
clk       | PAD_I_SWITCH_0 | FDCE    | -     |     0.271 (r) | FAST    |     2.491 (r) | SLOW    |          |
clk       | PAD_I_SWITCH_1 | FDCE    | -     |    -0.214 (r) | FAST    |     3.264 (r) | SLOW    |          |
clk       | PAD_I_SWITCH_2 | FDCE    | -     |    -0.141 (r) | FAST    |     3.175 (r) | SLOW    |          |
clk       | PAD_I_UART_RX  | FDPE    | -     |     1.528 (r) | FAST    |     0.145 (r) | SLOW    |          |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+---------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output        | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port          | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+---------------+--------+-------+----------------+---------+----------------+---------+----------+
clk       | PAD_O_LED_0   | FDPE   | -     |     11.408 (r) | SLOW    |      3.301 (r) | FAST    |          |
clk       | PAD_O_UART_TX | FDPE   | -     |     15.289 (r) | SLOW    |      5.245 (r) | FAST    |          |
----------+---------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         3.975 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



