#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Fri Sep  5 01:40:36 2014
# Process ID: 10160
# Log file: /home/wjun/bluedbm_work/bluedbm/controller/platform/build/vivado.log
# Journal file: /home/wjun/bluedbm_work/bluedbm/controller/platform/build/vivado.jou
#-----------------------------------------------------------
source impl.tcl
# set outputDir ./hw
# file mkdir $outputDir
# set partname {xc7a200tfbg676-2}
# read_verilog [ glob {verilog/top/*.v} ]
# set_property part $partname [current_project]
WARNING: [Vivado 12-818] No files matched '../../xilinx/vio_7series/vio_7series.xci'
# generate_target {Synthesis} [get_files ../../xilinx/vio_7series/vio_7series.xci]
# read_ip ../../xilinx/vio_7series/vio_7series.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx14.1/Vivado/2014.1/data/ip'.
WARNING: [Vivado 12-818] No files matched '../../xilinx/ila_7series/ila_7series.xci'
# generate_target {Synthesis} [get_files ../../xilinx/ila_7series/ila_7series.xci]
# read_ip ../../xilinx/ila_7series/ila_7series.xci
# read_verilog [ glob {../../xilinx/nullreset/*.v} ]
# read_verilog [ glob {../../xilinx/aurora_8b10b/*.v} ]
WARNING: [Vivado 12-818] No files matched '../../xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b.xci'
# generate_target {Synthesis} [get_files ../../xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b.xci]
# read_ip ../../xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b.xci
# read_xdc {../../xilinx/aurora_8b10b/aurora_8b10b_exdes.xdc}
# read_xdc {../../xilinx/constraints/ac701.xdc}
# synth_design -name mkControllerTop -top mkControllerTop -part $partname -flatten rebuilt
Command: synth_design -name mkControllerTop -top mkControllerTop -part xc7a200tfbg676-2 -flatten rebuilt

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
WARNING: [Synth 8-992] tx_d_i is already implicitly declared earlier [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:174]
WARNING: [Synth 8-992] tx_src_rdy_n_i is already implicitly declared earlier [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:175]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 849.141 ; gain = 209.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mkControllerTop' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkControllerTop.v:36]
INFO: [Synth 8-638] synthesizing module 'mkAuroraIntra' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkAuroraIntra.v:53]
INFO: [Synth 8-638] synthesizing module 'DCM_ADV' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:1882]
	Parameter CLKIN_DIVIDE_BY_2 bound to: FALSE - type: string 
	Parameter CLKOUT_PHASE_SHIFT bound to: NONE - type: string 
	Parameter CLK_FEEDBACK bound to: 1X - type: string 
	Parameter DCM_AUTOCALIBRATION bound to: TRUE - type: string 
	Parameter DCM_PERFORMANCE_MODE bound to: MAX_SPEED - type: string 
	Parameter DESKEW_ADJUST bound to: SYSTEM_SYNCHRONOUS - type: string 
	Parameter DFS_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DLL_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DUTY_CYCLE_CORRECTION bound to: TRUE - type: string 
	Parameter FACTORY_JF bound to: 16'b1111000011110000 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter CLKFX_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFX_MULTIPLY bound to: 4 - type: integer 
	Parameter PHASE_SHIFT bound to: 1 - type: integer 
	Parameter CLKDV_DIVIDE bound to: 2.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'DCM_ADV' (1#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:1882]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'SyncReset0' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncReset0.v:40]
INFO: [Synth 8-256] done synthesizing module 'SyncReset0' (3#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncReset0.v:40]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (4#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/ResetInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (5#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_exdes' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:63]
	Parameter USE_CHIPSCOPE bound to: 1 - type: integer 
	Parameter USE_CORE_TRAFFIC bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:174]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:175]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:176]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:179]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:182]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:183]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:185]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:186]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:187]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:192]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:198]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:199]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:200]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:201]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:232]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:233]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:234]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:235]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:237]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:240]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:247]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:248]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_support' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support.v:53]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_CLOCK_MODULE' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_clock_module.v:62]
	Parameter MULT bound to: 6.000000 - type: float 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 4.545000 - type: float 
	Parameter OUT0_DIVIDE bound to: 12.000000 - type: float 
	Parameter OUT1_DIVIDE bound to: 6 - type: integer 
	Parameter OUT2_DIVIDE bound to: 12 - type: integer 
	Parameter OUT3_DIVIDE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 4.545000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_CLOCK_MODULE' (7#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_clock_module.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_SUPPORT_RESET_LOGIC' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support_reset_logic.v:62]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support_reset_logic.v:84]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_cdc_sync_exdes' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:104]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:143]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:153]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:154]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:155]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_cdc_sync_exdes' (8#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:104]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_SUPPORT_RESET_LOGIC' (9#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support_reset_logic.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_gt_common_wrapper' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_gt_common_wrapper.v:56]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter PLL0_FBDIV_IN bound to: 2 - type: integer 
	Parameter PLL1_FBDIV_IN bound to: 4 - type: integer 
	Parameter PLL0_FBDIV_45_IN bound to: 4 - type: integer 
	Parameter PLL1_FBDIV_45_IN bound to: 5 - type: integer 
	Parameter PLL0_REFCLK_DIV_IN bound to: 1 - type: integer 
	Parameter PLL1_REFCLK_DIV_IN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTPE2_COMMON' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:7441]
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK0_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK1_INVERTED bound to: 1'b0 
	Parameter IS_PLL0LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_PLL1LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter PLL0_DMON_CFG bound to: 1'b0 
	Parameter PLL1_DMON_CFG bound to: 1'b0 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL0_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL1_CFG bound to: 27'b000000111110000001111011100 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000001010000000000000001 
	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
	Parameter PLL0_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL1_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL0_FBDIV bound to: 2 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 4 - type: integer 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL1_FBDIV bound to: 4 - type: integer 
	Parameter PLL1_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTPE2_COMMON' (10#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:7441]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_gt_common_wrapper' (11#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_gt_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-10160-umma/realtime/aurora_8b10b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b' (12#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-10160-umma/realtime/aurora_8b10b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_support' (13#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support.v:53]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_STANDARD_CC_MODULE' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_standard_cc_module.v:65]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_STANDARD_CC_MODULE' (14#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_standard_cc_module.v:65]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_LL_TO_AXI_EXDES' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_ll_to_axi_exdes.v:62]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter BC bound to: 16 - type: integer 
	Parameter REM_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_LL_TO_AXI_EXDES' (15#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_ll_to_axi_exdes.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_AXI_TO_LL_EXDES' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_axi_to_ll_exdes.v:62]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter BC bound to: 16 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_AXI_TO_LL_EXDES' (16#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_axi_to_ll_exdes.v:62]
INFO: [Synth 8-638] synthesizing module 'vio_7series' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-10160-umma/realtime/vio_7series_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'vio_7series' (17#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-10160-umma/realtime/vio_7series_stub.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:539]
INFO: [Synth 8-638] synthesizing module 'ila_7series' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-10160-umma/realtime/ila_7series_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_7series' (18#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-10160-umma/realtime/ila_7series_stub.v:7]
WARNING: [Synth 8-689] width (77) of port connection 'probe0' does not match port width (64) of module 'ila_7series' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:541]
INFO: [Synth 8-4471] merging register 'LANE_UP_reg[0:3]' into 'lane_up_r_reg[0:3]' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:287]
WARNING: [Synth 8-3848] Net err_count_i_orig in module/entity aurora_8b10b_exdes does not have driver. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:240]
WARNING: [Synth 8-3848] Net init_clk_i_orig in module/entity aurora_8b10b_exdes does not have driver. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:201]
WARNING: [Synth 8-3848] Net gt_reset_i_orig in module/entity aurora_8b10b_exdes does not have driver. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:232]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_exdes' (19#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'LANE_UP' does not match port width (4) of module 'aurora_8b10b_exdes' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkAuroraIntra.v:400]
WARNING: [Synth 8-350] instance 'auroraIntraImport' of module 'aurora_8b10b_exdes' requires 22 connections, but only 21 given [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkAuroraIntra.v:389]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncFIFO.v:53]
	Parameter dataWidth bound to: 240 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter indxWidth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (20#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 8 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (20#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (21#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/MakeResetA.v:40]
INFO: [Synth 8-256] done synthesizing module 'mkAuroraIntra' (22#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkAuroraIntra.v:53]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncFIFO.v:53]
	Parameter dataWidth bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter indxWidth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (22#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (23#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
INFO: [Synth 8-638] synthesizing module 'NullReset' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/nullreset/NullReset.v:1]
INFO: [Synth 8-256] done synthesizing module 'NullReset' (24#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/nullreset/NullReset.v:1]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/FIFO2.v:51]
	Parameter width bound to: 240 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (25#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkControllerTop.v:349]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkControllerTop.v:357]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (26#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (26#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'mkControllerTop' (27#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkControllerTop.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 876.148 ; gain = 236.480
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_gen_ll_to_axi_pdu_i :LL_IP_SOF_N to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:413]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_gen_ll_to_axi_pdu_i :LL_IP_EOF_N to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:413]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_gen_ll_to_axi_pdu_i :LL_IP_REM[0] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:413]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_gen_ll_to_axi_pdu_i :LL_IP_REM[1] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:413]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_gen_ll_to_axi_pdu_i :LL_IP_REM[2] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:413]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_gen_ll_to_axi_pdu_i :LL_IP_REM[3] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:413]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[0] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[1] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[2] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[3] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[4] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[5] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[6] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[7] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[8] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[9] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[10] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[11] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[12] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[13] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[14] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TKEEP[15] to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
INFO: [Synth 8-3295] tying undriven pin \traffic.frame_chk_axi_to_ll_pdu_i :AXI4_S_IP_TX_TLAST to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:454]
WARNING: [Synth 8-3295] tying undriven pin auroraIntraImport:rx_en to constant 0 [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkAuroraIntra.v:389]
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx14.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx14.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx14.1/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx14.1/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx14.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml
Loading io standards from /opt/Xilinx14.1/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx14.1/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.

Processing XDC Constraints
Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-10160-umma/dcp_3/aurora_8b10b_in_context.xdc] for cell 'auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i'
Finished Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-10160-umma/dcp_3/aurora_8b10b_in_context.xdc] for cell 'auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i'
Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.xdc]
Finished Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.xdc]
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mkControllerTop_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/mkControllerTop_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/constraints/ac701.xdc]
Finished Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/constraints/ac701.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DCM_ADV => DCM_ADV (BUFG, GND, VCC, MMCME2_ADV): 2 instances


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.238 ; gain = 483.570
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for aurora_8b10b_i. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property DONT_TOUCH = true for \chipscope1.i_vio . (constraint file  NONE (auto generated), line NOLINE).
Applied set_property DONT_TOUCH = true for \chipscope1.i_ila . (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_rxp_i[3]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_rxp_i[2]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_rxp_i[1]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_rxp_i[0]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_rxn_i[3]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_rxn_i[2]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_rxn_i[1]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_rxn_i[0]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_TXP[3]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_TXP[2]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_TXP[1]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_TXP[0]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_TXN[3]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_TXN[2]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_TXN[1]. (constraint file  NONE (auto generated), line NOLINE).
Applied set_property BUFFER_TYPE = NONE for pins_aurora_TXN[0]. (constraint file  NONE (auto generated), line NOLINE).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.238 ; gain = 483.570
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.238 ; gain = 483.570
---------------------------------------------------------------------------------

WARNING: [Synth 8-3848] Net err_count_i_orig_orig in module/entity aurora_8b10b_exdes does not have driver. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:240]
WARNING: [Synth 8-3848] Net init_clk_i_orig in module/entity aurora_8b10b_exdes does not have driver. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:201]
WARNING: [Synth 8-3848] Net gt_reset_i_orig_orig in module/entity aurora_8b10b_exdes does not have driver. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:232]
INFO: [Synth 8-3969] The signal fifoMem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-3969] The signal fifoMem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-223] decloning instance 'auroraIfc/auroraIntraClockDiv2_fastrst' (SyncReset0) to 'auroraIfc/auroraIntraClockDiv2_slowrst'
INFO: [Synth 8-223] decloning instance 'clockdiv2_fastrst' (SyncReset0) to 'clockdiv2_slowrst'
INFO: [Synth 8-223] decloning instance 'rst50ifc' (MakeResetA) to 'rst50ifc2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  17 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 12    
+---Registers : 
	              240 Bit    Registers := 4     
	              128 Bit    Registers := 1     
	              121 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 13    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---RAMs : 
	               7K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mkControllerTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SyncReset0 
Detailed RTL Component Info : 
Module ResetInverter 
Detailed RTL Component Info : 
Module SyncResetA 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module aurora_8b10b_CLOCK_MODULE 
Detailed RTL Component Info : 
Module aurora_8b10b_cdc_sync_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_8b10b_SUPPORT_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module aurora_8b10b_gt_common_wrapper 
Detailed RTL Component Info : 
Module aurora_8b10b_support 
Detailed RTL Component Info : 
Module aurora_8b10b_STANDARD_CC_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aurora_8b10b_LL_TO_AXI_EXDES 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module aurora_8b10b_AXI_TO_LL_EXDES 
Detailed RTL Component Info : 
+---Adders : 
	  17 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aurora_8b10b_exdes 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module SyncFIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 4     
+---Registers : 
	              240 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncResetA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module MakeResetA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mkAuroraIntra 
Detailed RTL Component Info : 
+---Registers : 
	              121 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncFIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NullReset 
Detailed RTL Component Info : 
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	              240 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncResetA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[0] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[1] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[2] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[3] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[4] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[5] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[6] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/traffic.frame_chk_axi_to_ll_pdu_i/new_pkt_r_reg ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\recvQ/dGDeqPtr_reg[0] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\recvQ/dGDeqPtr_reg_rep[6] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\recvQ/dGDeqPtr_reg_rep[5] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\sendQ/dGDeqPtr_reg[0] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\sendQ/dGDeqPtr_reg_rep[6] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\sendQ/dGDeqPtr_reg_rep[5] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[0] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[1] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[2] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[3] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[4] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[5] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\auroraIntraImport/standard_cc_module_i/prepare_count_r_reg[6] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\recvQ/dGDeqPtr_reg[0] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\sendQ/dGDeqPtr_reg[0] ) is unused and will be removed from module mkAuroraIntra.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg_rep[6] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg_rep[5] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr_reg[6] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr_reg[5] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr_reg[4] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr_reg[3] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr_reg[2] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr_reg[1] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr_reg[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg_rep[4] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg_rep[3] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg_rep[2] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg_rep[1] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg_rep[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dEnqPtr_reg[5] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dEnqPtr_reg[4] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dEnqPtr_reg[3] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dEnqPtr_reg[2] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dEnqPtr_reg[1] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dEnqPtr_reg[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg[6] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg[5] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg[4] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg[3] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg[2] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr_reg[1] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dNotEmptyReg_reg) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr1_reg[6] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr1_reg[5] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr1_reg[4] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr1_reg[3] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr1_reg[2] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr1_reg[1] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dGDeqPtr1_reg[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sDeqPtr_reg[5] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sDeqPtr_reg[4] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sDeqPtr_reg[3] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sDeqPtr_reg[2] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sDeqPtr_reg[1] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sDeqPtr_reg[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr1_reg[6] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr1_reg[5] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr1_reg[4] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr1_reg[3] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr1_reg[2] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr1_reg[1] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sGEnqPtr1_reg[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sNotFullReg_reg) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dSyncReg1_reg[5] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dSyncReg1_reg[4] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dSyncReg1_reg[3] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dSyncReg1_reg[2] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dSyncReg1_reg[1] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dSyncReg1_reg[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sSyncReg1_reg[5] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sSyncReg1_reg[4] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sSyncReg1_reg[3] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sSyncReg1_reg[2] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sSyncReg1_reg[1] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sSyncReg1_reg[0] ) is unused and will be removed from module SyncFIFO__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rstSync/reset_hold_reg[8] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rstSync/reset_hold_reg[7] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rstSync/reset_hold_reg[6] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rstSync/reset_hold_reg[5] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rstSync/reset_hold_reg[4] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rstSync/reset_hold_reg[3] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rstSync/reset_hold_reg[2] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rstSync/reset_hold_reg[1] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rstSync/reset_hold_reg[0] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\rst50ifc/rst_reg ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\auroraResetCounter_reg[28] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\auroraResetCounter_reg[29] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\auroraResetCounter_reg[30] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\auroraResetCounter_reg[31] ) is unused and will be removed from module mkControllerTop.
WARNING: [Synth 8-3332] Sequential element (\ledC_reg[31] ) is unused and will be removed from module mkControllerTop.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1188.266 ; gain = 548.598
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------+
|Module Name | RTL Object  | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name  | 
+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------+
|SyncFIFO    | fifoMem_reg | 32 X 240(WRITE_FIRST)  | W |   | 32 X 240(WRITE_FIRST)  |   | R | Port A and B | 1      | 3      | SyncFIFO/extram    | 
|SyncFIFO    | fifoMem_reg | 32 X 32(WRITE_FIRST)   | W |   | 32 X 32(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | SyncFIFO/extram__1 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys_clk_rst/reset_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys_clk_rst/reset_hold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\auroraIfc/auroraIntraImport/standard_cc_module_i/cc_count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys_clk_rst/reset_hold_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rst_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rstSync/reset_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/auroraIntraClockDiv2_rst_n/reset_hold_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rstSync/reset_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/auroraIntraClockDiv2_rst_n/reset_hold_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rstSync/reset_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rstSync/reset_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rstSync/reset_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rstSync/reset_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rstSync/reset_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rstSync/reset_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auroraIfc/rst50ifc/rstSync/reset_hold_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1230.516 ; gain = 590.848
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1230.516 ; gain = 590.848
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1230.516 ; gain = 590.848
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1230.516 ; gain = 590.848
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/err_count_i_orig_inferred :in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/err_count_i_orig_inferred :in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/err_count_i_orig_inferred :in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/err_count_i_orig_inferred :in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/err_count_i_orig_inferred :in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/err_count_i_orig_inferred :in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/err_count_i_orig_inferred :in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/err_count_i_orig_inferred :in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/init_clk_i_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \auroraIfc/auroraIntraImport/gt_reset_i_orig_inferred :in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1230.516 ; gain = 590.848
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1230.516 ; gain = 590.848
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1230.516 ; gain = 590.848
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+----------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mkControllerTop | clockdiv2_rst_n/reset_hold_reg[2]                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkControllerTop | auroraIfc/auroraIntraImport/standard_cc_module_i/count_13d_srl_r_reg[11] | 13     | 1     | YES          | NO                 | NO                | 1      | 0       | 
+----------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_7series   |         1|
|2     |ila_7series   |         1|
|3     |aurora_8b10b  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |aurora_8b10b |     1|
|2     |ila_7series  |     1|
|3     |vio_7series  |     1|
|4     |BUFG         |    10|
|5     |CARRY4       |    15|
|6     |DCM_ADV      |     2|
|7     |GTPE2_COMMON |     1|
|8     |IBUFDS_GTE2  |     1|
|9     |LUT1         |   119|
|10    |LUT2         |   128|
|11    |LUT3         |   129|
|12    |LUT4         |    32|
|13    |LUT5         |    25|
|14    |LUT6         |   272|
|15    |MMCME2_ADV   |     1|
|16    |MUXF7        |     1|
|17    |RAMB18E1     |     2|
|18    |RAMB36E1     |     6|
|19    |SRL16E       |     2|
|20    |FDCE         |    63|
|21    |FDPE         |     8|
|22    |FDRE         |   927|
|23    |FDSE         |   120|
|24    |IBUF         |     2|
|25    |IBUFDS       |     1|
|26    |OBUF         |     4|
+------+-------------+------+

Report Instance Areas: 
+------+------------------------------+---------------------------------+------+
|      |Instance                      |Module                           |Cells |
+------+------------------------------+---------------------------------+------+
|1     |top                           |                                 |  2096|
|2     |  auroraIfc                   |mkAuroraIntra                    |  1278|
|3     |    auroraIntraImport         |aurora_8b10b_exdes               |   517|
|4     |      aurora_module_i         |aurora_8b10b_support             |   269|
|5     |        clock_module_i        |aurora_8b10b_CLOCK_MODULE        |     6|
|6     |        gt_common_support     |aurora_8b10b_gt_common_wrapper   |     1|
|7     |        support_reset_logic_i |aurora_8b10b_SUPPORT_RESET_LOGIC |    39|
|8     |          gt_rst_r_cdc_sync   |aurora_8b10b_cdc_sync_exdes      |    26|
|9     |      standard_cc_module_i    |aurora_8b10b_STANDARD_CC_MODULE  |    69|
|10    |    recvQ                     |SyncFIFO                         |   208|
|11    |    rst50ifc2                 |MakeResetA_0                     |    17|
|12    |      rstSync                 |SyncResetA__parameterized0_2     |     9|
|13    |    sendQ                     |SyncFIFO_1                       |   207|
|14    |  clockdiv2_rst_n             |SyncResetA                       |     3|
|15    |  platform_auroraRQ           |FIFO2                            |   737|
|16    |  rst50ifc2                   |MakeResetA                       |     1|
|17    |    rstSync                   |SyncResetA__parameterized0       |     1|
+------+------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1230.516 ; gain = 590.848
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 178 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1230.516 ; gain = 590.848
INFO: [Project 1-454] Reading design checkpoint '/home/wjun/bluedbm_work/bluedbm/controller/xilinx/vio_7series/vio_7series.dcp' for cell 'auroraIfc/auroraIntraImport/chipscope1.i_vio'
INFO: [Project 1-454] Reading design checkpoint '/home/wjun/bluedbm_work/bluedbm/controller/xilinx/ila_7series/ila_7series.dcp' for cell 'auroraIfc/auroraIntraImport/chipscope1.i_ila'
INFO: [Project 1-454] Reading design checkpoint '/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b.dcp' for cell 'auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i'
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'auroraIfc/auroraIntraClockDiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
INFO: [Netlist 29-35] All phase shift calculations for instance 'clockdiv2_clkdiv/MMCM_ADV_INST' will be rounded to the nearest phase fraction.
Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/vio_7series/vio_7series.xdc] for cell 'auroraIfc/auroraIntraImport/chipscope1.i_vio/inst'
Finished Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/vio_7series/vio_7series.xdc] for cell 'auroraIfc/auroraIntraImport/chipscope1.i_vio/inst'
Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/ila_7series/constraints/ila.xdc] for cell 'auroraIfc/auroraIntraImport/chipscope1.i_ila'
Finished Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/ila_7series/constraints/ila.xdc] for cell 'auroraIfc/auroraIntraImport/chipscope1.i_ila'
Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.xdc]
Finished Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.xdc]
Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/constraints/ac701.xdc]
Finished Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/constraints/ac701.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/home/wjun/bluedbm_work/bluedbm/controller/xilinx/vio_7series/vio_7series.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/wjun/bluedbm_work/bluedbm/controller/xilinx/ila_7series/ila_7series.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b.dcp'
Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b_clocks.xdc] for cell 'auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b_clocks.xdc:65]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.699 ; gain = 393.418
INFO: [Vivado 12-3489] Using the max delay datapath only value '9.091' scoped to cell 'auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i' from the checkpoint. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b_clocks.xdc:68]
INFO: [Vivado 12-3489] Using the max delay datapath only value '20.000' scoped to cell 'auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i' from the checkpoint. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b_clocks.xdc:74]
Finished Parsing XDC File [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b_clocks.xdc] for cell 'auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 72 instances
  DCM_ADV => DCM_ADV (GND, MMCME2_ADV, VCC, BUFG): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
260 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1712.699 ; gain = 919.414
# write_checkpoint -force $outputDir/mkcontrollertop_post_synth
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1712.703 ; gain = 0.000
# report_timing_summary -verbose  -file $outputDir/mkcontrollertop_post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/mkcontrollertop_post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_utilization -verbose -file $outputDir/mkcontrollertop_post_synth_utilization.txt
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1717.719 ; gain = 0.000
# report_datasheet -file $outputDir/mkcontrollertop_post_synth_datasheet.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# write_verilog -force $outputDir/mkcontrollertop_netlist.v
# write_debug_probes -force probes.ltx
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1717.727 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-3825] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.cache/46e2157f".
INFO: [Common 17-87] Messaging disabled: WARNING limit exceeded.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1717.727 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: b60e68bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1717.727 ; gain = 0.000

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: a762d9e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1717.727 ; gain = 0.000

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 524 cells.
Phase 3 Constant Propagation | Checksum: 10b475c94

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.727 ; gain = 0.000

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2613 unconnected nets.
INFO: [Opt 31-11] Eliminated 888 unconnected cells.
Phase 4 Sweep | Checksum: 1c1fe2a1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1717.727 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c1fe2a1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1717.727 ; gain = 0.000
Implement Debug Cores | Checksum: b60e68bb
Logic Optimization | Checksum: cbb2253a

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1c1fe2a1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1717.727 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 236 BRAM(s) out of a total of 240 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 245 newly gated: 8 Total Ports: 480
Number of Flops added for Enable Generation: 2

Ending Power Optimization Task | Checksum: dee12bea

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2097.898 ; gain = 380.172
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2097.898 ; gain = 380.176
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2097.906 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2097.906 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: e35c976f

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2097.906 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: e35c976f

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2097.906 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: e35c976f

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2097.906 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 1825918fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2111.926 ; gain = 14.020
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 1825918fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 3b58de67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 3b58de67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2111.926 ; gain = 14.020
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 3b58de67

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2111.926 ; gain = 14.020
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ea828924

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 169e447f3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2111.926 ; gain = 14.020
Phase 1.1.6.1 Place Init Design | Checksum: 17429feb6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.926 ; gain = 14.020
Phase 1.1.6 Build Placer Netlist Model | Checksum: 17429feb6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 1a0ec9585

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.926 ; gain = 14.020
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 1a0ec9585

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.926 ; gain = 14.020
Phase 1.1 Placer Initialization Core | Checksum: 1a0ec9585

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.926 ; gain = 14.020
Phase 1 Placer Initialization | Checksum: 1a0ec9585

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f972c676

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f972c676

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20a113073

Time (s): cpu = 00:01:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 212f74bb3

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1bc2ad8a7

Time (s): cpu = 00:01:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2111.926 ; gain = 14.020

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1bc9809b3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 2117.938 ; gain = 20.031

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bc9809b3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2117.938 ; gain = 20.031
Phase 3 Detail Placement | Checksum: 1bc9809b3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2117.938 ; gain = 20.031

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 11b14c9ba

Time (s): cpu = 00:01:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2117.938 ; gain = 20.031

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.826. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 14858f26e

Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2117.938 ; gain = 20.031
Phase 4.2 Post Placement Optimization | Checksum: 14858f26e

Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2117.938 ; gain = 20.031

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 14858f26e

Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2117.938 ; gain = 20.031

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 14858f26e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2117.938 ; gain = 20.031
Phase 4.4 Placer Reporting | Checksum: 14858f26e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2117.938 ; gain = 20.031

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 15bbacda0

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2117.938 ; gain = 20.031
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15bbacda0

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2117.938 ; gain = 20.031
Ending Placer Task | Checksum: c58bddc7

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2117.938 ; gain = 20.031
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2117.938 ; gain = 20.039
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/mkcontrollertop_post_place
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2117.945 ; gain = 0.000
# report_timing_summary -file $outputDir/mkcontrollertop_post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f68eae30

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2125.953 ; gain = 8.008

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f68eae30

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2125.957 ; gain = 8.012
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 62211e10

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2155.469 ; gain = 37.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.76   | TNS=0      | WHS=-0.346 | THS=-181   |

Phase 2 Router Initialization | Checksum: 1ac3297b3

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2155.469 ; gain = 37.523

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ae6a15f4

Time (s): cpu = 00:01:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 519
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 4ba30ae9

Time (s): cpu = 00:01:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2340.469 ; gain = 222.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.59   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 120046524

Time (s): cpu = 00:01:41 ; elapsed = 00:00:55 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1cbe9ada9

Time (s): cpu = 00:01:42 ; elapsed = 00:00:56 . Memory (MB): peak = 2340.469 ; gain = 222.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.59   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 54ffa888

Time (s): cpu = 00:01:42 ; elapsed = 00:00:56 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 125c48138

Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2340.469 ; gain = 222.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.59   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 125c48138

Time (s): cpu = 00:01:43 ; elapsed = 00:00:57 . Memory (MB): peak = 2340.469 ; gain = 222.523
Phase 4 Rip-up And Reroute | Checksum: 125c48138

Time (s): cpu = 00:01:43 ; elapsed = 00:00:57 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 125c48138

Time (s): cpu = 00:01:45 ; elapsed = 00:00:58 . Memory (MB): peak = 2340.469 ; gain = 222.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.6    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 125c48138

Time (s): cpu = 00:01:45 ; elapsed = 00:00:58 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 125c48138

Time (s): cpu = 00:01:46 ; elapsed = 00:00:58 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 125c48138

Time (s): cpu = 00:01:49 ; elapsed = 00:00:59 . Memory (MB): peak = 2340.469 ; gain = 222.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.6    | TNS=0      | WHS=0.067  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 125c48138

Time (s): cpu = 00:01:49 ; elapsed = 00:00:59 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.29811 %
  Global Horizontal Routing Utilization  = 2.65823 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 125c48138

Time (s): cpu = 00:01:50 ; elapsed = 00:00:59 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 125c48138

Time (s): cpu = 00:01:50 ; elapsed = 00:00:59 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: f2f0f88d

Time (s): cpu = 00:01:50 ; elapsed = 00:01:00 . Memory (MB): peak = 2340.469 ; gain = 222.523

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.6    | TNS=0      | WHS=0.067  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: f2f0f88d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2340.469 ; gain = 222.523
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: f2f0f88d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2340.469 ; gain = 222.523

Routing Is Done.

Time (s): cpu = 00:01:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2340.469 ; gain = 222.523
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:03 . Memory (MB): peak = 2340.469 ; gain = 222.523
# write_checkpoint -force $outputDir/mkcontrollertop_post_route
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.473 ; gain = 0.000
# report_timing_summary -file $outputDir/mkcontrollertop_post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/mkcontrollertop_post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/mkcontrollertop_clock_util.rpt
# report_utilization -file $outputDir/mkcontrollertop_post_route_util.rpt
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2340.473 ; gain = 0.000
# report_datasheet -file $outputDir/mkcontrollertop_post_route_datasheet.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# write_xdc -no_fixed_only -force $outputDir/mkcontrollertop_impl.xdc
CRITICAL WARNING: [Constraints 18-69] Multiple LOCs on an object are not supported in this version of software. There does not exist an XDC equivalent. It will not be converted. Usually this is because there are alternative mechanisms to do the same thing, and there is no direct translation available.
# write_bitstream -force -bin_file $outputDir/mkControllerTop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hw/mkControllerTop.bit...
Writing bitstream ./hw/mkControllerTop.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 2489.160 ; gain = 148.688
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 01:45:27 2014...
