# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../pattern.srcs/sources_1/imports/HDL" \
"../../../../pattern.srcs/sources_1/imports/HDL/pattern.v" \
"../../../../pattern.srcs/sources_1/imports/HDL/pckgen.v" \
"../../../../pattern.srcs/sources_1/imports/HDL/syncgen.v" \
"../../../../pattern.srcs/sim_2/imports/SIM/pattern_test2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
