#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 14 02:11:17 2024
# Process ID: 24297
# Current directory: /home/Sharika/icdesign
# Command line: vivado -mode batch -source tcl_add.tcl -tclargs file
# Log file: /home/Sharika/icdesign/vivado.log
# Journal file: /home/Sharika/icdesign/vivado.jou
#-----------------------------------------------------------
source tcl_add.tcl
# create_project -force [pwd]/Automation/Project_2 -part xc7a200tfbg676-2
# set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
# set verilog_files [glob -nocomplain [pwd]/code/*.v]
# foreach file $verilog_files {
#     add_files -norecurse $file
# }
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 02:11:28 2024...
