OSS_CVC_7.00b-x86_64-rhel6x of 07/07/14 (Linux-elf).
Copyright (c) 1991-2014 Tachyon Design Automation Corp.
  All Rights reserved.  Licensed software subject to prohibitions and
  restrictions.  See OSS CVC artistic license included with release.
Today is Mon Jan 26 22:16:57 2026.
Elaborating source file "baud_rate_generator.v"
**baud_rate_generator.v(37) ERROR** [1062] statement starting token expected - ( read
**baud_rate_generator.v(47) ERROR** [991] module type, gate or udp name expected - Verilog keyword: end read
**baud_rate_generator.v(49) ERROR** [1062] statement starting token expected - always read
**baud_rate_generator.v(49) ERROR** [940] end of file read inside attribute_instance (* ... *)
** ERROR** [700] cannot open Verilog input file testbench.v - skipped
**testbench.v(49) FATAL ERROR** [315] unexpected EOF while skipping to statement token ;
