Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Thu Oct  7 10:41:43 2021
| Host             : usera-computer running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file out/post_synth_power.rpt
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.270 |
| Dynamic (W)              | 2.118 |
| Device Static (W)        | 0.151 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 58.8  |
| Junction Temperature (C) | 51.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.066 |       15 |       --- |             --- |
| Slice Logic              |     0.116 |    32812 |       --- |             --- |
|   LUT as Logic           |     0.098 |    14971 |     17600 |           85.06 |
|   CARRY4                 |     0.013 |     1310 |      4400 |           29.77 |
|   Register               |     0.005 |    13084 |     35200 |           37.17 |
|   F7/F8 Muxes            |    <0.001 |      335 |     17600 |            1.90 |
|   LUT as Shift Register  |    <0.001 |       72 |      6000 |            1.20 |
|   Others                 |     0.000 |      418 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |     0.000 |       24 |      6000 |            0.40 |
| Signals                  |     0.116 |    28393 |       --- |             --- |
| Block RAM                |     0.103 |       34 |        60 |           56.67 |
| PLL                      |     0.097 |        1 |         2 |           50.00 |
| DSPs                     |     0.040 |       47 |        80 |           58.75 |
| I/O                      |     0.286 |       95 |       100 |           95.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.292 |        1 |       --- |             --- |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     2.269 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.449 |       0.439 |      0.010 |
| Vccaux    |       1.800 |     0.069 |       0.057 |      0.012 |
| Vcco33    |       3.300 |     0.082 |       0.081 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.008 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.716 |       0.678 |      0.038 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+---------------------------------------------------------------------+-----------------+
| Clock          | Domain                                                              | Constraint (ns) |
+----------------+---------------------------------------------------------------------+-----------------+
| adc_clk        | adc_clk_p_i                                                         |             8.0 |
| clk_fb         | pll/clk_fb                                                          |             8.0 |
| clk_fpga_0     | i_ps/system_i/test_i/processing_system7/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| clk_fpga_1     | i_ps/system_i/test_i/processing_system7/inst/FCLK_CLK_unbuffered[1] |             4.0 |
| clk_fpga_2     | i_ps/system_i/test_i/processing_system7/inst/FCLK_CLK_unbuffered[2] |            20.0 |
| clk_fpga_3     | i_ps/system_i/test_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |             5.0 |
| pll_adc_clk    | pll/clk_adc                                                         |             8.0 |
| pll_dac_clk_1x | pll/clk_dac_1x                                                      |             8.0 |
| pll_dac_clk_2p | pll/clk_dac_2p                                                      |             4.0 |
| pll_dac_clk_2x | pll/clk_dac_2x                                                      |             4.0 |
| pll_pwm_clk    | pll/clk_pwm                                                         |             4.0 |
| pll_ser_clk    | pll/clk_ser                                                         |             4.0 |
| rx_clk         | daisy_p_i[1]                                                        |             4.0 |
+----------------+---------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| red_pitaya_top                                         |     2.118 |
|   i_ams                                                |     0.004 |
|   i_asg                                                |     0.064 |
|     TTL                                                |    <0.001 |
|     adv_trig_a                                         |     0.001 |
|     adv_trig_b                                         |     0.001 |
|     c1                                                 |     0.004 |
|     ch[0]                                              |     0.025 |
|     ch[1]                                              |     0.025 |
|     e1                                                 |    <0.001 |
|     e3                                                 |    <0.001 |
|     prng                                               |     0.002 |
|   i_dsp                                                |     0.285 |
|     dac_saturate[0]                                    |    <0.001 |
|     dac_saturate[1]                                    |    <0.001 |
|     genblk2[0].i_pid                                   |     0.010 |
|     genblk2[1].i_pid                                   |     0.010 |
|     genblk2[2].i_pid                                   |     0.010 |
|     genblk3[3].i_trigger                               |     0.007 |
|       triggerfilter                                    |     0.003 |
|         genblk2[0].lpf                                 |     0.003 |
|     genblk4[4].iir                                     |     0.027 |
|       iir_inputfilter                                  |     0.002 |
|         genblk2[0].lpf                                 |     0.002 |
|       p_ay1_module                                     |    <0.001 |
|       p_ay2_module                                     |    <0.001 |
|       p_by0_module                                     |    <0.001 |
|       p_by1_module                                     |    <0.001 |
|       s_dat_o_module                                   |    <0.001 |
|       s_y0_module                                      |    <0.001 |
|       s_z0_module                                      |    <0.001 |
|     genblk5[5].iq                                      |     0.061 |
|       demodulator                                      |     0.004 |
|       inputfilter                                      |     0.003 |
|         genblk2[0].lpf                                 |     0.003 |
|       iq_fgen                                          |     0.018 |
|       iqfilter[0]                                      |     0.009 |
|         genblk2[0].lpf                                 |     0.004 |
|         genblk2[1].lpf                                 |     0.005 |
|       iqfilter[1]                                      |     0.009 |
|         genblk2[0].lpf                                 |     0.004 |
|         genblk2[1].lpf                                 |     0.005 |
|       modulator                                        |     0.010 |
|         firstproduct_saturation[0]                     |     0.002 |
|         firstproduct_saturation[1]                     |     0.002 |
|         i0_product_and_sat                             |     0.002 |
|         sumsaturation                                  |    <0.001 |
|       pfd_block                                        |    <0.001 |
|     genblk5[6].iq                                      |     0.061 |
|       demodulator                                      |     0.004 |
|       inputfilter                                      |     0.003 |
|         genblk2[0].lpf                                 |     0.003 |
|       iq_fgen                                          |     0.018 |
|       iqfilter[0]                                      |     0.009 |
|         genblk2[0].lpf                                 |     0.004 |
|         genblk2[1].lpf                                 |     0.005 |
|       iqfilter[1]                                      |     0.009 |
|         genblk2[0].lpf                                 |     0.004 |
|         genblk2[1].lpf                                 |     0.005 |
|       modulator                                        |     0.010 |
|         firstproduct_saturation[0]                     |     0.002 |
|         firstproduct_saturation[1]                     |     0.002 |
|         i0_product_and_sat                             |     0.002 |
|         sumsaturation                                  |    <0.001 |
|       pfd_block                                        |    <0.001 |
|     genblk6[7].iq_2_outputs                            |     0.082 |
|       demodulator                                      |     0.004 |
|       inputfilter                                      |     0.003 |
|         genblk2[0].lpf                                 |     0.003 |
|       iq_fgen                                          |     0.018 |
|       iqfilter[0]                                      |     0.018 |
|         genblk2[0].lpf                                 |     0.004 |
|         genblk2[1].lpf                                 |     0.004 |
|         genblk2[2].lpf                                 |     0.004 |
|         genblk2[3].lpf                                 |     0.004 |
|       iqfilter[1]                                      |     0.018 |
|         genblk2[0].lpf                                 |     0.005 |
|         genblk2[1].lpf                                 |     0.005 |
|         genblk2[2].lpf                                 |     0.005 |
|         genblk2[3].lpf                                 |     0.005 |
|       modulator                                        |     0.012 |
|         firstproduct_saturation[0]                     |     0.002 |
|         firstproduct_saturation[1]                     |     0.002 |
|         i0_product_and_sat                             |     0.002 |
|         q0_product_and_sat                             |     0.002 |
|         sumsaturation                                  |    <0.001 |
|       pfd_block                                        |    <0.001 |
|     mult                                               |     0.002 |
|   i_hk                                                 |    <0.001 |
|   i_iobufn[0]                                          |     0.000 |
|   i_iobufn[1]                                          |     0.000 |
|   i_iobufn[2]                                          |     0.000 |
|   i_iobufn[3]                                          |     0.000 |
|   i_iobufn[4]                                          |     0.000 |
|   i_iobufn[5]                                          |     0.000 |
|   i_iobufn[6]                                          |     0.000 |
|   i_iobufn[7]                                          |     0.000 |
|   i_iobufp[0]                                          |     0.000 |
|   i_iobufp[1]                                          |     0.000 |
|   i_iobufp[2]                                          |     0.000 |
|   i_iobufp[3]                                          |     0.000 |
|   i_iobufp[4]                                          |     0.000 |
|   i_iobufp[5]                                          |     0.000 |
|   i_iobufp[6]                                          |     0.000 |
|   i_iobufp[7]                                          |     0.000 |
|   i_ps                                                 |     1.311 |
|     axi_master[0]                                      |     0.001 |
|       axi_awfifo_reg_0_15_30_35                        |    <0.001 |
|       axi_awfifo_reg_0_15_36_36                        |    <0.001 |
|       axi_wfifo_reg_0_15_60_65                         |    <0.001 |
|     axi_master[1]                                      |     0.001 |
|       axi_awfifo_reg_0_15_30_35                        |    <0.001 |
|       axi_awfifo_reg_0_15_36_36                        |    <0.001 |
|       axi_wfifo_reg_0_15_60_65                         |    <0.001 |
|     axi_slave_gp0                                      |     0.001 |
|     system_i                                           |     1.305 |
|       test_i                                           |     1.305 |
|         axi_protocol_converter_0                       |     0.011 |
|           inst                                         |     0.011 |
|             gen_axilite.gen_b2s_conv.axilite_b2s       |     0.011 |
|               MI_REG                                   |     0.000 |
|                 ar_pipe                                |     0.000 |
|                 aw_pipe                                |     0.000 |
|                 axi_infrastructure_v1_1_0_axi2vector_0 |     0.000 |
|                 axi_infrastructure_v1_1_0_vector2axi_0 |     0.000 |
|                 b_pipe                                 |     0.000 |
|                 r_pipe                                 |     0.000 |
|                 w_pipe                                 |     0.000 |
|               RD.ar_channel_0                          |     0.001 |
|                 ar_cmd_fsm_0                           |    <0.001 |
|                 cmd_translator_0                       |     0.001 |
|                   incr_cmd_0                           |    <0.001 |
|                   wrap_cmd_0                           |    <0.001 |
|               RD.r_channel_0                           |     0.002 |
|                 rd_data_fifo_0                         |     0.001 |
|                 transaction_fifo_0                     |    <0.001 |
|               SI_REG                                   |     0.005 |
|                 ar_pipe                                |     0.002 |
|                 aw_pipe                                |     0.002 |
|                 axi_infrastructure_v1_1_0_axi2vector_0 |     0.000 |
|                 axi_infrastructure_v1_1_0_vector2axi_0 |     0.000 |
|                 b_pipe                                 |    <0.001 |
|                 r_pipe                                 |     0.001 |
|                 w_pipe                                 |     0.000 |
|               WR.aw_channel_0                          |     0.001 |
|                 aw_cmd_fsm_0                           |    <0.001 |
|                 cmd_translator_0                       |     0.001 |
|                   incr_cmd_0                           |    <0.001 |
|                   wrap_cmd_0                           |    <0.001 |
|               WR.b_channel_0                           |    <0.001 |
|                 bid_fifo_0                             |    <0.001 |
|                 bresp_fifo_0                           |    <0.001 |
|         proc_sys_reset                                 |    <0.001 |
|           U0                                           |    <0.001 |
|             EXT_LPF                                    |    <0.001 |
|               ACTIVE_LOW_AUX.ACT_LO_AUX                |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                |    <0.001 |
|             SEQ                                        |    <0.001 |
|               SEQ_COUNTER                              |    <0.001 |
|         processing_system7                             |     1.293 |
|           inst                                         |     1.293 |
|             xlnx_axi_wrshim_unwrap_inst_gp0            |    <0.001 |
|             xlnx_axi_wrshim_unwrap_inst_gp1            |    <0.001 |
|         xlconstant                                     |     0.000 |
|           inst                                         |     0.000 |
|   i_scope                                              |     0.053 |
|   pll                                                  |     0.097 |
|   pwm[0]                                               |     0.002 |
|   pwm[1]                                               |     0.002 |
|   pwm[2]                                               |     0.002 |
|   pwm[3]                                               |     0.002 |
+--------------------------------------------------------+-----------+


