

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:12:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ProductPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |                                      |                            |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
        |               Instance               |           Module           |   min   |   max   |    min    |    max    | min | max |                      Type                     |
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |grp_matrixmul_Pipeline_Product_fu_81  |matrixmul_Pipeline_Product  |        8|        8|  80.000 ns|  80.000 ns|    4|    4|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row     |      105|      105|        35|          -|          -|     3|        no|
        | + Col    |       33|       33|        11|          -|          -|     3|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      60|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|      92|     132|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      49|    -|
|Register         |        -|     -|      22|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     114|     241|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |grp_matrixmul_Pipeline_Product_fu_81  |matrixmul_Pipeline_Product  |        0|   1|  92|  132|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |Total                                 |                            |        0|   1|  92|  132|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_107_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln21_fu_137_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln28_fu_147_p2   |         +|   0|  0|  12|           4|           4|
    |sub_ln26_fu_125_p2   |         -|   0|  0|  12|           4|           4|
    |icmp_ln19_fu_101_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln21_fu_131_p2  |      icmp|   0|  0|   9|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  60|          16|          14|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    |i_fu_48    |   9|          2|    2|          4|
    |j_reg_69   |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  49|         10|    5|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |add_ln19_reg_180                                   |  2|   0|    2|          0|
    |add_ln21_reg_194                                   |  2|   0|    2|          0|
    |add_ln28_reg_199                                   |  4|   0|    4|          0|
    |ap_CS_fsm                                          |  5|   0|    5|          0|
    |grp_matrixmul_Pipeline_Product_fu_81_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_48                                            |  2|   0|    2|          0|
    |j_reg_69                                           |  2|   0|    2|          0|
    |sub_ln26_reg_185                                   |  4|   0|    4|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 22|   0|   22|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../files/matrixmul.cpp:19]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_loc = alloca i64 1"   --->   Operation 7 'alloca' 'tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../files/matrixmul.cpp:4]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 0, i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 15 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln19 = br void %Col" [../files/matrixmul.cpp:19]   --->   Operation 16 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.54ns)   --->   "%icmp_ln19 = icmp_eq  i2 %i_1, i2 3" [../files/matrixmul.cpp:19]   --->   Operation 18 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.54ns)   --->   "%add_ln19 = add i2 %i_1, i2 1" [../files/matrixmul.cpp:19]   --->   Operation 19 'add' 'add_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %Col.split, void %for.end27" [../files/matrixmul.cpp:19]   --->   Operation 20 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %i_1" [../files/matrixmul.cpp:26]   --->   Operation 21 'zext' 'zext_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [../files/matrixmul.cpp:26]   --->   Operation 22 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.79ns)   --->   "%sub_ln26 = sub i4 %p_shl, i4 %zext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 23 'sub' 'sub_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:19]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../files/matrixmul.cpp:19]   --->   Operation 25 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%br_ln21 = br void %Product" [../files/matrixmul.cpp:21]   --->   Operation 26 'br' 'br_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 27 'ret' 'ret_ln31' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %Col.split, i2 %add_ln21, void %Product.split" [../files/matrixmul.cpp:21]   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.54ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 3" [../files/matrixmul.cpp:21]   --->   Operation 29 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %j, i2 1" [../files/matrixmul.cpp:21]   --->   Operation 30 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %Product.split, void %for.inc25" [../files/matrixmul.cpp:21]   --->   Operation 31 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %j" [../files/matrixmul.cpp:28]   --->   Operation 32 'zext' 'zext_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln28 = add i4 %sub_ln26, i4 %zext_ln28" [../files/matrixmul.cpp:28]   --->   Operation 33 'add' 'add_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [2/2] (1.47ns)   --->   "%call_ln26 = call void @matrixmul_Pipeline_Product, i4 %sub_ln26, i8 %a, i2 %j, i8 %b, i16 %tmp_loc" [../files/matrixmul.cpp:26]   --->   Operation 34 'call' 'call_ln26' <Predicate = (!icmp_ln21)> <Delay = 1.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 %add_ln19, i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 35 'store' 'store_ln19' <Predicate = (icmp_ln21)> <Delay = 0.42>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln19 = br void %Col" [../files/matrixmul.cpp:19]   --->   Operation 36 'br' 'br_ln19' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln26 = call void @matrixmul_Pipeline_Product, i4 %sub_ln26, i8 %a, i2 %j, i8 %b, i16 %tmp_loc" [../files/matrixmul.cpp:26]   --->   Operation 37 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %add_ln28" [../files/matrixmul.cpp:28]   --->   Operation 38 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln28_1" [../files/matrixmul.cpp:28]   --->   Operation 39 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:21]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../files/matrixmul.cpp:21]   --->   Operation 41 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_loc_load = load i16 %tmp_loc"   --->   Operation 42 'load' 'tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_loc_load, i4 %res_addr" [../files/matrixmul.cpp:28]   --->   Operation 43 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln21 = br void %Product" [../files/matrixmul.cpp:21]   --->   Operation 44 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111]
tmp_loc                (alloca           ) [ 001111]
spectopmodule_ln4      (spectopmodule    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
store_ln19             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
i_1                    (load             ) [ 000000]
icmp_ln19              (icmp             ) [ 001111]
add_ln19               (add              ) [ 000111]
br_ln19                (br               ) [ 000000]
zext_ln26              (zext             ) [ 000000]
p_shl                  (bitconcatenate   ) [ 000000]
sub_ln26               (sub              ) [ 000111]
speclooptripcount_ln19 (speclooptripcount) [ 000000]
specloopname_ln19      (specloopname     ) [ 000000]
br_ln21                (br               ) [ 001111]
ret_ln31               (ret              ) [ 000000]
j                      (phi              ) [ 000110]
icmp_ln21              (icmp             ) [ 001111]
add_ln21               (add              ) [ 001111]
br_ln21                (br               ) [ 000000]
zext_ln28              (zext             ) [ 000000]
add_ln28               (add              ) [ 000011]
store_ln19             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
call_ln26              (call             ) [ 000000]
zext_ln28_1            (zext             ) [ 000000]
res_addr               (getelementptr    ) [ 000000]
speclooptripcount_ln21 (speclooptripcount) [ 000000]
specloopname_ln21      (specloopname     ) [ 000000]
tmp_loc_load           (load             ) [ 000000]
store_ln28             (store            ) [ 000000]
br_ln21                (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_Pipeline_Product"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="res_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln28_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="69" class="1005" name="j_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="2" slack="1"/>
<pin id="71" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="j_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="2" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_matrixmul_Pipeline_Product_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="1"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="0" index="3" bw="2" slack="0"/>
<pin id="86" dir="0" index="4" bw="8" slack="0"/>
<pin id="87" dir="0" index="5" bw="16" slack="2"/>
<pin id="88" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln19_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="2" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_1_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="1"/>
<pin id="100" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln19_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="0" index="1" bw="2" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln19_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln26_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_shl_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="2" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sub_ln26_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln21_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="2" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln21_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln28_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln28_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln19_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="0" index="1" bw="2" slack="2"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln28_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="2"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_loc_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="4"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_loc_load/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_loc_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="2"/>
<pin id="173" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_loc "/>
</bind>
</comp>

<comp id="180" class="1005" name="add_ln19_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="185" class="1005" name="sub_ln26_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="194" class="1005" name="add_ln21_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="199" class="1005" name="add_ln28_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="2"/>
<pin id="201" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="44" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="73" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="91"><net_src comp="73" pin="4"/><net_sink comp="81" pin=3"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="81" pin=4"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="98" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="98" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="113" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="73" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="73" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="73" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="167"><net_src comp="48" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="174"><net_src comp="52" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="81" pin=5"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="183"><net_src comp="107" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="188"><net_src comp="125" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="197"><net_src comp="137" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="202"><net_src comp="147" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: matrixmul : a | {3 4 }
	Port: matrixmul : b | {3 4 }
  - Chain level:
	State 1
		store_ln19 : 1
	State 2
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
		zext_ln26 : 1
		p_shl : 1
		sub_ln26 : 2
	State 3
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		zext_ln28 : 1
		add_ln28 : 2
		call_ln26 : 1
	State 4
	State 5
		res_addr : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_matrixmul_Pipeline_Product_fu_81 |    1    |  1.757  |    75   |    85   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            add_ln19_fu_107           |    0    |    0    |    0    |    9    |
|    add   |            add_ln21_fu_137           |    0    |    0    |    0    |    9    |
|          |            add_ln28_fu_147           |    0    |    0    |    0    |    12   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   icmp   |           icmp_ln19_fu_101           |    0    |    0    |    0    |    9    |
|          |           icmp_ln21_fu_131           |    0    |    0    |    0    |    9    |
|----------|--------------------------------------|---------|---------|---------|---------|
|    sub   |            sub_ln26_fu_125           |    0    |    0    |    0    |    12   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           zext_ln26_fu_113           |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln28_fu_143           |    0    |    0    |    0    |    0    |
|          |          zext_ln28_1_fu_156          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|bitconcatenate|             p_shl_fu_117             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    1    |  1.757  |    75   |   145   |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|add_ln19_reg_180|    2   |
|add_ln21_reg_194|    2   |
|add_ln28_reg_199|    4   |
|    i_reg_164   |    2   |
|    j_reg_69    |    2   |
|sub_ln26_reg_185|    4   |
| tmp_loc_reg_171|   16   |
+----------------+--------+
|      Total     |   32   |
+----------------+--------+

* Multiplexer (MUX) list: 
|----------|------|------|------|--------||---------||---------||---------|
|   Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------|------|------|------|--------||---------||---------||---------|
| j_reg_69 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|----------|------|------|------|--------||---------||---------||---------|
|   Total  |      |      |      |    4   ||  0.427  ||    0    ||    9    |
|----------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    1   |   75   |   145  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   107  |   154  |
+-----------+--------+--------+--------+--------+
