# Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os)
autoidx 120
attribute \keep 1
attribute \top 1
attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:4"
module \main
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire $0\ctl_b1[0:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire $0\ctl_b2[0:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire $0\ctl_b3[0:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire width 8 $0\ra1[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire width 8 $0\ra2[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire width 8 $0\ra3[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire width 8 $0\rb1[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire width 8 $0\rb2[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire width 8 $0\rb3[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire width 8 $0\rc1[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire width 8 $0\rc2[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  wire width 8 $0\rc3[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  wire $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  wire width 8 $techmap\im.$0\p1_a[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  wire width 8 $techmap\im.$0\p1_b[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  wire width 8 $techmap\im.$0\p1_c[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  wire $techmap\im.$0\p1_ctl_2[0:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  wire width 8 $techmap\im.$0\p2_c[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  wire $techmap\im.$0\p2_ctl_2[0:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  wire width 8 $techmap\im.$0\p2_m[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  wire width 8 $techmap\im.$0\p3_n[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  wire width 8 $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$11_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51"
  wire width 8 $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$14_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  wire width 8 $techmap\im.$and$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$9_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  wire $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  wire $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$10_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  wire width 8 $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$12_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51"
  wire width 8 $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$15_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  wire width 8 $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$13_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51"
  wire width 8 $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$16_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10"
  wire width 8 $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10$4_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9"
  wire width 8 $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9$1_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10"
  wire width 8 $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10$5_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9"
  wire width 8 $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9$2_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:9"
  wire width 8 input 3 \a
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:9"
  wire width 8 input 4 \b
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:9"
  wire width 8 input 5 \c
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:6"
  wire input 1 \clk
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:14"
  attribute \unused_bits "0"
  wire \ctl_a1
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:14"
  attribute \unused_bits "0"
  wire \ctl_a2
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:14"
  attribute \unused_bits "0"
  wire \ctl_a3
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:8"
  wire input 6 \ctl_b
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:15"
  wire \ctl_b1
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:15"
  wire \ctl_b2
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:15"
  wire \ctl_b3
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:9"
  wire width 8 \im.p1_a
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:9"
  wire width 8 \im.p1_b
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:9"
  wire width 8 \im.p1_c
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:8"
  attribute \unused_bits "0"
  wire \im.p1_ctl_1
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:8"
  wire \im.p1_ctl_2
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:12"
  wire width 8 \im.p2_c
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:11"
  wire \im.p2_ctl_2
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:12"
  wire width 8 \im.p2_m
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:14"
  wire width 8 \im.p3_n
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:4"
  wire input 7 \im.reset
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:74"
  wire \prop
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:75"
  wire output 2 \prop_neg
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:11"
  wire width 8 \ra1
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:11"
  wire width 8 \ra2
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:11"
  wire width 8 \ra3
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:12"
  wire width 8 \rb1
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:12"
  wire width 8 \rb2
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:12"
  wire width 8 \rb3
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:13"
  wire width 8 \rc1
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:13"
  wire width 8 \rc2
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:13"
  wire width 8 \rc3
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:10"
  wire width 8 \s_out
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9"
  wire width 8 \sp.m
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:76"
  cell $assert $assert$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:76$22
    connect \A \prop
    connect \EN 1'1
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $eq $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \im.reset
    connect \B 1'1
    connect \Y $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:74"
  cell $eq $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:74$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \s_out
    connect \B \im.p3_n
    connect \Y \prop
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:75"
  cell $logic_not $logic_not$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:75$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prop
    connect \Y \prop_neg
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$100
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\rb2[7:0]
    connect \Q \rb2
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$101
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\rb3[7:0]
    connect \Q \rb3
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$102
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\rc1[7:0]
    connect \Q \rc1
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$103
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\rc2[7:0]
    connect \Q \rc2
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$104
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\rc3[7:0]
    connect \Q \rc3
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$108
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\ctl_b1[0:0]
    connect \Q \ctl_b1
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$109
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\ctl_b2[0:0]
    connect \Q \ctl_b2
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$110
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\ctl_b3[0:0]
    connect \Q \ctl_b3
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$96
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\ra1[7:0]
    connect \Q \ra1
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$97
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\ra2[7:0]
    connect \Q \ra2
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$98
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\ra3[7:0]
    connect \Q \ra3
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:38"
  cell $dff $procdff$99
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\rb1[7:0]
    connect \Q \rb1
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$25
    parameter \WIDTH 1
    connect \A \ctl_b2
    connect \B 1'0
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\ctl_b3[0:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$28
    parameter \WIDTH 1
    connect \A \ctl_b1
    connect \B 1'0
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\ctl_b2[0:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$31
    parameter \WIDTH 1
    connect \A \ctl_b
    connect \B 1'0
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\ctl_b1[0:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$43
    parameter \WIDTH 8
    connect \A \rc2
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\rc3[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$46
    parameter \WIDTH 8
    connect \A \rc1
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\rc2[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$49
    parameter \WIDTH 8
    connect \A \c
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\rc1[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$52
    parameter \WIDTH 8
    connect \A \rb2
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\rb3[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$55
    parameter \WIDTH 8
    connect \A \rb1
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\rb2[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$58
    parameter \WIDTH 8
    connect \A \b
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\rb1[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$61
    parameter \WIDTH 8
    connect \A \ra2
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\ra3[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$64
    parameter \WIDTH 8
    connect \A \ra1
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\ra2[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39"
  cell $mux $procmux$67
    parameter \WIDTH 8
    connect \A \a
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:39$19_Y
    connect \Y $0\ra1[7:0]
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  cell $add $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \im.p1_a
    connect \B \im.p1_b
    connect \Y $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$11_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51"
  cell $add $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \im.p2_m
    connect \B \im.p2_c
    connect \Y $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$14_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  cell $and $techmap\im.$and$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \im.p1_a
    connect \B 8'00000001
    connect \Y $techmap\im.$and$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$9_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  cell $eq $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \im.reset
    connect \B 1'1
    connect \Y $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  cell $eq $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $techmap\im.$and$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$9_Y
    connect \B 8'00000001
    connect \Y $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$10_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  cell $dff $techmap\im.$procdff$112
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $techmap\im.$0\p1_ctl_2[0:0]
    connect \Q \im.p1_ctl_2
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  cell $dff $techmap\im.$procdff$113
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p1_a[7:0]
    connect \Q \im.p1_a
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  cell $dff $techmap\im.$procdff$114
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p1_b[7:0]
    connect \Q \im.p1_b
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  cell $dff $techmap\im.$procdff$115
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p1_c[7:0]
    connect \Q \im.p1_c
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  cell $dff $techmap\im.$procdff$116
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $techmap\im.$0\p2_ctl_2[0:0]
    connect \Q \im.p2_ctl_2
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  cell $dff $techmap\im.$procdff$117
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p2_m[7:0]
    connect \Q \im.p2_m
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  cell $dff $techmap\im.$procdff$118
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p2_c[7:0]
    connect \Q \im.p2_c
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:30"
  cell $dff $techmap\im.$procdff$119
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p3_n[7:0]
    connect \Q \im.p3_n
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  cell $mux $techmap\im.$procmux$70
    parameter \WIDTH 8
    connect \A $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$16_Y
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p3_n[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  cell $mux $techmap\im.$procmux$73
    parameter \WIDTH 8
    connect \A \im.p1_c
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p2_c[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  cell $mux $techmap\im.$procmux$76
    parameter \WIDTH 8
    connect \A $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$13_Y
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p2_m[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  cell $mux $techmap\im.$procmux$79
    parameter \WIDTH 1
    connect \A \im.p1_ctl_2
    connect \B 1'0
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p2_ctl_2[0:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  cell $mux $techmap\im.$procmux$82
    parameter \WIDTH 8
    connect \A \c
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p1_c[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  cell $mux $techmap\im.$procmux$85
    parameter \WIDTH 8
    connect \A \b
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p1_b[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  cell $mux $techmap\im.$procmux$88
    parameter \WIDTH 8
    connect \A \a
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p1_a[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31"
  cell $mux $techmap\im.$procmux$91
    parameter \WIDTH 1
    connect \A \ctl_b
    connect \B 1'0
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p1_ctl_2[0:0]
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  cell $sub $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \im.p1_a
    connect \B \im.p1_b
    connect \Y $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$12_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51"
  cell $sub $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \im.p2_m
    connect \B \im.p2_c
    connect \Y $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$15_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49"
  cell $mux $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$13
    parameter \WIDTH 8
    connect \A $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$12_Y
    connect \B $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$11_Y
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$10_Y
    connect \Y $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:49$13_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51"
  cell $mux $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$16
    parameter \WIDTH 8
    connect \A $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$15_Y
    connect \B $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$14_Y
    connect \S \im.p2_ctl_2
    connect \Y $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/impl.v:51$16_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10"
  cell $add $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \sp.m
    connect \B \rc3
    connect \Y $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10$4_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9"
  cell $add $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \ra3
    connect \B \rb3
    connect \Y $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9$1_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10"
  cell $sub $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \sp.m
    connect \B \rc3
    connect \Y $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10$5_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9"
  cell $sub $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \ra3
    connect \B \rb3
    connect \Y $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9$2_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10"
  cell $mux $techmap\sp.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10$6
    parameter \WIDTH 8
    connect \A $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10$5_Y
    connect \B $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:10$4_Y
    connect \S \ctl_b3
    connect \Y \s_out
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v6_eq_sdp_v6/eq_sdp_v6.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9"
  cell $mux $techmap\sp.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9$3
    parameter \WIDTH 8
    connect \A $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9$2_Y
    connect \B $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v6/spec.v:9$1_Y
    connect \S \ra3 [0]
    connect \Y \sp.m
  end
end
