// Seed: 1930596001
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  tri   id_4,
    output uwire id_5,
    input  uwire id_6,
    output tri   id_7
);
  logic [1  -  (  1 'b0 ) : -1] id_9;
  ;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_16 = 32'd25
) (
    output wor id_0,
    output tri id_1,
    output wire id_2,
    output wor id_3,
    output wand id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    input wire id_8,
    input wand id_9,
    output wor id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    output wand id_14,
    input wand id_15,
    input uwire _id_16,
    output wand id_17,
    output tri0 id_18,
    output uwire id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_13,
      id_6,
      id_2,
      id_6,
      id_17
  );
  assign id_0 = id_12;
  logic [(  ~  id_16  ) : 1] id_22;
endmodule
