Verilator Tree Dump (format 0x3900) from <e21667> to <e22399>
     NETLIST 0x5609ece0bf80 <e1> {a0}
    1: MODULE 0x5609ed074940 <e20796> {c5}  TOP  L1 [P]
    1:2: CELL 0x5609ecf34940 <e20799> {c5}  mips_cpu -> MODULE 0x5609ece1f750 <e20798> {c5}  mips_cpu  L2
    1:2:1: PIN 0x5609ecf10850 <e20803> {c6}  clk -> VAR 0x5609ece20a90 <e17034> {c6} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed074cb0 <e20804> {c6} @dt=0x5609ece20270@(G/w1)  clk [RV] <- VAR 0x5609ed074b30 <e20800> {c6} @dt=0x5609ece20270@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1: PIN 0x5609ed075070 <e20810> {c8}  reset -> VAR 0x5609ece31900 <e18345> {c8} @dt=0x5609ece20270@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5609ed074f50 <e20809> {c8} @dt=0x5609ece20270@(G/w1)  reset [RV] <- VAR 0x5609ed074dd0 <e20805> {c8} @dt=0x5609ece20270@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:1: PIN 0x5609ed075410 <e20816> {c9}  active -> VAR 0x5609ece32df0 <e18346> {c9} @dt=0x5609ece20270@(G/w1)  active OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0752f0 <e20815> {c9} @dt=0x5609ece20270@(G/w1)  active [LV] => VAR 0x5609ed075170 <e20811> {c9} @dt=0x5609ece20270@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5609ed0757b0 <e20822> {c10}  register_v0 -> VAR 0x5609ece41800 <e17043> {c10} @dt=0x5609ece41380@(G/w32)  register_v0 OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed075690 <e20821> {c10} @dt=0x5609ece41380@(G/w32)  register_v0 [LV] => VAR 0x5609ed075510 <e20817> {c10} @dt=0x5609ece41380@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5609ed075b50 <e20828> {c13}  clk_enable -> VAR 0x5609ece41c20 <e18347> {c13} @dt=0x5609ece20270@(G/w1)  clk_enable INPUT PORT
    1:2:1:1: VARREF 0x5609ed075a30 <e20827> {c13} @dt=0x5609ece20270@(G/w1)  clk_enable [RV] <- VAR 0x5609ed0758b0 <e20823> {c13} @dt=0x5609ece20270@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:1: PIN 0x5609ed075ef0 <e20834> {c16}  instr_address -> VAR 0x5609ece42aa0 <e18348> {c16} @dt=0x5609ece41380@(G/w32)  instr_address OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed075dd0 <e20833> {c16} @dt=0x5609ece41380@(G/w32)  instr_address [LV] => VAR 0x5609ed075c50 <e20829> {c16} @dt=0x5609ece41380@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5609ed076290 <e20840> {c17}  instr_readdata -> VAR 0x5609ece43920 <e18349> {c17} @dt=0x5609ece41380@(G/w32)  instr_readdata INPUT PORT
    1:2:1:1: VARREF 0x5609ed076170 <e20839> {c17} @dt=0x5609ece41380@(G/w32)  instr_readdata [RV] <- VAR 0x5609ed075ff0 <e20835> {c17} @dt=0x5609ece41380@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:1: PIN 0x5609ed076630 <e20846> {c20}  data_address -> VAR 0x5609ece44800 <e18350> {c20} @dt=0x5609ece41380@(G/w32)  data_address OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed076510 <e20845> {c20} @dt=0x5609ece41380@(G/w32)  data_address [LV] => VAR 0x5609ed076390 <e20841> {c20} @dt=0x5609ece41380@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5609ed0769d0 <e20852> {c21}  data_write -> VAR 0x5609ece44c40 <e18351> {c21} @dt=0x5609ece20270@(G/w1)  data_write OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0768b0 <e20851> {c21} @dt=0x5609ece20270@(G/w1)  data_write [LV] => VAR 0x5609ed076730 <e20847> {c21} @dt=0x5609ece20270@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5609ed076d70 <e20858> {c22}  data_read -> VAR 0x5609ece45060 <e18352> {c22} @dt=0x5609ece20270@(G/w1)  data_read OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed076c50 <e20857> {c22} @dt=0x5609ece20270@(G/w1)  data_read [LV] => VAR 0x5609ed076ad0 <e20853> {c22} @dt=0x5609ece20270@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5609ed077110 <e20864> {c23}  data_writedata -> VAR 0x5609ece46240 <e18353> {c23} @dt=0x5609ece41380@(G/w32)  data_writedata OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed076ff0 <e20863> {c23} @dt=0x5609ece41380@(G/w32)  data_writedata [LV] => VAR 0x5609ed076e70 <e20859> {c23} @dt=0x5609ece41380@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5609ed0774b0 <e20870> {c24}  data_readdata -> VAR 0x5609ece47480 <e18354> {c24} @dt=0x5609ece41380@(G/w32)  data_readdata INPUT PORT
    1:2:1:1: VARREF 0x5609ed077390 <e20869> {c24} @dt=0x5609ece41380@(G/w32)  data_readdata [RV] <- VAR 0x5609ed077210 <e20865> {c24} @dt=0x5609ece41380@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x5609ed074b30 <e20800> {c6} @dt=0x5609ece20270@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x5609ed074dd0 <e20805> {c8} @dt=0x5609ece20270@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x5609ed075170 <e20811> {c9} @dt=0x5609ece20270@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x5609ed075510 <e20817> {c10} @dt=0x5609ece41380@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x5609ed0758b0 <e20823> {c13} @dt=0x5609ece20270@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x5609ed075c50 <e20829> {c16} @dt=0x5609ece41380@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x5609ed075ff0 <e20835> {c17} @dt=0x5609ece41380@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x5609ed076390 <e20841> {c20} @dt=0x5609ece41380@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x5609ed076730 <e20847> {c21} @dt=0x5609ece20270@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x5609ed076ad0 <e20853> {c22} @dt=0x5609ece20270@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x5609ed076e70 <e20859> {c23} @dt=0x5609ece41380@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x5609ed077210 <e20865> {c24} @dt=0x5609ece41380@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1: MODULE 0x5609ece1f750 <e20798> {c5}  mips_cpu  L2
    1:2: VAR 0x5609ece20a90 <e17034> {c6} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5609ece31900 <e18345> {c8} @dt=0x5609ece20270@(G/w1)  reset INPUT PORT
    1:2: VAR 0x5609ece32df0 <e18346> {c9} @dt=0x5609ece20270@(G/w1)  active OUTPUT PORT
    1:2: VAR 0x5609ece41800 <e17043> {c10} @dt=0x5609ece41380@(G/w32)  register_v0 OUTPUT PORT
    1:2: VAR 0x5609ece41c20 <e18347> {c13} @dt=0x5609ece20270@(G/w1)  clk_enable INPUT PORT
    1:2: VAR 0x5609ece42aa0 <e18348> {c16} @dt=0x5609ece41380@(G/w32)  instr_address OUTPUT PORT
    1:2: VAR 0x5609ece43920 <e18349> {c17} @dt=0x5609ece41380@(G/w32)  instr_readdata INPUT PORT
    1:2: VAR 0x5609ece44800 <e18350> {c20} @dt=0x5609ece41380@(G/w32)  data_address OUTPUT PORT
    1:2: VAR 0x5609ece44c40 <e18351> {c21} @dt=0x5609ece20270@(G/w1)  data_write OUTPUT PORT
    1:2: VAR 0x5609ece45060 <e18352> {c22} @dt=0x5609ece20270@(G/w1)  data_read OUTPUT PORT
    1:2:3: CONST 0x5609ed07a700 <e21502> {c147} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2: VAR 0x5609ece46240 <e18353> {c23} @dt=0x5609ece41380@(G/w32)  data_writedata OUTPUT PORT
    1:2: VAR 0x5609ece47480 <e18354> {c24} @dt=0x5609ece41380@(G/w32)  data_readdata INPUT PORT
    1:2: VAR 0x5609ece47920 <e18355> {c27} @dt=0x5609ece20270@(G/w1)  internal_clk VAR
    1:2: VAR 0x5609ece47d20 <e18356> {c29} @dt=0x5609ece20270@(G/w1)  HI_LO_output VAR
    1:2: VAR 0x5609ece48e80 <e18357> {c33} @dt=0x5609ece41380@(G/w32)  program_counter_prime VAR
    1:2: VAR 0x5609ece4a000 <e18358> {c34} @dt=0x5609ece41380@(G/w32)  program_counter_fetch VAR
    1:2: VAR 0x5609ece4b160 <e18359> {c35} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x5609ece4c2a0 <e18360> {c36} @dt=0x5609ece41380@(G/w32)  instruction_fetch VAR
    1:2: VAR 0x5609ece4d400 <e18361> {c37} @dt=0x5609ece41380@(G/w32)  program_counter_mux_1_out VAR
    1:2: VAR 0x5609ece4d860 <e18362> {c40} @dt=0x5609ece20270@(G/w1)  program_counter_source_decode VAR
    1:2: VAR 0x5609ece4dca0 <e18363> {c41} @dt=0x5609ece20270@(G/w1)  register_write_decode VAR
    1:2: VAR 0x5609ece4e0c0 <e18364> {c42} @dt=0x5609ece20270@(G/w1)  memory_to_register_decode VAR
    1:2: VAR 0x5609ece4e500 <e18365> {c43} @dt=0x5609ece20270@(G/w1)  memory_write_decode VAR
    1:2: VAR 0x5609ece4e960 <e18366> {c44} @dt=0x5609ece20270@(G/w1)  ALU_src_B_decode VAR
    1:2: VAR 0x5609ece4ed80 <e18367> {c45} @dt=0x5609ece20270@(G/w1)  register_destination_decode VAR
    1:2: VAR 0x5609ece4f180 <e18368> {c46} @dt=0x5609ece20270@(G/w1)  branch_decode VAR
    1:2: VAR 0x5609ece4f580 <e18369> {c47} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x5609ece4f980 <e18370> {c48} @dt=0x5609ece20270@(G/w1)  equal_decode VAR
    1:2: VAR 0x5609ece50aa0 <e17173> {c49} @dt=0x5609ece505e0@(G/w6)  ALU_function_decode VAR
    1:2: VAR 0x5609ece50f00 <e18371> {c50} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x5609ece51300 <e18372> {c51} @dt=0x5609ece20270@(G/w1)  flush_decode_execute_register VAR
    1:2: VAR 0x5609ece52440 <e18373> {c56} @dt=0x5609ece41380@(G/w32)  program_counter_branch_decode VAR
    1:2: VAR 0x5609ece53580 <e18374> {c57} @dt=0x5609ece41380@(G/w32)  instruction_decode VAR
    1:2: VAR 0x5609ece546e0 <e18375> {c58} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x5609ece55800 <e17211> {c60} @dt=0x5609ece55320@(G/w5)  read_address_1 VAR
    1:2: VAR 0x5609ece55f00 <e18376> {c60} @dt=0x5609ece55320@(G/w5)  Rs_decode VAR
    1:2: ASSIGNW 0x5609ece56ce0 <e17226> {c61} @dt=0x5609ece55320@(G/w5)
    1:2:1: SEL 0x5609ed063d40 <e18388> {c61} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01c2b0 <e18377> {c61} @dt=0x5609ece41380@(G/w32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e18374> {c57} @dt=0x5609ece41380@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed063fd0 <e17267> {c61} @dt=0x5609ed051440@(G/sw5)  5'h15
    1:2:1:3: CONST 0x5609ed067530 <e18387> {c61} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2: VARREF 0x5609ed01c3d0 <e17225> {c61} @dt=0x5609ece55320@(G/w5)  read_address_1 [LV] => VAR 0x5609ece55800 <e17211> {c60} @dt=0x5609ece55320@(G/w5)  read_address_1 VAR
    1:2: ASSIGNW 0x5609ece579e0 <e18402> {c62} @dt=0x5609ece55320@(G/w5)
    1:2:1: SEL 0x5609ed064550 <e18400> {c62} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01c4f0 <e18389> {c62} @dt=0x5609ece41380@(G/w32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e18374> {c57} @dt=0x5609ece41380@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed0647e0 <e17314> {c62} @dt=0x5609ed051440@(G/sw5)  5'h15
    1:2:1:3: CONST 0x5609ed067780 <e18399> {c62} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2: VARREF 0x5609ed01c610 <e18401> {c62} @dt=0x5609ece55320@(G/w5)  Rs_decode [LV] => VAR 0x5609ece55f00 <e18376> {c60} @dt=0x5609ece55320@(G/w5)  Rs_decode VAR
    1:2: VAR 0x5609ece58a20 <e18403> {c63} @dt=0x5609ece55320@(G/w5)  read_address_2 VAR
    1:2: VAR 0x5609ece59120 <e18404> {c63} @dt=0x5609ece55320@(G/w5)  Rt_decode VAR
    1:2: ASSIGNW 0x5609ece59f00 <e18418> {c64} @dt=0x5609ece55320@(G/w5)
    1:2:1: SEL 0x5609ed064d60 <e18416> {c64} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01c730 <e18405> {c64} @dt=0x5609ece41380@(G/w32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e18374> {c57} @dt=0x5609ece41380@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed064ff0 <e17377> {c64} @dt=0x5609ed051440@(G/sw5)  5'h10
    1:2:1:3: CONST 0x5609ed0679d0 <e18415> {c64} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2: VARREF 0x5609ed01c850 <e18417> {c64} @dt=0x5609ece55320@(G/w5)  read_address_2 [LV] => VAR 0x5609ece58a20 <e18403> {c63} @dt=0x5609ece55320@(G/w5)  read_address_2 VAR
    1:2: ASSIGNW 0x5609ece5ac00 <e18432> {c65} @dt=0x5609ece55320@(G/w5)
    1:2:1: SEL 0x5609ed065570 <e18430> {c65} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01c970 <e18419> {c65} @dt=0x5609ece41380@(G/w32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e18374> {c57} @dt=0x5609ece41380@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed065800 <e17424> {c65} @dt=0x5609ed051440@(G/sw5)  5'h10
    1:2:1:3: CONST 0x5609ed067c20 <e18429> {c65} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2: VARREF 0x5609ed01ca90 <e18431> {c65} @dt=0x5609ece55320@(G/w5)  Rt_decode [LV] => VAR 0x5609ece59120 <e18404> {c63} @dt=0x5609ece55320@(G/w5)  Rt_decode VAR
    1:2: VAR 0x5609ece5bc40 <e18433> {c66} @dt=0x5609ece55320@(G/w5)  Rd_decode VAR
    1:2: ASSIGNW 0x5609ece5c780 <e18447> {c67} @dt=0x5609ece55320@(G/w5)
    1:2:1: SEL 0x5609ed065d80 <e18445> {c67} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01cbb0 <e18434> {c67} @dt=0x5609ece41380@(G/w32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e18374> {c57} @dt=0x5609ece41380@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed066010 <e17479> {c67} @dt=0x5609ed051440@(G/sw5)  5'hb
    1:2:1:3: CONST 0x5609ed067e70 <e18444> {c67} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2: VARREF 0x5609ed01ccd0 <e18446> {c67} @dt=0x5609ece55320@(G/w5)  Rd_decode [LV] => VAR 0x5609ece5bc40 <e18433> {c66} @dt=0x5609ece55320@(G/w5)  Rd_decode VAR
    1:2: VAR 0x5609ece5d5a0 <e17486> {c68} @dt=0x5609ece5d120@(G/w16)  immediate VAR
    1:2: ASSIGNW 0x5609ece5e340 <e17493> {c69} @dt=0x5609ece5d120@(G/w16)
    1:2:1: SEL 0x5609ed066590 <e18459> {c69} @dt=0x5609ece5d120@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01cdf0 <e18448> {c69} @dt=0x5609ece41380@(G/w32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e18374> {c57} @dt=0x5609ece41380@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed066820 <e17534> {c69} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:1:3: CONST 0x5609ed0680c0 <e18458> {c69} @dt=0x5609ece41380@(G/w32)  32'h10
    1:2:2: VARREF 0x5609ed01cf10 <e17492> {c69} @dt=0x5609ece5d120@(G/w16)  immediate [LV] => VAR 0x5609ece5d5a0 <e17486> {c68} @dt=0x5609ece5d120@(G/w16)  immediate VAR
    1:2: VAR 0x5609ece5f3a0 <e18460> {c71} @dt=0x5609ece41380@(G/w32)  shifter_output_decode VAR
    1:2: VAR 0x5609ece60500 <e18461> {c72} @dt=0x5609ece41380@(G/w32)  register_file_output_A_decode VAR
    1:2: VAR 0x5609ece61620 <e18462> {c73} @dt=0x5609ece41380@(G/w32)  register_file_output_B_decode VAR
    1:2: VAR 0x5609ece62740 <e18463> {c74} @dt=0x5609ece41380@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x5609ece638c0 <e18464> {c75} @dt=0x5609ece41380@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x5609ece64a10 <e18465> {c76} @dt=0x5609ece41380@(G/w32)  sign_imm_decode VAR
    1:2: VAR 0x5609ece64f60 <e18466> {c79} @dt=0x5609ece20270@(G/w1)  register_destination_execute VAR
    1:2: VAR 0x5609ece65420 <e18467> {c80} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute VAR
    1:2: VAR 0x5609ece65890 <e18468> {c81} @dt=0x5609ece20270@(G/w1)  memory_write_execute VAR
    1:2: VAR 0x5609ece66a00 <e18469> {c82} @dt=0x5609ece55320@(G/w5)  write_register_execute VAR
    1:2: VAR 0x5609ece66ed0 <e18470> {c83} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute VAR
    1:2: VAR 0x5609ece68040 <e18471> {c84} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute VAR
    1:2: VAR 0x5609ece68560 <e18472> {c85} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x5609ece689d0 <e18473> {c86} @dt=0x5609ece20270@(G/w1)  register_write_execute VAR
    1:2: VAR 0x5609ece68eb0 <e18474> {c87} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x5609ece6a0e0 <e18475> {c90} @dt=0x5609ece41380@(G/w32)  register_file_output_A_execute VAR
    1:2: VAR 0x5609ece6b2c0 <e18476> {c91} @dt=0x5609ece41380@(G/w32)  register_file_output_B_execute VAR
    1:2: VAR 0x5609ece6c430 <e18477> {c92} @dt=0x5609ece41380@(G/w32)  source_A_ALU_execute VAR
    1:2: VAR 0x5609ece6d5e0 <e18478> {c93} @dt=0x5609ece41380@(G/w32)  source_B_ALU_execute VAR
    1:2: VAR 0x5609ece6e790 <e18479> {c94} @dt=0x5609ece41380@(G/w32)  write_data_execute VAR
    1:2: VAR 0x5609ece6f940 <e18480> {c95} @dt=0x5609ece41380@(G/w32)  ALU_output_execute VAR
    1:2: VAR 0x5609ece70af0 <e18481> {c96} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_execute VAR
    1:2: VAR 0x5609ece71ca0 <e18482> {c97} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_execute VAR
    1:2: VAR 0x5609ece72e00 <e18483> {c98} @dt=0x5609ece55320@(G/w5)  Rs_execute VAR
    1:2: VAR 0x5609ece73f50 <e18484> {c99} @dt=0x5609ece55320@(G/w5)  Rt_execute VAR
    1:2: VAR 0x5609ece750a0 <e18485> {c100} @dt=0x5609ece55320@(G/w5)  Rd_execute VAR
    1:2: VAR 0x5609ece76240 <e18486> {c101} @dt=0x5609ece41380@(G/w32)  sign_imm_execute VAR
    1:2: VAR 0x5609ece76750 <e18487> {c104} @dt=0x5609ece20270@(G/w1)  register_write_memory VAR
    1:2: VAR 0x5609ece778c0 <e18488> {c105} @dt=0x5609ece55320@(G/w5)  write_register_memory VAR
    1:2: VAR 0x5609ece77de0 <e18489> {c106} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory VAR
    1:2: VAR 0x5609ece78250 <e18490> {c107} @dt=0x5609ece20270@(G/w1)  memory_write_memory VAR
    1:2: VAR 0x5609ece78730 <e18491> {c108} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x5609ece78bc0 <e18492> {c109} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x5609ece79d80 <e18493> {c112} @dt=0x5609ece41380@(G/w32)  ALU_output_memory VAR
    1:2: VAR 0x5609ece7af30 <e18494> {c113} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory VAR
    1:2: VAR 0x5609ece7c0e0 <e18495> {c114} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory VAR
    1:2: VAR 0x5609ece7d290 <e18496> {c115} @dt=0x5609ece41380@(G/w32)  read_data_memory VAR
    1:2: VAR 0x5609ece7e440 <e18497> {c116} @dt=0x5609ece41380@(G/w32)  write_data_memory VAR
    1:2: VAR 0x5609ece7e9a0 <e18498> {c119} @dt=0x5609ece20270@(G/w1)  register_write_writeback VAR
    1:2: VAR 0x5609ece7ee60 <e18499> {c120} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x5609ece7f320 <e18500> {c121} @dt=0x5609ece20270@(G/w1)  memory_to_register_writeback VAR
    1:2: VAR 0x5609ece7f7e0 <e18501> {c122} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2: VAR 0x5609ece80a10 <e18502> {c125} @dt=0x5609ece55320@(G/w5)  write_register_writeback VAR
    1:2: VAR 0x5609ece81b80 <e18503> {c126} @dt=0x5609ece41380@(G/w32)  result_writeback VAR
    1:2: VAR 0x5609ece82d30 <e18504> {c127} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x5609ece83ee0 <e18505> {c128} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x5609ece85090 <e18506> {c129} @dt=0x5609ece41380@(G/w32)  ALU_output_writeback VAR
    1:2: VAR 0x5609ece86240 <e18507> {c130} @dt=0x5609ece41380@(G/w32)  read_data_writeback VAR
    1:2: VAR 0x5609ece866e0 <e18508> {c133} @dt=0x5609ece20270@(G/w1)  stall_fetch VAR
    1:2: VAR 0x5609ece86b10 <e18509> {c134} @dt=0x5609ece20270@(G/w1)  stall_decode VAR
    1:2: VAR 0x5609ece86fb0 <e18510> {c135} @dt=0x5609ece20270@(G/w1)  forward_A_decode VAR
    1:2: VAR 0x5609ece87440 <e18511> {c136} @dt=0x5609ece20270@(G/w1)  forward_B_decode VAR
    1:2: VAR 0x5609ece878d0 <e18512> {c137} @dt=0x5609ece20270@(G/w1)  flush_execute_register VAR
    1:2: VAR 0x5609ece88a40 <e17860> {c138} @dt=0x5609ece88580@(G/w2)  forward_A_execute VAR
    1:2: VAR 0x5609ece89bf0 <e18513> {c139} @dt=0x5609ece88580@(G/w2)  forward_B_execute VAR
    1:2: VAR 0x5609ece8a110 <e18514> {c140} @dt=0x5609ece20270@(G/w1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x5609ece8a640 <e18517> {c143} @dt=0x5609ece41380@(G/w32)
    1:2:1: VARREF 0x5609ed01d030 <e18515> {c143} @dt=0x5609ece41380@(G/w32)  data_readdata [RV] <- VAR 0x5609ece47480 <e18354> {c24} @dt=0x5609ece41380@(G/w32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x5609ed01d150 <e18516> {c143} @dt=0x5609ece41380@(G/w32)  read_data_memory [LV] => VAR 0x5609ece7d290 <e18496> {c115} @dt=0x5609ece41380@(G/w32)  read_data_memory VAR
    1:2: ASSIGNW 0x5609ece8aad0 <e18520> {c144} @dt=0x5609ece41380@(G/w32)
    1:2:1: VARREF 0x5609ed01d270 <e18518> {c144} @dt=0x5609ece41380@(G/w32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e18493> {c112} @dt=0x5609ece41380@(G/w32)  ALU_output_memory VAR
    1:2:2: VARREF 0x5609ed01d390 <e18519> {c144} @dt=0x5609ece41380@(G/w32)  data_address [LV] => VAR 0x5609ece44800 <e18350> {c20} @dt=0x5609ece41380@(G/w32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x5609ece8af30 <e18523> {c145} @dt=0x5609ece41380@(G/w32)
    1:2:1: VARREF 0x5609ed01d4b0 <e18521> {c145} @dt=0x5609ece41380@(G/w32)  write_data_memory [RV] <- VAR 0x5609ece7e440 <e18497> {c116} @dt=0x5609ece41380@(G/w32)  write_data_memory VAR
    1:2:2: VARREF 0x5609ed01d5d0 <e18522> {c145} @dt=0x5609ece41380@(G/w32)  data_writedata [LV] => VAR 0x5609ece46240 <e18353> {c23} @dt=0x5609ece41380@(G/w32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x5609ece8b390 <e18526> {c146} @dt=0x5609ece20270@(G/w1)
    1:2:1: VARREF 0x5609ed01d6f0 <e18524> {c146} @dt=0x5609ece20270@(G/w1)  memory_write_memory [RV] <- VAR 0x5609ece78250 <e18490> {c107} @dt=0x5609ece20270@(G/w1)  memory_write_memory VAR
    1:2:2: VARREF 0x5609ed01d810 <e18525> {c146} @dt=0x5609ece20270@(G/w1)  data_write [LV] => VAR 0x5609ece44c40 <e18351> {c21} @dt=0x5609ece20270@(G/w1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x5609ece8bec0 <e18532> {c150} @dt=0x5609ece41380@(G/w32)
    1:2:1: VARREF 0x5609ed01da50 <e18530> {c150} @dt=0x5609ece41380@(G/w32)  program_counter_fetch [RV] <- VAR 0x5609ece4a000 <e18358> {c34} @dt=0x5609ece41380@(G/w32)  program_counter_fetch VAR
    1:2:2: VARREF 0x5609ed01db70 <e18531> {c150} @dt=0x5609ece41380@(G/w32)  instr_address [LV] => VAR 0x5609ece42aa0 <e18348> {c16} @dt=0x5609ece41380@(G/w32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x5609ece8c2f0 <e18535> {c151} @dt=0x5609ece41380@(G/w32)
    1:2:1: VARREF 0x5609ed01dc90 <e18533> {c151} @dt=0x5609ece41380@(G/w32)  instr_readdata [RV] <- VAR 0x5609ece43920 <e18349> {c17} @dt=0x5609ece41380@(G/w32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x5609ed01ddb0 <e18534> {c151} @dt=0x5609ece41380@(G/w32)  instruction_fetch [LV] => VAR 0x5609ece4c2a0 <e18360> {c36} @dt=0x5609ece41380@(G/w32)  instruction_fetch VAR
    1:2: CELL 0x5609ece32350 <e1928> {c153}  register_file -> MODULE 0x5609ecf7fd70 <e9353> {n2}  Register_File  L3
    1:2:1: PIN 0x5609ece18ec0 <e1872> {c154}  clk -> VAR 0x5609ecf802a0 <e19838> {n3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ded0 <e18536> {c154} @dt=0x5609ece20270@(G/w1)  internal_clk [RV] <- VAR 0x5609ece47920 <e18355> {c27} @dt=0x5609ece20270@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5609ece8ccc0 <e1882> {c154}  pipelined -> VAR 0x5609ecf807c0 <e19839> {n4} @dt=0x5609ece20270@(G/w1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x5609ed066f60 <e18537> {c154} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:1: PIN 0x5609ece8d080 <e1886> {c155}  HI_LO_output -> VAR 0x5609ecf80ce0 <e19840> {n5} @dt=0x5609ece20270@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x5609ed01dff0 <e18538> {c155} @dt=0x5609ece20270@(G/w1)  HI_LO_output [RV] <- VAR 0x5609ece47d20 <e18356> {c29} @dt=0x5609ece20270@(G/w1)  HI_LO_output VAR
    1:2:1: PIN 0x5609ece8d500 <e1890> {c156}  write_enable -> VAR 0x5609ecf81200 <e19841> {n6} @dt=0x5609ece20270@(G/w1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e110 <e18539> {c156} @dt=0x5609ece20270@(G/w1)  register_write_writeback [RV] <- VAR 0x5609ece7e9a0 <e18498> {c119} @dt=0x5609ece20270@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x5609ece8d950 <e1894> {c157}  hi_lo_register_write_enable -> VAR 0x5609ecf815c0 <e19842> {n6} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e230 <e18540> {c157} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_writeback [RV] <- VAR 0x5609ece7ee60 <e18499> {c120} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x5609ece8dce0 <e1898> {c158}  read_address_1 -> VAR 0x5609ecf82780 <e19843> {n7} @dt=0x5609ece55320@(G/w5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e350 <e17927> {c158} @dt=0x5609ece55320@(G/w5)  read_address_1 [RV] <- VAR 0x5609ece55800 <e17211> {c60} @dt=0x5609ece55320@(G/w5)  read_address_1 VAR
    1:2:1: PIN 0x5609ece8e0a0 <e1902> {c159}  read_address_2 -> VAR 0x5609ecf82f60 <e19844> {n7} @dt=0x5609ece55320@(G/w5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e470 <e18541> {c159} @dt=0x5609ece55320@(G/w5)  read_address_2 [RV] <- VAR 0x5609ece58a20 <e18403> {c63} @dt=0x5609ece55320@(G/w5)  read_address_2 VAR
    1:2:1: PIN 0x5609ece8e520 <e1906> {c160}  write_address -> VAR 0x5609ecf83660 <e19845> {n7} @dt=0x5609ece55320@(G/w5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e590 <e18542> {c160} @dt=0x5609ece55320@(G/w5)  write_register_writeback [RV] <- VAR 0x5609ece80a10 <e18502> {c125} @dt=0x5609ece55320@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x5609ece8e8f0 <e1910> {c161}  write_data -> VAR 0x5609ecf848d0 <e19846> {n8} @dt=0x5609ece41380@(G/w32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e6b0 <e18543> {c161} @dt=0x5609ece41380@(G/w32)  result_writeback [RV] <- VAR 0x5609ece81b80 <e18503> {c126} @dt=0x5609ece41380@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x5609ece8ecf0 <e1914> {c162}  HI_write_data -> VAR 0x5609ecf850e0 <e19847> {n8} @dt=0x5609ece41380@(G/w32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e7d0 <e18544> {c162} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x5609ece82d30 <e18504> {c127} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5609ece8f0f0 <e1918> {c163}  LO_write_data -> VAR 0x5609ecf858f0 <e19848> {n8} @dt=0x5609ece41380@(G/w32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e8f0 <e18545> {c163} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x5609ece83ee0 <e18505> {c128} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5609ece8f540 <e1922> {c164}  read_data_1 -> VAR 0x5609ecf86b60 <e19849> {n9} @dt=0x5609ece41380@(G/w32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01ea10 <e18546> {c164} @dt=0x5609ece41380@(G/w32)  register_file_output_A_decode [LV] => VAR 0x5609ece60500 <e18461> {c72} @dt=0x5609ece41380@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x5609ece8f960 <e1926> {c165}  read_data_2 -> VAR 0x5609ecf87370 <e19850> {n9} @dt=0x5609ece41380@(G/w32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01eb30 <e18547> {c165} @dt=0x5609ece41380@(G/w32)  register_file_output_B_decode [LV] => VAR 0x5609ece61620 <e18462> {c73} @dt=0x5609ece41380@(G/w32)  register_file_output_B_decode VAR
    1:2: CELL 0x5609ece2b6a0 <e1945> {c168}  pc -> MODULE 0x5609ecf78840 <e9352> {m1}  Program_Counter  L3
    1:2:1: PIN 0x5609ece8fe60 <e1930> {c169}  clk -> VAR 0x5609ecf78cb0 <e19828> {m2} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ec50 <e18548> {c169} @dt=0x5609ece20270@(G/w1)  internal_clk [RV] <- VAR 0x5609ece47920 <e18355> {c27} @dt=0x5609ece20270@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5609ece90290 <e1935> {c170}  address_input -> VAR 0x5609ecf79e50 <e19829> {m3} @dt=0x5609ece41380@(G/w32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ed70 <e18549> {c170} @dt=0x5609ece41380@(G/w32)  program_counter_prime [RV] <- VAR 0x5609ece48e80 <e18357> {c33} @dt=0x5609ece41380@(G/w32)  program_counter_prime VAR
    1:2:1: PIN 0x5609ece90620 <e1939> {c171}  enable -> VAR 0x5609ecf7a370 <e19830> {m4} @dt=0x5609ece20270@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ee90 <e18550> {c171} @dt=0x5609ece20270@(G/w1)  stall_fetch [RV] <- VAR 0x5609ece866e0 <e18508> {c133} @dt=0x5609ece20270@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x5609ece90a50 <e1943> {c172}  address_output -> VAR 0x5609ecf7b5f0 <e19831> {m5} @dt=0x5609ece41380@(G/w32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01efb0 <e18551> {c172} @dt=0x5609ece41380@(G/w32)  program_counter_fetch [LV] => VAR 0x5609ece4a000 <e18358> {c34} @dt=0x5609ece41380@(G/w32)  program_counter_fetch VAR
    1:2: CELL 0x5609ece92d20 <e2001> {c175}  plus_four_adder -> MODULE 0x5609ecec7470 <e9343> {d1}  Adder  L3
    1:2:1: PIN 0x5609ece90ff0 <e1947> {c176}  a -> VAR 0x5609ecec86e0 <e18736> {d3} @dt=0x5609ece41380@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f0d0 <e18552> {c176} @dt=0x5609ece41380@(G/w32)  program_counter_fetch [RV] <- VAR 0x5609ece4a000 <e18358> {c34} @dt=0x5609ece41380@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x5609ece92720 <e1995> {c177}  b -> VAR 0x5609ecec8ec0 <e18737> {d3} @dt=0x5609ece41380@(G/w32)  b INPUT PORT
    1:2:1:1: CONST 0x5609ed074300 <e20791> {c177} @dt=0x5609ece41380@(G/w32)  32'h4
    1:2:1: PIN 0x5609ece92be0 <e1999> {c178}  z -> VAR 0x5609ececa100 <e18738> {d4} @dt=0x5609ece41380@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01f1f0 <e18566> {c178} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch [LV] => VAR 0x5609ece4b160 <e18359> {c35} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x5609ece94a70 <e2028> {c181}  program_counter_multiplexer -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ece939f0 <e2010> {c182}  control -> VAR 0x5609ecffd570 <e19784> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f310 <e18567> {c182} @dt=0x5609ece20270@(G/w1)  program_counter_source_decode [RV] <- VAR 0x5609ece4d860 <e18362> {c40} @dt=0x5609ece20270@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x5609ece93e30 <e2015> {c183}  input_0 -> VAR 0x5609ed0255c0 <e19785> {k7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f430 <e18568> {c183} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x5609ece4b160 <e18359> {c35} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x5609ece94280 <e2019> {c184}  input_1 -> VAR 0x5609ed025cb0 <e19786> {k8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f550 <e18569> {c184} @dt=0x5609ece41380@(G/w32)  program_counter_branch_decode [RV] <- VAR 0x5609ece52440 <e18373> {c56} @dt=0x5609ece41380@(G/w32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x5609ece946a0 <e2023> {c185}  resolved -> VAR 0x5609ed02c720 <e19787> {k10} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01f670 <e18570> {c185} @dt=0x5609ece41380@(G/w32)  program_counter_mux_1_out [LV] => VAR 0x5609ece4d400 <e18361> {c37} @dt=0x5609ece41380@(G/w32)  program_counter_mux_1_out VAR
    1:2: CELL 0x5609ece96770 <e2056> {c188}  program_counter_multiplexer_two -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ece95790 <e2038> {c189}  control -> VAR 0x5609ecffd570 <e19784> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f790 <e18571> {c189} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x5609ece7f7e0 <e18501> {c122} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x5609ece95bd0 <e2043> {c190}  input_0 -> VAR 0x5609ed0255c0 <e19785> {k7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f8b0 <e18572> {c190} @dt=0x5609ece41380@(G/w32)  program_counter_mux_1_out [RV] <- VAR 0x5609ece4d400 <e18361> {c37} @dt=0x5609ece41380@(G/w32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x5609ece95fa0 <e2047> {c191}  input_1 -> VAR 0x5609ed025cb0 <e19786> {k8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f9d0 <e18573> {c191} @dt=0x5609ece41380@(G/w32)  result_writeback [RV] <- VAR 0x5609ece81b80 <e18503> {c126} @dt=0x5609ece41380@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x5609ece963a0 <e2051> {c192}  resolved -> VAR 0x5609ed02c720 <e19787> {k10} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01faf0 <e18574> {c192} @dt=0x5609ece41380@(G/w32)  program_counter_prime [LV] => VAR 0x5609ece48e80 <e18357> {c33} @dt=0x5609ece41380@(G/w32)  program_counter_prime VAR
    1:2: CELL 0x5609ece98830 <e2085> {c195}  fetch_decode_register -> MODULE 0x5609ecfdcce0 <e9358> {s1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x5609ece96db0 <e2058> {c196}  clk -> VAR 0x5609ecfdd150 <e20246> {s3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed01fc10 <e18575> {c196} @dt=0x5609ece20270@(G/w1)  internal_clk [RV] <- VAR 0x5609ece47920 <e18355> {c27} @dt=0x5609ece20270@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5609ece97170 <e2063> {c197}  enable -> VAR 0x5609ecfdd670 <e20247> {s4} @dt=0x5609ece20270@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x5609ed01fd30 <e18576> {c197} @dt=0x5609ece20270@(G/w1)  stall_decode [RV] <- VAR 0x5609ece86b10 <e18509> {c134} @dt=0x5609ece20270@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x5609ece975f0 <e2067> {c198}  clear -> VAR 0x5609ecfddb90 <e20248> {s5} @dt=0x5609ece20270@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x5609ed01fe50 <e18577> {c198} @dt=0x5609ece20270@(G/w1)  flush_fetch_decode_register [RV] <- VAR 0x5609ece8a110 <e18514> {c140} @dt=0x5609ece20270@(G/w1)  flush_fetch_decode_register VAR
    1:2:1: PIN 0x5609ece979c0 <e2071> {c199}  instruction_fetch -> VAR 0x5609ecfdedf0 <e20249> {s7} @dt=0x5609ece41380@(G/w32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ff70 <e18578> {c199} @dt=0x5609ece41380@(G/w32)  instruction_fetch [RV] <- VAR 0x5609ece4c2a0 <e18360> {c36} @dt=0x5609ece41380@(G/w32)  instruction_fetch VAR
    1:2:1: PIN 0x5609ece97e30 <e2075> {c200}  program_counter_plus_four_fetch -> VAR 0x5609ecfe0080 <e20250> {s8} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x5609ed020090 <e18579> {c200} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x5609ece4b160 <e18359> {c35} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x5609ece98280 <e2079> {c201}  instruction_decode -> VAR 0x5609ecfe13b0 <e20251> {s10} @dt=0x5609ece41380@(G/w32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0201b0 <e18580> {c201} @dt=0x5609ece41380@(G/w32)  instruction_decode [LV] => VAR 0x5609ece53580 <e18374> {c57} @dt=0x5609ece41380@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x5609ece986f0 <e2083> {c202}  program_counter_plus_four_decode -> VAR 0x5609ecfe26e0 <e20252> {s11} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0202d0 <e18581> {c202} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x5609ece546e0 <e18375> {c58} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x5609ece9b4d0 <e2126> {c205}  control_unit -> MODULE 0x5609ecf10b60 <e9346> {g1}  Control_Unit  L3
    1:2:1: PIN 0x5609ece98e60 <e2087> {c206}  instruction -> VAR 0x5609ecf13ac0 <e19271> {g3} @dt=0x5609ece41380@(G/w32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x5609ed0203f0 <e18582> {c206} @dt=0x5609ece41380@(G/w32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e18374> {c57} @dt=0x5609ece41380@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x5609ece99260 <e2092> {c207}  register_write -> VAR 0x5609ecf14020 <e19272> {g5} @dt=0x5609ece20270@(G/w1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020510 <e18583> {c207} @dt=0x5609ece20270@(G/w1)  register_write_decode [LV] => VAR 0x5609ece4dca0 <e18363> {c41} @dt=0x5609ece20270@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x5609ece996f0 <e2096> {c208}  memory_to_register -> VAR 0x5609ecf14540 <e19273> {g6} @dt=0x5609ece20270@(G/w1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020630 <e18584> {c208} @dt=0x5609ece20270@(G/w1)  memory_to_register_decode [LV] => VAR 0x5609ece4e0c0 <e18364> {c42} @dt=0x5609ece20270@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x5609ece99ac0 <e2100> {c209}  memory_write -> VAR 0x5609ecf14a60 <e19274> {g7} @dt=0x5609ece20270@(G/w1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020750 <e18585> {c209} @dt=0x5609ece20270@(G/w1)  memory_write_decode [LV] => VAR 0x5609ece4e500 <e18365> {c43} @dt=0x5609ece20270@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x5609ece99ec0 <e2104> {c210}  ALU_src_B -> VAR 0x5609ecf14f80 <e19275> {g8} @dt=0x5609ece20270@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020870 <e18586> {c210} @dt=0x5609ece20270@(G/w1)  ALU_src_B_decode [LV] => VAR 0x5609ece4e960 <e18366> {c44} @dt=0x5609ece20270@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x5609ece9a350 <e2108> {c211}  register_destination -> VAR 0x5609ecf154a0 <e19276> {g9} @dt=0x5609ece20270@(G/w1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020990 <e18587> {c211} @dt=0x5609ece20270@(G/w1)  register_destination_decode [LV] => VAR 0x5609ece4ed80 <e18367> {c45} @dt=0x5609ece20270@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x5609ece9a6b0 <e2112> {c212}  branch -> VAR 0x5609ecf159c0 <e19277> {g10} @dt=0x5609ece20270@(G/w1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020ab0 <e18588> {c212} @dt=0x5609ece20270@(G/w1)  branch_decode [LV] => VAR 0x5609ece4f180 <e18368> {c46} @dt=0x5609ece20270@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x5609ece9ab70 <e2116> {c213}  hi_lo_register_write -> VAR 0x5609ecf15f00 <e19278> {g11} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020bd0 <e18589> {c213} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_decode [LV] => VAR 0x5609ece4f580 <e18369> {c47} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x5609ece9af40 <e2120> {c214}  ALU_function -> VAR 0x5609ecf17160 <e19279> {g12} @dt=0x5609ece505e0@(G/w6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020cf0 <e17976> {c214} @dt=0x5609ece505e0@(G/w6)  ALU_function_decode [LV] => VAR 0x5609ece50aa0 <e17173> {c49} @dt=0x5609ece505e0@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x5609ece9b390 <e2124> {c215}  program_counter_multiplexer_jump -> VAR 0x5609ecf176c0 <e19280> {g13} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020e10 <e18590> {c215} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x5609ece50f00 <e18371> {c50} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2: CELL 0x5609ece9d190 <e2154> {c218}  register_file_output_A_mux -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ece9c180 <e2136> {c220}  control -> VAR 0x5609ecffd570 <e19784> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed020f30 <e18591> {c220} @dt=0x5609ece20270@(G/w1)  forward_A_decode [RV] <- VAR 0x5609ece86fb0 <e18510> {c135} @dt=0x5609ece20270@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x5609ece9c5d0 <e2141> {c221}  input_0 -> VAR 0x5609ed0255c0 <e19785> {k7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed021050 <e18592> {c221} @dt=0x5609ece41380@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x5609ece60500 <e18461> {c72} @dt=0x5609ece41380@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x5609ece9c9a0 <e2145> {c222}  input_1 -> VAR 0x5609ed025cb0 <e19786> {k8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed021170 <e18593> {c222} @dt=0x5609ece41380@(G/w32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e18493> {c112} @dt=0x5609ece41380@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609ece9cdc0 <e2149> {c223}  resolved -> VAR 0x5609ed02c720 <e19787> {k10} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed021290 <e18594> {c223} @dt=0x5609ece41380@(G/w32)  register_file_output_A_resolved_decode [LV] => VAR 0x5609ece62740 <e18463> {c74} @dt=0x5609ece41380@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x5609ece9eea0 <e2182> {c226}  register_file_output_B_mux -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ece9de90 <e2164> {c228}  control -> VAR 0x5609ecffd570 <e19784> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed0213b0 <e18595> {c228} @dt=0x5609ece20270@(G/w1)  forward_B_decode [RV] <- VAR 0x5609ece87440 <e18511> {c136} @dt=0x5609ece20270@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x5609ece9e2e0 <e2169> {c229}  input_0 -> VAR 0x5609ed0255c0 <e19785> {k7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0214d0 <e18596> {c229} @dt=0x5609ece41380@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x5609ece61620 <e18462> {c73} @dt=0x5609ece41380@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x5609ece9e6b0 <e2173> {c230}  input_1 -> VAR 0x5609ed025cb0 <e19786> {k8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0215f0 <e18597> {c230} @dt=0x5609ece41380@(G/w32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e18493> {c112} @dt=0x5609ece41380@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609ece9ead0 <e2177> {c231}  resolved -> VAR 0x5609ed02c720 <e19787> {k10} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed021710 <e18598> {c231} @dt=0x5609ece41380@(G/w32)  register_file_output_B_resolved_decode [LV] => VAR 0x5609ece638c0 <e18464> {c75} @dt=0x5609ece41380@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x5609ece9fe30 <e2195> {c234}  reg_output_comparator -> MODULE 0x5609ecf38120 <e9347> {h1}  Equal_Comparator  L3
    1:2:1: PIN 0x5609ece9f540 <e2184> {c235}  a -> VAR 0x5609ecf39270 <e19514> {h3} @dt=0x5609ece41380@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x5609ed021830 <e18599> {c235} @dt=0x5609ece41380@(G/w32)  register_file_output_A_resolved_decode [RV] <- VAR 0x5609ece62740 <e18463> {c74} @dt=0x5609ece41380@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x5609ece9f960 <e2189> {c236}  b -> VAR 0x5609ecf3a4b0 <e19515> {h4} @dt=0x5609ece41380@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x5609ed021950 <e18600> {c236} @dt=0x5609ece41380@(G/w32)  register_file_output_B_resolved_decode [RV] <- VAR 0x5609ece638c0 <e18464> {c75} @dt=0x5609ece41380@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x5609ece9fcf0 <e2193> {c237}  c -> VAR 0x5609ecf3aa10 <e19516> {h6} @dt=0x5609ece20270@(G/w1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed021a70 <e18601> {c237} @dt=0x5609ece20270@(G/w1)  equal_decode [LV] => VAR 0x5609ece4f980 <e18370> {c48} @dt=0x5609ece20270@(G/w1)  equal_decode VAR
    1:2: CELL 0x5609ecea0d80 <e2208> {c240}  program_counter_source_and_gate_decode -> MODULE 0x5609ecf087c0 <e9345> {f1}  And_Gate  L3
    1:2:1: PIN 0x5609ecea0400 <e2197> {c241}  input_A -> VAR 0x5609ecf08cd0 <e19263> {f3} @dt=0x5609ece20270@(G/w1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x5609ed021b90 <e18602> {c241} @dt=0x5609ece20270@(G/w1)  branch_decode [RV] <- VAR 0x5609ece4f180 <e18368> {c46} @dt=0x5609ece20270@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x5609ecea07c0 <e2202> {c242}  input_B -> VAR 0x5609ecf091f0 <e19264> {f4} @dt=0x5609ece20270@(G/w1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x5609ed021cb0 <e18603> {c242} @dt=0x5609ece20270@(G/w1)  equal_decode [RV] <- VAR 0x5609ece4f980 <e18370> {c48} @dt=0x5609ece20270@(G/w1)  equal_decode VAR
    1:2:1: PIN 0x5609ecea0c40 <e2206> {c243}  output_C -> VAR 0x5609ecf09750 <e19265> {f6} @dt=0x5609ece20270@(G/w1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed021dd0 <e18604> {c243} @dt=0x5609ece20270@(G/w1)  program_counter_source_decode [LV] => VAR 0x5609ece4d860 <e18362> {c40} @dt=0x5609ece20270@(G/w1)  program_counter_source_decode VAR
    1:2: CELL 0x5609ece38070 <e2217> {c246}  sign_extender_decode -> MODULE 0x5609ecf93b40 <e9354> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x5609ece36fb0 <e2210> {c247}  short_input -> VAR 0x5609ecf94c30 <e19962> {o3} @dt=0x5609ece5d120@(G/w16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x5609ed021ef0 <e17992> {c247} @dt=0x5609ece5d120@(G/w16)  immediate [RV] <- VAR 0x5609ece5d5a0 <e17486> {c68} @dt=0x5609ece5d120@(G/w16)  immediate VAR
    1:2:1: PIN 0x5609ece378d0 <e2215> {c248}  extended_output -> VAR 0x5609ecf95e70 <e19963> {o4} @dt=0x5609ece41380@(G/w32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed022010 <e18605> {c248} @dt=0x5609ece41380@(G/w32)  sign_imm_decode [LV] => VAR 0x5609ece64a10 <e18465> {c76} @dt=0x5609ece41380@(G/w32)  sign_imm_decode VAR
    1:2: CELL 0x5609ece3a6a0 <e2226> {c251}  shifter_decode -> MODULE 0x5609ecf5fb90 <e9349> {j1}  Left_Shift  L3
    1:2:1: PIN 0x5609ece38bb0 <e2219> {c252}  shift_input -> VAR 0x5609ecf615d0 <e19745> {j6} @dt=0x5609ece41380@(G/w32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x5609ed022130 <e18606> {c252} @dt=0x5609ece41380@(G/w32)  sign_imm_decode [RV] <- VAR 0x5609ece64a10 <e18465> {c76} @dt=0x5609ece41380@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x5609ece39b70 <e2224> {c253}  shift_output -> VAR 0x5609ecf627f0 <e19746> {j7} @dt=0x5609ece41380@(G/w32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed022250 <e18607> {c253} @dt=0x5609ece41380@(G/w32)  shifter_output_decode [LV] => VAR 0x5609ece5f3a0 <e18460> {c71} @dt=0x5609ece41380@(G/w32)  shifter_output_decode VAR
    1:2: CELL 0x5609ecea1200 <e2239> {c256}  adder_decode -> MODULE 0x5609ecec7470 <e9343> {d1}  Adder  L3
    1:2:1: PIN 0x5609ece3b140 <e2228> {c257}  a -> VAR 0x5609ecec86e0 <e18736> {d3} @dt=0x5609ece41380@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x5609ed022370 <e18608> {c257} @dt=0x5609ece41380@(G/w32)  shifter_output_decode [RV] <- VAR 0x5609ece5f3a0 <e18460> {c71} @dt=0x5609ece41380@(G/w32)  shifter_output_decode VAR
    1:2:1: PIN 0x5609ece3bbc0 <e2233> {c258}  b -> VAR 0x5609ecec8ec0 <e18737> {d3} @dt=0x5609ece41380@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x5609ed022490 <e18609> {c258} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x5609ece546e0 <e18375> {c58} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x5609ecea1100 <e2237> {c259}  z -> VAR 0x5609ececa100 <e18738> {d4} @dt=0x5609ece41380@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0225b0 <e18610> {c259} @dt=0x5609ece41380@(G/w32)  program_counter_branch_decode [LV] => VAR 0x5609ece52440 <e18373> {c56} @dt=0x5609ece41380@(G/w32)  program_counter_branch_decode VAR
    1:2: CELL 0x5609ecea8780 <e2360> {c262}  decode_execute_register -> MODULE 0x5609ecfa0a30 <e9356> {q1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x5609ecea1560 <e2241> {c263}  clk -> VAR 0x5609ecfa0ea0 <e20001> {q3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed0226d0 <e18611> {c263} @dt=0x5609ece20270@(G/w1)  internal_clk [RV] <- VAR 0x5609ece47920 <e18355> {c27} @dt=0x5609ece20270@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5609ecea18c0 <e2246> {c264}  clear -> VAR 0x5609ecfa12c0 <e20002> {q4} @dt=0x5609ece20270@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x5609ed0227f0 <e18612> {c264} @dt=0x5609ece20270@(G/w1)  flush_execute_register [RV] <- VAR 0x5609ece878d0 <e18512> {c137} @dt=0x5609ece20270@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x5609ecea1ca0 <e2250> {c265}  register_write_decode -> VAR 0x5609ecfa16e0 <e20003> {q7} @dt=0x5609ece20270@(G/w1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022910 <e18613> {c265} @dt=0x5609ece20270@(G/w1)  register_write_decode [RV] <- VAR 0x5609ece4dca0 <e18363> {c41} @dt=0x5609ece20270@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x5609ecea2020 <e2254> {c266}  memory_to_register_decode -> VAR 0x5609ecfa1b40 <e20004> {q8} @dt=0x5609ece20270@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022a30 <e18614> {c266} @dt=0x5609ece20270@(G/w1)  memory_to_register_decode [RV] <- VAR 0x5609ece4e0c0 <e18364> {c42} @dt=0x5609ece20270@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x5609ecea23e0 <e2258> {c267}  memory_write_decode -> VAR 0x5609ecfa1fa0 <e20005> {q9} @dt=0x5609ece20270@(G/w1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022b50 <e18615> {c267} @dt=0x5609ece20270@(G/w1)  memory_write_decode [RV] <- VAR 0x5609ece4e500 <e18365> {c43} @dt=0x5609ece20270@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x5609ecea27c0 <e2262> {c268}  ALU_src_B_decode -> VAR 0x5609ecfa2800 <e20006> {q10} @dt=0x5609ece20270@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022c70 <e18616> {c268} @dt=0x5609ece20270@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x5609ece4e960 <e18366> {c44} @dt=0x5609ece20270@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x5609ecea2b40 <e2266> {c269}  register_destination_decode -> VAR 0x5609ecfa2d20 <e20007> {q11} @dt=0x5609ece20270@(G/w1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022d90 <e18617> {c269} @dt=0x5609ece20270@(G/w1)  register_destination_decode [RV] <- VAR 0x5609ece4ed80 <e18367> {c45} @dt=0x5609ece20270@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x5609ecea2ea0 <e2270> {c270}  hi_lo_register_write_decode -> VAR 0x5609ecfa3240 <e20008> {q12} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022eb0 <e18618> {c270} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x5609ece4f580 <e18369> {c47} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x5609ecea3260 <e2274> {c271}  ALU_function_decode -> VAR 0x5609ecfa44c0 <e20009> {q13} @dt=0x5609ece505e0@(G/w6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022fd0 <e18007> {c271} @dt=0x5609ece505e0@(G/w6)  ALU_function_decode [RV] <- VAR 0x5609ece50aa0 <e17173> {c49} @dt=0x5609ece505e0@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x5609ecea35e0 <e2278> {c272}  Rs_decode -> VAR 0x5609ecfa5720 <e20010> {q14} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed0230f0 <e18619> {c272} @dt=0x5609ece55320@(G/w5)  Rs_decode [RV] <- VAR 0x5609ece55f00 <e18376> {c60} @dt=0x5609ece55320@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x5609ecea3940 <e2282> {c273}  Rt_decode -> VAR 0x5609ecfa6960 <e20011> {q15} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed023210 <e18620> {c273} @dt=0x5609ece55320@(G/w5)  Rt_decode [RV] <- VAR 0x5609ece59120 <e18404> {c63} @dt=0x5609ece55320@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x5609ecea3ca0 <e2286> {c274}  Rd_decode -> VAR 0x5609ecfa7ba0 <e20012> {q16} @dt=0x5609ece55320@(G/w5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed023330 <e18621> {c274} @dt=0x5609ece55320@(G/w5)  Rd_decode [RV] <- VAR 0x5609ece5bc40 <e18433> {c66} @dt=0x5609ece55320@(G/w5)  Rd_decode VAR
    1:2:1: PIN 0x5609ecea4000 <e2290> {c275}  sign_imm_decode -> VAR 0x5609ecfa8de0 <e20013> {q17} @dt=0x5609ece41380@(G/w32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed023450 <e18622> {c275} @dt=0x5609ece41380@(G/w32)  sign_imm_decode [RV] <- VAR 0x5609ece64a10 <e18465> {c76} @dt=0x5609ece41380@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x5609ecea4360 <e2294> {c276}  program_counter_multiplexer_jump_decode -> VAR 0x5609ecfa9300 <e20014> {q18} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed023570 <e18623> {c276} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x5609ece50f00 <e18371> {c50} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x5609ecea4760 <e2298> {c278}  register_write_execute -> VAR 0x5609ecfa98c0 <e20015> {q20} @dt=0x5609ece20270@(G/w1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023690 <e18624> {c278} @dt=0x5609ece20270@(G/w1)  register_write_execute [LV] => VAR 0x5609ece689d0 <e18473> {c86} @dt=0x5609ece20270@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x5609ecea4ae0 <e2302> {c279}  memory_to_register_execute -> VAR 0x5609ecfa9ee0 <e20016> {q21} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0237b0 <e18625> {c279} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute [LV] => VAR 0x5609ece65420 <e18467> {c80} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5609ecea4ea0 <e2306> {c280}  memory_write_execute -> VAR 0x5609ecfaa4a0 <e20017> {q22} @dt=0x5609ece20270@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0238d0 <e18626> {c280} @dt=0x5609ece20270@(G/w1)  memory_write_execute [LV] => VAR 0x5609ece65890 <e18468> {c81} @dt=0x5609ece20270@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x5609ecea52b0 <e2310> {c281}  ALU_src_B_execute -> VAR 0x5609ecfaaa70 <e20018> {q23} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0239f0 <e18627> {c281} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute [LV] => VAR 0x5609ece66ed0 <e18470> {c83} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x5609ecea5750 <e2314> {c282}  register_destination_execute -> VAR 0x5609ecfab090 <e20019> {q24} @dt=0x5609ece20270@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023b10 <e18628> {c282} @dt=0x5609ece20270@(G/w1)  register_destination_execute [LV] => VAR 0x5609ece64f60 <e18466> {c79} @dt=0x5609ece20270@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x5609ecea5bd0 <e2318> {c283}  hi_lo_register_write_execute -> VAR 0x5609ecfab6a0 <e20020> {q25} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023c30 <e18629> {c283} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x5609ece68560 <e18472> {c85} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x5609ecea5ff0 <e2322> {c284}  ALU_function_execute -> VAR 0x5609ecfac980 <e20021> {q26} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023d50 <e18630> {c284} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute [LV] => VAR 0x5609ece68040 <e18471> {c84} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x5609ecea63a0 <e2326> {c285}  Rs_execute -> VAR 0x5609ecfadbe0 <e20022> {q27} @dt=0x5609ece55320@(G/w5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023e70 <e18631> {c285} @dt=0x5609ece55320@(G/w5)  Rs_execute [LV] => VAR 0x5609ece72e00 <e18483> {c98} @dt=0x5609ece55320@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x5609ecea6760 <e2330> {c286}  Rt_execute -> VAR 0x5609ecfaee50 <e20023> {q28} @dt=0x5609ece55320@(G/w5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023f90 <e18632> {c286} @dt=0x5609ece55320@(G/w5)  Rt_execute [LV] => VAR 0x5609ece73f50 <e18484> {c99} @dt=0x5609ece55320@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x5609ecea6b20 <e2334> {c287}  Rd_execute -> VAR 0x5609ecfb00c0 <e20024> {q29} @dt=0x5609ece55320@(G/w5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0240b0 <e18633> {c287} @dt=0x5609ece55320@(G/w5)  Rd_execute [LV] => VAR 0x5609ece750a0 <e18485> {c100} @dt=0x5609ece55320@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x5609ecea6f70 <e2338> {c288}  sign_imm_execute -> VAR 0x5609ecfb13c0 <e20025> {q30} @dt=0x5609ece41380@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0241d0 <e18634> {c288} @dt=0x5609ece41380@(G/w32)  sign_imm_execute [LV] => VAR 0x5609ece76240 <e18486> {c101} @dt=0x5609ece41380@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x5609ecea7420 <e2342> {c289}  program_counter_multiplexer_jump_execute -> VAR 0x5609ecfb19e0 <e20026> {q31} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0242f0 <e18635> {c289} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5609ece68eb0 <e18474> {c87} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5609ecea7920 <e2346> {c291}  read_data_one_decode -> VAR 0x5609ecfb2d40 <e20027> {q34} @dt=0x5609ece41380@(G/w32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed024410 <e18636> {c291} @dt=0x5609ece41380@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x5609ece60500 <e18461> {c72} @dt=0x5609ece41380@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x5609ecea7d80 <e2350> {c292}  read_data_two_decode -> VAR 0x5609ecfb4030 <e20028> {q35} @dt=0x5609ece41380@(G/w32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed024530 <e18637> {c292} @dt=0x5609ece41380@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x5609ece61620 <e18462> {c73} @dt=0x5609ece41380@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x5609ecea81e0 <e2354> {c293}  read_data_one_execute -> VAR 0x5609ecfb5360 <e20029> {q37} @dt=0x5609ece41380@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed011d00 <e18638> {c293} @dt=0x5609ece41380@(G/w32)  register_file_output_A_execute [LV] => VAR 0x5609ece6a0e0 <e18475> {c90} @dt=0x5609ece41380@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x5609ecea8640 <e2358> {c294}  read_data_two_execute -> VAR 0x5609ecfb6690 <e20030> {q38} @dt=0x5609ece41380@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed011e20 <e18639> {c294} @dt=0x5609ece41380@(G/w32)  register_file_output_B_execute [LV] => VAR 0x5609ece6b2c0 <e18476> {c91} @dt=0x5609ece41380@(G/w32)  register_file_output_B_execute VAR
    1:2: CELL 0x5609eceaa3a0 <e2388> {c297}  write_register_execute_mux -> MODULE 0x5609ed02d750 <e13017> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x5609ecea9480 <e2370> {c298}  control -> VAR 0x5609ed02dc70 <e19763> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed011f40 <e18640> {c298} @dt=0x5609ece20270@(G/w1)  register_destination_execute [RV] <- VAR 0x5609ece64f60 <e18466> {c79} @dt=0x5609ece20270@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x5609ecea97e0 <e2375> {c299}  input_0 -> VAR 0x5609ed02ded0 <e19764> {k7} @dt=0x5609ece55320@(G/w5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012060 <e18641> {c299} @dt=0x5609ece55320@(G/w5)  Rt_execute [RV] <- VAR 0x5609ece73f50 <e18484> {c99} @dt=0x5609ece55320@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x5609ecea9ba0 <e2379> {c300}  input_1 -> VAR 0x5609ed02e730 <e19765> {k8} @dt=0x5609ece55320@(G/w5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012180 <e18642> {c300} @dt=0x5609ece55320@(G/w5)  Rd_execute [RV] <- VAR 0x5609ece750a0 <e18485> {c100} @dt=0x5609ece55320@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x5609ecea9fd0 <e2383> {c301}  resolved -> VAR 0x5609ed02ef90 <e19766> {k10} @dt=0x5609ece55320@(G/w5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0122a0 <e18643> {c301} @dt=0x5609ece55320@(G/w5)  write_register_execute [LV] => VAR 0x5609ece66a00 <e18469> {c82} @dt=0x5609ece55320@(G/w5)  write_register_execute VAR
    1:2: CELL 0x5609eceac8d0 <e2424> {c304}  register_file_output_A_execute_mux -> MODULE 0x5609ed02ffa0 <e13026> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x5609eceab0a0 <e2398> {c305}  control -> VAR 0x5609ed0304e0 <e19805> {l6} @dt=0x5609ece88580@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed0123e0 <e18033> {c305} @dt=0x5609ece88580@(G/w2)  forward_A_execute [RV] <- VAR 0x5609ece88a40 <e17860> {c138} @dt=0x5609ece88580@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x5609eceab4f0 <e2403> {c306}  input_0 -> VAR 0x5609ed030b60 <e19806> {l7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012520 <e18644> {c306} @dt=0x5609ece41380@(G/w32)  register_file_output_A_execute [RV] <- VAR 0x5609ece6a0e0 <e18475> {c90} @dt=0x5609ece41380@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x5609eceab8c0 <e2407> {c307}  input_1 -> VAR 0x5609ed036c60 <e19807> {l8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012640 <e18645> {c307} @dt=0x5609ece41380@(G/w32)  result_writeback [RV] <- VAR 0x5609ece81b80 <e18503> {c126} @dt=0x5609ece41380@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x5609eceabcc0 <e2411> {c308}  input_2 -> VAR 0x5609ed0370c0 <e19808> {l9} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012780 <e18646> {c308} @dt=0x5609ece41380@(G/w32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e18493> {c112} @dt=0x5609ece41380@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609eceac0c0 <e2415> {c309}  input_3 -> VAR 0x5609ed037640 <e19809> {l10} @dt=0x5609ece41380@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0128c0 <e18647> {c309} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x5609ece83ee0 <e18505> {c128} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5609eceac500 <e2419> {c311}  resolved -> VAR 0x5609ed037e20 <e19810> {l12} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed012a00 <e18648> {c311} @dt=0x5609ece41380@(G/w32)  source_A_ALU_execute [LV] => VAR 0x5609ece6c430 <e18477> {c92} @dt=0x5609ece41380@(G/w32)  source_A_ALU_execute VAR
    1:2: CELL 0x5609eceaee00 <e2460> {c314}  register_file_output_B_execute_mux -> MODULE 0x5609ed02ffa0 <e13026> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x5609ecead5d0 <e2434> {c315}  control -> VAR 0x5609ed0304e0 <e19805> {l6} @dt=0x5609ece88580@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed012b40 <e18649> {c315} @dt=0x5609ece88580@(G/w2)  forward_B_execute [RV] <- VAR 0x5609ece89bf0 <e18513> {c139} @dt=0x5609ece88580@(G/w2)  forward_B_execute VAR
    1:2:1: PIN 0x5609eceada20 <e2439> {c316}  input_0 -> VAR 0x5609ed030b60 <e19806> {l7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed026660 <e18650> {c316} @dt=0x5609ece41380@(G/w32)  register_file_output_B_execute [RV] <- VAR 0x5609ece6b2c0 <e18476> {c91} @dt=0x5609ece41380@(G/w32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x5609eceaddf0 <e2443> {c317}  input_1 -> VAR 0x5609ed036c60 <e19807> {l8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed026780 <e18651> {c317} @dt=0x5609ece41380@(G/w32)  result_writeback [RV] <- VAR 0x5609ece81b80 <e18503> {c126} @dt=0x5609ece41380@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x5609eceae1f0 <e2447> {c318}  input_2 -> VAR 0x5609ed0370c0 <e19808> {l9} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0268a0 <e18652> {c318} @dt=0x5609ece41380@(G/w32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e18493> {c112} @dt=0x5609ece41380@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609eceae5f0 <e2451> {c319}  input_3 -> VAR 0x5609ed037640 <e19809> {l10} @dt=0x5609ece41380@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0269c0 <e18653> {c319} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x5609ece82d30 <e18504> {c127} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5609eceaea30 <e2455> {c321}  resolved -> VAR 0x5609ed037e20 <e19810> {l12} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed026ae0 <e18654> {c321} @dt=0x5609ece41380@(G/w32)  write_data_execute [LV] => VAR 0x5609ece6e790 <e18479> {c94} @dt=0x5609ece41380@(G/w32)  write_data_execute VAR
    1:2: CELL 0x5609eceb0b00 <e2488> {c324}  source_B_ALU_mux -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609eceafaf0 <e2470> {c325}  control -> VAR 0x5609ecffd570 <e19784> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed026c00 <e18655> {c325} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute [RV] <- VAR 0x5609ece66ed0 <e18470> {c83} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x5609eceafef0 <e2475> {c326}  input_0 -> VAR 0x5609ed0255c0 <e19785> {k7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed026d20 <e18656> {c326} @dt=0x5609ece41380@(G/w32)  write_data_execute [RV] <- VAR 0x5609ece6e790 <e18479> {c94} @dt=0x5609ece41380@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x5609eceb02f0 <e2479> {c327}  input_1 -> VAR 0x5609ed025cb0 <e19786> {k8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed026e40 <e18657> {c327} @dt=0x5609ece41380@(G/w32)  sign_imm_execute [RV] <- VAR 0x5609ece76240 <e18486> {c101} @dt=0x5609ece41380@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x5609eceb0730 <e2483> {c329}  resolved -> VAR 0x5609ed02c720 <e19787> {k10} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed026f60 <e18658> {c329} @dt=0x5609ece41380@(G/w32)  source_B_ALU_execute [LV] => VAR 0x5609ece6d5e0 <e18478> {c93} @dt=0x5609ece41380@(G/w32)  source_B_ALU_execute VAR
    1:2: CELL 0x5609eceb2680 <e2513> {c332}  alu -> MODULE 0x5609eced0be0 <e9344> {e2}  ALU  L3
    1:2:1: PIN 0x5609eceb1100 <e2490> {c333}  ALU_operation -> VAR 0x5609eced1b90 <e18744> {e4} @dt=0x5609ece505e0@(G/w6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x5609ed027080 <e18659> {c333} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute [RV] <- VAR 0x5609ece68040 <e18471> {c84} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x5609eceb1500 <e2495> {c334}  input_1 -> VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0271a0 <e18660> {c334} @dt=0x5609ece41380@(G/w32)  source_A_ALU_execute [RV] <- VAR 0x5609ece6c430 <e18477> {c92} @dt=0x5609ece41380@(G/w32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x5609eceb1900 <e2499> {c335}  input_2 -> VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0272c0 <e18661> {c335} @dt=0x5609ece41380@(G/w32)  source_B_ALU_execute [RV] <- VAR 0x5609ece6d5e0 <e18478> {c93} @dt=0x5609ece41380@(G/w32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x5609eceb1d40 <e2503> {c337}  ALU_output -> VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0273e0 <e18662> {c337} @dt=0x5609ece41380@(G/w32)  ALU_output_execute [LV] => VAR 0x5609ece6f940 <e18480> {c95} @dt=0x5609ece41380@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x5609eceb2140 <e2507> {c338}  ALU_HI_output -> VAR 0x5609eced63d0 <e18748> {e9} @dt=0x5609ece41380@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed027500 <e18663> {c338} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_execute [LV] => VAR 0x5609ece70af0 <e18481> {c96} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x5609eceb2540 <e2511> {c339}  ALU_LO_output -> VAR 0x5609eced7650 <e18749> {e10} @dt=0x5609ece41380@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed027620 <e18664> {c339} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_execute [LV] => VAR 0x5609ece71ca0 <e18482> {c97} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_execute VAR
    1:2: CELL 0x5609eceb84e0 <e2598> {c342}  execute_memory_register -> MODULE 0x5609ecfc75a0 <e9357> {r1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x5609eceb2c10 <e2515> {c343}  clk -> VAR 0x5609ecfc7a30 <e20194> {r3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed027740 <e18665> {c343} @dt=0x5609ece20270@(G/w1)  internal_clk [RV] <- VAR 0x5609ece47920 <e18355> {c27} @dt=0x5609ece20270@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5609eceb3040 <e2520> {c344}  register_write_execute -> VAR 0x5609ecfc7e90 <e20195> {r6} @dt=0x5609ece20270@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027860 <e18666> {c344} @dt=0x5609ece20270@(G/w1)  register_write_execute [RV] <- VAR 0x5609ece689d0 <e18473> {c86} @dt=0x5609ece20270@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x5609eceb34e0 <e2524> {c345}  memory_to_register_execute -> VAR 0x5609ecfc82f0 <e20196> {r7} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027980 <e18667> {c345} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute [RV] <- VAR 0x5609ece65420 <e18467> {c80} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5609eceb3900 <e2528> {c346}  memory_write_execute -> VAR 0x5609ecfc87b0 <e20197> {r8} @dt=0x5609ece20270@(G/w1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027aa0 <e18668> {c346} @dt=0x5609ece20270@(G/w1)  memory_write_execute [RV] <- VAR 0x5609ece65890 <e18468> {c81} @dt=0x5609ece20270@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x5609eceb3da0 <e2532> {c347}  hi_lo_register_write_execute -> VAR 0x5609ecfc8cd0 <e20198> {r9} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027bc0 <e18669> {c347} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x5609ece68560 <e18472> {c85} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x5609eceb4230 <e2536> {c348}  program_counter_multiplexer_jump_execute -> VAR 0x5609ecfc92a0 <e20199> {r10} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027ce0 <e18670> {c348} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5609ece68eb0 <e18474> {c87} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5609eceb46c0 <e2540> {c350}  register_write_memory -> VAR 0x5609ecfc98e0 <e20200> {r12} @dt=0x5609ece20270@(G/w1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed027e00 <e18671> {c350} @dt=0x5609ece20270@(G/w1)  register_write_memory [LV] => VAR 0x5609ece76750 <e18487> {c104} @dt=0x5609ece20270@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x5609eceb4b60 <e2544> {c351}  memory_to_register_memory -> VAR 0x5609ecfc9f00 <e20201> {r13} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed027f20 <e18672> {c351} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory [LV] => VAR 0x5609ece77de0 <e18489> {c106} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5609eceb4f80 <e2548> {c352}  memory_write_memory -> VAR 0x5609ecfca4c0 <e20202> {r14} @dt=0x5609ece20270@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028040 <e18673> {c352} @dt=0x5609ece20270@(G/w1)  memory_write_memory [LV] => VAR 0x5609ece78250 <e18490> {c107} @dt=0x5609ece20270@(G/w1)  memory_write_memory VAR
    1:2:1: PIN 0x5609eceb5420 <e2552> {c353}  hi_lo_register_write_memory -> VAR 0x5609ecfcaae0 <e20203> {r15} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028160 <e18674> {c353} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x5609ece78730 <e18491> {c108} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x5609eceb5870 <e2556> {c354}  program_counter_multiplexer_jump_memory -> VAR 0x5609ecfcb0c0 <e20204> {r16} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028280 <e18675> {c354} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5609ece78bc0 <e18492> {c109} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x5609eceb5d00 <e2560> {c357}  ALU_output_execute -> VAR 0x5609ecfcc410 <e20205> {r19} @dt=0x5609ece41380@(G/w32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed0283a0 <e18676> {c357} @dt=0x5609ece41380@(G/w32)  ALU_output_execute [RV] <- VAR 0x5609ece6f940 <e18480> {c95} @dt=0x5609ece41380@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x5609eceb6140 <e2564> {c358}  ALU_HI_output_execute -> VAR 0x5609ecfcd700 <e20206> {r20} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed0284c0 <e18677> {c358} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x5609ece70af0 <e18481> {c96} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x5609eceb6580 <e2568> {c359}  ALU_LO_output_execute -> VAR 0x5609ecfce9f0 <e20207> {r21} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed0285e0 <e18678> {c359} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x5609ece71ca0 <e18482> {c97} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x5609eceb69c0 <e2572> {c360}  write_data_execute -> VAR 0x5609ecfcfce0 <e20208> {r22} @dt=0x5609ece41380@(G/w32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed028700 <e18679> {c360} @dt=0x5609ece41380@(G/w32)  write_data_execute [RV] <- VAR 0x5609ece6e790 <e18479> {c94} @dt=0x5609ece41380@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x5609eceb6e00 <e2576> {c361}  write_register_execute -> VAR 0x5609ecfd0fd0 <e20209> {r23} @dt=0x5609ece55320@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed028820 <e18680> {c361} @dt=0x5609ece55320@(G/w5)  write_register_execute [RV] <- VAR 0x5609ece66a00 <e18469> {c82} @dt=0x5609ece55320@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x5609eceb7280 <e2580> {c363}  ALU_output_memory -> VAR 0x5609ecfd2300 <e20210> {r25} @dt=0x5609ece41380@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028940 <e18681> {c363} @dt=0x5609ece41380@(G/w32)  ALU_output_memory [LV] => VAR 0x5609ece79d80 <e18493> {c112} @dt=0x5609ece41380@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609eceb76c0 <e2584> {c364}  ALU_HI_output_memory -> VAR 0x5609ecfd35f0 <e20211> {r26} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028a60 <e18682> {c364} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x5609ece7af30 <e18494> {c113} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5609eceb7b00 <e2588> {c365}  ALU_LO_output_memory -> VAR 0x5609ecfd48e0 <e20212> {r27} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028b80 <e18683> {c365} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x5609ece7c0e0 <e18495> {c114} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5609eceb7f40 <e2592> {c366}  write_data_memory -> VAR 0x5609ecfd5bd0 <e20213> {r28} @dt=0x5609ece41380@(G/w32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028ca0 <e18684> {c366} @dt=0x5609ece41380@(G/w32)  write_data_memory [LV] => VAR 0x5609ece7e440 <e18497> {c116} @dt=0x5609ece41380@(G/w32)  write_data_memory VAR
    1:2:1: PIN 0x5609eceb8380 <e2596> {c367}  write_register_memory -> VAR 0x5609ecfd6f00 <e20214> {r29} @dt=0x5609ece55320@(G/w5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028dc0 <e18685> {c367} @dt=0x5609ece55320@(G/w5)  write_register_memory [LV] => VAR 0x5609ece778c0 <e18488> {c105} @dt=0x5609ece55320@(G/w5)  write_register_memory VAR
    1:2: CELL 0x5609ecebdb80 <e2675> {c371}  memory_writeback_register -> MODULE 0x5609ecfe9560 <e9359> {t1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x5609eceb8b00 <e2600> {c372}  clk -> VAR 0x5609ecfe99d0 <e20289> {t3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed028ee0 <e18686> {c372} @dt=0x5609ece20270@(G/w1)  internal_clk [RV] <- VAR 0x5609ece47920 <e18355> {c27} @dt=0x5609ece20270@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5609eceb8f20 <e2605> {c373}  register_write_memory -> VAR 0x5609ecfe9df0 <e20290> {t6} @dt=0x5609ece20270@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029000 <e18687> {c373} @dt=0x5609ece20270@(G/w1)  register_write_memory [RV] <- VAR 0x5609ece76750 <e18487> {c104} @dt=0x5609ece20270@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x5609eceb93c0 <e2609> {c374}  memory_to_register_memory -> VAR 0x5609ecfea2e0 <e20291> {t7} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029120 <e18688> {c374} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory [RV] <- VAR 0x5609ece77de0 <e18489> {c106} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5609eceb9840 <e2613> {c375}  hi_lo_register_write_memory -> VAR 0x5609ecfea7f0 <e20292> {t8} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029240 <e18689> {c375} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x5609ece78730 <e18491> {c108} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x5609eceb9c90 <e2617> {c376}  program_counter_multiplexer_jump_memory -> VAR 0x5609ecfead90 <e20293> {t9} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029360 <e18690> {c376} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x5609ece78bc0 <e18492> {c109} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x5609eceba140 <e2621> {c377}  register_write_writeback -> VAR 0x5609ecfeb410 <e20294> {t11} @dt=0x5609ece20270@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed029480 <e18691> {c377} @dt=0x5609ece20270@(G/w1)  register_write_writeback [LV] => VAR 0x5609ece7e9a0 <e18498> {c119} @dt=0x5609ece20270@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x5609eceba5c0 <e2625> {c378}  memory_to_register_writeback -> VAR 0x5609ecfeba20 <e20295> {t12} @dt=0x5609ece20270@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0295a0 <e18692> {c378} @dt=0x5609ece20270@(G/w1)  memory_to_register_writeback [LV] => VAR 0x5609ece7f320 <e18500> {c121} @dt=0x5609ece20270@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x5609ecebaa40 <e2629> {c379}  hi_lo_register_write_writeback -> VAR 0x5609ecfec030 <e20296> {t13} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0296c0 <e18693> {c379} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x5609ece7ee60 <e18499> {c120} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x5609ecebaed0 <e2633> {c380}  program_counter_multiplexer_jump_writeback -> VAR 0x5609ecfec640 <e20297> {t14} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0297e0 <e18694> {c380} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x5609ece7f7e0 <e18501> {c122} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x5609ecebb360 <e2637> {c383}  ALU_output_memory -> VAR 0x5609ecfed9a0 <e20298> {t17} @dt=0x5609ece41380@(G/w32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029900 <e18695> {c383} @dt=0x5609ece41380@(G/w32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e18493> {c112} @dt=0x5609ece41380@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609ecebb7a0 <e2641> {c384}  write_register_memory -> VAR 0x5609ecfeec90 <e20299> {t18} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029a20 <e18696> {c384} @dt=0x5609ece55320@(G/w5)  write_register_memory [RV] <- VAR 0x5609ece778c0 <e18488> {c105} @dt=0x5609ece55320@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x5609ecebbbe0 <e2645> {c385}  ALU_HI_output_memory -> VAR 0x5609ecfeff80 <e20300> {t19} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029b40 <e18697> {c385} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x5609ece7af30 <e18494> {c113} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5609ecebc020 <e2649> {c386}  ALU_LO_output_memory -> VAR 0x5609ecff1270 <e20301> {t20} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029c60 <e18698> {c386} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x5609ece7c0e0 <e18495> {c114} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5609ecebc460 <e2653> {c387}  read_data_memory -> VAR 0x5609ecff2560 <e20302> {t21} @dt=0x5609ece41380@(G/w32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029d80 <e18699> {c387} @dt=0x5609ece41380@(G/w32)  read_data_memory [RV] <- VAR 0x5609ece7d290 <e18496> {c115} @dt=0x5609ece41380@(G/w32)  read_data_memory VAR
    1:2:1: PIN 0x5609ecebc8a0 <e2657> {c388}  ALU_output_writeback -> VAR 0x5609ecff3890 <e20303> {t23} @dt=0x5609ece41380@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed029ea0 <e18700> {c388} @dt=0x5609ece41380@(G/w32)  ALU_output_writeback [LV] => VAR 0x5609ece85090 <e18506> {c129} @dt=0x5609ece41380@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x5609ecebcd40 <e2661> {c389}  write_register_writeback -> VAR 0x5609ecff4bb0 <e20304> {t24} @dt=0x5609ece55320@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed029fc0 <e18701> {c389} @dt=0x5609ece55320@(G/w5)  write_register_writeback [LV] => VAR 0x5609ece80a10 <e18502> {c125} @dt=0x5609ece55320@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x5609ecebd160 <e2665> {c390}  ALU_HI_output_writeback -> VAR 0x5609ecff5eb0 <e20305> {t25} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02a0e0 <e18702> {c390} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x5609ece82d30 <e18504> {c127} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5609ecebd5a0 <e2669> {c391}  ALU_LO_output_writeback -> VAR 0x5609ecff71a0 <e20306> {t26} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02a200 <e18703> {c391} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x5609ece83ee0 <e18505> {c128} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5609ecebd9e0 <e2673> {c392}  read_data_writeback -> VAR 0x5609ecff8490 <e20307> {t27} @dt=0x5609ece41380@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02a320 <e18704> {c392} @dt=0x5609ece41380@(G/w32)  read_data_writeback [LV] => VAR 0x5609ece86240 <e18507> {c130} @dt=0x5609ece41380@(G/w32)  read_data_writeback VAR
    1:2: CELL 0x5609ecebf5d0 <e2703> {c396}  writeback_mux -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ecebe8b0 <e2685> {c397}  control -> VAR 0x5609ecffd570 <e19784> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a440 <e18705> {c397} @dt=0x5609ece20270@(G/w1)  memory_to_register_writeback [RV] <- VAR 0x5609ece7f320 <e18500> {c121} @dt=0x5609ece20270@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x5609ecebec80 <e2690> {c398}  input_0 -> VAR 0x5609ed0255c0 <e19785> {k7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a560 <e18706> {c398} @dt=0x5609ece41380@(G/w32)  ALU_output_writeback [RV] <- VAR 0x5609ece85090 <e18506> {c129} @dt=0x5609ece41380@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x5609ecebf080 <e2694> {c399}  input_1 -> VAR 0x5609ed025cb0 <e19786> {k8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a680 <e18707> {c399} @dt=0x5609ece41380@(G/w32)  read_data_writeback [RV] <- VAR 0x5609ece86240 <e18507> {c130} @dt=0x5609ece41380@(G/w32)  read_data_writeback VAR
    1:2:1: PIN 0x5609ecebf260 <e2698> {c400}  resolved -> VAR 0x5609ed02c720 <e19787> {k10} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02a7a0 <e18708> {c400} @dt=0x5609ece41380@(G/w32)  result_writeback [LV] => VAR 0x5609ece81b80 <e18503> {c126} @dt=0x5609ece41380@(G/w32)  result_writeback VAR
    1:2: CELL 0x5609ecec4bb0 <e2788> {c402}  hazard_unit -> MODULE 0x5609ecf416a0 <e9348> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x5609ecebf7f0 <e2705> {c403}  branch_decode -> VAR 0x5609ecf41b10 <e19522> {i2} @dt=0x5609ece20270@(G/w1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a8c0 <e18709> {c403} @dt=0x5609ece20270@(G/w1)  branch_decode [RV] <- VAR 0x5609ece4f180 <e18368> {c46} @dt=0x5609ece20270@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x5609ecebfa90 <e2710> {c404}  Rs_decode -> VAR 0x5609ecf42a10 <e19523> {i3} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a9e0 <e18710> {c404} @dt=0x5609ece55320@(G/w5)  Rs_decode [RV] <- VAR 0x5609ece55f00 <e18376> {c60} @dt=0x5609ece55320@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x5609ecebfe50 <e2714> {c405}  Rt_decode -> VAR 0x5609ecf43cb0 <e19524> {i4} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed02ab00 <e18711> {c405} @dt=0x5609ece55320@(G/w5)  Rt_decode [RV] <- VAR 0x5609ece59120 <e18404> {c63} @dt=0x5609ece55320@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x5609ecec0210 <e2718> {c406}  Rs_execute -> VAR 0x5609ecf44ef0 <e19525> {i5} @dt=0x5609ece55320@(G/w5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02ac20 <e18712> {c406} @dt=0x5609ece55320@(G/w5)  Rs_execute [RV] <- VAR 0x5609ece72e00 <e18483> {c98} @dt=0x5609ece55320@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x5609ecec05d0 <e2722> {c407}  Rt_execute -> VAR 0x5609ecf46130 <e19526> {i6} @dt=0x5609ece55320@(G/w5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02ad40 <e18713> {c407} @dt=0x5609ece55320@(G/w5)  Rt_execute [RV] <- VAR 0x5609ece73f50 <e18484> {c99} @dt=0x5609ece55320@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x5609ecec09c0 <e2726> {c408}  write_register_execute -> VAR 0x5609ecf473d0 <e19527> {i7} @dt=0x5609ece55320@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02ae60 <e18714> {c408} @dt=0x5609ece55320@(G/w5)  write_register_execute [RV] <- VAR 0x5609ece66a00 <e18469> {c82} @dt=0x5609ece55320@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x5609ecec0e60 <e2730> {c409}  memory_to_register_execute -> VAR 0x5609ecf47930 <e19528> {i8} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02af80 <e18715> {c409} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute [RV] <- VAR 0x5609ece65420 <e18467> {c80} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5609ecec1280 <e2734> {c410}  register_write_execute -> VAR 0x5609ecf47e90 <e19529> {i9} @dt=0x5609ece20270@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b0a0 <e18716> {c410} @dt=0x5609ece20270@(G/w1)  register_write_execute [RV] <- VAR 0x5609ece689d0 <e18473> {c86} @dt=0x5609ece20270@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x5609ecec16c0 <e2738> {c411}  write_register_memory -> VAR 0x5609ecf49150 <e19530> {i10} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b1c0 <e18717> {c411} @dt=0x5609ece55320@(G/w5)  write_register_memory [RV] <- VAR 0x5609ece778c0 <e18488> {c105} @dt=0x5609ece55320@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x5609ecec1b60 <e2742> {c412}  memory_to_register_memory -> VAR 0x5609ecf496b0 <e19531> {i11} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b2e0 <e18718> {c412} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory [RV] <- VAR 0x5609ece77de0 <e18489> {c106} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5609ecec1f80 <e2746> {c413}  register_write_memory -> VAR 0x5609ecf49c10 <e19532> {i12} @dt=0x5609ece20270@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b400 <e18719> {c413} @dt=0x5609ece20270@(G/w1)  register_write_memory [RV] <- VAR 0x5609ece76750 <e18487> {c104} @dt=0x5609ece20270@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x5609ecec2420 <e2750> {c414}  write_register_writeback -> VAR 0x5609ecf4ae70 <e19533> {i13} @dt=0x5609ece55320@(G/w5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b520 <e18720> {c414} @dt=0x5609ece55320@(G/w5)  write_register_writeback [RV] <- VAR 0x5609ece80a10 <e18502> {c125} @dt=0x5609ece55320@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x5609ecec28a0 <e2754> {c415}  register_write_writeback -> VAR 0x5609ecf4b470 <e19534> {i14} @dt=0x5609ece20270@(G/w1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b640 <e18721> {c415} @dt=0x5609ece20270@(G/w1)  register_write_writeback [RV] <- VAR 0x5609ece7e9a0 <e18498> {c119} @dt=0x5609ece20270@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x5609ecec2d30 <e2758> {c416}  program_counter_multiplexer_jump_writeback -> VAR 0x5609ecf4ba80 <e19535> {i15} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b760 <e18722> {c416} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x5609ece7f7e0 <e18501> {c122} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x5609ecec30f0 <e2762> {c417}  stall_fetch -> VAR 0x5609ecf4c050 <e19536> {i17} @dt=0x5609ece20270@(G/w1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02b880 <e18723> {c417} @dt=0x5609ece20270@(G/w1)  stall_fetch [LV] => VAR 0x5609ece866e0 <e18508> {c133} @dt=0x5609ece20270@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x5609ecec34b0 <e2766> {c418}  stall_decode -> VAR 0x5609ecf4c5a0 <e19537> {i18} @dt=0x5609ece20270@(G/w1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02b9a0 <e18724> {c418} @dt=0x5609ece20270@(G/w1)  stall_decode [LV] => VAR 0x5609ece86b10 <e18509> {c134} @dt=0x5609ece20270@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x5609ecec3910 <e2770> {c419}  forward_register_file_output_1_decode -> VAR 0x5609ecf4cb80 <e19538> {i19} @dt=0x5609ece20270@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02bac0 <e18725> {c419} @dt=0x5609ece20270@(G/w1)  forward_A_decode [LV] => VAR 0x5609ece86fb0 <e18510> {c135} @dt=0x5609ece20270@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x5609ecec3d70 <e2774> {c420}  forward_register_file_output_2_decode -> VAR 0x5609ecf4d190 <e19539> {i20} @dt=0x5609ece20270@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02bbe0 <e18726> {c420} @dt=0x5609ece20270@(G/w1)  forward_B_decode [LV] => VAR 0x5609ece87440 <e18511> {c136} @dt=0x5609ece20270@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x5609ecec41c0 <e2778> {c421}  flush_execute_register -> VAR 0x5609ecf4d780 <e19540> {i21} @dt=0x5609ece20270@(G/w1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02bd00 <e18727> {c421} @dt=0x5609ece20270@(G/w1)  flush_execute_register [LV] => VAR 0x5609ece878d0 <e18512> {c137} @dt=0x5609ece20270@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x5609ecec4610 <e2782> {c422}  forward_register_file_output_1_execute -> VAR 0x5609ecf4ea70 <e19541> {i22} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02be20 <e18118> {c422} @dt=0x5609ece88580@(G/w2)  forward_A_execute [LV] => VAR 0x5609ece88a40 <e17860> {c138} @dt=0x5609ece88580@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x5609ecec4a70 <e2786> {c423}  forward_register_file_output_2_execute -> VAR 0x5609ecf4fda0 <e19542> {i23} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02bf40 <e18728> {c423} @dt=0x5609ece88580@(G/w2)  forward_B_execute [LV] => VAR 0x5609ece89bf0 <e18513> {c139} @dt=0x5609ece88580@(G/w2)  forward_B_execute VAR
    1:2: CELL 0x5609ecec5b30 <e2801> {c426}  or_gate -> MODULE 0x5609ecf98b30 <e9355> {p1}  Or_Gate  L3
    1:2:1: PIN 0x5609ecec5190 <e2790> {c427}  input_A -> VAR 0x5609ecf99040 <e19993> {p3} @dt=0x5609ece20270@(G/w1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x5609ed02c060 <e18729> {c427} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x5609ece7f7e0 <e18501> {c122} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x5609ecec55d0 <e2795> {c428}  input_B -> VAR 0x5609ecf99560 <e19994> {p4} @dt=0x5609ece20270@(G/w1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x5609ed02c180 <e18730> {c428} @dt=0x5609ece20270@(G/w1)  program_counter_source_decode [RV] <- VAR 0x5609ece4d860 <e18362> {c40} @dt=0x5609ece20270@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x5609ecec59f0 <e2799> {c429}  output_C -> VAR 0x5609ecf99ac0 <e19995> {p6} @dt=0x5609ece20270@(G/w1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02c2a0 <e18731> {c429} @dt=0x5609ece20270@(G/w1)  flush_fetch_decode_register [LV] => VAR 0x5609ece8a110 <e18514> {c140} @dt=0x5609ece20270@(G/w1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x5609ecec62e0 <e18735> {c431} @dt=0x5609ece20270@(G/w1)
    1:2:1: AND 0x5609ed07a870 <e21510> {c431} @dt=0x5609ece20270@(G/w1)
    1:2:1:1: VARREF 0x5609ed02c3c0 <e21506> {c431} @dt=0x5609ece20270@(G/w1)  clk [RV] <- VAR 0x5609ece20a90 <e17034> {c6} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x5609ed02c4e0 <e21507> {c431} @dt=0x5609ece20270@(G/w1)  clk_enable [RV] <- VAR 0x5609ece41c20 <e18347> {c13} @dt=0x5609ece20270@(G/w1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x5609ed02c600 <e18734> {c431} @dt=0x5609ece20270@(G/w1)  internal_clk [LV] => VAR 0x5609ece47920 <e18355> {c27} @dt=0x5609ece20270@(G/w1)  internal_clk VAR
    1:2: INITIAL 0x5609ed07a640 <e21498> {c147}
    1:2:1: ASSIGN 0x5609ed07a580 <e21496> {c147} @dt=0x5609ece20270@(G/w1)
    1:2:1:1: CONST 0x5609ed066c30 <e21494> {c147} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:1:2: VARREF 0x5609ed01d930 <e21495> {c147} @dt=0x5609ece20270@(G/w1)  data_read [LV] => VAR 0x5609ece45060 <e18352> {c22} @dt=0x5609ece20270@(G/w1)  data_read OUTPUT PORT
    1: MODULE 0x5609ecec7470 <e9343> {d1}  Adder  L3
    1:2: VAR 0x5609ecec86e0 <e18736> {d3} @dt=0x5609ece41380@(G/w32)  a INPUT PORT
    1:2: VAR 0x5609ecec8ec0 <e18737> {d3} @dt=0x5609ece41380@(G/w32)  b INPUT PORT
    1:2: VAR 0x5609ececa100 <e18738> {d4} @dt=0x5609ece41380@(G/w32)  z OUTPUT PORT
    1:2: ASSIGNW 0x5609ececa860 <e18743> {d7} @dt=0x5609ece41380@(G/w32)
    1:2:1: ADD 0x5609ececa7a0 <e18741> {d7} @dt=0x5609ece41380@(G/w32)
    1:2:1:1: VARREF 0x5609ed01bf50 <e18739> {d7} @dt=0x5609ece41380@(G/w32)  a [RV] <- VAR 0x5609ecec86e0 <e18736> {d3} @dt=0x5609ece41380@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x5609ed01c070 <e18740> {d7} @dt=0x5609ece41380@(G/w32)  b [RV] <- VAR 0x5609ecec8ec0 <e18737> {d3} @dt=0x5609ece41380@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x5609ed01c190 <e18742> {d7} @dt=0x5609ece41380@(G/w32)  z [LV] => VAR 0x5609ececa100 <e18738> {d4} @dt=0x5609ece41380@(G/w32)  z OUTPUT PORT
    1: MODULE 0x5609eced0be0 <e9344> {e2}  ALU  L3
    1:2: VAR 0x5609eced1b90 <e18744> {e4} @dt=0x5609ece505e0@(G/w6)  ALU_operation INPUT PORT
    1:2: VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2: VAR 0x5609eced63d0 <e18748> {e9} @dt=0x5609ece41380@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x5609eced7650 <e18749> {e10} @dt=0x5609ece41380@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x5609eced87f0 <e18750> {e14} @dt=0x5609ece55320@(G/w5)  shift_amount VAR
    1:2: VAR 0x5609eced9930 <e15983> {e15} @dt=0x5609eced9470@(G/w64)  sign_extened_input_1 VAR
    1:2: VAR 0x5609ecedaab0 <e18751> {e16} @dt=0x5609eced9470@(G/w64)  sign_extened_input_2 VAR
    1:2: VAR 0x5609ecedbc30 <e18752> {e17} @dt=0x5609eced9470@(G/w64)  extended_input_1 VAR
    1:2: VAR 0x5609ecedcdb0 <e18753> {e18} @dt=0x5609eced9470@(G/w64)  extended_input_2 VAR
    1:2: VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x5609ecedecf0 <e18768> {e21} @dt=0x5609ece55320@(G/w5)
    1:2:1: SEL 0x5609ed05aa00 <e18766> {e21} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed014c90 <e18755> {e21} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x5609ed05ac90 <e16063> {e21} @dt=0x5609ed051440@(G/sw5)  5'h6
    1:2:1:3: CONST 0x5609ed068560 <e18765> {e21} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2: VARREF 0x5609ed014db0 <e18767> {e21} @dt=0x5609ece55320@(G/w5)  shift_amount [LV] => VAR 0x5609eced87f0 <e18750> {e14} @dt=0x5609ece55320@(G/w5)  shift_amount VAR
    1:2: ASSIGNW 0x5609ecee09e0 <e16069> {e22} @dt=0x5609eced9470@(G/w64)
    1:2:1: CONCAT 0x5609ecee0530 <e21398> {e22} @dt=0x5609eced9470@(G/w64)
    1:2:1:1: REPLICATE 0x5609ecedfab0 <e18791> {e22} @dt=0x5609ece41380@(G/w32)
    1:2:1:1:1: SEL 0x5609ed05b210 <e18780> {e22} @dt=0x5609ece20270@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x5609ed014ed0 <e18769> {e22} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:1:1:2: CONST 0x5609ed05b4a0 <e16107> {e22} @dt=0x5609ed051440@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x5609ed0687b0 <e18779> {e22} @dt=0x5609ece41380@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x5609ed068a00 <e18790> {e22} @dt=0x5609ed068480@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x5609ed014ff0 <e21391> {e22} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x5609ed015110 <e16068> {e22} @dt=0x5609eced9470@(G/w64)  sign_extened_input_1 [LV] => VAR 0x5609eced9930 <e15983> {e15} @dt=0x5609eced9470@(G/w64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x5609ecee27d0 <e18846> {e23} @dt=0x5609eced9470@(G/w64)
    1:2:1: CONCAT 0x5609ecee22a0 <e21411> {e23} @dt=0x5609eced9470@(G/w64)
    1:2:1:1: REPLICATE 0x5609ecee1660 <e18829> {e23} @dt=0x5609ece41380@(G/w32)
    1:2:1:1:1: SEL 0x5609ed05c310 <e18818> {e23} @dt=0x5609ece20270@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x5609ed015230 <e18807> {e23} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:1:1:1:2: CONST 0x5609ed05c5a0 <e16202> {e23} @dt=0x5609ed051440@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x5609ed068ea0 <e18817> {e23} @dt=0x5609ece41380@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x5609ed0690f0 <e18828> {e23} @dt=0x5609ed068480@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x5609ed015350 <e21404> {e23} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x5609ed015470 <e18845> {e23} @dt=0x5609eced9470@(G/w64)  sign_extened_input_2 [LV] => VAR 0x5609ecedaab0 <e18751> {e16} @dt=0x5609eced9470@(G/w64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x5609ecee3bd0 <e18864> {e24} @dt=0x5609eced9470@(G/w64)
    1:2:1: EXTEND 0x5609ed07a280 <e21427> {e24} @dt=0x5609eced9470@(G/w64)
    1:2:1:1: VARREF 0x5609ed015590 <e21418> {e24} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x5609ed0156b0 <e18863> {e24} @dt=0x5609eced9470@(G/w64)  extended_input_1 [LV] => VAR 0x5609ecedbc30 <e18752> {e17} @dt=0x5609eced9470@(G/w64)  extended_input_1 VAR
    1:2: ASSIGNW 0x5609ecee5000 <e18882> {e25} @dt=0x5609eced9470@(G/w64)
    1:2:1: EXTEND 0x5609ed07a340 <e21443> {e25} @dt=0x5609eced9470@(G/w64)
    1:2:1:1: VARREF 0x5609ed0157d0 <e21434> {e25} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x5609ed0158f0 <e18881> {e25} @dt=0x5609eced9470@(G/w64)  extended_input_2 [LV] => VAR 0x5609ecedcdb0 <e18753> {e18} @dt=0x5609eced9470@(G/w64)  extended_input_2 VAR
    1:2: ALWAYS 0x5609ecf07750 <e4392> {e29} [always_comb]
    1:2:2: ASSIGN 0x5609ecee5f10 <e21521> {e30} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: CONST 0x5609ed09c6d0 <e21939#> {e30} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2: VARREF 0x5609ed015a10 <e18895> {e30} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2: ASSIGN 0x5609ecee6c30 <e18910> {e31} @dt=0x5609eced9470@(G/w64)
    1:2:2:1: CONST 0x5609ed09c960 <e21949#> {e31} @dt=0x5609eced9470@(G/w64)  64'h0
    1:2:2:2: VARREF 0x5609ed015b30 <e18909> {e31} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2: CASE 0x5609ecee6ed0 <e4346> {e32}
    1:2:2:1: VARREF 0x5609ed015c50 <e18911> {e32} @dt=0x5609ece505e0@(G/w6)  ALU_operation [RV] <- VAR 0x5609eced1b90 <e18744> {e4} @dt=0x5609ece505e0@(G/w6)  ALU_operation INPUT PORT
    1:2:2:2: CASEITEM 0x5609ecee79d0 <e3506> {e33}
    1:2:2:2:1: CONST 0x5609ecee70d0 <e18912> {e33} @dt=0x5609ece505e0@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x5609ecee7910 <e18917> {e33} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x5609ecee7850 <e18915> {e33} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed015d70 <e18913> {e33} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed015e90 <e18914> {e33} @dt=0x5609ece55320@(G/w5)  shift_amount [RV] <- VAR 0x5609eced87f0 <e18750> {e14} @dt=0x5609ece55320@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x5609ed015fb0 <e18916> {e33} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecee84c0 <e3523> {e34}
    1:2:2:2:1: CONST 0x5609ecee7bc0 <e18918> {e34} @dt=0x5609ece505e0@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x5609ecee8400 <e18923> {e34} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x5609ecee8340 <e18921> {e34} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed0160d0 <e18919> {e34} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed0161f0 <e18920> {e34} @dt=0x5609ece55320@(G/w5)  shift_amount [RV] <- VAR 0x5609eced87f0 <e18750> {e14} @dt=0x5609ece55320@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x5609ed016310 <e18922> {e34} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecee8fb0 <e3540> {e35}
    1:2:2:2:1: CONST 0x5609ecee86b0 <e18924> {e35} @dt=0x5609ece505e0@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x5609ecee8ef0 <e18929> {e35} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x5609ed05db60 <e18927> {e35} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed016430 <e18925> {e35} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed016550 <e18926> {e35} @dt=0x5609ece55320@(G/w5)  shift_amount [RV] <- VAR 0x5609eced87f0 <e18750> {e14} @dt=0x5609ece55320@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x5609ed016670 <e18928> {e35} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609eceea3a0 <e3573> {e36}
    1:2:2:2:1: CONST 0x5609ecee91a0 <e18930> {e36} @dt=0x5609ece505e0@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x5609eceea2e0 <e18946> {e36} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x5609eceea220 <e18944> {e36} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed016790 <e18931> {e36} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x5609ed05de70 <e18943> {e36} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x5609ed0168b0 <e18932> {e36} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x5609ed05e100 <e16390> {e36} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x5609ed069ed0 <e18942> {e36} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x5609ed0169d0 <e18945> {e36} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609eceeb790 <e3606> {e37}
    1:2:2:2:1: CONST 0x5609eceea590 <e18947> {e37} @dt=0x5609ece505e0@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x5609eceeb6d0 <e18963> {e37} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x5609eceeb610 <e18961> {e37} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed016af0 <e18948> {e37} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x5609ed05e680 <e18960> {e37} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x5609ed016c10 <e18949> {e37} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x5609ed05e910 <e16441> {e37} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x5609ed06a120 <e18959> {e37} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x5609ed016d30 <e18962> {e37} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609eceecb80 <e3639> {e38}
    1:2:2:2:1: CONST 0x5609eceeb980 <e18964> {e38} @dt=0x5609ece505e0@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x5609eceecac0 <e18980> {e38} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x5609ed05f450 <e18978> {e38} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed016e50 <e18965> {e38} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x5609ed05ee90 <e18977> {e38} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x5609ed016f70 <e18966> {e38} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x5609ed05f120 <e16492> {e38} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x5609ed06a370 <e18976> {e38} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x5609ed017090 <e18979> {e38} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609eceed420 <e3652> {e39}
    1:2:2:2:1: CONST 0x5609eceecd70 <e18981> {e39} @dt=0x5609ece505e0@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x5609eceed360 <e18984> {e39} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed0171b0 <e18982> {e39} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed0172d0 <e18983> {e39} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609eceedcc0 <e3665> {e40}
    1:2:2:2:1: CONST 0x5609eceed610 <e18985> {e40} @dt=0x5609ece505e0@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x5609eceedc00 <e18988> {e40} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed0173f0 <e18986> {e40} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed017510 <e18987> {e40} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609eceee560 <e3678> {e41}
    1:2:2:2:1: CONST 0x5609eceedeb0 <e18989> {e41} @dt=0x5609ece505e0@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x5609eceee4a0 <e18992> {e41} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed017630 <e18990> {e41} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed017750 <e18991> {e41} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609eceeee00 <e3691> {e42}
    1:2:2:2:1: CONST 0x5609eceee750 <e18993> {e42} @dt=0x5609ece505e0@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x5609eceeed40 <e18996> {e42} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed017870 <e18994> {e42} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed017990 <e18995> {e42} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609eceef6a0 <e3704> {e43}
    1:2:2:2:1: CONST 0x5609eceeeff0 <e18997> {e43} @dt=0x5609ece505e0@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x5609eceef5e0 <e19000> {e43} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed017ab0 <e18998> {e43} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed017bd0 <e18999> {e43} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609eceeff40 <e3717> {e44}
    1:2:2:2:1: CONST 0x5609eceef890 <e19001> {e44} @dt=0x5609ece505e0@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x5609eceefe80 <e19004> {e44} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed017cf0 <e19002> {e44} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed017e10 <e19003> {e44} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecef0e40 <e3738> {e45}
    1:2:2:2:1: CONST 0x5609ecef0130 <e19005> {e45} @dt=0x5609ece505e0@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x5609ecef0d80 <e19007> {e45} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1: MULS 0x5609ed05f890 <e16555> {e45} @dt=0x5609ed05f510@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x5609ed017f30 <e18130> {e45} @dt=0x5609ed05f510@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x5609eced9930 <e15983> {e15} @dt=0x5609eced9470@(G/w64)  sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x5609ed018050 <e18134> {e45} @dt=0x5609ed05f510@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x5609ecedaab0 <e18751> {e16} @dt=0x5609eced9470@(G/w64)  sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x5609ed018170 <e19006> {e45} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x5609ecef19f0 <e3755> {e46}
    1:2:2:2:1: CONST 0x5609ecef1010 <e19008> {e46} @dt=0x5609ece505e0@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x5609ecef1930 <e19013> {e46} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1: MUL 0x5609ecef1870 <e19011> {e46} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x5609ed018290 <e19009> {e46} @dt=0x5609eced9470@(G/w64)  extended_input_1 [RV] <- VAR 0x5609ecedbc30 <e18752> {e17} @dt=0x5609eced9470@(G/w64)  extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x5609ed0183b0 <e19010> {e46} @dt=0x5609eced9470@(G/w64)  extended_input_2 [RV] <- VAR 0x5609ecedcdb0 <e18753> {e18} @dt=0x5609eced9470@(G/w64)  extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x5609ed0184d0 <e19012> {e46} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x5609ecef5700 <e3869> {e47}
    1:2:2:2:1: CONST 0x5609ecef1bc0 <e19014> {e47} @dt=0x5609ece505e0@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x5609ecef3900 <e21515> {e48} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1: CONCAT 0x5609ecef33d0 <e21449> {e48} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x5609ed05fcd0 <e19017> {e48} @dt=0x5609ed068480@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x5609ed0185f0 <e19015> {e48} @dt=0x5609ed068480@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x5609ed018710 <e19016> {e48} @dt=0x5609ed068480@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x5609ed072050 <e20611> {e48} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5609ed018830 <e19033> {e48} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x5609ecef54d0 <e19056> {e49} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1: ADD 0x5609ecef5410 <e19054> {e49} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x5609ed018950 <e19035> {e49} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x5609ed07a400 <e21465> {e49} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x5609ed0603b0 <e21456> {e49} @dt=0x5609ed068480@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x5609ed018a70 <e19048> {e49} @dt=0x5609ed068480@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:1:2: VARREF 0x5609ed018b90 <e19049> {e49} @dt=0x5609ed068480@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed018cb0 <e19055> {e49} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x5609ecef8d30 <e3975> {e51}
    1:2:2:2:1: CONST 0x5609ecef57c0 <e19057> {e51} @dt=0x5609ece505e0@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x5609ecef7230 <e21518> {e52} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1: CONCAT 0x5609ecef6d00 <e21471> {e52} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1:1: DIV 0x5609ecef6200 <e19060> {e52} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x5609ed018dd0 <e19058> {e52} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x5609ed018ef0 <e19059> {e52} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x5609ed0724f0 <e20635> {e52} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5609ed019010 <e19076> {e52} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x5609ecef8b00 <e19099> {e53} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1: ADD 0x5609ecef8a40 <e19097> {e53} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x5609ed019130 <e19078> {e53} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x5609ed07a4c0 <e21487> {e53} @dt=0x5609eced9470@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x5609ecef8450 <e21478> {e53} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x5609ed019250 <e19091> {e53} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:1:2: VARREF 0x5609ed019370 <e19092> {e53} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed019490 <e19098> {e53} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x5609ecef99f0 <e3996> {e55}
    1:2:2:2:1: CONST 0x5609ecef8df0 <e19100> {e55} @dt=0x5609ece505e0@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x5609ecef9930 <e19105> {e55} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: ADD 0x5609ecef9870 <e19103> {e55} @dt=0x5609ed068480@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x5609ed0195b0 <e19101> {e55} @dt=0x5609ed068480@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed0196d0 <e19102> {e55} @dt=0x5609ed068480@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed0197f0 <e19104> {e55} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecefa4e0 <e4013> {e56}
    1:2:2:2:1: CONST 0x5609ecef9be0 <e19106> {e56} @dt=0x5609ece505e0@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x5609ecefa420 <e19111> {e56} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: ADD 0x5609ecefa360 <e19109> {e56} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed019910 <e19107> {e56} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed019a30 <e19108> {e56} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed019b50 <e19110> {e56} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecefb2d0 <e4034> {e57}
    1:2:2:2:1: CONST 0x5609ecefa6d0 <e19112> {e57} @dt=0x5609ece505e0@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x5609ecefb210 <e19117> {e57} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: SUB 0x5609ecefb150 <e19115> {e57} @dt=0x5609ed068480@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x5609ed019c70 <e19113> {e57} @dt=0x5609ed068480@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed019d90 <e19114> {e57} @dt=0x5609ed068480@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed019eb0 <e19116> {e57} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecefbdc0 <e4051> {e58}
    1:2:2:2:1: CONST 0x5609ecefb4c0 <e19118> {e58} @dt=0x5609ece505e0@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x5609ecefbd00 <e19123> {e58} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: SUB 0x5609ecefbc40 <e19121> {e58} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed019fd0 <e19119> {e58} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed01a0f0 <e19120> {e58} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed01a210 <e19122> {e58} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecefc8b0 <e4068> {e59}
    1:2:2:2:1: CONST 0x5609ecefbfb0 <e19124> {e59} @dt=0x5609ece505e0@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x5609ecefc7f0 <e19129> {e59} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: AND 0x5609ecefc730 <e19127> {e59} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed01a330 <e19125> {e59} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed01a450 <e19126> {e59} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed01a570 <e19128> {e59} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecefd3a0 <e4085> {e60}
    1:2:2:2:1: CONST 0x5609ecefcaa0 <e19130> {e60} @dt=0x5609ece505e0@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x5609ecefd2e0 <e19135> {e60} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: OR 0x5609ecefd220 <e19133> {e60} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed01a690 <e19131> {e60} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed01a7b0 <e19132> {e60} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed01a8d0 <e19134> {e60} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecefde90 <e4102> {e61}
    1:2:2:2:1: CONST 0x5609ecefd590 <e19136> {e61} @dt=0x5609ece505e0@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x5609ecefddd0 <e19141> {e61} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: XNOR 0x5609ecefdd10 <e19139> {e61} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5609ed01a9f0 <e19137> {e61} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x5609ed01ab10 <e19138> {e61} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed01ac30 <e19140> {e61} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecefeb00 <e4121> {e62}
    1:2:2:2:1: CONST 0x5609ecefe080 <e19142> {e62} @dt=0x5609ece505e0@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x5609ecefea40 <e19148> {e62} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: NOT 0x5609ecefe980 <e19146> {e62} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: OR 0x5609ecefe880 <e19145> {e62} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x5609ed01ad50 <e19143> {e62} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x5609ed01ae70 <e19144> {e62} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed01af90 <e19147> {e62} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecf01990 <e4215> {e63}
    1:2:2:2:1: CONST 0x5609ecefecf0 <e19149> {e63} @dt=0x5609ece505e0@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x5609ecf018d0 <e19182> {e63} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: COND 0x5609ecf01810 <e19180> {e63} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: LTS 0x5609ed061cf0 <e19152> {e63} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x5609ed01b0b0 <e19150> {e63} @dt=0x5609ed068480@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x5609ed01b1d0 <e19151> {e63} @dt=0x5609ed068480@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x5609ed072e30 <e20683> {e63} @dt=0x5609ece41380@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x5609ed073080 <e20695> {e63} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5609ed01b2f0 <e19181> {e63} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecf044d0 <e4306> {e64}
    1:2:2:2:1: CONST 0x5609ecf01b80 <e19183> {e64} @dt=0x5609ece505e0@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x5609ecf04410 <e19216> {e64} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: COND 0x5609ecf04350 <e19214> {e64} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1:1: LT 0x5609ecf02340 <e19186> {e64} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x5609ed01b410 <e19184> {e64} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e18745> {e5} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x5609ed01b530 <e19185> {e64} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x5609ed073770 <e20731> {e64} @dt=0x5609ece41380@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x5609ed0739c0 <e20743> {e64} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5609ed01b650 <e19215> {e64} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecf04d70 <e4319> {e65}
    1:2:2:2:1: CONST 0x5609ecf046c0 <e19217> {e65} @dt=0x5609ece505e0@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x5609ecf04cb0 <e19220> {e65} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed01b770 <e19218> {e65} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609eced3f10 <e18746> {e6} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed01b890 <e19219> {e65} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecf05b60 <e4345> {e66}
    1:2:2:2:2: ASSIGN 0x5609ecf05aa0 <e19234> {e66} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: CONST 0x5609ed09e570 <e22046#> {e66} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5609ed01b9b0 <e19233> {e66} @dt=0x5609ece41380@(G/w32)  ALU_output [LV] => VAR 0x5609eced5190 <e18747> {e8} @dt=0x5609ece41380@(G/w32)  ALU_output OUTPUT PORT
    1:2:2: ASSIGN 0x5609ecf068f0 <e19248> {e68} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: SEL 0x5609ed062c40 <e19246> {e68} @dt=0x5609ece41380@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x5609ed01bad0 <e19235> {e68} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x5609ed062ed0 <e16946> {e68} @dt=0x5609ed062df0@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x5609ed06ba90 <e19245> {e68} @dt=0x5609ece41380@(G/w32)  32'h20
    1:2:2:2: VARREF 0x5609ed01bbf0 <e19247> {e68} @dt=0x5609ece41380@(G/w32)  ALU_HI_output [LV] => VAR 0x5609eced63d0 <e18748> {e9} @dt=0x5609ece41380@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:2: ASSIGN 0x5609ecf07610 <e19262> {e69} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: SEL 0x5609ed063450 <e19260> {e69} @dt=0x5609ece41380@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x5609ed01bd10 <e19249> {e69} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x5609eceddf30 <e18754> {e19} @dt=0x5609eced9470@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x5609ed0636e0 <e16993> {e69} @dt=0x5609ed062df0@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x5609ed06bce0 <e19259> {e69} @dt=0x5609ece41380@(G/w32)  32'h20
    1:2:2:2: VARREF 0x5609ed01be30 <e19261> {e69} @dt=0x5609ece41380@(G/w32)  ALU_LO_output [LV] => VAR 0x5609eced7650 <e18749> {e10} @dt=0x5609ece41380@(G/w32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x5609ecf087c0 <e9345> {f1}  And_Gate  L3
    1:2: VAR 0x5609ecf08cd0 <e19263> {f3} @dt=0x5609ece20270@(G/w1)  input_A INPUT PORT
    1:2: VAR 0x5609ecf091f0 <e19264> {f4} @dt=0x5609ece20270@(G/w1)  input_B INPUT PORT
    1:2: VAR 0x5609ecf09750 <e19265> {f6} @dt=0x5609ece20270@(G/w1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf09e30 <e19270> {f8} @dt=0x5609ece20270@(G/w1)
    1:2:1: AND 0x5609ed07a1c0 <e21386> {f8} @dt=0x5609ece20270@(G/w1)
    1:2:1:1: VARREF 0x5609ed014930 <e21382> {f8} @dt=0x5609ece20270@(G/w1)  input_A [RV] <- VAR 0x5609ecf08cd0 <e19263> {f3} @dt=0x5609ece20270@(G/w1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x5609ed014a50 <e21383> {f8} @dt=0x5609ece20270@(G/w1)  input_B [RV] <- VAR 0x5609ecf091f0 <e19264> {f4} @dt=0x5609ece20270@(G/w1)  input_B INPUT PORT
    1:2:2: VARREF 0x5609ed014b70 <e19269> {f8} @dt=0x5609ece20270@(G/w1)  output_C [LV] => VAR 0x5609ecf09750 <e19265> {f6} @dt=0x5609ece20270@(G/w1)  output_C OUTPUT PORT
    1: MODULE 0x5609ecf10b60 <e9346> {g1}  Control_Unit  L3
    1:2: VAR 0x5609ecf13ac0 <e19271> {g3} @dt=0x5609ece41380@(G/w32)  instruction INPUT PORT
    1:2: VAR 0x5609ecf14020 <e19272> {g5} @dt=0x5609ece20270@(G/w1)  register_write OUTPUT PORT
    1:2: VAR 0x5609ecf14540 <e19273> {g6} @dt=0x5609ece20270@(G/w1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x5609ecf14a60 <e19274> {g7} @dt=0x5609ece20270@(G/w1)  memory_write OUTPUT PORT
    1:2: VAR 0x5609ecf14f80 <e19275> {g8} @dt=0x5609ece20270@(G/w1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x5609ecf154a0 <e19276> {g9} @dt=0x5609ece20270@(G/w1)  register_destination OUTPUT PORT
    1:2: VAR 0x5609ecf159c0 <e19277> {g10} @dt=0x5609ece20270@(G/w1)  branch OUTPUT PORT
    1:2: VAR 0x5609ecf15f00 <e19278> {g11} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x5609ecf17160 <e19279> {g12} @dt=0x5609ece505e0@(G/w6)  ALU_function OUTPUT PORT
    1:2: VAR 0x5609ecf176c0 <e19280> {g13} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x5609ecf18860 <e19281> {g17} @dt=0x5609ece505e0@(G/w6)  op VAR
    1:2: VAR 0x5609ecf19980 <e19282> {g18} @dt=0x5609ece55320@(G/w5)  rt VAR
    1:2: VAR 0x5609ecf1aaa0 <e19283> {g19} @dt=0x5609ece505e0@(G/w6)  funct VAR
    1:2: ALWAYS 0x5609ecf37310 <e5410> {g21} [always_comb]
    1:2:2: ASSIGN 0x5609ecf1b9f0 <e21542> {g22} @dt=0x5609ece505e0@(G/w6)
    1:2:2:1: SEL 0x5609ed051290 <e19295> {g22} @dt=0x5609ece505e0@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x5609ed00f360 <e19284> {g22} @dt=0x5609ece41380@(G/w32)  instruction [RV] <- VAR 0x5609ecf13ac0 <e19271> {g3} @dt=0x5609ece41380@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x5609ed051520 <e15175> {g22} @dt=0x5609ed051440@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x5609ed06bf30 <e19294> {g22} @dt=0x5609ece41380@(G/w32)  32'h6
    1:2:2:2: VARREF 0x5609ed00f480 <e19296> {g22} @dt=0x5609ece505e0@(G/w6)  op [LV] => VAR 0x5609ecf18860 <e19281> {g17} @dt=0x5609ece505e0@(G/w6)  op VAR
    1:2:2: ASSIGN 0x5609ecf1c670 <e19311> {g23} @dt=0x5609ece55320@(G/w5)
    1:2:2:1: SEL 0x5609ed051aa0 <e19309> {g23} @dt=0x5609ece55320@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x5609ed00f5a0 <e19298> {g23} @dt=0x5609ece41380@(G/w32)  instruction [RV] <- VAR 0x5609ecf13ac0 <e19271> {g3} @dt=0x5609ece41380@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x5609ed051d30 <e15222> {g23} @dt=0x5609ed051440@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x5609ed06c180 <e19308> {g23} @dt=0x5609ece41380@(G/w32)  32'h5
    1:2:2:2: VARREF 0x5609ed00f6c0 <e19310> {g23} @dt=0x5609ece55320@(G/w5)  rt [LV] => VAR 0x5609ecf19980 <e19282> {g18} @dt=0x5609ece55320@(G/w5)  rt VAR
    1:2:2: ASSIGN 0x5609ecf1d2f0 <e19325> {g24} @dt=0x5609ece505e0@(G/w6)
    1:2:2:1: SEL 0x5609ed0522b0 <e19323> {g24} @dt=0x5609ece505e0@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x5609ed00f7e0 <e19312> {g24} @dt=0x5609ece41380@(G/w32)  instruction [RV] <- VAR 0x5609ecf13ac0 <e19271> {g3} @dt=0x5609ece41380@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x5609ed052540 <e15269> {g24} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x5609ed06c3d0 <e19322> {g24} @dt=0x5609ece41380@(G/w32)  32'h6
    1:2:2:2: VARREF 0x5609ed00f900 <e19324> {g24} @dt=0x5609ece505e0@(G/w6)  funct [LV] => VAR 0x5609ecf1aaa0 <e19283> {g19} @dt=0x5609ece505e0@(G/w6)  funct VAR
    1:2:2: CASE 0x5609ecf11b70 <e5408> {g25}
    1:2:2:1: VARREF 0x5609ed00fa20 <e19326> {g25} @dt=0x5609ece505e0@(G/w6)  op [RV] <- VAR 0x5609ecf18860 <e19281> {g17} @dt=0x5609ece505e0@(G/w6)  op VAR
    1:2:2:2: CASEITEM 0x5609ecf231a0 <e4878> {g26}
    1:2:2:2:1: CONST 0x5609ecf1d6c0 <e19327> {g26} @dt=0x5609ece505e0@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x5609ecf1e110 <e21524> {g27} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed052950 <e19328> {g27} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed00fb40 <e19329> {g27} @dt=0x5609ece20270@(G/w1)  register_write [LV] => VAR 0x5609ecf14020 <e19272> {g5} @dt=0x5609ece20270@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf1e770 <e19333> {g28} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed052c80 <e19331> {g28} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed00fc60 <e19332> {g28} @dt=0x5609ece20270@(G/w1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e19273> {g6} @dt=0x5609ece20270@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf1ed90 <e19336> {g29} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed052fb0 <e19334> {g29} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed00fd80 <e19335> {g29} @dt=0x5609ece20270@(G/w1)  memory_write [LV] => VAR 0x5609ecf14a60 <e19274> {g7} @dt=0x5609ece20270@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf1f3b0 <e19339> {g30} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0532e0 <e19337> {g30} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed00fea0 <e19338> {g30} @dt=0x5609ece20270@(G/w1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e19275> {g8} @dt=0x5609ece20270@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf1fa10 <e19342> {g31} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed053610 <e19340> {g31} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed00ffc0 <e19341> {g31} @dt=0x5609ece20270@(G/w1)  register_destination [LV] => VAR 0x5609ecf154a0 <e19276> {g9} @dt=0x5609ece20270@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf20030 <e19345> {g32} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed053940 <e19343> {g32} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed0100e0 <e19344> {g32} @dt=0x5609ece20270@(G/w1)  branch [LV] => VAR 0x5609ecf159c0 <e19277> {g10} @dt=0x5609ece20270@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf21dd0 <e19362> {g33} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: OR 0x5609ed07a040 <e21358> {g33} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1: OR 0x5609ed079f80 <e21354> {g33} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x5609ed079ec0 <e21340> {g33} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1:1:1: EQ 0x5609ecf20830 <e21326> {g33} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1:1:1:1: CONST 0x5609ecf20560 <e21317> {g33} @dt=0x5609ece505e0@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:2: VARREF 0x5609ed010200 <e21318> {g33} @dt=0x5609ece505e0@(G/w6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e19283> {g19} @dt=0x5609ece505e0@(G/w6)  funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x5609ecf20e50 <e21327> {g33} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x5609ecf20b80 <e21321> {g33} @dt=0x5609ece505e0@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:2:2: VARREF 0x5609ed010320 <e21322> {g33} @dt=0x5609ece505e0@(G/w6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e19283> {g19} @dt=0x5609ece505e0@(G/w6)  funct VAR
    1:2:2:2:2:1:1:2: EQ 0x5609ecf21530 <e21341> {g33} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x5609ecf21260 <e21335> {g33} @dt=0x5609ece505e0@(G/w6)  6'h1a
    1:2:2:2:2:1:1:2:2: VARREF 0x5609ed010440 <e21336> {g33} @dt=0x5609ece505e0@(G/w6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e19283> {g19} @dt=0x5609ece505e0@(G/w6)  funct VAR
    1:2:2:2:2:1:2: EQ 0x5609ecf21c10 <e21355> {g33} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x5609ecf21940 <e21349> {g33} @dt=0x5609ece505e0@(G/w6)  6'h1b
    1:2:2:2:2:1:2:2: VARREF 0x5609ed010560 <e21350> {g33} @dt=0x5609ece505e0@(G/w6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e19283> {g19} @dt=0x5609ece505e0@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x5609ed010680 <e19361> {g33} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e19278> {g11} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf220d0 <e19365> {g34} @dt=0x5609ece505e0@(G/w6)
    1:2:2:2:2:1: VARREF 0x5609ed0107a0 <e19363> {g34} @dt=0x5609ece505e0@(G/w6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e19283> {g19} @dt=0x5609ece505e0@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x5609ed0108c0 <e19364> {g34} @dt=0x5609ece505e0@(G/w6)  ALU_function [LV] => VAR 0x5609ecf17160 <e19279> {g12} @dt=0x5609ece505e0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf22f30 <e19374> {g35} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: OR 0x5609ed07a100 <e21376> {g35} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1: EQ 0x5609ecf227d0 <e21372> {g35} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x5609ecf22540 <e21363> {g35} @dt=0x5609ece505e0@(G/w6)  6'h8
    1:2:2:2:2:1:1:2: VARREF 0x5609ed0109e0 <e21364> {g35} @dt=0x5609ece505e0@(G/w6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e19283> {g19} @dt=0x5609ece505e0@(G/w6)  funct VAR
    1:2:2:2:2:1:2: EQ 0x5609ecf22d70 <e21373> {g35} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x5609ecf22ae0 <e21367> {g35} @dt=0x5609ece505e0@(G/w6)  6'h9
    1:2:2:2:2:1:2:2: VARREF 0x5609ed010b00 <e21368> {g35} @dt=0x5609ece505e0@(G/w6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e19283> {g19} @dt=0x5609ece505e0@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x5609ed010c20 <e19373> {g35} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e19280> {g13} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecf26fb0 <e4985> {g51}
    1:2:2:2:1: CONST 0x5609ecf23260 <e19375> {g51} @dt=0x5609ece505e0@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x5609ecf23bf0 <e21527> {g52} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0541b0 <e19376> {g52} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed010d40 <e19377> {g52} @dt=0x5609ece20270@(G/w1)  register_write [LV] => VAR 0x5609ecf14020 <e19272> {g5} @dt=0x5609ece20270@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf24190 <e19381> {g53} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0544e0 <e19379> {g53} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed010e60 <e19380> {g53} @dt=0x5609ece20270@(G/w1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e19273> {g6} @dt=0x5609ece20270@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf24730 <e19384> {g54} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed054810 <e19382> {g54} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed010f80 <e19383> {g54} @dt=0x5609ece20270@(G/w1)  memory_write [LV] => VAR 0x5609ecf14a60 <e19274> {g7} @dt=0x5609ece20270@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf24cd0 <e19387> {g55} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed054b40 <e19385> {g55} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed0110a0 <e19386> {g55} @dt=0x5609ece20270@(G/w1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e19275> {g8} @dt=0x5609ece20270@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf25330 <e19390> {g56} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed054e70 <e19388> {g56} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed0111c0 <e19389> {g56} @dt=0x5609ece20270@(G/w1)  register_destination [LV] => VAR 0x5609ecf154a0 <e19276> {g9} @dt=0x5609ece20270@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf25950 <e19393> {g57} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0551a0 <e19391> {g57} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed0112e0 <e19392> {g57} @dt=0x5609ece20270@(G/w1)  branch [LV] => VAR 0x5609ecf159c0 <e19277> {g10} @dt=0x5609ece20270@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf25fb0 <e19396> {g58} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0554d0 <e19394> {g58} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed011400 <e19395> {g58} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e19278> {g11} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf265d0 <e19399> {g59} @dt=0x5609ece505e0@(G/w6)
    1:2:2:2:2:1: CONST 0x5609ecf26300 <e19397> {g59} @dt=0x5609ece505e0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x5609ed011520 <e19398> {g59} @dt=0x5609ece505e0@(G/w6)  ALU_function [LV] => VAR 0x5609ecf17160 <e19279> {g12} @dt=0x5609ece505e0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf26cd0 <e19402> {g60} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed055800 <e19400> {g60} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed011640 <e19401> {g60} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e19280> {g13} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecf2b140 <e5092> {g69}
    1:2:2:2:1: CONST 0x5609ecf27070 <e19403> {g69} @dt=0x5609ece505e0@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x5609ecf27a70 <e21530> {g70} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed055b30 <e19404> {g70} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed011760 <e19405> {g70} @dt=0x5609ece20270@(G/w1)  register_write [LV] => VAR 0x5609ecf14020 <e19272> {g5} @dt=0x5609ece20270@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf28100 <e19409> {g71} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed055e60 <e19407> {g71} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed011880 <e19408> {g71} @dt=0x5609ece20270@(G/w1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e19273> {g6} @dt=0x5609ece20270@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf28750 <e19412> {g72} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed056190 <e19410> {g72} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed0119a0 <e19411> {g72} @dt=0x5609ece20270@(G/w1)  memory_write [LV] => VAR 0x5609ecf14a60 <e19274> {g7} @dt=0x5609ece20270@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf28da0 <e19415> {g73} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0564c0 <e19413> {g73} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed011ac0 <e19414> {g73} @dt=0x5609ece20270@(G/w1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e19275> {g8} @dt=0x5609ece20270@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf29430 <e19418> {g74} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0567f0 <e19416> {g74} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed011be0 <e19417> {g74} @dt=0x5609ece20270@(G/w1)  register_destination [LV] => VAR 0x5609ecf154a0 <e19276> {g9} @dt=0x5609ece20270@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf29a80 <e19421> {g75} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed056b20 <e19419> {g75} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed0084f0 <e19420> {g75} @dt=0x5609ece20270@(G/w1)  branch [LV] => VAR 0x5609ecf159c0 <e19277> {g10} @dt=0x5609ece20270@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2a110 <e19424> {g76} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed056e50 <e19422> {g76} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed008610 <e19423> {g76} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e19278> {g11} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2a760 <e19427> {g77} @dt=0x5609ece505e0@(G/w6)
    1:2:2:2:2:1: CONST 0x5609ecf2a490 <e19425> {g77} @dt=0x5609ece505e0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x5609ed008750 <e19426> {g77} @dt=0x5609ece505e0@(G/w6)  ALU_function [LV] => VAR 0x5609ecf17160 <e19279> {g12} @dt=0x5609ece505e0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2ae60 <e19430> {g78} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed057180 <e19428> {g78} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed008870 <e19429> {g78} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e19280> {g13} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecf2f2d0 <e5199> {g85}
    1:2:2:2:1: CONST 0x5609ecf2b200 <e19431> {g85} @dt=0x5609ece505e0@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x5609ecf2bc00 <e21533> {g86} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0574b0 <e19432> {g86} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed008990 <e19433> {g86} @dt=0x5609ece20270@(G/w1)  register_write [LV] => VAR 0x5609ecf14020 <e19272> {g5} @dt=0x5609ece20270@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2c290 <e19437> {g87} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0577e0 <e19435> {g87} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed008ab0 <e19436> {g87} @dt=0x5609ece20270@(G/w1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e19273> {g6} @dt=0x5609ece20270@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2c8e0 <e19440> {g88} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed057b10 <e19438> {g88} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed012d10 <e19439> {g88} @dt=0x5609ece20270@(G/w1)  memory_write [LV] => VAR 0x5609ecf14a60 <e19274> {g7} @dt=0x5609ece20270@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2cf30 <e19443> {g89} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed057e40 <e19441> {g89} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed012e30 <e19442> {g89} @dt=0x5609ece20270@(G/w1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e19275> {g8} @dt=0x5609ece20270@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2d5c0 <e19446> {g90} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed058170 <e19444> {g90} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed012f50 <e19445> {g90} @dt=0x5609ece20270@(G/w1)  register_destination [LV] => VAR 0x5609ecf154a0 <e19276> {g9} @dt=0x5609ece20270@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2dc10 <e19449> {g91} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0584a0 <e19447> {g91} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed013070 <e19448> {g91} @dt=0x5609ece20270@(G/w1)  branch [LV] => VAR 0x5609ecf159c0 <e19277> {g10} @dt=0x5609ece20270@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2e2a0 <e19452> {g92} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0587d0 <e19450> {g92} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed013190 <e19451> {g92} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e19278> {g11} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2e8f0 <e19455> {g93} @dt=0x5609ece505e0@(G/w6)
    1:2:2:2:2:1: CONST 0x5609ecf2e620 <e19453> {g93} @dt=0x5609ece505e0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x5609ed0132b0 <e19454> {g93} @dt=0x5609ece505e0@(G/w6)  ALU_function [LV] => VAR 0x5609ecf17160 <e19279> {g12} @dt=0x5609ece505e0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf2eff0 <e19458> {g94} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed058b00 <e19456> {g94} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed0133d0 <e19457> {g94} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e19280> {g13} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecf33330 <e5306> {g102}
    1:2:2:2:1: CONST 0x5609ecf2f390 <e19459> {g102} @dt=0x5609ece505e0@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x5609ecf2fd90 <e21536> {g103} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed058e30 <e19460> {g103} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed0134f0 <e19461> {g103} @dt=0x5609ece20270@(G/w1)  register_write [LV] => VAR 0x5609ecf14020 <e19272> {g5} @dt=0x5609ece20270@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf30420 <e19465> {g104} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed059160 <e19463> {g104} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed013610 <e19464> {g104} @dt=0x5609ece20270@(G/w1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e19273> {g6} @dt=0x5609ece20270@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf30a70 <e19468> {g105} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed059490 <e19466> {g105} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed013730 <e19467> {g105} @dt=0x5609ece20270@(G/w1)  memory_write [LV] => VAR 0x5609ecf14a60 <e19274> {g7} @dt=0x5609ece20270@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf310c0 <e19471> {g106} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0597c0 <e19469> {g106} @dt=0x5609ece20270@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5609ed013850 <e19470> {g106} @dt=0x5609ece20270@(G/w1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e19275> {g8} @dt=0x5609ece20270@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf31750 <e19474> {g107} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed059af0 <e19472> {g107} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed013970 <e19473> {g107} @dt=0x5609ece20270@(G/w1)  register_destination [LV] => VAR 0x5609ecf154a0 <e19276> {g9} @dt=0x5609ece20270@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf31da0 <e19477> {g108} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed059e20 <e19475> {g108} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed013a90 <e19476> {g108} @dt=0x5609ece20270@(G/w1)  branch [LV] => VAR 0x5609ecf159c0 <e19277> {g10} @dt=0x5609ece20270@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf32430 <e19480> {g109} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed05a150 <e19478> {g109} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed013bb0 <e19479> {g109} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e19278> {g11} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf32a80 <e19483> {g110} @dt=0x5609ece505e0@(G/w6)
    1:2:2:2:2:1: CONST 0x5609ecf327b0 <e19481> {g110} @dt=0x5609ece505e0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x5609ed013cd0 <e19482> {g110} @dt=0x5609ece505e0@(G/w6)  ALU_function [LV] => VAR 0x5609ecf17160 <e19279> {g12} @dt=0x5609ece505e0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf33180 <e19486> {g111} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed05a480 <e19484> {g111} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed013df0 <e19485> {g111} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e19280> {g13} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ecf371d0 <e5407> {g116}
    1:2:2:2:2: ASSIGN 0x5609ecf33b60 <e21539> {g117} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0a2ae0 <e22201#> {g117} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed013f10 <e19488> {g117} @dt=0x5609ece20270@(G/w1)  register_write [LV] => VAR 0x5609ecf14020 <e19272> {g5} @dt=0x5609ece20270@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf341f0 <e19492> {g118} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0a2d30 <e22211#> {g118} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed014030 <e19491> {g118} @dt=0x5609ece20270@(G/w1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e19273> {g6} @dt=0x5609ece20270@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf34840 <e19495> {g119} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0a2f80 <e22221#> {g119} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed014150 <e19494> {g119} @dt=0x5609ece20270@(G/w1)  memory_write [LV] => VAR 0x5609ecf14a60 <e19274> {g7} @dt=0x5609ece20270@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf34fd0 <e19498> {g120} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0a31d0 <e22231#> {g120} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed014270 <e19497> {g120} @dt=0x5609ece20270@(G/w1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e19275> {g8} @dt=0x5609ece20270@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf35660 <e19501> {g121} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0a3420 <e22241#> {g121} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed014390 <e19500> {g121} @dt=0x5609ece20270@(G/w1)  register_destination [LV] => VAR 0x5609ecf154a0 <e19276> {g9} @dt=0x5609ece20270@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf35cb0 <e19504> {g122} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0a3670 <e22251#> {g122} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed0144b0 <e19503> {g122} @dt=0x5609ece20270@(G/w1)  branch [LV] => VAR 0x5609ecf159c0 <e19277> {g10} @dt=0x5609ece20270@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf36340 <e19507> {g123} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0a38c0 <e22261#> {g123} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed0145d0 <e19506> {g123} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e19278> {g11} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf36990 <e19510> {g124} @dt=0x5609ece505e0@(G/w6)
    1:2:2:2:2:1: CONST 0x5609ed0a3b10 <e22271#> {g124} @dt=0x5609ece505e0@(G/w6)  6'h0
    1:2:2:2:2:2: VARREF 0x5609ed0146f0 <e19509> {g124} @dt=0x5609ece505e0@(G/w6)  ALU_function [LV] => VAR 0x5609ecf17160 <e19279> {g12} @dt=0x5609ece505e0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x5609ecf37090 <e19513> {g125} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:2:1: CONST 0x5609ed0a3d60 <e22281#> {g125} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5609ed014810 <e19512> {g125} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e19280> {g13} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1: MODULE 0x5609ecf38120 <e9347> {h1}  Equal_Comparator  L3
    1:2: VAR 0x5609ecf39270 <e19514> {h3} @dt=0x5609ece41380@(G/w32)  a INPUT PORT
    1:2: VAR 0x5609ecf3a4b0 <e19515> {h4} @dt=0x5609ece41380@(G/w32)  b INPUT PORT
    1:2: VAR 0x5609ecf3aa10 <e19516> {h6} @dt=0x5609ece20270@(G/w1)  c OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf3b170 <e19521> {h8} @dt=0x5609ece20270@(G/w1)
    1:2:1: EQ 0x5609ecf3b070 <e19519> {h8} @dt=0x5609ece20270@(G/w1)
    1:2:1:1: VARREF 0x5609ed00f000 <e19517> {h8} @dt=0x5609ece41380@(G/w32)  a [RV] <- VAR 0x5609ecf39270 <e19514> {h3} @dt=0x5609ece41380@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x5609ed00f120 <e19518> {h8} @dt=0x5609ece41380@(G/w32)  b [RV] <- VAR 0x5609ecf3a4b0 <e19515> {h4} @dt=0x5609ece41380@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x5609ed00f240 <e19520> {h8} @dt=0x5609ece20270@(G/w1)  c [LV] => VAR 0x5609ecf3aa10 <e19516> {h6} @dt=0x5609ece20270@(G/w1)  c OUTPUT PORT
    1: MODULE 0x5609ecf416a0 <e9348> {i1}  Hazard_Unit  L3
    1:2: VAR 0x5609ecf41b10 <e19522> {i2} @dt=0x5609ece20270@(G/w1)  branch_decode INPUT PORT
    1:2: VAR 0x5609ecf42a10 <e19523> {i3} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x5609ecf43cb0 <e19524> {i4} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x5609ecf44ef0 <e19525> {i5} @dt=0x5609ece55320@(G/w5)  Rs_execute INPUT PORT
    1:2: VAR 0x5609ecf46130 <e19526> {i6} @dt=0x5609ece55320@(G/w5)  Rt_execute INPUT PORT
    1:2: VAR 0x5609ecf473d0 <e19527> {i7} @dt=0x5609ece55320@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x5609ecf47930 <e19528> {i8} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x5609ecf47e90 <e19529> {i9} @dt=0x5609ece20270@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x5609ecf49150 <e19530> {i10} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x5609ecf496b0 <e19531> {i11} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x5609ecf49c10 <e19532> {i12} @dt=0x5609ece20270@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x5609ecf4ae70 <e19533> {i13} @dt=0x5609ece55320@(G/w5)  write_register_writeback INPUT PORT
    1:2: VAR 0x5609ecf4b470 <e19534> {i14} @dt=0x5609ece20270@(G/w1)  register_write_writeback INPUT PORT
    1:2: VAR 0x5609ecf4ba80 <e19535> {i15} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2: VAR 0x5609ecf4c050 <e19536> {i17} @dt=0x5609ece20270@(G/w1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x5609ecf4c5a0 <e19537> {i18} @dt=0x5609ece20270@(G/w1)  stall_decode OUTPUT PORT
    1:2: VAR 0x5609ecf4cb80 <e19538> {i19} @dt=0x5609ece20270@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x5609ecf4d190 <e19539> {i20} @dt=0x5609ece20270@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x5609ecf4d780 <e19540> {i21} @dt=0x5609ece20270@(G/w1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x5609ecf4ea70 <e19541> {i22} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x5609ecf4fda0 <e19542> {i23} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x5609ecf502a0 <e19543> {i26} @dt=0x5609ece20270@(G/w1)  lwstall VAR
    1:2: VAR 0x5609ecf506d0 <e19544> {i27} @dt=0x5609ece20270@(G/w1)  branchstall VAR
    1:2: ALWAYS 0x5609ecf5eb60 <e6233> {i29} [always_comb]
    1:2:2: IF 0x5609ecf545a0 <e21563> {i31}
    1:2:2:1: AND 0x5609ed078130 <e20987> {i31} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: AND 0x5609ed078070 <e20983> {i31} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1: NEQ 0x5609ecf510f0 <e20973> {i31} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1:1: CONST 0x5609ed077e20 <e20967> {i31} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x5609ed00ab60 <e20959> {i31} @dt=0x5609ece55320@(G/w5)  Rs_execute [RV] <- VAR 0x5609ecf44ef0 <e19525> {i5} @dt=0x5609ece55320@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x5609ecf515c0 <e20974> {i31} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5609ed00ac80 <e19558> {i31} @dt=0x5609ece55320@(G/w5)  Rs_execute [RV] <- VAR 0x5609ecf44ef0 <e19525> {i5} @dt=0x5609ece55320@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x5609ed00ada0 <e19559> {i31} @dt=0x5609ece55320@(G/w5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e19530> {i10} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00aec0 <e20984> {i31} @dt=0x5609ece20270@(G/w1)  register_write_memory [RV] <- VAR 0x5609ecf49c10 <e19532> {i12} @dt=0x5609ece20270@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: ASSIGN 0x5609ecf521d0 <e21545> {i32} @dt=0x5609ece88580@(G/w2)
    1:2:2:2:1: CONST 0x5609ecf51ee0 <e19564> {i32} @dt=0x5609ece88580@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x5609ed00afe0 <e19565> {i32} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x5609ecf4ea70 <e19541> {i22} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:3: IF 0x5609ecf544d0 <e5951> {i33}
    1:2:2:3:1: AND 0x5609ed078500 <e21026> {i33} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1:1: AND 0x5609ed078440 <e21022> {i33} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x5609ecf52930 <e21012> {i33} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x5609ed0781f0 <e21006> {i33} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x5609ed00b100 <e20998> {i33} @dt=0x5609ece55320@(G/w5)  Rs_execute [RV] <- VAR 0x5609ecf44ef0 <e19525> {i5} @dt=0x5609ece55320@(G/w5)  Rs_execute INPUT PORT
    1:2:2:3:1:1:2: EQ 0x5609ecf52e50 <e21013> {i33} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x5609ed00b220 <e19580> {i33} @dt=0x5609ece55320@(G/w5)  Rs_execute [RV] <- VAR 0x5609ecf44ef0 <e19525> {i5} @dt=0x5609ece55320@(G/w5)  Rs_execute INPUT PORT
    1:2:2:3:1:1:2:2: VARREF 0x5609ed00b340 <e19581> {i33} @dt=0x5609ece55320@(G/w5)  write_register_writeback [RV] <- VAR 0x5609ecf4ae70 <e19533> {i13} @dt=0x5609ece55320@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:3:1:2: VARREF 0x5609ed00b460 <e21023> {i33} @dt=0x5609ece20270@(G/w1)  register_write_writeback [RV] <- VAR 0x5609ecf4b470 <e19534> {i14} @dt=0x5609ece20270@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:3:2: ASSIGN 0x5609ecf53a50 <e21548> {i34} @dt=0x5609ece88580@(G/w2)
    1:2:2:3:2:1: CONST 0x5609ecf53760 <e19586> {i34} @dt=0x5609ece88580@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x5609ed00b580 <e19587> {i34} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x5609ecf4ea70 <e19541> {i22} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:3:3: ASSIGN 0x5609ecf54350 <e21551> {i36} @dt=0x5609ece88580@(G/w2)
    1:2:2:3:3:1: CONST 0x5609ecf54060 <e19589> {i36} @dt=0x5609ece88580@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x5609ed00b6a0 <e19590> {i36} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x5609ecf4ea70 <e19541> {i22} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2: IF 0x5609ecf58150 <e6044> {i39}
    1:2:2:1: AND 0x5609ed0788d0 <e21065> {i39} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: AND 0x5609ed078810 <e21061> {i39} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1: NEQ 0x5609ecf54c50 <e21051> {i39} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1:1: CONST 0x5609ed0785c0 <e21045> {i39} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x5609ed00b7c0 <e21037> {i39} @dt=0x5609ece55320@(G/w5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e19526> {i6} @dt=0x5609ece55320@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x5609ecf55120 <e21052> {i39} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5609ed00b8e0 <e19605> {i39} @dt=0x5609ece55320@(G/w5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e19526> {i6} @dt=0x5609ece55320@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x5609ed00ba00 <e19606> {i39} @dt=0x5609ece55320@(G/w5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e19530> {i10} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00bb20 <e21062> {i39} @dt=0x5609ece20270@(G/w1)  register_write_memory [RV] <- VAR 0x5609ecf49c10 <e19532> {i12} @dt=0x5609ece20270@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: ASSIGN 0x5609ecf55d30 <e21554> {i40} @dt=0x5609ece88580@(G/w2)
    1:2:2:2:1: CONST 0x5609ecf55a40 <e19611> {i40} @dt=0x5609ece88580@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x5609ed00bc40 <e19612> {i40} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x5609ecf4fda0 <e19542> {i23} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:3: IF 0x5609ecf58080 <e6040> {i41}
    1:2:2:3:1: AND 0x5609ed078ca0 <e21104> {i41} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1:1: AND 0x5609ed078be0 <e21100> {i41} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x5609ecf56490 <e21090> {i41} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x5609ed078990 <e21084> {i41} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x5609ed00bd60 <e21076> {i41} @dt=0x5609ece55320@(G/w5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e19526> {i6} @dt=0x5609ece55320@(G/w5)  Rt_execute INPUT PORT
    1:2:2:3:1:1:2: EQ 0x5609ecf569b0 <e21091> {i41} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x5609ed00be80 <e19627> {i41} @dt=0x5609ece55320@(G/w5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e19526> {i6} @dt=0x5609ece55320@(G/w5)  Rt_execute INPUT PORT
    1:2:2:3:1:1:2:2: VARREF 0x5609ed00bfa0 <e19628> {i41} @dt=0x5609ece55320@(G/w5)  write_register_writeback [RV] <- VAR 0x5609ecf4ae70 <e19533> {i13} @dt=0x5609ece55320@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:3:1:2: VARREF 0x5609ed00c0c0 <e21101> {i41} @dt=0x5609ece20270@(G/w1)  register_write_writeback [RV] <- VAR 0x5609ecf4b470 <e19534> {i14} @dt=0x5609ece20270@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:3:2: ASSIGN 0x5609ecf575b0 <e21557> {i42} @dt=0x5609ece88580@(G/w2)
    1:2:2:3:2:1: CONST 0x5609ecf572c0 <e19633> {i42} @dt=0x5609ece88580@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x5609ed00c1e0 <e19634> {i42} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x5609ecf4fda0 <e19542> {i23} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:3:3: ASSIGN 0x5609ecf57f00 <e21560> {i44} @dt=0x5609ece88580@(G/w2)
    1:2:2:3:3:1: CONST 0x5609ecf57c10 <e19636> {i44} @dt=0x5609ece88580@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x5609ed00c300 <e19637> {i44} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x5609ecf4fda0 <e19542> {i23} @dt=0x5609ece88580@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2: ASSIGN 0x5609ecf59050 <e19649> {i49} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: AND 0x5609ed078e20 <e21124> {i49} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: OR 0x5609ed078d60 <e21120> {i49} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1: EQ 0x5609ecf586e0 <e21110> {i49} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x5609ed00c420 <e19639> {i49} @dt=0x5609ece55320@(G/w5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e19523> {i3} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2: VARREF 0x5609ed00c540 <e19640> {i49} @dt=0x5609ece55320@(G/w5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e19526> {i6} @dt=0x5609ece55320@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x5609ecf58b40 <e21111> {i49} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5609ed00c660 <e19642> {i49} @dt=0x5609ece55320@(G/w5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e19524> {i4} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x5609ed00c780 <e19643> {i49} @dt=0x5609ece55320@(G/w5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e19526> {i6} @dt=0x5609ece55320@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00c8a0 <e21121> {i49} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute [RV] <- VAR 0x5609ecf47930 <e19528> {i8} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed00c9c0 <e19648> {i49} @dt=0x5609ece20270@(G/w1)  lwstall [LV] => VAR 0x5609ecf502a0 <e19543> {i26} @dt=0x5609ece20270@(G/w1)  lwstall VAR
    1:2:2: ASSIGN 0x5609ecf5a260 <e19670> {i54} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: AND 0x5609ed0791f0 <e21163> {i54} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: AND 0x5609ed079130 <e21159> {i54} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1: NEQ 0x5609ecf59940 <e21149> {i54} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1:1: CONST 0x5609ed078ee0 <e21143> {i54} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x5609ed00cae0 <e21135> {i54} @dt=0x5609ece55320@(G/w5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e19523> {i3} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2: EQ 0x5609ecf59e10 <e21150> {i54} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5609ed00cc00 <e19663> {i54} @dt=0x5609ece55320@(G/w5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e19523> {i3} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x5609ed00cd20 <e19664> {i54} @dt=0x5609ece55320@(G/w5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e19530> {i10} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00ce40 <e21160> {i54} @dt=0x5609ece20270@(G/w1)  register_write_memory [RV] <- VAR 0x5609ecf49c10 <e19532> {i12} @dt=0x5609ece20270@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ed00cf60 <e19669> {i54} @dt=0x5609ece20270@(G/w1)  forward_register_file_output_1_decode [LV] => VAR 0x5609ecf4cb80 <e19538> {i19} @dt=0x5609ece20270@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2: ASSIGN 0x5609ecf5b3d0 <e19691> {i55} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: AND 0x5609ed0795c0 <e21202> {i55} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: AND 0x5609ed079500 <e21198> {i55} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1: NEQ 0x5609ecf5aab0 <e21188> {i55} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1:1: CONST 0x5609ed0792b0 <e21182> {i55} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x5609ed00d080 <e21174> {i55} @dt=0x5609ece55320@(G/w5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e19524> {i4} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: EQ 0x5609ecf5af80 <e21189> {i55} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5609ed00d1a0 <e19684> {i55} @dt=0x5609ece55320@(G/w5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e19524> {i4} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x5609ed00d2c0 <e19685> {i55} @dt=0x5609ece55320@(G/w5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e19530> {i10} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00d3e0 <e21199> {i55} @dt=0x5609ece20270@(G/w1)  register_write_memory [RV] <- VAR 0x5609ecf49c10 <e19532> {i12} @dt=0x5609ece20270@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ed00d500 <e19690> {i55} @dt=0x5609ece20270@(G/w1)  forward_register_file_output_2_decode [LV] => VAR 0x5609ecf4d190 <e19539> {i20} @dt=0x5609ece20270@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2: ASSIGN 0x5609ecf5d3d0 <e19716> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: OR 0x5609ed079b00 <e21272> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: AND 0x5609ed079800 <e21268> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1: AND 0x5609ed079680 <e21228> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x5609ed00d620 <e21208> {i57} @dt=0x5609ece20270@(G/w1)  branch_decode [RV] <- VAR 0x5609ecf41b10 <e19522> {i2} @dt=0x5609ece20270@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:1:2: VARREF 0x5609ed00d740 <e21209> {i57} @dt=0x5609ece20270@(G/w1)  register_write_execute [RV] <- VAR 0x5609ecf47e90 <e19529> {i9} @dt=0x5609ece20270@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:1:2: OR 0x5609ed079740 <e21229> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:2:1: EQ 0x5609ecf5bdf0 <e21218> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x5609ed00d860 <e19695> {i57} @dt=0x5609ece55320@(G/w5)  write_register_execute [RV] <- VAR 0x5609ecf473d0 <e19527> {i7} @dt=0x5609ece55320@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x5609ed00d980 <e19696> {i57} @dt=0x5609ece55320@(G/w5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e19523> {i3} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2: EQ 0x5609ecf5c210 <e21219> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x5609ed00daa0 <e19698> {i57} @dt=0x5609ece55320@(G/w5)  write_register_execute [RV] <- VAR 0x5609ecf473d0 <e19527> {i7} @dt=0x5609ece55320@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:2:2:2: VARREF 0x5609ed00dbc0 <e19699> {i57} @dt=0x5609ece55320@(G/w5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e19524> {i4} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:2: AND 0x5609ed079a40 <e21269> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:2:1: AND 0x5609ed0798c0 <e21258> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x5609ed00dce0 <e21238> {i57} @dt=0x5609ece20270@(G/w1)  branch_decode [RV] <- VAR 0x5609ecf41b10 <e19522> {i2} @dt=0x5609ece20270@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5609ed00de00 <e21239> {i57} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory [RV] <- VAR 0x5609ecf496b0 <e19531> {i11} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2:2: OR 0x5609ed079980 <e21259> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:2:2:1: EQ 0x5609ecf5cc70 <e21248> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed00df20 <e19706> {i57} @dt=0x5609ece55320@(G/w5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e19530> {i10} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed00e040 <e19707> {i57} @dt=0x5609ece55320@(G/w5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e19523> {i3} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:2:2:2: EQ 0x5609ecf5d090 <e21249> {i57} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x5609ed00e160 <e19709> {i57} @dt=0x5609ece55320@(G/w5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e19530> {i10} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2:2:2:2: VARREF 0x5609ed00e280 <e19710> {i57} @dt=0x5609ece55320@(G/w5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e19524> {i4} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2:2:2: VARREF 0x5609ed00e3a0 <e19715> {i57} @dt=0x5609ece20270@(G/w1)  branchstall [LV] => VAR 0x5609ecf506d0 <e19544> {i27} @dt=0x5609ece20270@(G/w1)  branchstall VAR
    1:2:2: ASSIGN 0x5609ecf5da40 <e19721> {i60} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: OR 0x5609ed079bc0 <e21282> {i60} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: VARREF 0x5609ed00e4c0 <e21278> {i60} @dt=0x5609ece20270@(G/w1)  branchstall [RV] <- VAR 0x5609ecf506d0 <e19544> {i27} @dt=0x5609ece20270@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x5609ed00e5e0 <e21279> {i60} @dt=0x5609ece20270@(G/w1)  lwstall [RV] <- VAR 0x5609ecf502a0 <e19543> {i26} @dt=0x5609ece20270@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x5609ed00e700 <e19720> {i60} @dt=0x5609ece20270@(G/w1)  stall_fetch [LV] => VAR 0x5609ecf4c050 <e19536> {i17} @dt=0x5609ece20270@(G/w1)  stall_fetch OUTPUT PORT
    1:2:2: ASSIGN 0x5609ecf5e070 <e19726> {i61} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: OR 0x5609ed079c80 <e21292> {i61} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: VARREF 0x5609ed00e820 <e21288> {i61} @dt=0x5609ece20270@(G/w1)  branchstall [RV] <- VAR 0x5609ecf506d0 <e19544> {i27} @dt=0x5609ece20270@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x5609ed00e940 <e21289> {i61} @dt=0x5609ece20270@(G/w1)  lwstall [RV] <- VAR 0x5609ecf502a0 <e19543> {i26} @dt=0x5609ece20270@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x5609ed00ea60 <e19725> {i61} @dt=0x5609ece20270@(G/w1)  stall_decode [LV] => VAR 0x5609ecf4c5a0 <e19537> {i18} @dt=0x5609ece20270@(G/w1)  stall_decode OUTPUT PORT
    1:2:2: ASSIGN 0x5609ecf5e9f0 <e19733> {i62} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: OR 0x5609ed079e00 <e21312> {i62} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: OR 0x5609ed079d40 <e21308> {i62} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1:1: VARREF 0x5609ed00eb80 <e21298> {i62} @dt=0x5609ece20270@(G/w1)  branchstall [RV] <- VAR 0x5609ecf506d0 <e19544> {i27} @dt=0x5609ece20270@(G/w1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x5609ed00eca0 <e21299> {i62} @dt=0x5609ece20270@(G/w1)  lwstall [RV] <- VAR 0x5609ecf502a0 <e19543> {i26} @dt=0x5609ece20270@(G/w1)  lwstall VAR
    1:2:2:1:2: VARREF 0x5609ed00edc0 <e21309> {i62} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x5609ecf4ba80 <e19535> {i15} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:2:2: VARREF 0x5609ed00eee0 <e19732> {i62} @dt=0x5609ece20270@(G/w1)  flush_execute_register [LV] => VAR 0x5609ecf4d780 <e19540> {i21} @dt=0x5609ece20270@(G/w1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x5609ecf5fb90 <e9349> {j1}  Left_Shift  L3
    1:2: VAR 0x5609ecf60370 <e19744> {j3} @dt=0x5609ed068480@(G/sw32)  shift_distance GPARAM
    1:2:3: CONST 0x5609ed06d400 <e19743> {j3} @dt=0x5609ed068480@(G/sw32)  32'sh2
    1:2: VAR 0x5609ecf615d0 <e19745> {j6} @dt=0x5609ece41380@(G/w32)  shift_input INPUT PORT
    1:2: VAR 0x5609ecf627f0 <e19746> {j7} @dt=0x5609ece41380@(G/w32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf62ef0 <e19751> {j10} @dt=0x5609ece41380@(G/w32)
    1:2:1: SHIFTL 0x5609ecf62e30 <e19749> {j10} @dt=0x5609ece41380@(G/w32)
    1:2:1:1: VARREF 0x5609ed00a800 <e19747> {j10} @dt=0x5609ece41380@(G/w32)  shift_input [RV] <- VAR 0x5609ecf615d0 <e19745> {j6} @dt=0x5609ece41380@(G/w32)  shift_input INPUT PORT
    1:2:1:2: CONST 0x5609ed077bd0 <e20948> {j10} @dt=0x5609ed068480@(G/sw32)  32'sh2
    1:2:2: VARREF 0x5609ed00aa40 <e19750> {j10} @dt=0x5609ece41380@(G/w32)  shift_output [LV] => VAR 0x5609ecf627f0 <e19746> {j7} @dt=0x5609ece41380@(G/w32)  shift_output OUTPUT PORT
    1: MODULE 0x5609ed02d750 <e13017> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x5609ed02d880 <e19762> {k3} @dt=0x5609ed068480@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5609ed06d650 <e19761> {c297} @dt=0x5609ed068480@(G/sw32)  32'sh5
    1:2: VAR 0x5609ed02dc70 <e19763> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2: VAR 0x5609ed02ded0 <e19764> {k7} @dt=0x5609ece55320@(G/w5)  input_0 INPUT PORT
    1:2: VAR 0x5609ed02e730 <e19765> {k8} @dt=0x5609ece55320@(G/w5)  input_1 INPUT PORT
    1:2: VAR 0x5609ed02ef90 <e19766> {k10} @dt=0x5609ece55320@(G/w5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x5609ed02f7f0 <e19772> {k13} @dt=0x5609ece55320@(G/w5)
    1:2:1: COND 0x5609ed02f8b0 <e19770> {k13} @dt=0x5609ece55320@(G/w5)
    1:2:1:1: VARREF 0x5609ed02f970 <e19767> {k13} @dt=0x5609ece20270@(G/w1)  control [RV] <- VAR 0x5609ed02dc70 <e19763> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x5609ed02fa90 <e19768> {k13} @dt=0x5609ece55320@(G/w5)  input_1 [RV] <- VAR 0x5609ed02e730 <e19765> {k8} @dt=0x5609ece55320@(G/w5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x5609ed02fbb0 <e19769> {k13} @dt=0x5609ece55320@(G/w5)  input_0 [RV] <- VAR 0x5609ed02ded0 <e19764> {k7} @dt=0x5609ece55320@(G/w5)  input_0 INPUT PORT
    1:2:2: VARREF 0x5609ed02fcd0 <e19771> {k13} @dt=0x5609ece55320@(G/w5)  resolved [LV] => VAR 0x5609ed02ef90 <e19766> {k10} @dt=0x5609ece55320@(G/w5)  resolved OUTPUT PORT
    1: MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x5609ece3a2a0 <e19783> {k3} @dt=0x5609ed068480@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5609ed06d8a0 <e19782> {c181} @dt=0x5609ed068480@(G/sw32)  32'sh20
    1:2: VAR 0x5609ecffd570 <e19784> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2: VAR 0x5609ed0255c0 <e19785> {k7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x5609ed025cb0 <e19786> {k8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x5609ed02c720 <e19787> {k10} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x5609ed02cf80 <e19793> {k13} @dt=0x5609ece41380@(G/w32)
    1:2:1: COND 0x5609ed02d040 <e19791> {k13} @dt=0x5609ece41380@(G/w32)
    1:2:1:1: VARREF 0x5609ed02d100 <e19788> {k13} @dt=0x5609ece20270@(G/w1)  control [RV] <- VAR 0x5609ecffd570 <e19784> {k6} @dt=0x5609ece20270@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x5609ed02d220 <e19789> {k13} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609ed025cb0 <e19786> {k8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x5609ed02d340 <e19790> {k13} @dt=0x5609ece41380@(G/w32)  input_0 [RV] <- VAR 0x5609ed0255c0 <e19785> {k7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:2: VARREF 0x5609ed02d460 <e19792> {k13} @dt=0x5609ece41380@(G/w32)  resolved [LV] => VAR 0x5609ed02c720 <e19787> {k10} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x5609ed02ffa0 <e13026> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x5609ed0300d0 <e19804> {l3} @dt=0x5609ed068480@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5609ed06daf0 <e19803> {c304} @dt=0x5609ed068480@(G/sw32)  32'sh20
    1:2: VAR 0x5609ed0304e0 <e19805> {l6} @dt=0x5609ece88580@(G/w2)  control INPUT PORT
    1:2: VAR 0x5609ed030b60 <e19806> {l7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x5609ed036c60 <e19807> {l8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x5609ed0370c0 <e19808> {l9} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x5609ed037640 <e19809> {l10} @dt=0x5609ece41380@(G/w32)  input_3 INPUT PORT
    1:2: VAR 0x5609ed037e20 <e19810> {l12} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x5609ed038600 <e6718> {l15} [always_comb]
    1:2:2: CASE 0x5609ecf5ef90 <e21566> {l16}
    1:2:2:1: VARREF 0x5609ed0387b0 <e19811> {l16} @dt=0x5609ece88580@(G/w2)  control [RV] <- VAR 0x5609ed0304e0 <e19805> {l6} @dt=0x5609ece88580@(G/w2)  control INPUT PORT
    1:2:2:2: CASEITEM 0x5609ed0388d0 <e6676> {l17}
    1:2:2:2:1: CONST 0x5609ed038990 <e19812> {l17} @dt=0x5609ece88580@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x5609ed038b00 <e19815> {l17} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed038bc0 <e19813> {l17} @dt=0x5609ece41380@(G/w32)  input_0 [RV] <- VAR 0x5609ed030b60 <e19806> {l7} @dt=0x5609ece41380@(G/w32)  input_0 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed038ce0 <e19814> {l17} @dt=0x5609ece41380@(G/w32)  resolved [LV] => VAR 0x5609ed037e20 <e19810> {l12} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ed038e00 <e6689> {l18}
    1:2:2:2:1: CONST 0x5609ed038ec0 <e19816> {l18} @dt=0x5609ece88580@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x5609ed039030 <e19819> {l18} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed0390f0 <e19817> {l18} @dt=0x5609ece41380@(G/w32)  input_1 [RV] <- VAR 0x5609ed036c60 <e19807> {l8} @dt=0x5609ece41380@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed039210 <e19818> {l18} @dt=0x5609ece41380@(G/w32)  resolved [LV] => VAR 0x5609ed037e20 <e19810> {l12} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ed039330 <e6702> {l19}
    1:2:2:2:1: CONST 0x5609ed0393f0 <e19820> {l19} @dt=0x5609ece88580@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x5609ed039560 <e19823> {l19} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed039620 <e19821> {l19} @dt=0x5609ece41380@(G/w32)  input_2 [RV] <- VAR 0x5609ed0370c0 <e19808> {l9} @dt=0x5609ece41380@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed039740 <e19822> {l19} @dt=0x5609ece41380@(G/w32)  resolved [LV] => VAR 0x5609ed037e20 <e19810> {l12} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x5609ed039860 <e6715> {l20}
    1:2:2:2:1: CONST 0x5609ed039920 <e19824> {l20} @dt=0x5609ece88580@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x5609ed039a90 <e19827> {l20} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed039b50 <e19825> {l20} @dt=0x5609ece41380@(G/w32)  input_3 [RV] <- VAR 0x5609ed037640 <e19809> {l10} @dt=0x5609ece41380@(G/w32)  input_3 INPUT PORT
    1:2:2:2:2:2: VARREF 0x5609ed039c70 <e19826> {l20} @dt=0x5609ece41380@(G/w32)  resolved [LV] => VAR 0x5609ed037e20 <e19810> {l12} @dt=0x5609ece41380@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x5609ecf78840 <e9352> {m1}  Program_Counter  L3
    1:2: VAR 0x5609ecf78cb0 <e19828> {m2} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5609ecf79e50 <e19829> {m3} @dt=0x5609ece41380@(G/w32)  address_input INPUT PORT
    1:2: VAR 0x5609ecf7a370 <e19830> {m4} @dt=0x5609ece20270@(G/w1)  enable INPUT PORT
    1:2: VAR 0x5609ecf7b5f0 <e19831> {m5} @dt=0x5609ece41380@(G/w32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x5609ecf7c7a0 <e6812> {m9} [always_ff]
    1:2:1: SENTREE 0x5609ecf7bb10 <e6797> {m9}
    1:2:1:1: SENITEM 0x5609ecf7ba50 <e6795> {m9} [POS]
    1:2:1:1:1: VARREF 0x5609ed0083d0 <e19832> {m9} @dt=0x5609ece20270@(G/w1)  clk [RV] <- VAR 0x5609ecf78cb0 <e19828> {m2} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x5609ecf5f180 <e21572> {m10}
    1:2:2:1: NOT 0x5609ed077b10 <e20938> {m10} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: VARREF 0x5609ed008d00 <e20936> {m10} @dt=0x5609ece20270@(G/w1)  enable [RV] <- VAR 0x5609ecf7a370 <e19830> {m4} @dt=0x5609ece20270@(G/w1)  enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecf7c5b0 <e21569> {m11} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:1: VARREF 0x5609ed008e20 <e19835> {m11} @dt=0x5609ece41380@(G/w32)  address_input [RV] <- VAR 0x5609ecf79e50 <e19829> {m3} @dt=0x5609ece41380@(G/w32)  address_input INPUT PORT
    1:2:2:2:2: VARREF 0x5609ed008f40 <e19836> {m11} @dt=0x5609ece41380@(G/w32)  address_output [LV] => VAR 0x5609ecf7b5f0 <e19831> {m5} @dt=0x5609ece41380@(G/w32)  address_output OUTPUT PORT
    1: MODULE 0x5609ecf7fd70 <e9353> {n2}  Register_File  L3
    1:2: VAR 0x5609ecf802a0 <e19838> {n3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5609ecf807c0 <e19839> {n4} @dt=0x5609ece20270@(G/w1)  pipelined INPUT PORT
    1:2: VAR 0x5609ecf80ce0 <e19840> {n5} @dt=0x5609ece20270@(G/w1)  HI_LO_output INPUT PORT
    1:2: VAR 0x5609ecf81200 <e19841> {n6} @dt=0x5609ece20270@(G/w1)  write_enable INPUT PORT
    1:2: VAR 0x5609ecf815c0 <e19842> {n6} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x5609ecf82780 <e19843> {n7} @dt=0x5609ece55320@(G/w5)  read_address_1 INPUT PORT
    1:2: VAR 0x5609ecf82f60 <e19844> {n7} @dt=0x5609ece55320@(G/w5)  read_address_2 INPUT PORT
    1:2: VAR 0x5609ecf83660 <e19845> {n7} @dt=0x5609ece55320@(G/w5)  write_address INPUT PORT
    1:2: VAR 0x5609ecf848d0 <e19846> {n8} @dt=0x5609ece41380@(G/w32)  write_data INPUT PORT
    1:2: VAR 0x5609ecf850e0 <e19847> {n8} @dt=0x5609ece41380@(G/w32)  HI_write_data INPUT PORT
    1:2: VAR 0x5609ecf858f0 <e19848> {n8} @dt=0x5609ece41380@(G/w32)  LO_write_data INPUT PORT
    1:2: VAR 0x5609ecf86b60 <e19849> {n9} @dt=0x5609ece41380@(G/w32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x5609ecf87370 <e19850> {n9} @dt=0x5609ece41380@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x5609ecf88ee0 <e14042> {n12} @dt=0x5609ecf88e00@(w32)u[31:0]  registers VAR
    1:2: VAR 0x5609ecf8a030 <e19871> {n13} @dt=0x5609ece41380@(G/w32)  HI_reg VAR
    1:2: VAR 0x5609ecf8a760 <e19872> {n13} @dt=0x5609ece41380@(G/w32)  LO_reg VAR
    1:2: VAR 0x5609ecf8b8d0 <e19873> {n14} @dt=0x5609ece41380@(G/w32)  read_data_1_pre_mux VAR
    1:2: VAR 0x5609ecf8ca80 <e19874> {n15} @dt=0x5609ece41380@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x5609ecf8de00 <e19902> {n19} @dt=0x5609ece41380@(G/w32)
    1:2:1: COND 0x5609ecf8dd40 <e19900> {n19} @dt=0x5609ece41380@(G/w32)
    1:2:1:1: NEQ 0x5609ecf8d420 <e19887> {n19} @dt=0x5609ece20270@(G/w1)
    1:2:1:1:1: CONST 0x5609ed077670 <e20911> {n19} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x5609ed006330 <e20903> {n19} @dt=0x5609ece55320@(G/w5)  read_address_1 [RV] <- VAR 0x5609ecf82780 <e19843> {n7} @dt=0x5609ece55320@(G/w5)  read_address_1 INPUT PORT
    1:2:1:2: ARRAYSEL 0x5609ed04ada0 <e19889> {n19} @dt=0x5609ece41380@(G/w32)
    1:2:1:2:1: VARREF 0x5609ed006450 <e14101> {n19} @dt=0x5609ecf88e00@(w32)u[31:0]  registers [RV] <- VAR 0x5609ecf88ee0 <e14042> {n12} @dt=0x5609ecf88e00@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x5609ed006570 <e19888> {n19} @dt=0x5609ece55320@(G/w5)  read_address_1 [RV] <- VAR 0x5609ecf82780 <e19843> {n7} @dt=0x5609ece55320@(G/w5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x5609ed06e430 <e19899> {n19} @dt=0x5609ed068480@(G/sw32)  32'sh0
    1:2:2: VARREF 0x5609ed006690 <e19901> {n19} @dt=0x5609ece41380@(G/w32)  read_data_1_pre_mux [LV] => VAR 0x5609ecf8b8d0 <e19873> {n14} @dt=0x5609ece41380@(G/w32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x5609ecf8f080 <e19930> {n20} @dt=0x5609ece41380@(G/w32)
    1:2:1: COND 0x5609ecf8efc0 <e19928> {n20} @dt=0x5609ece41380@(G/w32)
    1:2:1:1: NEQ 0x5609ecf8e6a0 <e19915> {n20} @dt=0x5609ece20270@(G/w1)
    1:2:1:1:1: CONST 0x5609ed0778c0 <e20930> {n20} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x5609ed0067b0 <e20922> {n20} @dt=0x5609ece55320@(G/w5)  read_address_2 [RV] <- VAR 0x5609ecf82f60 <e19844> {n7} @dt=0x5609ece55320@(G/w5)  read_address_2 INPUT PORT
    1:2:1:2: ARRAYSEL 0x5609ed04b2a0 <e19917> {n20} @dt=0x5609ece41380@(G/w32)
    1:2:1:2:1: VARREF 0x5609ed0068d0 <e14142> {n20} @dt=0x5609ecf88e00@(w32)u[31:0]  registers [RV] <- VAR 0x5609ecf88ee0 <e14042> {n12} @dt=0x5609ecf88e00@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x5609ed0069f0 <e19916> {n20} @dt=0x5609ece55320@(G/w5)  read_address_2 [RV] <- VAR 0x5609ecf82f60 <e19844> {n7} @dt=0x5609ece55320@(G/w5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x5609ed06e8d0 <e19927> {n20} @dt=0x5609ed068480@(G/sw32)  32'sh0
    1:2:2: VARREF 0x5609ed006b10 <e19929> {n20} @dt=0x5609ece41380@(G/w32)  read_data_2_pre_mux [LV] => VAR 0x5609ecf8ca80 <e19874> {n15} @dt=0x5609ece41380@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x5609ecf8f8e0 <e19936> {n21} @dt=0x5609ece41380@(G/w32)
    1:2:1: COND 0x5609ecf8f820 <e19934> {n21} @dt=0x5609ece41380@(G/w32)
    1:2:1:1: VARREF 0x5609ed006c30 <e19931> {n21} @dt=0x5609ece20270@(G/w1)  HI_LO_output [RV] <- VAR 0x5609ecf80ce0 <e19840> {n5} @dt=0x5609ece20270@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x5609ed006d50 <e19932> {n21} @dt=0x5609ece41380@(G/w32)  LO_reg [RV] <- VAR 0x5609ecf8a760 <e19872> {n13} @dt=0x5609ece41380@(G/w32)  LO_reg VAR
    1:2:1:3: VARREF 0x5609ed006e70 <e19933> {n21} @dt=0x5609ece41380@(G/w32)  read_data_1_pre_mux [RV] <- VAR 0x5609ecf8b8d0 <e19873> {n14} @dt=0x5609ece41380@(G/w32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x5609ed006f90 <e19935> {n21} @dt=0x5609ece41380@(G/w32)  read_data_1 [LV] => VAR 0x5609ecf86b60 <e19849> {n9} @dt=0x5609ece41380@(G/w32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf90120 <e19942> {n22} @dt=0x5609ece41380@(G/w32)
    1:2:1: COND 0x5609ecf90060 <e19940> {n22} @dt=0x5609ece41380@(G/w32)
    1:2:1:1: VARREF 0x5609ed0070b0 <e19937> {n22} @dt=0x5609ece20270@(G/w1)  HI_LO_output [RV] <- VAR 0x5609ecf80ce0 <e19840> {n5} @dt=0x5609ece20270@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x5609ed0071d0 <e19938> {n22} @dt=0x5609ece41380@(G/w32)  HI_reg [RV] <- VAR 0x5609ecf8a030 <e19871> {n13} @dt=0x5609ece41380@(G/w32)  HI_reg VAR
    1:2:1:3: VARREF 0x5609ed0072f0 <e19939> {n22} @dt=0x5609ece41380@(G/w32)  read_data_2_pre_mux [RV] <- VAR 0x5609ecf8ca80 <e19874> {n15} @dt=0x5609ece41380@(G/w32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x5609ed007410 <e19941> {n22} @dt=0x5609ece41380@(G/w32)  read_data_2 [LV] => VAR 0x5609ecf87370 <e19850> {n9} @dt=0x5609ece41380@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x5609ecf90510 <e19943> {n28} @dt=0x5609ece20270@(G/w1)  modified_write_clk VAR
    1:2: ASSIGNW 0x5609ecf90ca0 <e19948> {n29} @dt=0x5609ece20270@(G/w1)
    1:2:1: XOR 0x5609ecf90be0 <e19946> {n29} @dt=0x5609ece20270@(G/w1)
    1:2:1:1: VARREF 0x5609ed007530 <e19944> {n29} @dt=0x5609ece20270@(G/w1)  clk [RV] <- VAR 0x5609ecf802a0 <e19838> {n3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x5609ed007650 <e19945> {n29} @dt=0x5609ece20270@(G/w1)  pipelined [RV] <- VAR 0x5609ecf807c0 <e19839> {n4} @dt=0x5609ece20270@(G/w1)  pipelined INPUT PORT
    1:2:2: VARREF 0x5609ed007770 <e19947> {n29} @dt=0x5609ece20270@(G/w1)  modified_write_clk [LV] => VAR 0x5609ecf90510 <e19943> {n28} @dt=0x5609ece20270@(G/w1)  modified_write_clk VAR
    1:2: ALWAYS 0x5609ecf92a60 <e7223> {n30} [always_ff]
    1:2:1: SENTREE 0x5609ecf910f0 <e7192> {n30}
    1:2:1:1: SENITEM 0x5609ecf91030 <e7190> {n30} [POS]
    1:2:1:1:1: VARREF 0x5609ed007890 <e19949> {n30} @dt=0x5609ece20270@(G/w1)  modified_write_clk [RV] <- VAR 0x5609ecf90510 <e19943> {n28} @dt=0x5609ece20270@(G/w1)  modified_write_clk VAR
    1:2:2: IF 0x5609ecf91c40 <e21578> {n31}
    1:2:2:1: VARREF 0x5609ed0079b0 <e19950> {n31} @dt=0x5609ece20270@(G/w1)  write_enable [RV] <- VAR 0x5609ecf81200 <e19841> {n6} @dt=0x5609ece20270@(G/w1)  write_enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecf91b40 <e19954> {n31} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:1: VARREF 0x5609ed007ad0 <e19951> {n31} @dt=0x5609ece41380@(G/w32)  write_data [RV] <- VAR 0x5609ecf848d0 <e19846> {n8} @dt=0x5609ece41380@(G/w32)  write_data INPUT PORT
    1:2:2:2:2: ARRAYSEL 0x5609ed04b8a0 <e19953> {n31} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: VARREF 0x5609ed007bf0 <e14207> {n31} @dt=0x5609ecf88e00@(w32)u[31:0]  registers [LV] => VAR 0x5609ecf88ee0 <e14042> {n12} @dt=0x5609ecf88e00@(w32)u[31:0]  registers VAR
    1:2:2:2:2:2: VARREF 0x5609ed007d10 <e19952> {n31} @dt=0x5609ece55320@(G/w5)  write_address [RV] <- VAR 0x5609ecf83660 <e19845> {n7} @dt=0x5609ece55320@(G/w5)  write_address INPUT PORT
    1:2:2: IF 0x5609ecf92950 <e7221> {n32}
    1:2:2:1: VARREF 0x5609ed007e30 <e19955> {n32} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_enable [RV] <- VAR 0x5609ecf815c0 <e19842> {n6} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecf92430 <e21575> {n33} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:1: VARREF 0x5609ed007f50 <e19956> {n33} @dt=0x5609ece41380@(G/w32)  HI_write_data [RV] <- VAR 0x5609ecf850e0 <e19847> {n8} @dt=0x5609ece41380@(G/w32)  HI_write_data INPUT PORT
    1:2:2:2:2: VARREF 0x5609ed008070 <e19957> {n33} @dt=0x5609ece41380@(G/w32)  HI_reg [LV] => VAR 0x5609ecf8a030 <e19871> {n13} @dt=0x5609ece41380@(G/w32)  HI_reg VAR
    1:2:2:2: ASSIGNDLY 0x5609ecf92810 <e19961> {n34} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:1: VARREF 0x5609ed008190 <e19959> {n34} @dt=0x5609ece41380@(G/w32)  LO_write_data [RV] <- VAR 0x5609ecf858f0 <e19848> {n8} @dt=0x5609ece41380@(G/w32)  LO_write_data INPUT PORT
    1:2:2:2:2: VARREF 0x5609ed0082b0 <e19960> {n34} @dt=0x5609ece41380@(G/w32)  LO_reg [LV] => VAR 0x5609ecf8a760 <e19872> {n13} @dt=0x5609ece41380@(G/w32)  LO_reg VAR
    1: MODULE 0x5609ecf93b40 <e9354> {o1}  Sign_Extension  L3
    1:2: VAR 0x5609ecf94c30 <e19962> {o3} @dt=0x5609ece5d120@(G/w16)  short_input INPUT PORT
    1:2: VAR 0x5609ecf95e70 <e19963> {o4} @dt=0x5609ece41380@(G/w32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf97560 <e19992> {o6} @dt=0x5609ece41380@(G/w32)
    1:2:1: CONCAT 0x5609ecf97030 <e20891> {o6} @dt=0x5609ece41380@(G/w32)
    1:2:1:1: REPLICATE 0x5609ecf96cf0 <e19986> {o6} @dt=0x5609ece5d120@(G/w16)
    1:2:1:1:1: SEL 0x5609ed04a480 <e19975> {o6} @dt=0x5609ece20270@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x5609ed005fd0 <e19964> {o6} @dt=0x5609ece5d120@(G/w16)  short_input [RV] <- VAR 0x5609ecf94c30 <e19962> {o3} @dt=0x5609ece5d120@(G/w16)  short_input INPUT PORT
    1:2:1:1:1:2: CONST 0x5609ed04a710 <e13945> {o6} @dt=0x5609ed04a630@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x5609ed06eb20 <e19974> {o6} @dt=0x5609ece41380@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x5609ed06ed70 <e19985> {o6} @dt=0x5609ed068480@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x5609ed0060f0 <e19987> {o6} @dt=0x5609ece5d120@(G/w16)  short_input [RV] <- VAR 0x5609ecf94c30 <e19962> {o3} @dt=0x5609ece5d120@(G/w16)  short_input INPUT PORT
    1:2:2: VARREF 0x5609ed006210 <e19991> {o6} @dt=0x5609ece41380@(G/w32)  extended_output [LV] => VAR 0x5609ecf95e70 <e19963> {o4} @dt=0x5609ece41380@(G/w32)  extended_output OUTPUT PORT
    1: MODULE 0x5609ecf98b30 <e9355> {p1}  Or_Gate  L3
    1:2: VAR 0x5609ecf99040 <e19993> {p3} @dt=0x5609ece20270@(G/w1)  input_A INPUT PORT
    1:2: VAR 0x5609ecf99560 <e19994> {p4} @dt=0x5609ece20270@(G/w1)  input_B INPUT PORT
    1:2: VAR 0x5609ecf99ac0 <e19995> {p6} @dt=0x5609ece20270@(G/w1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf9a1a0 <e20000> {p8} @dt=0x5609ece20270@(G/w1)
    1:2:1: OR 0x5609ed0775b0 <e20886> {p8} @dt=0x5609ece20270@(G/w1)
    1:2:1:1: VARREF 0x5609ed005c70 <e20882> {p8} @dt=0x5609ece20270@(G/w1)  input_A [RV] <- VAR 0x5609ecf99040 <e19993> {p3} @dt=0x5609ece20270@(G/w1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x5609ed005d90 <e20883> {p8} @dt=0x5609ece20270@(G/w1)  input_B [RV] <- VAR 0x5609ecf99560 <e19994> {p4} @dt=0x5609ece20270@(G/w1)  input_B INPUT PORT
    1:2:2: VARREF 0x5609ed005eb0 <e19999> {p8} @dt=0x5609ece20270@(G/w1)  output_C [LV] => VAR 0x5609ecf99ac0 <e19995> {p6} @dt=0x5609ece20270@(G/w1)  output_C OUTPUT PORT
    1: MODULE 0x5609ecfa0a30 <e9356> {q1}  Decode_Execute_Register  L3
    1:2: VAR 0x5609ecfa0ea0 <e20001> {q3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5609ecfa12c0 <e20002> {q4} @dt=0x5609ece20270@(G/w1)  clear INPUT PORT
    1:2: VAR 0x5609ecfa16e0 <e20003> {q7} @dt=0x5609ece20270@(G/w1)  register_write_decode INPUT PORT
    1:2: VAR 0x5609ecfa1b40 <e20004> {q8} @dt=0x5609ece20270@(G/w1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x5609ecfa1fa0 <e20005> {q9} @dt=0x5609ece20270@(G/w1)  memory_write_decode INPUT PORT
    1:2: VAR 0x5609ecfa2800 <e20006> {q10} @dt=0x5609ece20270@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x5609ecfa2d20 <e20007> {q11} @dt=0x5609ece20270@(G/w1)  register_destination_decode INPUT PORT
    1:2: VAR 0x5609ecfa3240 <e20008> {q12} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x5609ecfa44c0 <e20009> {q13} @dt=0x5609ece505e0@(G/w6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x5609ecfa5720 <e20010> {q14} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x5609ecfa6960 <e20011> {q15} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x5609ecfa7ba0 <e20012> {q16} @dt=0x5609ece55320@(G/w5)  Rd_decode INPUT PORT
    1:2: VAR 0x5609ecfa8de0 <e20013> {q17} @dt=0x5609ece41380@(G/w32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x5609ecfa9300 <e20014> {q18} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x5609ecfa98c0 <e20015> {q20} @dt=0x5609ece20270@(G/w1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x5609ecfa9ee0 <e20016> {q21} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x5609ecfaa4a0 <e20017> {q22} @dt=0x5609ece20270@(G/w1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x5609ecfaaa70 <e20018> {q23} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x5609ecfab090 <e20019> {q24} @dt=0x5609ece20270@(G/w1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x5609ecfab6a0 <e20020> {q25} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x5609ecfac980 <e20021> {q26} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x5609ecfadbe0 <e20022> {q27} @dt=0x5609ece55320@(G/w5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x5609ecfaee50 <e20023> {q28} @dt=0x5609ece55320@(G/w5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb00c0 <e20024> {q29} @dt=0x5609ece55320@(G/w5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb13c0 <e20025> {q30} @dt=0x5609ece41380@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb19e0 <e20026> {q31} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb2d40 <e20027> {q34} @dt=0x5609ece41380@(G/w32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x5609ecfb4030 <e20028> {q35} @dt=0x5609ece41380@(G/w32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x5609ecfb5360 <e20029> {q37} @dt=0x5609ece41380@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb6690 <e20030> {q38} @dt=0x5609ece41380@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x5609ecfc39f0 <e8251> {q42} [always_ff]
    1:2:1: SENTREE 0x5609ecfb6bf0 <e7910> {q42}
    1:2:1:1: SENITEM 0x5609ecfb6b30 <e7908> {q42} [POS]
    1:2:1:1:1: VARREF 0x5609ed002af0 <e20031> {q42} @dt=0x5609ece20270@(G/w1)  clk [RV] <- VAR 0x5609ecfa0ea0 <e20001> {q3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x5609ecfc38a0 <e21587> {q43}
    1:2:2:1: VARREF 0x5609ed002c10 <e20032> {q43} @dt=0x5609ece20270@(G/w1)  clear [RV] <- VAR 0x5609ecfa12c0 <e20002> {q4} @dt=0x5609ece20270@(G/w1)  clear INPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfb7840 <e21581> {q44} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:1: CONST 0x5609ed044450 <e20033> {q44} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5609ed002d30 <e20034> {q44} @dt=0x5609ece20270@(G/w1)  register_write_execute [LV] => VAR 0x5609ecfa98c0 <e20015> {q20} @dt=0x5609ece20270@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfb7f20 <e20038> {q45} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:1: CONST 0x5609ed0447e0 <e20036> {q45} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5609ed002e50 <e20037> {q45} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute [LV] => VAR 0x5609ecfa9ee0 <e20016> {q21} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfb8580 <e20041> {q46} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:1: CONST 0x5609ed044b70 <e20039> {q46} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5609ed002f70 <e20040> {q46} @dt=0x5609ece20270@(G/w1)  memory_write_execute [LV] => VAR 0x5609ecfaa4a0 <e20017> {q22} @dt=0x5609ece20270@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfb8c10 <e20044> {q47} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:1: CONST 0x5609ed044ec0 <e20042> {q47} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5609ed003090 <e20043> {q47} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute [LV] => VAR 0x5609ecfaaa70 <e20018> {q23} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfb92f0 <e20047> {q48} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:1: CONST 0x5609ed049360 <e20045> {q48} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5609ed0031b0 <e20046> {q48} @dt=0x5609ece20270@(G/w1)  register_destination_execute [LV] => VAR 0x5609ecfab090 <e20019> {q24} @dt=0x5609ece20270@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfb99a0 <e20050> {q49} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:1: CONST 0x5609ed049690 <e20048> {q49} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5609ed0032d0 <e20049> {q49} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x5609ecfab6a0 <e20020> {q25} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfba660 <e20064> {q50} @dt=0x5609ece505e0@(G/w6)
    1:2:2:2:1: CONST 0x5609ed0706e0 <e20479> {q50} @dt=0x5609ece505e0@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x5609ed0033f0 <e20063> {q50} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute [LV] => VAR 0x5609ecfac980 <e20021> {q26} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfbb2e0 <e20078> {q51} @dt=0x5609ece55320@(G/w5)
    1:2:2:2:1: CONST 0x5609ed070930 <e20491> {q51} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x5609ed003510 <e20077> {q51} @dt=0x5609ece55320@(G/w5)  Rt_execute [LV] => VAR 0x5609ecfaee50 <e20023> {q28} @dt=0x5609ece55320@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfbbf90 <e20092> {q52} @dt=0x5609ece55320@(G/w5)
    1:2:2:2:1: CONST 0x5609ed070b80 <e20503> {q52} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x5609ed003630 <e20091> {q52} @dt=0x5609ece55320@(G/w5)  Rd_execute [LV] => VAR 0x5609ecfb00c0 <e20024> {q29} @dt=0x5609ece55320@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfbcc40 <e20106> {q53} @dt=0x5609ece55320@(G/w5)
    1:2:2:2:1: CONST 0x5609ed070dd0 <e20515> {q53} @dt=0x5609ece55320@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x5609ed003750 <e20105> {q53} @dt=0x5609ece55320@(G/w5)  Rs_execute [LV] => VAR 0x5609ecfadbe0 <e20022> {q27} @dt=0x5609ece55320@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfbd960 <e20120> {q54} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:1: CONST 0x5609ed071020 <e20527> {q54} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x5609ed003870 <e20119> {q54} @dt=0x5609ece41380@(G/w32)  sign_imm_execute [LV] => VAR 0x5609ecfb13c0 <e20025> {q30} @dt=0x5609ece41380@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfbe000 <e20123> {q55} @dt=0x5609ece20270@(G/w1)
    1:2:2:2:1: CONST 0x5609ed049e20 <e20121> {q55} @dt=0x5609ece20270@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5609ed003990 <e20122> {q55} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5609ecfb19e0 <e20026> {q31} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfbed60 <e20137> {q57} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:1: CONST 0x5609ed071270 <e20539> {q57} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x5609ed003ab0 <e20136> {q57} @dt=0x5609ece41380@(G/w32)  read_data_one_execute [LV] => VAR 0x5609ecfb5360 <e20029> {q37} @dt=0x5609ece41380@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x5609ecfbfa50 <e20151> {q58} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:1: CONST 0x5609ed0714c0 <e20551> {q58} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x5609ed003bd0 <e20150> {q58} @dt=0x5609ece41380@(G/w32)  read_data_two_execute [LV] => VAR 0x5609ecfb6690 <e20030> {q38} @dt=0x5609ece41380@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc0120 <e21584> {q60} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1: VARREF 0x5609ed003cf0 <e20152> {q60} @dt=0x5609ece20270@(G/w1)  register_write_decode [RV] <- VAR 0x5609ecfa16e0 <e20003> {q7} @dt=0x5609ece20270@(G/w1)  register_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed003e10 <e20153> {q60} @dt=0x5609ece20270@(G/w1)  register_write_execute [LV] => VAR 0x5609ecfa98c0 <e20015> {q20} @dt=0x5609ece20270@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc05f0 <e20157> {q61} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1: VARREF 0x5609ed003f30 <e20155> {q61} @dt=0x5609ece20270@(G/w1)  memory_to_register_decode [RV] <- VAR 0x5609ecfa1b40 <e20004> {q8} @dt=0x5609ece20270@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed004050 <e20156> {q61} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute [LV] => VAR 0x5609ecfa9ee0 <e20016> {q21} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc0a20 <e20160> {q62} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1: VARREF 0x5609ed004170 <e20158> {q62} @dt=0x5609ece20270@(G/w1)  memory_write_decode [RV] <- VAR 0x5609ecfa1fa0 <e20005> {q9} @dt=0x5609ece20270@(G/w1)  memory_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed004290 <e20159> {q62} @dt=0x5609ece20270@(G/w1)  memory_write_execute [LV] => VAR 0x5609ecfaa4a0 <e20017> {q22} @dt=0x5609ece20270@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc0e80 <e20163> {q63} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1: VARREF 0x5609ed0043b0 <e20161> {q63} @dt=0x5609ece20270@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x5609ecfa2800 <e20006> {q10} @dt=0x5609ece20270@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed0044d0 <e20162> {q63} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute [LV] => VAR 0x5609ecfaaa70 <e20018> {q23} @dt=0x5609ece20270@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc1350 <e20166> {q64} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1: VARREF 0x5609ed0045f0 <e20164> {q64} @dt=0x5609ece20270@(G/w1)  register_destination_decode [RV] <- VAR 0x5609ecfa2d20 <e20007> {q11} @dt=0x5609ece20270@(G/w1)  register_destination_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed004710 <e20165> {q64} @dt=0x5609ece20270@(G/w1)  register_destination_execute [LV] => VAR 0x5609ecfab090 <e20019> {q24} @dt=0x5609ece20270@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc17f0 <e20169> {q65} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1: VARREF 0x5609ed004830 <e20167> {q65} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x5609ecfa3240 <e20008> {q12} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed004950 <e20168> {q65} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x5609ecfab6a0 <e20020> {q25} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc1c20 <e20172> {q66} @dt=0x5609ece505e0@(G/w6)
    1:2:2:3:1: VARREF 0x5609ed004a70 <e20170> {q66} @dt=0x5609ece505e0@(G/w6)  ALU_function_decode [RV] <- VAR 0x5609ecfa44c0 <e20009> {q13} @dt=0x5609ece505e0@(G/w6)  ALU_function_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed004b90 <e20171> {q66} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute [LV] => VAR 0x5609ecfac980 <e20021> {q26} @dt=0x5609ece505e0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc1fd0 <e20175> {q67} @dt=0x5609ece55320@(G/w5)
    1:2:2:3:1: VARREF 0x5609ed004cb0 <e20173> {q67} @dt=0x5609ece55320@(G/w5)  Rs_decode [RV] <- VAR 0x5609ecfa5720 <e20010> {q14} @dt=0x5609ece55320@(G/w5)  Rs_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed004dd0 <e20174> {q67} @dt=0x5609ece55320@(G/w5)  Rs_execute [LV] => VAR 0x5609ecfadbe0 <e20022> {q27} @dt=0x5609ece55320@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc23b0 <e20178> {q68} @dt=0x5609ece55320@(G/w5)
    1:2:2:3:1: VARREF 0x5609ed004ef0 <e20176> {q68} @dt=0x5609ece55320@(G/w5)  Rt_decode [RV] <- VAR 0x5609ecfa6960 <e20011> {q15} @dt=0x5609ece55320@(G/w5)  Rt_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed005010 <e20177> {q68} @dt=0x5609ece55320@(G/w5)  Rt_execute [LV] => VAR 0x5609ecfaee50 <e20023> {q28} @dt=0x5609ece55320@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc2790 <e20181> {q69} @dt=0x5609ece55320@(G/w5)
    1:2:2:3:1: VARREF 0x5609ed005130 <e20179> {q69} @dt=0x5609ece55320@(G/w5)  Rd_decode [RV] <- VAR 0x5609ecfa7ba0 <e20012> {q16} @dt=0x5609ece55320@(G/w5)  Rd_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed005250 <e20180> {q69} @dt=0x5609ece55320@(G/w5)  Rd_execute [LV] => VAR 0x5609ecfb00c0 <e20024> {q29} @dt=0x5609ece55320@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc2bb0 <e20184> {q70} @dt=0x5609ece41380@(G/w32)
    1:2:2:3:1: VARREF 0x5609ed005370 <e20182> {q70} @dt=0x5609ece41380@(G/w32)  sign_imm_decode [RV] <- VAR 0x5609ecfa8de0 <e20013> {q17} @dt=0x5609ece41380@(G/w32)  sign_imm_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed005490 <e20183> {q70} @dt=0x5609ece41380@(G/w32)  sign_imm_execute [LV] => VAR 0x5609ecfb13c0 <e20025> {q30} @dt=0x5609ece41380@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc30a0 <e20187> {q71} @dt=0x5609ece20270@(G/w1)
    1:2:2:3:1: VARREF 0x5609ed0055b0 <e20185> {q71} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x5609ecfa9300 <e20014> {q18} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed0056d0 <e20186> {q71} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5609ecfb19e0 <e20026> {q31} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc3360 <e20190> {q73} @dt=0x5609ece41380@(G/w32)
    1:2:2:3:1: VARREF 0x5609ed0057f0 <e20188> {q73} @dt=0x5609ece41380@(G/w32)  read_data_one_decode [RV] <- VAR 0x5609ecfb2d40 <e20027> {q34} @dt=0x5609ece41380@(G/w32)  read_data_one_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed005910 <e20189> {q73} @dt=0x5609ece41380@(G/w32)  read_data_one_execute [LV] => VAR 0x5609ecfb5360 <e20029> {q37} @dt=0x5609ece41380@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x5609ecfc3760 <e20193> {q74} @dt=0x5609ece41380@(G/w32)
    1:2:2:3:1: VARREF 0x5609ed005a30 <e20191> {q74} @dt=0x5609ece41380@(G/w32)  read_data_two_decode [RV] <- VAR 0x5609ecfb4030 <e20028> {q35} @dt=0x5609ece41380@(G/w32)  read_data_two_decode INPUT PORT
    1:2:2:3:2: VARREF 0x5609ed005b50 <e20192> {q74} @dt=0x5609ece41380@(G/w32)  read_data_two_execute [LV] => VAR 0x5609ecfb6690 <e20030> {q38} @dt=0x5609ece41380@(G/w32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x5609ecfc75a0 <e9357> {r1}  Execute_Memory_Register  L3
    1:2: VAR 0x5609ecfc7a30 <e20194> {r3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5609ecfc7e90 <e20195> {r6} @dt=0x5609ece20270@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x5609ecfc82f0 <e20196> {r7} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x5609ecfc87b0 <e20197> {r8} @dt=0x5609ece20270@(G/w1)  memory_write_execute INPUT PORT
    1:2: VAR 0x5609ecfc8cd0 <e20198> {r9} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x5609ecfc92a0 <e20199> {r10} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x5609ecfc98e0 <e20200> {r12} @dt=0x5609ece20270@(G/w1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x5609ecfc9f00 <e20201> {r13} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x5609ecfca4c0 <e20202> {r14} @dt=0x5609ece20270@(G/w1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x5609ecfcaae0 <e20203> {r15} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x5609ecfcb0c0 <e20204> {r16} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x5609ecfcc410 <e20205> {r19} @dt=0x5609ece41380@(G/w32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x5609ecfcd700 <e20206> {r20} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x5609ecfce9f0 <e20207> {r21} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x5609ecfcfce0 <e20208> {r22} @dt=0x5609ece41380@(G/w32)  write_data_execute INPUT PORT
    1:2: VAR 0x5609ecfd0fd0 <e20209> {r23} @dt=0x5609ece55320@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x5609ecfd2300 <e20210> {r25} @dt=0x5609ece41380@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x5609ecfd35f0 <e20211> {r26} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x5609ecfd48e0 <e20212> {r27} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x5609ecfd5bd0 <e20213> {r28} @dt=0x5609ece41380@(G/w32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x5609ecfd6f00 <e20214> {r29} @dt=0x5609ece55320@(G/w5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x5609ecfda4c0 <e8697> {r33} [always_ff]
    1:2:1: SENTREE 0x5609ecfd7460 <e8635> {r33}
    1:2:1:1: SENITEM 0x5609ecfd73a0 <e8633> {r33} [POS]
    1:2:1:1:1: VARREF 0x5609ed001350 <e20215> {r33} @dt=0x5609ece20270@(G/w1)  clk [RV] <- VAR 0x5609ecfc7a30 <e20194> {r3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfd7ac0 <e21590> {r34} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: VARREF 0x5609ed001470 <e20216> {r34} @dt=0x5609ece20270@(G/w1)  register_write_execute [RV] <- VAR 0x5609ecfc7e90 <e20195> {r6} @dt=0x5609ece20270@(G/w1)  register_write_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed001590 <e20217> {r34} @dt=0x5609ece20270@(G/w1)  register_write_memory [LV] => VAR 0x5609ecfc98e0 <e20200> {r12} @dt=0x5609ece20270@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfd7f90 <e20221> {r35} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: VARREF 0x5609ed0016b0 <e20219> {r35} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute [RV] <- VAR 0x5609ecfc82f0 <e20196> {r7} @dt=0x5609ece20270@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed0017d0 <e20220> {r35} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory [LV] => VAR 0x5609ecfc9f00 <e20201> {r13} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfd83c0 <e20224> {r36} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: VARREF 0x5609ed0018f0 <e20222> {r36} @dt=0x5609ece20270@(G/w1)  memory_write_execute [RV] <- VAR 0x5609ecfc87b0 <e20197> {r8} @dt=0x5609ece20270@(G/w1)  memory_write_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed001a10 <e20223> {r36} @dt=0x5609ece20270@(G/w1)  memory_write_memory [LV] => VAR 0x5609ecfca4c0 <e20202> {r14} @dt=0x5609ece20270@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfd8890 <e20227> {r37} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: VARREF 0x5609ed001b30 <e20225> {r37} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x5609ecfc8cd0 <e20198> {r9} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed001c50 <e20226> {r37} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x5609ecfcaae0 <e20203> {r15} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfd8d30 <e20230> {r38} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: VARREF 0x5609ed001d70 <e20228> {r38} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5609ecfc92a0 <e20199> {r10} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed001e90 <e20229> {r38} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5609ecfcb0c0 <e20204> {r16} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfd91c0 <e20233> {r40} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: VARREF 0x5609ed001fb0 <e20231> {r40} @dt=0x5609ece41380@(G/w32)  ALU_output_execute [RV] <- VAR 0x5609ecfcc410 <e20205> {r19} @dt=0x5609ece41380@(G/w32)  ALU_output_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed0020d0 <e20232> {r40} @dt=0x5609ece41380@(G/w32)  ALU_output_memory [LV] => VAR 0x5609ecfd2300 <e20210> {r25} @dt=0x5609ece41380@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfd9620 <e20236> {r41} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: VARREF 0x5609ed0021f0 <e20234> {r41} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x5609ecfcd700 <e20206> {r20} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed002310 <e20235> {r41} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x5609ecfd35f0 <e20211> {r26} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfd9a80 <e20239> {r42} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: VARREF 0x5609ed002430 <e20237> {r42} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x5609ecfce9f0 <e20207> {r21} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed002550 <e20238> {r42} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x5609ecfd48e0 <e20212> {r27} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfd9ee0 <e20242> {r43} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: VARREF 0x5609ed002670 <e20240> {r43} @dt=0x5609ece41380@(G/w32)  write_data_execute [RV] <- VAR 0x5609ecfcfce0 <e20208> {r22} @dt=0x5609ece41380@(G/w32)  write_data_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed002790 <e20241> {r43} @dt=0x5609ece41380@(G/w32)  write_data_memory [LV] => VAR 0x5609ecfd5bd0 <e20213> {r28} @dt=0x5609ece41380@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecfda340 <e20245> {r44} @dt=0x5609ece55320@(G/w5)
    1:2:2:1: VARREF 0x5609ed0028b0 <e20243> {r44} @dt=0x5609ece55320@(G/w5)  write_register_execute [RV] <- VAR 0x5609ecfd0fd0 <e20209> {r23} @dt=0x5609ece55320@(G/w5)  write_register_execute INPUT PORT
    1:2:2:2: VARREF 0x5609ed0029d0 <e20244> {r44} @dt=0x5609ece55320@(G/w5)  write_register_memory [LV] => VAR 0x5609ecfd6f00 <e20214> {r29} @dt=0x5609ece55320@(G/w5)  write_register_memory OUTPUT PORT
    1: MODULE 0x5609ecfdcce0 <e9358> {s1}  Fetch_Decode_Register  L3
    1:2: VAR 0x5609ecfdd150 <e20246> {s3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5609ecfdd670 <e20247> {s4} @dt=0x5609ece20270@(G/w1)  enable INPUT PORT
    1:2: VAR 0x5609ecfddb90 <e20248> {s5} @dt=0x5609ece20270@(G/w1)  clear INPUT PORT
    1:2: VAR 0x5609ecfdedf0 <e20249> {s7} @dt=0x5609ece41380@(G/w32)  instruction_fetch INPUT PORT
    1:2: VAR 0x5609ecfe0080 <e20250> {s8} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x5609ecfe13b0 <e20251> {s10} @dt=0x5609ece41380@(G/w32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x5609ecfe26e0 <e20252> {s11} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x5609ecfe5960 <e8902> {s15} [always_ff]
    1:2:1: SENTREE 0x5609ecfe2c60 <e8841> {s15}
    1:2:1:1: SENITEM 0x5609ecfe2ba0 <e8839> {s15} [POS]
    1:2:1:1:1: VARREF 0x5609ed000930 <e20253> {s15} @dt=0x5609ece20270@(G/w1)  clk [RV] <- VAR 0x5609ecfdd150 <e20246> {s3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x5609ecfe5850 <e21602> {s17}
    1:2:2:1: NOT 0x5609ed074a70 <e20876> {s17} @dt=0x5609ece20270@(G/w1)
    1:2:2:1:1: VARREF 0x5609ed000a50 <e20874> {s17} @dt=0x5609ece20270@(G/w1)  enable [RV] <- VAR 0x5609ecfdd670 <e20247> {s4} @dt=0x5609ece20270@(G/w1)  enable INPUT PORT
    1:2:2:2: IF 0x5609ecfe5740 <e21599> {s18}
    1:2:2:2:1: VARREF 0x5609ed000b70 <e20256> {s18} @dt=0x5609ece20270@(G/w1)  clear [RV] <- VAR 0x5609ecfddb90 <e20248> {s5} @dt=0x5609ece20270@(G/w1)  clear INPUT PORT
    1:2:2:2:2: ASSIGNDLY 0x5609ecfe3db0 <e21593> {s19} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: CONST 0x5609ed06fff0 <e20266> {s19} @dt=0x5609ed068480@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x5609ed000c90 <e20267> {s19} @dt=0x5609ece41380@(G/w32)  instruction_decode [LV] => VAR 0x5609ecfe13b0 <e20251> {s10} @dt=0x5609ece41380@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:2:2: ASSIGNDLY 0x5609ecfe4a90 <e20282> {s20} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:2:1: CONST 0x5609ed070490 <e20467> {s20} @dt=0x5609ece41380@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5609ed000db0 <e20281> {s20} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x5609ecfe26e0 <e20252> {s11} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:2:3: ASSIGNDLY 0x5609ecfe5160 <e21596> {s22} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:3:1: VARREF 0x5609ed000ed0 <e20283> {s22} @dt=0x5609ece41380@(G/w32)  instruction_fetch [RV] <- VAR 0x5609ecfdedf0 <e20249> {s7} @dt=0x5609ece41380@(G/w32)  instruction_fetch INPUT PORT
    1:2:2:2:3:2: VARREF 0x5609ed000ff0 <e20284> {s22} @dt=0x5609ece41380@(G/w32)  instruction_decode [LV] => VAR 0x5609ecfe13b0 <e20251> {s10} @dt=0x5609ece41380@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:2:3: ASSIGNDLY 0x5609ecfe5600 <e20288> {s23} @dt=0x5609ece41380@(G/w32)
    1:2:2:2:3:1: VARREF 0x5609ed001110 <e20286> {s23} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x5609ecfe0080 <e20250> {s8} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:2:3:2: VARREF 0x5609ed001230 <e20287> {s23} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x5609ecfe26e0 <e20252> {s11} @dt=0x5609ece41380@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x5609ecfe9560 <e9359> {t1}  Memory_Writeback_Register  L3
    1:2: VAR 0x5609ecfe99d0 <e20289> {t3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5609ecfe9df0 <e20290> {t6} @dt=0x5609ece20270@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x5609ecfea2e0 <e20291> {t7} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x5609ecfea7f0 <e20292> {t8} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x5609ecfead90 <e20293> {t9} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2: VAR 0x5609ecfeb410 <e20294> {t11} @dt=0x5609ece20270@(G/w1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x5609ecfeba20 <e20295> {t12} @dt=0x5609ece20270@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x5609ecfec030 <e20296> {t13} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x5609ecfec640 <e20297> {t14} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2: VAR 0x5609ecfed9a0 <e20298> {t17} @dt=0x5609ece41380@(G/w32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x5609ecfeec90 <e20299> {t18} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x5609ecfeff80 <e20300> {t19} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x5609ecff1270 <e20301> {t20} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x5609ecff2560 <e20302> {t21} @dt=0x5609ece41380@(G/w32)  read_data_memory INPUT PORT
    1:2: VAR 0x5609ecff3890 <e20303> {t23} @dt=0x5609ece41380@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x5609ecff4bb0 <e20304> {t24} @dt=0x5609ece55320@(G/w5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x5609ecff5eb0 <e20305> {t25} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x5609ecff71a0 <e20306> {t26} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x5609ecff8490 <e20307> {t27} @dt=0x5609ece41380@(G/w32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x5609ecffb630 <e9324> {t30} [always_ff]
    1:2:1: SENTREE 0x5609ecff89f0 <e9268> {t30}
    1:2:1:1: SENITEM 0x5609ecff8930 <e9266> {t30} [POS]
    1:2:1:1:1: VARREF 0x5609ece40110 <e20308> {t30} @dt=0x5609ece20270@(G/w1)  clk [RV] <- VAR 0x5609ecfe99d0 <e20289> {t3} @dt=0x5609ece20270@(G/w1)  clk INPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecff9070 <e21605> {t31} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: VARREF 0x5609ece40230 <e20309> {t31} @dt=0x5609ece20270@(G/w1)  register_write_memory [RV] <- VAR 0x5609ecfe9df0 <e20290> {t6} @dt=0x5609ece20270@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ece40350 <e20310> {t31} @dt=0x5609ece20270@(G/w1)  register_write_writeback [LV] => VAR 0x5609ecfeb410 <e20294> {t11} @dt=0x5609ece20270@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecff9540 <e20314> {t32} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: VARREF 0x5609ece40470 <e20312> {t32} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory [RV] <- VAR 0x5609ecfea2e0 <e20291> {t7} @dt=0x5609ece20270@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ece40590 <e20313> {t32} @dt=0x5609ece20270@(G/w1)  memory_to_register_writeback [LV] => VAR 0x5609ecfeba20 <e20295> {t12} @dt=0x5609ece20270@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecff99e0 <e20317> {t33} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: VARREF 0x5609ece40700 <e20315> {t33} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x5609ecfea7f0 <e20292> {t8} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ece40820 <e20316> {t33} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x5609ecfec030 <e20296> {t13} @dt=0x5609ece20270@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecff9e70 <e20320> {t34} @dt=0x5609ece20270@(G/w1)
    1:2:2:1: VARREF 0x5609ece40940 <e20318> {t34} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x5609ecfead90 <e20293> {t9} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ece40a60 <e20319> {t34} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x5609ecfec640 <e20297> {t14} @dt=0x5609ece20270@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecffa310 <e20323> {t36} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: VARREF 0x5609ece40b80 <e20321> {t36} @dt=0x5609ece41380@(G/w32)  ALU_output_memory [RV] <- VAR 0x5609ecfed9a0 <e20298> {t17} @dt=0x5609ece41380@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ece40ca0 <e20322> {t36} @dt=0x5609ece41380@(G/w32)  ALU_output_writeback [LV] => VAR 0x5609ecff3890 <e20303> {t23} @dt=0x5609ece41380@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecffa790 <e20326> {t37} @dt=0x5609ece55320@(G/w5)
    1:2:2:1: VARREF 0x5609ece40dc0 <e20324> {t37} @dt=0x5609ece55320@(G/w5)  write_register_memory [RV] <- VAR 0x5609ecfeec90 <e20299> {t18} @dt=0x5609ece55320@(G/w5)  write_register_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ed000150 <e20325> {t37} @dt=0x5609ece55320@(G/w5)  write_register_writeback [LV] => VAR 0x5609ecff4bb0 <e20304> {t24} @dt=0x5609ece55320@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecffabf0 <e20329> {t38} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: VARREF 0x5609ed000270 <e20327> {t38} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x5609ecfeff80 <e20300> {t19} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ed000390 <e20328> {t38} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x5609ecff5eb0 <e20305> {t25} @dt=0x5609ece41380@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecffb050 <e20332> {t39} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: VARREF 0x5609ed0004b0 <e20330> {t39} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x5609ecff1270 <e20301> {t20} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ed0005d0 <e20331> {t39} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x5609ecff71a0 <e20306> {t26} @dt=0x5609ece41380@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x5609ecffb4b0 <e20335> {t40} @dt=0x5609ece41380@(G/w32)
    1:2:2:1: VARREF 0x5609ed0006f0 <e20333> {t40} @dt=0x5609ece41380@(G/w32)  read_data_memory [RV] <- VAR 0x5609ecff2560 <e20302> {t21} @dt=0x5609ece41380@(G/w32)  read_data_memory INPUT PORT
    1:2:2:2: VARREF 0x5609ed000810 <e20334> {t40} @dt=0x5609ece41380@(G/w32)  read_data_writeback [LV] => VAR 0x5609ecff8490 <e20307> {t27} @dt=0x5609ece41380@(G/w32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x5609ece0c5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x5609ecfa03b0 <e21679#> {c61} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5609ece20270 <e17033> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5609ecfa03b0 <e21679#> {c61} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5609ece88580 <e17859> {c138} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5609ece91f50 <e1970> {c177} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5609ed04a630 <e13936> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5609ece55320 <e17210> {c60} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5609ed051440 <e15166> {g22} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5609ece505e0 <e17172> {c49} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x5609ed062df0 <e16937> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x5609ece5d120 <e17485> {c68} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x5609ece91b70 <e1965> {c177} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x5609ecf00230 <e4156> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x5609ece41380 <e17042> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ed068480 <e18557> {c177} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609eced9470 <e15982> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x5609ed05f510 <e16531> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ece34bd0 <e34> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece41100 <e39> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4ff20 <e431> {c49} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece5c2e0 <e717> {c67} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece91930 <e1958> {c177} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece91b70 <e1965> {c177} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x5609ece91f50 <e1970> {c177} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5609ece921a0 <e1977> {c177} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece93350 <e2005> {c181} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecec6200 <e2810> {c431} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecedfb70 <e3252> {e22} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecee64f0 <e3470> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecee6b10 <e3483> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ecee7280 <e3495> {e33} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecf00230 <e4156> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x5609ecf52090 <e5898> {i32} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ecf60100 <e6242> {j3} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfbb1c0 <e8022> {q51} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ed0253e0 <e13048> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5609ecf60290 <e13056> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5609ed02da00 <e13064> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5609ed030250 <e13072> {l3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5609ecfe98f0 <e13185> {t3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfe9d10 <e13188> {t6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfea200 <e13191> {t7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfea710 <e13194> {t8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfeacb0 <e13197> {t9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfeb330 <e13200> {t11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfeb940 <e13203> {t12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfebf50 <e13206> {t13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfec560 <e13209> {t14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfed4a0 <e13212> {t17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfee790 <e13220> {t18} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfefa80 <e13228> {t19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff0d70 <e13236> {t20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff2060 <e13244> {t21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff3390 <e13252> {t23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff46b0 <e13260> {t24} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecff59b0 <e13268> {t25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff6ca0 <e13276> {t26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff7f90 <e13284> {t27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfdd070 <e13320> {s3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfdd590 <e13323> {s4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfddab0 <e13326> {s5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfde8f0 <e13329> {s7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfdfb80 <e13337> {s8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfe0eb0 <e13345> {s10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfe21e0 <e13353> {s11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf0bc60 <e13365> {s19} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfc7950 <e13385> {r3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc7db0 <e13388> {r6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc8210 <e13391> {r7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc86d0 <e13394> {r8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc8bf0 <e13397> {r9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc91c0 <e13400> {r10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc9800 <e13403> {r12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc9e20 <e13406> {r13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfca3e0 <e13409> {r14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfcaa00 <e13412> {r15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfcafe0 <e13415> {r16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfcbf10 <e13418> {r19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfcd200 <e13426> {r20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfce4f0 <e13434> {r21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfcf7e0 <e13442> {r22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd0ad0 <e13450> {r23} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfd1e00 <e13458> {r25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd30f0 <e13466> {r26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd43e0 <e13474> {r27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd56d0 <e13482> {r28} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd6a00 <e13490> {r29} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfa0dc0 <e13529> {q3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa11e0 <e13532> {q4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa1600 <e13535> {q7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa1a60 <e13538> {q8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa1ec0 <e13541> {q9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa2420 <e13544> {q10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa2c40 <e13547> {q11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa3160 <e13550> {q12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa3fc0 <e13553> {q13} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecfa5220 <e13561> {q14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfa6460 <e13569> {q15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfa76a0 <e13577> {q16} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfa88e0 <e13585> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfa9220 <e13593> {q18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa97e0 <e13596> {q20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa9e00 <e13599> {q21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfaa3c0 <e13602> {q22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfaa990 <e13605> {q23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfaafb0 <e13608> {q24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfab5c0 <e13611> {q25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfac480 <e13614> {q26} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecfad6e0 <e13622> {q27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfae950 <e13630> {q28} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfafbc0 <e13638> {q29} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfb0ec0 <e13646> {q30} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfb1900 <e13654> {q31} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfb2840 <e13657> {q34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfb3b30 <e13665> {q35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfb4e60 <e13673> {q37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfb6190 <e13681> {q38} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf98f60 <e13880> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf99480 <e13883> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf999e0 <e13886> {p6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf947f0 <e13893> {o3} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5609ecf95970 <e13901> {o4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed04a3a0 <e13917> {o6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed04a630 <e13936> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5609ed04a960 <e13948> {o6} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5609ecf801c0 <e13962> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf806e0 <e13965> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf80c00 <e13968> {n5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf81120 <e13971> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf814e0 <e13974> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf82280 <e13977> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf82a60 <e13985> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf831c0 <e13993> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf843d0 <e14001> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf84be0 <e14009> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf853f0 <e14017> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf86660 <e14025> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf86e70 <e14033> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x5609ecf88e00 <e14050> {n12} @dt=this@(w32)u[31:0] refdt=0x5609ece41380(G/w32) [31:0]
    3:1:2: RANGE 0x5609ecf88800 <e6999> {n12}
    3:1:2:2: CONST 0x5609ed06dd40 <e19860> {n12} @dt=0x5609ed068480@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x5609ed06df90 <e19870> {n12} @dt=0x5609ed068480@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x5609ecf88900 <e14044> {n12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf89b30 <e14052> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf8a260 <e14060> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf8b410 <e14068> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf8c5c0 <e14076> {n15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed04ac00 <e14088> {n19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed04ae60 <e14112> {n19} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf90430 <e14188> {n28} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf78bd0 <e14235> {m2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf79950 <e14238> {m3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf7a290 <e14246> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf7b0f0 <e14249> {m5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed030660 <e14262> {l6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ed030ce0 <e14270> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced1df0 <e14307> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecffd170 <e14344> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed0377c0 <e14381> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed037fa0 <e14418> {l12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed0254e0 <e14472> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ed025740 <e14475> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed025e30 <e14512> {k8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed02c8a0 <e14549> {k10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed02ddf0 <e14597> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ed02e050 <e14600> {k7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ed02e8b0 <e14637> {k8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ed02f110 <e14674> {k10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf610f0 <e14722> {j6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf62310 <e14730> {j7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf41a30 <e14749> {i2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf42530 <e14752> {i3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf437d0 <e14760> {i4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf44a10 <e14768> {i5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf45c50 <e14776> {i6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf46ed0 <e14784> {i7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf47850 <e14792> {i8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf47db0 <e14795> {i9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf48c50 <e14798> {i10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf495d0 <e14806> {i11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf49b30 <e14809> {i12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4a990 <e14812> {i13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf4b390 <e14820> {i14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4b9a0 <e14823> {i15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4bf70 <e14826> {i17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4c4c0 <e14829> {i18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4caa0 <e14832> {i19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4d0b0 <e14835> {i20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4d6a0 <e14838> {i21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4e590 <e14841> {i22} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ecf4f8c0 <e14849> {i23} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ecf501c0 <e14857> {i26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf505f0 <e14860> {i27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf38d70 <e15045> {h3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf39fb0 <e15053> {h4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf3a930 <e15061> {h6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf13640 <e15072> {g3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf13f40 <e15080> {g5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf14460 <e15083> {g6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf14980 <e15086> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf14ea0 <e15089> {g8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf153c0 <e15092> {g9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf158e0 <e15095> {g10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf15e20 <e15098> {g11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf16c60 <e15101> {g12} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecf175e0 <e15109> {g13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf18360 <e15112> {g17} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecf19480 <e15120> {g18} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf1a5a0 <e15128> {g19} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ed0511b0 <e15145> {g22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed051440 <e15166> {g22} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf08bf0 <e15913> {f3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf09110 <e15916> {f4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf09670 <e15919> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609eced1690 <e15926> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609eced27d0 <e15934> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced3a10 <e15942> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced4c90 <e15950> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced5ed0 <e15958> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced7170 <e15966> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced82f0 <e15974> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609eced9470 <e15982> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609eceda5f0 <e15990> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ecedb770 <e15998> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ecedc8f0 <e16006> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ecedda70 <e16014> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ed05b940 <e16121> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed05f510 <e16531> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ed062df0 <e16937> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecec8200 <e16999> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecec89e0 <e17007> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecec9c20 <e17015> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece20270 <e17033> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5609ece31030 <e17036> {c8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece32570 <e17039> {c9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece41380 <e17042> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece41b40 <e17050> {c13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece42620 <e17053> {c16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece434a0 <e17061> {c17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece44320 <e17069> {c20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece44b60 <e17077> {c21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece44f80 <e17080> {c22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece45d60 <e17083> {c23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece46fa0 <e17091> {c24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece47840 <e17099> {c27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece47c40 <e17102> {c29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece489c0 <e17105> {c33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece49b40 <e17113> {c34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4ac80 <e17121> {c35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4bde0 <e17129> {c36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4cf20 <e17137> {c37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4d780 <e17145> {c40} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4dbc0 <e17148> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4dfe0 <e17151> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4e420 <e17154> {c43} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4e880 <e17157> {c44} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4eca0 <e17160> {c45} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4f0a0 <e17163> {c46} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4f4a0 <e17166> {c47} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4f8a0 <e17169> {c48} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece505e0 <e17172> {c49} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ece50e20 <e17180> {c50} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece51220 <e17183> {c51} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece51f60 <e17186> {c56} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece530c0 <e17194> {c57} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece54200 <e17202> {c58} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece55320 <e17210> {c60} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece55a20 <e17218> {c60} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece58540 <e17320> {c63} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece58c40 <e17328> {c63} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece5b760 <e17430> {c66} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece5d120 <e17485> {c68} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5609ece5eee0 <e17540> {c71} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece60020 <e17548> {c72} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece61140 <e17556> {c73} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece62260 <e17564> {c74} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece633e0 <e17572> {c75} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece64530 <e17580> {c76} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece64e80 <e17588> {c79} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece65340 <e17591> {c80} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece657b0 <e17594> {c81} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece66540 <e17597> {c82} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece66df0 <e17605> {c83} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece67b80 <e17608> {c84} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ece68480 <e17616> {c85} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece688f0 <e17619> {c86} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece68dd0 <e17622> {c87} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece69c00 <e17625> {c90} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6ade0 <e17633> {c91} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6bf70 <e17641> {c92} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6d120 <e17649> {c93} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6e2d0 <e17657> {c94} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6f480 <e17665> {c95} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece70630 <e17673> {c96} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece717e0 <e17681> {c97} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece72920 <e17689> {c98} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece73a70 <e17697> {c99} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece74bc0 <e17705> {c100} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece75d80 <e17713> {c101} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece76670 <e17721> {c104} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece77400 <e17724> {c105} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece77d00 <e17732> {c106} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece78170 <e17735> {c107} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece78650 <e17738> {c108} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece78ae0 <e17741> {c109} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece798c0 <e17744> {c112} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7aa70 <e17752> {c113} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7bc20 <e17760> {c114} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7cdd0 <e17768> {c115} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7df80 <e17776> {c116} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7e8c0 <e17784> {c119} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece7ed80 <e17787> {c120} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece7f240 <e17790> {c121} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece7f700 <e17793> {c122} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece80530 <e17796> {c125} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece816c0 <e17804> {c126} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece82870 <e17812> {c127} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece83a20 <e17820> {c128} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece84bd0 <e17828> {c129} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece85d80 <e17836> {c130} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece86600 <e17844> {c133} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece86a30 <e17847> {c134} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece86ed0 <e17850> {c135} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece87360 <e17853> {c136} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece877f0 <e17856> {c137} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece88580 <e17859> {c138} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ece89730 <e17867> {c139} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ece8a030 <e17875> {c140} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ed068480 <e18557> {c177} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfa03b0 <e21679#> {c61} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
