irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s039: Started on Nov 09, 2020 at 00:15:31 CST
irun
	/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv
	+incdir+/home/eric/Documents/VLSI/Hw2/N26091530/./src+/home/eric/Documents/VLSI/Hw2/N26091530/./src/AXI+/home/eric/Documents/VLSI/Hw2/N26091530/./include+/home/eric/Documents/VLSI/Hw2/N26091530/./sim
	+define+prog1+FSDB_ALL
	-define CYCLE=10.0
	-define MAX=600000
	+access+r
	+prog_path=/home/eric/Documents/VLSI/Hw2/N26091530/./sim/prog1

   User defined plus("+") options:
	+prog_path=/home/eric/Documents/VLSI/Hw2/N26091530/./sim/prog1

Loading snapshot worklib.shift_left:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /opt/CIC/Cadence/INCISIV/INCISIVE_15.20.039/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (top_tb.TOP), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
DM[   0] = 00000000, expect = 8289dcd4
DM[   1] = 00000000, expect = 8321141e
DM[   2] = 00000000, expect = 8821e4e6
DM[   3] = 00000000, expect = 93c394af
DM[   4] = 00000000, expect = 9945ec90
DM[   5] = 00000000, expect = 9b8f539f
DM[   6] = 00000000, expect = a0e76a40
DM[   7] = 00000000, expect = a0f86183
DM[   8] = 00000000, expect = a5215048
DM[   9] = 00000000, expect = a7c5f844
DM[  10] = 00000000, expect = ac5bd4fb
DM[  11] = 00000000, expect = b2359038
DM[  12] = 00000000, expect = b85d8b73
DM[  13] = 00000000, expect = b93c8233
DM[  14] = 00000000, expect = bae08a03
DM[  15] = 00000000, expect = bd5e4bd7
DM[  16] = 00000000, expect = bd5edab7
DM[  17] = 00000000, expect = c61ca276
DM[  18] = 00000000, expect = cf5a57d3
DM[  19] = 00000000, expect = d224c003
DM[  20] = 00000000, expect = d4c79403
DM[  21] = 00000000, expect = d7592630
DM[  22] = 00000000, expect = d9fa04b1
DM[  23] = 00000000, expect = df64795f
DM[  24] = 00000000, expect = e0525a79
DM[  25] = 00000000, expect = e37bf38b
DM[  26] = 00000000, expect = e383caf0
DM[  27] = 00000000, expect = e567e6fa
DM[  28] = 00000000, expect = e5dbb3d0
DM[  29] = 00000000, expect = eb927eff
DM[  30] = 00000000, expect = ec6ae85d
DM[  31] = 00000000, expect = edf3f250
DM[  32] = 00000000, expect = fe2e1a6b
DM[  33] = 00000000, expect = fe3bc3c8
DM[  34] = 00000000, pass
DM[  35] = 00000000, expect = 00ec1335
DM[  36] = 00000000, expect = 0338c9f7
DM[  37] = 00000000, expect = 0436d51b
DM[  38] = 00000000, expect = 066530b5
DM[  39] = 00000000, expect = 13b1082d
DM[  40] = 00000000, expect = 19383740
DM[  41] = 00000000, expect = 19bf169b
DM[  42] = 00000000, expect = 1f19454a
DM[  43] = 00000000, expect = 1ffeb1ab
DM[  44] = 00000000, expect = 24177e3f
DM[  45] = 00000000, expect = 261e16ba
DM[  46] = 00000000, expect = 2cad0c4b
DM[  47] = 00000000, expect = 2e8d0ffb
DM[  48] = 00000000, expect = 2fa4d86c
DM[  49] = 00000000, expect = 30ef1ded
DM[  50] = 00000000, expect = 36eaeb26
DM[  51] = 00000000, expect = 37ff1409
DM[  52] = 00000000, expect = 3afa563c
DM[  53] = 00000000, expect = 3d8248a2
DM[  54] = 00000000, expect = 3ea994d9
DM[  55] = 00000000, expect = 44f808d3
DM[  56] = 00000000, expect = 4db52726
DM[  57] = 00000000, expect = 514c9dfd
DM[  58] = 00000000, expect = 55507b33
DM[  59] = 00000000, expect = 55f54ad2
DM[  60] = 00000000, expect = 5d2b5714
DM[  61] = 00000000, expect = 5fc5592e
DM[  62] = 00000000, expect = 5fd797ec
DM[  63] = xxxxxxxx, expect = 75fef64b
SIM_END(16383) = xxxxxxxx, expect = ffffffff




        ****************************               
        **                        **       |__||  
        **  OOPS!!                **      / X,X  | 
        **                        **    /_____   | 
        **  Simulation Failed!!   **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|
         Totally has          64 errors                     


Simulation complete via $finish(1) at time 6 MS + 0
../sim/top_tb.sv:117     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s039: Exiting on Nov 09, 2020 at 00:15:40 CST  (total: 00:00:09)
