# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do trafficLight_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight {C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight/trafficLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:23 on Mar 11,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight" C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight/trafficLight.sv 
# -- Compiling module trafficLight
# 
# Top level modules:
# 	trafficLight
# End time: 23:02:23 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight {C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight/trafficLight_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:23 on Mar 11,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight" C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight/trafficLight_tb.sv 
# -- Compiling module trafficLight_tb
# 
# Top level modules:
# 	trafficLight_tb
# End time: 23:02:23 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  trafficLight_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" trafficLight_tb 
# Start time: 23:02:23 on Mar 11,2023
# Loading sv_std.std
# Loading work.trafficLight_tb
# Loading work.trafficLight
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# R=01, Y=00, G=10
# R=01, Y=10, G=00
# R=10, Y=00, G=01
# R=10, Y=01, G=00
# R=01, Y=00, G=10
# R=01, Y=10, G=00
# R=10, Y=00, G=01
# R=10, Y=01, G=00
# R=01, Y=00, G=10
# R=01, Y=10, G=00
# R=10, Y=00, G=01
# ** Note: $stop    : C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight/trafficLight_tb.sv(14)
#    Time: 410 ps  Iteration: 0  Instance: /trafficLight_tb
# Break in Module trafficLight_tb at C:/Users/choug/fpgaProjects/reconfigurable-soc/LAB2/trafficLight/trafficLight_tb.sv line 14
# End time: 23:22:13 on Mar 11,2023, Elapsed time: 0:19:50
# Errors: 0, Warnings: 0
