
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.304923                       # Number of seconds simulated
sim_ticks                                1304923361500                       # Number of ticks simulated
final_tick                               1304923361500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137176                       # Simulator instruction rate (inst/s)
host_op_rate                                   168490                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1042208661                       # Simulator tick rate (ticks/s)
host_mem_usage                                 976588                       # Number of bytes of host memory used
host_seconds                                  1252.08                       # Real time elapsed on the host
sim_insts                                   171754005                       # Number of instructions simulated
sim_ops                                     210961678                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::.cpu.inst               20                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                   20                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::.cpu.inst           20                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total              20                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::.cpu.inst                 5                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                     5                       # Number of read requests responded to by this memory
system.bootmem.bw_read::.cpu.inst                  15                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                      15                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu.inst             15                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                 15                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::.cpu.inst                 15                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                     15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.dtb.walker        27936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.itb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        6399740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       52799384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.pci_ide             960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.realview.hdlcd    492305408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          551537524                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      6399740                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6399740                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     52220320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data     16083260                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68303580                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.dtb.walker          873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.itb.walker          128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.inst          207236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1650337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.pci_ide               30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.realview.hdlcd     15384544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17243148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1631885                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data        4020815                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5652700                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.dtb.walker        21408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.itb.walker         3139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           4904303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40461674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.pci_ide                736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.realview.hdlcd    377267679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             422658939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4904303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4904303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40017921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         12325061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52342982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40017921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dtb.walker        21408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.itb.walker         3139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4904303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         52786735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.pci_ide               736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.realview.hdlcd    377267679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            475001921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1145554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dtb.walker::samples       871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.itb.walker::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    207230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1901220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.pci_ide::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.realview.hdlcd::samples  15384548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.576135112500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        84981                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        84981                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38792836                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1451002                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17243152                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5652700                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17243152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5652700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1103417920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  143808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                89513216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               551537652                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68303580                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2247                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4254024                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1096972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1093204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1079908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1079939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1097489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1079999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1074343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1074313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1086736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1078840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1063480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1062228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1068203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1065735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1071439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1068077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             84656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             83756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             94313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             86632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            79803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            86318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            84876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            84434                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1304922976500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  8675                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              17234464                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2              4020815                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1631885                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5377166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3786429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3757636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3765611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  214780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   83402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   30694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   27167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  26979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  27062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                    180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  84148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  84371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  84545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  85248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  85767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  86436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  87346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  86826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  86634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  86412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  86180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  85711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  85501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1642221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    726.412613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   523.998134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.036068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       195372     11.90%     11.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       147480      8.98%     20.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       126303      7.69%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35216      2.14%     30.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        71430      4.35%     35.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16416      1.00%     36.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49733      3.03%     39.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12591      0.77%     39.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       987680     60.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1642221                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        84981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     202.876337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  12145.307545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        84972     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-393215            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-524287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-786431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::917504-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.31072e+06-1.44179e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.88358e+06-3.01466e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         84981                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        84981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.458314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.410375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.530492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         70454     82.91%     82.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         13580     15.98%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           215      0.25%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           164      0.19%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            86      0.10%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           160      0.19%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            97      0.11%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            67      0.08%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            46      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            35      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            36      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            10      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         84981                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.dtb.walker        27872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.itb.walker         4096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.inst      6399548                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     52727820                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.pci_ide          960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.realview.hdlcd    492305536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36656704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data      1012488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.dtb.walker 21359.108758664061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.itb.walker 3138.881654545350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.inst 4904156.204732027836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40406832.734904639423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.pci_ide 735.675387784066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.realview.hdlcd 377267777.192752778530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28091078.052172645926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 775898.439611160313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.dtb.walker          873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.itb.walker          128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.inst       207236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1650337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.pci_ide           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.realview.hdlcd     15384548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1631885                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data      4020815                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.dtb.walker    214958914                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.itb.walker      7582020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8102041868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  58803103750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.pci_ide     12441449                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.realview.hdlcd 710425996888                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22695172713199                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 8789914731304                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dtb.walker    246230.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.itb.walker     59234.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39095.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35630.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.pci_ide    414714.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.realview.hdlcd     46177.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13907335.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   2186102.75                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                 454299156139                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            777566124889                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                86204525000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26350.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45100.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       845.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    422.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15906587                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1090732                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56993.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5936474460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3155292030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             61947832380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3729006180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         61566644880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          85973841570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6127583520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    181762477230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     69446483520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     135572911260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           615782398230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            471.891619                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1099174213675                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   8726883803                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   26043420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 519723454651                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 180849720236                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  170978844022                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 398601038788                       # Time in different power states
system.mem_ctrls_1.actEnergy               5789047740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3076936665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             61152229320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3571915500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         61392701760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          85958332440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6162216960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    179695140810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     70320120000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     135931387140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           613575411285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            470.200342                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1099206953401                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   8795336349                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   25969840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 522011711087                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 183126006673                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  170948364750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 394072102641                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                        1024                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   745                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    3300352                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          969                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                     14012                       # Table walker walks requested
system.cpu.dtb.walker.walksShort                14012                       # Table walker walks initiated with short descriptors
system.cpu.dtb.walker.walksShortTerminationLevel::Level1         1149                       # Level at which table walker walks with short descriptors terminate
system.cpu.dtb.walker.walksShortTerminationLevel::Level2        12861                       # Level at which table walker walks with short descriptors terminate
system.cpu.dtb.walker.walksSquashedBefore            2                       # Table walks squashed before starting
system.cpu.dtb.walker.walkWaitTime::samples        14010                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0           14010    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total        14010                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples        13595                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 38268.076499                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean 21374.731666                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 96898.794233                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-65535        12783     94.03%     94.03% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::65536-131071          412      3.03%     97.06% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-196607           47      0.35%     97.40% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::196608-262143            9      0.07%     97.47% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::262144-327679            4      0.03%     97.50% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::327680-393215            2      0.01%     97.51% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::393216-458751            1      0.01%     97.52% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::458752-524287            1      0.01%     97.53% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::589824-655359          332      2.44%     99.97% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::655360-720895            4      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total        13595                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples    334191404                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::mean    -1.793248                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0       933479500    279.32%    279.32% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::1      -599288096   -179.32%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total    334191404                       # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K         12459     91.66%     91.66% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::1M          1134      8.34%    100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total        13593                       # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data        14012                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total        14012                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data        13593                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total        13593                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total        27605                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                     35782688                       # DTB read hits
system.cpu.dtb.read_misses                       4856                       # DTB read misses
system.cpu.dtb.write_hits                    35028717                       # DTB write hits
system.cpu.dtb.write_misses                      9156                       # DTB write misses
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                6542                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                      15                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                     1161                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                   2609                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                       183                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                 35787544                       # DTB read accesses
system.cpu.dtb.write_accesses                35037873                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                          70811405                       # DTB hits
system.cpu.dtb.misses                           14012                       # DTB misses
system.cpu.dtb.accesses                      70825417                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                      2400                       # Table walker walks requested
system.cpu.itb.walker.walksShort                 2400                       # Table walker walks initiated with short descriptors
system.cpu.itb.walker.walksShortTerminationLevel::Level1          112                       # Level at which table walker walks with short descriptors terminate
system.cpu.itb.walker.walksShortTerminationLevel::Level2         2288                       # Level at which table walker walks with short descriptors terminate
system.cpu.itb.walker.walkWaitTime::samples         2400                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0            2400    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total         2400                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples         2194                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 22056.289881                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean 16044.326336                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev 36274.283803                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-131071         2179     99.32%     99.32% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::131072-262143           10      0.46%     99.77% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::262144-393215            2      0.09%     99.86% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::393216-524287            2      0.09%     99.95% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::1.17965e+06-1.31072e+06            1      0.05%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total         2194                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples    923495000                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0       923495000    100.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total    923495000                       # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K          2082     94.90%     94.90% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::1M           112      5.10%    100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total         2194                       # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst         2400                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total         2400                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst         2194                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total         2194                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total         4594                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                    172599824                       # ITB inst hits
system.cpu.itb.inst_misses                       2400                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                6542                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                      15                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                      759                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                172602224                       # ITB inst accesses
system.cpu.itb.hits                         172599824                       # DTB hits
system.cpu.itb.misses                            2400                       # DTB misses
system.cpu.itb.accesses                     172602224                       # DTB accesses
system.cpu.numPwrStateTransitions                9582                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4791                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     139400273.933208                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    681349479.959184                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows         4513     94.20%     94.20% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          278      5.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   3990939220                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4791                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    637056649086                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 667866712414                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2609846723                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4791                       # number of quiesce instructions executed
system.cpu.committedInsts                   171754005                       # Number of instructions committed
system.cpu.committedOps                     210961678                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             192851722                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  23514                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     8321550                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     20084898                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    192851722                       # number of integer instructions
system.cpu.num_fp_insts                         23514                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           341127584                       # number of times the integer registers were read
system.cpu.num_int_register_writes          126896410                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                30728                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               22162                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            751921544                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            78742682                       # number of times the CC registers were written
system.cpu.num_mem_refs                      74253208                       # number of memory refs
system.cpu.num_load_insts                    37700628                       # Number of load instructions
system.cpu.num_store_insts                   36552580                       # Number of store instructions
system.cpu.num_idle_cycles               1335733424.826977                       # Number of idle cycles
system.cpu.num_busy_cycles               1274113298.173023                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.488195                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.511805                       # Percentage of idle cycles
system.cpu.Branches                          29002418                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     4      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 139959260     65.11%     65.11% # Class of executed instruction
system.cpu.op_class::IntMult                   706835      0.33%     65.43% # Class of executed instruction
system.cpu.op_class::IntDiv                     43922      0.02%     65.45% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.45% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.45% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.45% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.45% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.45% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.45% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.45% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.45% # Class of executed instruction
system.cpu.op_class::SimdAdd                      303      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdAlu                      230      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdCmp                      174      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdMisc                     617      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdShift                    140      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc               7799      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.46% # Class of executed instruction
system.cpu.op_class::MemRead                 37692710     17.53%     82.99% # Class of executed instruction
system.cpu.op_class::MemWrite                36539147     17.00%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemRead                7918      0.00%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13433      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  214972492                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.377552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            66265051                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2429356                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.276797                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         924458500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.377552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          931                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.909180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         269422552                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        269422552                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     33827196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33827196                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     28704669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28704669                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data       499592                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        499592                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       379884                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       379884                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       410642                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       410642                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     62531865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         62531865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     63031457                       # number of overall hits
system.cpu.dcache.overall_hits::total        63031457                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       758020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        758020                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data      1519169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1519169                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data       261832                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       261832                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data        30937                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        30937                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data      2277189                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2277189                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2539021                       # number of overall misses
system.cpu.dcache.overall_misses::total       2539021                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  30515227974                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30515227974                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 118829610500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 118829610500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data   1064672500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1064672500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data 149344838474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 149344838474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 149344838474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 149344838474                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34585216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34585216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     30223838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30223838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       761424                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       761424                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       410821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       410821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       410642                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       410642                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     64809054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64809054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     65570478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65570478                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021917                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.050264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050264                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.343871                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.343871                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.075305                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.075305                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038722                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40256.494517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40256.494517                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78220.139102                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78220.139102                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 34414.212755                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34414.212755                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65582.979047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65582.979047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58819.851618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58819.851618                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       113374                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2871                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.489377                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2041611                       # number of writebacks
system.cpu.dcache.writebacks::total           2041611                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        62547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62547                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        46271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        46271                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data        30862                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        30862                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       108818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       108818                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108818                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       695473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       695473                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1472898                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1472898                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data       261293                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       261293                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           75                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::.cpu.data          259                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::total          259                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       356099                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       356099                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      2168371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2168371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2429664                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2429664                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        25632                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        25632                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data      4039346                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total      4039346                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data      4064978                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total      4064978                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24897276500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24897276500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 113584990500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 113584990500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data  16095304821                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  16095304821                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      2595000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2595000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::.cpu.data       388759                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::total       388759                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  11015848000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  11015848000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 138482267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 138482267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 154577571821                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 154577571821                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   5461099000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   5461099000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   5461099000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   5461099000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.343164                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.343164                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000183                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000183                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033458                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033458                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037054                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037054                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35799.055463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35799.055463                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77116.671012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77116.671012                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 61598.683551                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61598.683551                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        34600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        34600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu.data         1501                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::total         1501                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 30934.790606                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 30934.790606                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63864.655541                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63864.655541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63620.966447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63620.966447                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 213057.857366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 213057.857366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1343.451059                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1343.451059                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2415005                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1019.389014                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           172599824                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2846746                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.630567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         923663500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1019.389014                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         693246042                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        693246042                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst    169753078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       169753078                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst    169753078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        169753078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    169753078                       # number of overall hits
system.cpu.icache.overall_hits::total       169753078                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2846746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2846746                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      2846746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2846746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2846746                       # number of overall misses
system.cpu.icache.overall_misses::total       2846746                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  52939513500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52939513500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  52939513500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52939513500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  52939513500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52939513500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    172599824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    172599824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst    172599824                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    172599824                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    172599824                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    172599824                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016493                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016493                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016493                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016493                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016493                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016493                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18596.500531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18596.500531                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18596.500531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18596.500531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18596.500531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18596.500531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2845717                       # number of writebacks
system.cpu.icache.writebacks::total           2845717                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      2846746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2846746                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      2846746                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2846746                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      2846746                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2846746                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         8284                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         8284                       # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         8284                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         8284                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50092767500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50092767500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50092767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50092767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50092767500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50092767500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst    683609500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    683609500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst    683609500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    683609500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016493                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016493                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016493                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016493                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17596.500531                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17596.500531                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17596.500531                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17596.500531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17596.500531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17596.500531                       # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 82521.668276                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 82521.668276                       # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 82521.668276                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 82521.668276                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                2845717                       # number of replacements
system.iobus.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                23974                       # Transaction distribution
system.iobus.trans_dist::ReadResp               23974                       # Transaction distribution
system.iobus.trans_dist::WriteReq              120390                       # Transaction distribution
system.iobus.trans_dist::WriteResp             120390                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           82                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        65262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio         1074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio0.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        14628                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        81490                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       207238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       207238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  288728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          164                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        81790                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          561                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          402                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio0.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio1.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         8871                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        91957                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      3304984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      3304984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3396941                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                65000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy             55703500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                80500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               806000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy                22000                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy               223000                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy                 3000                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy                 4000                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy             12736000                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy           327652419                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            64236000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           104134000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                7.747479                       # Cycle average of tags in use
system.iocache.tags.total_refs                 103619                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               103589                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 1.000290                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         874597747000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide     7.747479                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.242109                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.242109                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           32                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           32                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               932541                       # Number of tag accesses
system.iocache.tags.data_accesses              932541                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.iocache.WriteLineReq_hits::.pci_ide           24                       # number of WriteLineReq hits
system.iocache.WriteLineReq_hits::total            24                       # number of WriteLineReq hits
system.iocache.demand_hits::.pci_ide               24                       # number of demand (read+write) hits
system.iocache.demand_hits::total                  24                       # number of demand (read+write) hits
system.iocache.overall_hits::.pci_ide              24                       # number of overall hits
system.iocache.overall_hits::total                 24                       # number of overall hits
system.iocache.ReadReq_misses::.pci_ide           483                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              483                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::.pci_ide       103112                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       103112                       # number of WriteLineReq misses
system.iocache.demand_misses::.pci_ide         103595                       # number of demand (read+write) misses
system.iocache.demand_misses::total            103595                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        103595                       # number of overall misses
system.iocache.overall_misses::total           103595                       # number of overall misses
system.iocache.ReadReq_miss_latency::.pci_ide     70529225                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     70529225                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::.pci_ide  12081241194                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  12081241194                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::.pci_ide  12151770419                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  12151770419                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide  12151770419                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  12151770419                       # number of overall miss cycles
system.iocache.ReadReq_accesses::.pci_ide          483                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            483                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::.pci_ide       103136                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       103136                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::.pci_ide       103619                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          103619                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       103619                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         103619                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::.pci_ide     0.999767                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total     0.999767                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::.pci_ide     0.999768                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       0.999768                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide     0.999768                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      0.999768                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 146023.240166                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 146023.240166                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 117166.199802                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117166.199802                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::.pci_ide 117300.742497                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117300.742497                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 117300.742497                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117300.742497                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         44951                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                19804                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     2.269794                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         102818                       # number of writebacks
system.iocache.writebacks::total               102818                       # number of writebacks
system.iocache.ReadReq_mshr_misses::.pci_ide          483                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          483                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::.pci_ide       103112                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       103112                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::.pci_ide       103595                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       103595                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide       103595                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       103595                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     46379225                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     46379225                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide   6921008011                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   6921008011                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::.pci_ide   6967387236                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   6967387236                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide   6967387236                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   6967387236                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide     0.999767                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total     0.999767                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::.pci_ide     0.999768                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     0.999768                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide     0.999768                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     0.999768                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 96023.240166                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 96023.240166                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 67121.266303                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67121.266303                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 67256.018495                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67256.018495                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 67256.018495                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67256.018495                       # average overall mshr miss latency
system.iocache.replacements                    103299                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15027.539983                       # Cycle average of tags in use
system.l2.tags.total_refs                    10583271                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1865478                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.673222                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 923575000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     574.456532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dtb.walker    60.343615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.itb.walker     0.531462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      4970.008416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9422.199959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dtb.walker     0.003683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.itb.walker     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.303345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.575085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.917208                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15861                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1367                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002686                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968079                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89099830                       # Number of tag accesses
system.l2.tags.data_accesses                 89099830                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::.cpu.dtb.walker         22083                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu.itb.walker          3044                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   25127                       # number of ReadReq hits
system.l2.WritebackDirty_hits::.writebacks      2041611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2041611                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      2824103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2824103                       # number of WritebackClean hits
system.l2.WriteClean_hits::.writebacks          13189                       # number of WriteClean hits
system.l2.WriteClean_hits::total                13189                       # number of WriteClean hits
system.l2.UpgradeReq_hits::.cpu.data              368                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  368                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data            191842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191842                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        2647789                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2647789                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        586106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            586106                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.dtb.walker          22083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.itb.walker           3044                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.inst              2647789                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               777948                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3450864                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.dtb.walker         22083                       # number of overall hits
system.l2.overall_hits::.cpu.itb.walker          3044                       # number of overall hits
system.l2.overall_hits::.cpu.inst             2647789                       # number of overall hits
system.l2.overall_hits::.cpu.data              777948                       # number of overall hits
system.l2.overall_hits::total                 3450864                       # number of overall hits
system.l2.ReadReq_misses::.cpu.dtb.walker          873                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu.itb.walker          128                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1001                       # number of ReadReq misses
system.l2.UpgradeReq_misses::.cpu.data             15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data         1280673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1280673                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst       198957                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           198957                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       370735                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          370735                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.dtb.walker          873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.itb.walker          128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.inst             198957                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1651408                       # number of demand (read+write) misses
system.l2.demand_misses::total                1851366                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.dtb.walker          873                       # number of overall misses
system.l2.overall_misses::.cpu.itb.walker          128                       # number of overall misses
system.l2.overall_misses::.cpu.inst            198957                       # number of overall misses
system.l2.overall_misses::.cpu.data           1651408                       # number of overall misses
system.l2.overall_misses::total               1851366                       # number of overall misses
system.l2.ReadReq_miss_latency::.cpu.dtb.walker    259661000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.cpu.itb.walker     14169000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       273830000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu.data      1055500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1055500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data 109355591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  109355591500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst  18002757500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18002757500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  33394753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  33394753000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.dtb.walker    259661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.itb.walker     14169000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.inst  18002757500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 142750344500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     161026932000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.dtb.walker    259661000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.itb.walker     14169000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.inst  18002757500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 142750344500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    161026932000                       # number of overall miss cycles
system.l2.ReadReq_accesses::.cpu.dtb.walker        22956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu.itb.walker         3172                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26128                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::.writebacks      2041611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2041611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      2824103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2824103                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::.writebacks        13189                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            13189                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data          383                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              383                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data       1472515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1472515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      2846746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2846746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       956841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        956841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.dtb.walker        22956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.itb.walker         3172                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.inst          2846746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2429356                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5302230                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.dtb.walker        22956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.itb.walker         3172                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.inst         2846746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2429356                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5302230                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::.cpu.dtb.walker     0.038029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu.itb.walker     0.040353                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.038311                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::.cpu.data     0.039164                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.039164                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.869718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.869718                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.069889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069889                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.387457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.387457                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.dtb.walker     0.038029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.itb.walker     0.040353                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.inst        0.069889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.679772                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.349167                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.dtb.walker     0.038029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.itb.walker     0.040353                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.inst       0.069889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.679772                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.349167                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::.cpu.dtb.walker 297435.280641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.cpu.itb.walker 110695.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 273556.443556                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 70366.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 70366.666667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85389.159840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85389.159840                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90485.670270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90485.670270                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90077.152144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90077.152144                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.dtb.walker 297435.280641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.itb.walker 110695.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 90485.670270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86441.596807                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86977.362661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dtb.walker 297435.280641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.itb.walker 110695.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 90485.670270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86441.596807                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86977.362661                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1493392                       # number of writebacks
system.l2.writebacks::total                   1493392                       # number of writebacks
system.l2.ReadReq_mshr_misses::.cpu.dtb.walker          873                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.cpu.itb.walker          128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1001                       # number of ReadReq MSHR misses
system.l2.CleanEvict_mshr_misses::.writebacks          789                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           789                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data      1280673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1280673                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       198957                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       198957                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       370735                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       370735                       # number of ReadSharedReq MSHR misses
system.l2.CleanInvalidReq_mshr_misses::.cpu.data       356099                       # number of CleanInvalidReq MSHR misses
system.l2.CleanInvalidReq_mshr_misses::total       356099                       # number of CleanInvalidReq MSHR misses
system.l2.demand_mshr_misses::.cpu.dtb.walker          873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.itb.walker          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.inst        198957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1651408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1851366                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.dtb.walker          873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.itb.walker          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.inst       198957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1651408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1851366                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         8284                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        25632                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        33916                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu.data      4039346                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total      4039346                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         8284                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data      4064978                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total      4073262                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::.cpu.dtb.walker    250931000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.cpu.itb.walker     12889000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    263820000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       905500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       905500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  96548861500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  96548861500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  16013187500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16013187500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  29687403000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29687403000                       # number of ReadSharedReq MSHR miss cycles
system.l2.CleanInvalidReq_mshr_miss_latency::.cpu.data   6920709500                       # number of CleanInvalidReq MSHR miss cycles
system.l2.CleanInvalidReq_mshr_miss_latency::total   6920709500                       # number of CleanInvalidReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dtb.walker    250931000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.itb.walker     12889000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst  16013187500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 126236264500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 142513272000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dtb.walker    250931000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.itb.walker     12889000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst  16013187500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 126236264500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 142513272000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    580059500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   5140697500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   5720757000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    580059500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   5140697500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   5720757000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::.cpu.dtb.walker     0.038029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.cpu.itb.walker     0.040353                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.038311                       # mshr miss rate for ReadReq accesses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.039164                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.039164                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.869718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.069889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.387457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.387457                       # mshr miss rate for ReadSharedReq accesses
system.l2.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.l2.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.l2.demand_mshr_miss_rate::.cpu.dtb.walker     0.038029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.itb.walker     0.040353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.069889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.679772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.349167                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.dtb.walker     0.038029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.itb.walker     0.040353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.069889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.679772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.349167                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::.cpu.dtb.walker 287435.280641                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.cpu.itb.walker 100695.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 263556.443556                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 60366.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 60366.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75389.159840                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75389.159840                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80485.670270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80485.670270                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80077.152144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80077.152144                       # average ReadSharedReq mshr miss latency
system.l2.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 19434.790606                       # average CleanInvalidReq mshr miss latency
system.l2.CleanInvalidReq_avg_mshr_miss_latency::total 19434.790606                       # average CleanInvalidReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dtb.walker 287435.280641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.itb.walker 100695.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80485.670270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76441.596807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76977.362661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dtb.walker 287435.280641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.itb.walker 100695.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80485.670270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76441.596807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76977.362661                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 70021.668276                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200557.798845                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 168674.283524                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 70021.668276                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data  1264.631075                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  1404.465757                       # average overall mshr uncacheable latency
system.l2.replacements                        1807693                       # number of replacements
system.membus.snoop_filter.tot_requests       4207593                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1938991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         2000                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq            15418464                       # Transaction distribution
system.membus.trans_dist::ReadResp           15989636                       # Transaction distribution
system.membus.trans_dist::WriteReq            4039346                       # Transaction distribution
system.membus.trans_dist::WriteResp           4039346                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1596210                       # Transaction distribution
system.membus.trans_dist::WriteClean            35675                       # Transaction distribution
system.membus.trans_dist::CleanEvict           300292                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              284                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1280404                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1280404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        571176                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       356099                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        103112                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         5877                       # Transaction distribution
system.membus.pkt_count_system.realview.hdlcd.dma::system.mem_ctrls.port     30769092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.realview.hdlcd.dma::total     30769092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       207148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       207148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        81490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bootmem.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         5474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.hdlcd.pio          544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13945026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14032544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               45008784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::system.mem_ctrls.port    492305408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::total    492305408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3298304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3298304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        91957                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bootmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        10948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.hdlcd.pio         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    124237392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    124341405                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               619945117                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7553                       # Total snoops (count)
system.membus.snoopTraffic                      53248                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21768885                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000375                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019368                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21760716     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    8169      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            21768885                       # Request fanout histogram
system.membus.reqLayer0.occupancy            69643000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy                7500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4416500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy              483500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy         33075244877                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy        53177711731                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            7805237                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        10253144592                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock                6734                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests     10899609                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5280495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        28334                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          38531                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        38525                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1304923361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              65475                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3869434                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq           4039346                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp          4039346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3535003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2845717                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           35710                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          687695                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             383                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            383                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1472515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1472515                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2846746                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       957303                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq          259                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq       356099                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp       356099                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6015                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          349                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8555777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16130806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb.walker.dma::system.l2.cpu_side         7860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb.walker.dma::system.l2.cpu_side        49827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24744270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    182191952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    159693837                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb.walker.dma::system.l2.cpu_side        12688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb.walker.dma::system.l2.cpu_side        91824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341990301                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1842843                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48542844                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11574355                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006301                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11501429     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  72920      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11574355                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11975719000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           687211                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2855030000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4652951401                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4688000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          26871000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
