// Seed: 3730756296
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  supply1 id_3;
  assign id_3 = id_1#(
      .id_1(1 < 1),
      .id_1(1 < id_3),
      .id_3(1 == 1)
  ) == 1;
  reg  id_4;
  wire id_5;
  always id_4 = @(1) ~id_1;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4
    , id_7,
    output supply1 id_5
);
  always @(1 or negedge id_2)
    if (id_2) begin
      if (id_4) $display(id_2, id_3);
      else id_0 <= id_4;
    end else id_0.id_3 = id_2;
  module_0(
      id_7, id_7
  );
endmodule
