$date
	Thu Jul 31 11:31:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_bit4_Comparator $end
$var wire 1 ! ot $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module cur $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 1 ! out $end
$var wire 4 & eq_bits [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#10
b1010 #
b1010 %
b1010 "
b1010 $
#20
0!
b111 &
b111 #
b111 %
b1111 "
b1111 $
#30
b0 &
b1010 #
b1010 %
b101 "
b101 $
#40
1!
b1111 &
b1100 #
b1100 %
b1100 "
b1100 $
#50
