-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
-- Date        : Wed Jun  7 14:45:11 2017
-- Host        : skyworks running 64-bit Ubuntu 16.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/skyworks/ArtixHwTest/ArtixHwTest.srcs/sources_1/ip/sampler_0/sampler_0_sim_netlist.vhdl
-- Design      : sampler_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg676-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_bit_counter is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_bit_counter : entity is "bit_counter";
end sampler_0_bit_counter;

architecture STRUCTURE of sampler_0_bit_counter is
  signal \diff_bit_cnt_dly1[0]_i_2_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[0]_i_3_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[2]_i_2_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[2]_i_3_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[2]_i_4_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[2]_i_5_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[2]_i_6_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_10_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_11_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_12_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_13_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_14_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_15_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_3_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_4_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_5_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_6_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_7_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_8_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1[4]_i_9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[0]_i_2\ : label is "soft_lutpair1212";
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[0]_i_3\ : label is "soft_lutpair1210";
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[2]_i_4\ : label is "soft_lutpair1214";
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[2]_i_5\ : label is "soft_lutpair1211";
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[4]_i_11\ : label is "soft_lutpair1211";
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[4]_i_12\ : label is "soft_lutpair1214";
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[4]_i_14\ : label is "soft_lutpair1213";
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[4]_i_3\ : label is "soft_lutpair1213";
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[4]_i_7\ : label is "soft_lutpair1212";
  attribute SOFT_HLUTNM of \diff_bit_cnt_dly1[4]_i_9\ : label is "soft_lutpair1210";
begin
\diff_bit_cnt_dly1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \diff_bit_cnt_dly1[0]_i_2_n_0\,
      I1 => dout(0),
      I2 => dout(12),
      I3 => dout(10),
      I4 => dout(11),
      I5 => \diff_bit_cnt_dly1[0]_i_3_n_0\,
      O => D(0)
    );
\diff_bit_cnt_dly1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => dout(15),
      I1 => dout(13),
      I2 => dout(14),
      O => \diff_bit_cnt_dly1[0]_i_2_n_0\
    );
\diff_bit_cnt_dly1[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => dout(2),
      I1 => dout(1),
      I2 => dout(3),
      I3 => \diff_bit_cnt_dly1[4]_i_11_n_0\,
      I4 => \diff_bit_cnt_dly1[4]_i_10_n_0\,
      O => \diff_bit_cnt_dly1[0]_i_3_n_0\
    );
\diff_bit_cnt_dly1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \diff_bit_cnt_dly1[4]_i_5_n_0\,
      I1 => \diff_bit_cnt_dly1[4]_i_3_n_0\,
      I2 => \diff_bit_cnt_dly1[4]_i_4_n_0\,
      O => D(1)
    );
\diff_bit_cnt_dly1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \diff_bit_cnt_dly1[4]_i_5_n_0\,
      I1 => \diff_bit_cnt_dly1[4]_i_3_n_0\,
      I2 => \diff_bit_cnt_dly1[2]_i_2_n_0\,
      I3 => \diff_bit_cnt_dly1[2]_i_3_n_0\,
      I4 => \diff_bit_cnt_dly1[2]_i_4_n_0\,
      I5 => \diff_bit_cnt_dly1[2]_i_5_n_0\,
      O => D(2)
    );
\diff_bit_cnt_dly1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11171777EEE8E888"
    )
        port map (
      I0 => \diff_bit_cnt_dly1[4]_i_12_n_0\,
      I1 => \diff_bit_cnt_dly1[4]_i_15_n_0\,
      I2 => dout(13),
      I3 => dout(14),
      I4 => dout(15),
      I5 => \diff_bit_cnt_dly1[4]_i_8_n_0\,
      O => \diff_bit_cnt_dly1[2]_i_2_n_0\
    );
\diff_bit_cnt_dly1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => dout(3),
      I1 => dout(2),
      I2 => dout(1),
      I3 => dout(6),
      I4 => dout(5),
      I5 => dout(4),
      O => \diff_bit_cnt_dly1[2]_i_3_n_0\
    );
\diff_bit_cnt_dly1[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => dout(9),
      I1 => dout(8),
      I2 => dout(7),
      I3 => \diff_bit_cnt_dly1[2]_i_6_n_0\,
      I4 => \diff_bit_cnt_dly1[4]_i_15_n_0\,
      O => \diff_bit_cnt_dly1[2]_i_4_n_0\
    );
\diff_bit_cnt_dly1[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => dout(8),
      I1 => dout(7),
      I2 => dout(9),
      I3 => \diff_bit_cnt_dly1[4]_i_10_n_0\,
      I4 => \diff_bit_cnt_dly1[4]_i_9_n_0\,
      O => \diff_bit_cnt_dly1[2]_i_5_n_0\
    );
\diff_bit_cnt_dly1[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => dout(13),
      I1 => dout(14),
      I2 => dout(15),
      O => \diff_bit_cnt_dly1[2]_i_6_n_0\
    );
\diff_bit_cnt_dly1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => \diff_bit_cnt_dly1[4]_i_3_n_0\,
      I1 => \diff_bit_cnt_dly1[4]_i_4_n_0\,
      I2 => \diff_bit_cnt_dly1[4]_i_5_n_0\,
      I3 => \diff_bit_cnt_dly1[4]_i_6_n_0\,
      I4 => \diff_bit_cnt_dly1[4]_i_7_n_0\,
      I5 => \diff_bit_cnt_dly1[4]_i_8_n_0\,
      O => D(3)
    );
\diff_bit_cnt_dly1[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(5),
      O => \diff_bit_cnt_dly1[4]_i_10_n_0\
    );
\diff_bit_cnt_dly1[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => dout(9),
      I1 => dout(7),
      I2 => dout(8),
      O => \diff_bit_cnt_dly1[4]_i_11_n_0\
    );
\diff_bit_cnt_dly1[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => dout(7),
      I1 => dout(8),
      I2 => dout(9),
      O => \diff_bit_cnt_dly1[4]_i_12_n_0\
    );
\diff_bit_cnt_dly1[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => dout(12),
      I1 => dout(11),
      I2 => dout(10),
      I3 => dout(15),
      I4 => dout(14),
      I5 => dout(13),
      O => \diff_bit_cnt_dly1[4]_i_13_n_0\
    );
\diff_bit_cnt_dly1[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => dout(12),
      I1 => dout(10),
      I2 => dout(11),
      O => \diff_bit_cnt_dly1[4]_i_14_n_0\
    );
\diff_bit_cnt_dly1[4]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => dout(10),
      I1 => dout(11),
      I2 => dout(12),
      O => \diff_bit_cnt_dly1[4]_i_15_n_0\
    );
\diff_bit_cnt_dly1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => \diff_bit_cnt_dly1[4]_i_3_n_0\,
      I1 => \diff_bit_cnt_dly1[4]_i_4_n_0\,
      I2 => \diff_bit_cnt_dly1[4]_i_5_n_0\,
      I3 => \diff_bit_cnt_dly1[4]_i_6_n_0\,
      I4 => \diff_bit_cnt_dly1[4]_i_7_n_0\,
      I5 => \diff_bit_cnt_dly1[4]_i_8_n_0\,
      O => D(4)
    );
\diff_bit_cnt_dly1[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => dout(0),
      I1 => \diff_bit_cnt_dly1[0]_i_2_n_0\,
      I2 => dout(11),
      I3 => dout(10),
      I4 => dout(12),
      O => \diff_bit_cnt_dly1[4]_i_3_n_0\
    );
\diff_bit_cnt_dly1[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \diff_bit_cnt_dly1[4]_i_9_n_0\,
      I1 => \diff_bit_cnt_dly1[4]_i_10_n_0\,
      I2 => \diff_bit_cnt_dly1[4]_i_11_n_0\,
      I3 => \diff_bit_cnt_dly1[2]_i_3_n_0\,
      I4 => \diff_bit_cnt_dly1[4]_i_12_n_0\,
      I5 => \diff_bit_cnt_dly1[4]_i_13_n_0\,
      O => \diff_bit_cnt_dly1[4]_i_4_n_0\
    );
\diff_bit_cnt_dly1[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => \diff_bit_cnt_dly1[4]_i_10_n_0\,
      I1 => \diff_bit_cnt_dly1[4]_i_11_n_0\,
      I2 => \diff_bit_cnt_dly1[4]_i_9_n_0\,
      I3 => \diff_bit_cnt_dly1[0]_i_2_n_0\,
      I4 => dout(0),
      I5 => \diff_bit_cnt_dly1[4]_i_14_n_0\,
      O => \diff_bit_cnt_dly1[4]_i_5_n_0\
    );
\diff_bit_cnt_dly1[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBE28BE282828"
    )
        port map (
      I0 => \diff_bit_cnt_dly1[2]_i_3_n_0\,
      I1 => \diff_bit_cnt_dly1[4]_i_13_n_0\,
      I2 => \diff_bit_cnt_dly1[4]_i_12_n_0\,
      I3 => \diff_bit_cnt_dly1[4]_i_9_n_0\,
      I4 => \diff_bit_cnt_dly1[4]_i_10_n_0\,
      I5 => \diff_bit_cnt_dly1[4]_i_11_n_0\,
      O => \diff_bit_cnt_dly1[4]_i_6_n_0\
    );
\diff_bit_cnt_dly1[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => dout(15),
      I1 => dout(14),
      I2 => dout(13),
      I3 => \diff_bit_cnt_dly1[4]_i_15_n_0\,
      I4 => \diff_bit_cnt_dly1[4]_i_12_n_0\,
      O => \diff_bit_cnt_dly1[4]_i_7_n_0\
    );
\diff_bit_cnt_dly1[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(4),
      I3 => dout(3),
      I4 => dout(2),
      I5 => dout(1),
      O => \diff_bit_cnt_dly1[4]_i_8_n_0\
    );
\diff_bit_cnt_dly1[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => dout(3),
      I1 => dout(1),
      I2 => dout(2),
      O => \diff_bit_cnt_dly1[4]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_clock_generator_pll_7_to_1_diff_ddr is
  port (
    clockb2_reg : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_clk : out STD_LOGIC;
    txclk_div : out STD_LOGIC;
    txclk : out STD_LOGIC;
    clockb2 : in STD_LOGIC;
    txmit_ref_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_clock_generator_pll_7_to_1_diff_ddr : entity is "clock_generator_pll_7_to_1_diff_ddr";
end sampler_0_clock_generator_pll_7_to_1_diff_ddr;

architecture STRUCTURE of sampler_0_clock_generator_pll_7_to_1_diff_ddr is
  signal \loop8.tx_mmcme2_adv_inst_n_45\ : STD_LOGIC;
  signal tx_mmcm_lckd : STD_LOGIC;
  signal txpllmmcm_d2 : STD_LOGIC;
  signal txpllmmcm_fb : STD_LOGIC;
  signal txpllmmcm_x1 : STD_LOGIC;
  signal txpllmmcm_xn : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKFBOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKFBSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKINSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT0B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT2B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT3B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_PSDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop8.tx_mmcme2_adv_inst_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clockb2_i_1 : label is "soft_lutpair1329";
  attribute box_type : string;
  attribute box_type of \loop8.bufg_mmcm_d2\ : label is "PRIMITIVE";
  attribute box_type of \loop8.bufg_mmcm_x1\ : label is "PRIMITIVE";
  attribute box_type of \loop8.bufg_mmcm_xn\ : label is "PRIMITIVE";
  attribute box_type of \loop8.tx_mmcme2_adv_inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \shifter[2]_i_1\ : label is "soft_lutpair1329";
begin
  \loop8.tx_mmcme2_adv_inst_n_45\ <= 'Z';
clockb2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_mmcm_lckd,
      I1 => clockb2,
      O => clockb2_reg
    );
\loop8.bufg_mmcm_d2\: unisim.vcomponents.BUFG
     port map (
      I => txpllmmcm_d2,
      O => txclk_div
    );
\loop8.bufg_mmcm_x1\: unisim.vcomponents.BUFG
     port map (
      I => txpllmmcm_x1,
      O => pixel_clk
    );
\loop8.bufg_mmcm_xn\: unisim.vcomponents.BUFG
     port map (
      I => txpllmmcm_xn,
      O => txclk
    );
\loop8.tx_mmcme2_adv_inst\: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 16.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 20.000000,
      CLKIN2_PERIOD => 20.000000,
      CLKOUT0_DIVIDE_F => 2.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 14,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 7,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 8,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.100000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => txpllmmcm_fb,
      CLKFBOUT => txpllmmcm_fb,
      CLKFBOUTB => \NLW_loop8.tx_mmcme2_adv_inst_CLKFBOUTB_UNCONNECTED\,
      CLKFBSTOPPED => \NLW_loop8.tx_mmcme2_adv_inst_CLKFBSTOPPED_UNCONNECTED\,
      CLKIN1 => txmit_ref_clk,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => \NLW_loop8.tx_mmcme2_adv_inst_CLKINSTOPPED_UNCONNECTED\,
      CLKOUT0 => txpllmmcm_xn,
      CLKOUT0B => \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT0B_UNCONNECTED\,
      CLKOUT1 => txpllmmcm_d2,
      CLKOUT1B => \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT1B_UNCONNECTED\,
      CLKOUT2 => txpllmmcm_x1,
      CLKOUT2B => \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT2B_UNCONNECTED\,
      CLKOUT3 => \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT3_UNCONNECTED\,
      CLKOUT3B => \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT3B_UNCONNECTED\,
      CLKOUT4 => \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT5_UNCONNECTED\,
      CLKOUT6 => \NLW_loop8.tx_mmcme2_adv_inst_CLKOUT6_UNCONNECTED\,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => \NLW_loop8.tx_mmcme2_adv_inst_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_loop8.tx_mmcme2_adv_inst_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => tx_mmcm_lckd,
      PSCLK => '0',
      PSDONE => \NLW_loop8.tx_mmcme2_adv_inst_PSDONE_UNCONNECTED\,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => \loop8.tx_mmcme2_adv_inst_n_45\
    );
\shifter[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_mmcm_lckd,
      O => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_data_reduction is
  port (
    \data_diff_out_reg[3]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_diff_out_reg[2]_1\ : out STD_LOGIC;
    \data_out_reg[63]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    sample_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_diff_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_data_reduction : entity is "data_reduction";
end sampler_0_data_reduction;

architecture STRUCTURE of sampler_0_data_reduction is
  signal cmp_result06_out : STD_LOGIC;
  signal \^data_diff_out_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^data_diff_out_reg[2]_1\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_9_n_0\ : STD_LOGIC;
  signal \data_reduced_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_reduced_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reduced_out_reg[31]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[0].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[0].reduce/data_diff_out_reg[3]_srl2_compressor_gen_reduce_c ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair3";
begin
  \data_diff_out_reg[2]_0\(1 downto 0) <= \^data_diff_out_reg[2]_0\(1 downto 0);
  \data_diff_out_reg[2]_1\ <= \^data_diff_out_reg[2]_1\;
  \data_reduced_out_reg[31]\(15 downto 0) <= \^data_reduced_out_reg[31]\(15 downto 0);
\data_diff_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_diff_out_reg[2]_1\
    );
\data_diff_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_diff_reg[2]\(1),
      Q => \^data_diff_out_reg[2]_0\(0)
    );
\data_diff_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_diff_reg[2]\(2),
      Q => \^data_diff_out_reg[2]_0\(1)
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(3),
      Q => \data_diff_out_reg[3]_compressor_gen_reduce_c_0\
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result06_out,
      I1 => keyframe_next,
      O => p_0_in(3)
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result06_out,
      CO(0) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_4_n_0\,
      S(0) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_5_n_0\
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_n_0\,
      CO(2) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_n_1\,
      CO(1) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_n_2\,
      CO(0) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_6_n_0\,
      S(2) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_7_n_0\,
      S(1) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_8_n_0\,
      S(0) => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_9_n_0\
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(63),
      I1 => data_in(15),
      O => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_4_n_0\
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(60),
      I2 => Q(62),
      I3 => data_in(14),
      I4 => Q(61),
      I5 => data_in(13),
      O => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_5_n_0\
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(57),
      I2 => Q(59),
      I3 => data_in(11),
      I4 => Q(58),
      I5 => data_in(10),
      O => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_6_n_0\
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(54),
      I2 => Q(56),
      I3 => data_in(8),
      I4 => Q(55),
      I5 => data_in(7),
      O => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_7_n_0\
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(51),
      I2 => Q(53),
      I3 => data_in(5),
      I4 => Q(52),
      I5 => data_in(4),
      O => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_8_n_0\
    );
\data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(48),
      I2 => Q(50),
      I3 => data_in(2),
      I4 => Q(49),
      I5 => data_in(1),
      O => \data_diff_out_reg[3]_srl2_compressor_gen_reduce_c_i_9_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(16),
      Q => \data_out_reg[63]_0\(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(17),
      Q => \data_out_reg[63]_0\(1)
    );
\data_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(18),
      Q => \data_out_reg[63]_0\(2)
    );
\data_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(19),
      Q => \data_out_reg[63]_0\(3)
    );
\data_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(20),
      Q => \data_out_reg[63]_0\(4)
    );
\data_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(21),
      Q => \data_out_reg[63]_0\(5)
    );
\data_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(22),
      Q => \data_out_reg[63]_0\(6)
    );
\data_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(23),
      Q => \data_out_reg[63]_0\(7)
    );
\data_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(24),
      Q => \data_out_reg[63]_0\(8)
    );
\data_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(25),
      Q => \data_out_reg[63]_0\(9)
    );
\data_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(26),
      Q => \data_out_reg[63]_0\(10)
    );
\data_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(27),
      Q => \data_out_reg[63]_0\(11)
    );
\data_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(28),
      Q => \data_out_reg[63]_0\(12)
    );
\data_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(29),
      Q => \data_out_reg[63]_0\(13)
    );
\data_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(30),
      Q => \data_out_reg[63]_0\(14)
    );
\data_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(31),
      Q => \data_out_reg[63]_0\(15)
    );
\data_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(32),
      Q => \data_out_reg[63]_0\(16)
    );
\data_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(33),
      Q => \data_out_reg[63]_0\(17)
    );
\data_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(34),
      Q => \data_out_reg[63]_0\(18)
    );
\data_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(35),
      Q => \data_out_reg[63]_0\(19)
    );
\data_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(36),
      Q => \data_out_reg[63]_0\(20)
    );
\data_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(37),
      Q => \data_out_reg[63]_0\(21)
    );
\data_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(38),
      Q => \data_out_reg[63]_0\(22)
    );
\data_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(39),
      Q => \data_out_reg[63]_0\(23)
    );
\data_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(40),
      Q => \data_out_reg[63]_0\(24)
    );
\data_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(41),
      Q => \data_out_reg[63]_0\(25)
    );
\data_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(42),
      Q => \data_out_reg[63]_0\(26)
    );
\data_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(43),
      Q => \data_out_reg[63]_0\(27)
    );
\data_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(44),
      Q => \data_out_reg[63]_0\(28)
    );
\data_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(45),
      Q => \data_out_reg[63]_0\(29)
    );
\data_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(46),
      Q => \data_out_reg[63]_0\(30)
    );
\data_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => Q(47),
      Q => \data_out_reg[63]_0\(31)
    );
\data_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(48),
      Q => \data_out_reg[63]_0\(32)
    );
\data_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(49),
      Q => \data_out_reg[63]_0\(33)
    );
\data_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(50),
      Q => \data_out_reg[63]_0\(34)
    );
\data_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(51),
      Q => \data_out_reg[63]_0\(35)
    );
\data_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(52),
      Q => \data_out_reg[63]_0\(36)
    );
\data_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(53),
      Q => \data_out_reg[63]_0\(37)
    );
\data_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(54),
      Q => \data_out_reg[63]_0\(38)
    );
\data_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(55),
      Q => \data_out_reg[63]_0\(39)
    );
\data_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(56),
      Q => \data_out_reg[63]_0\(40)
    );
\data_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(57),
      Q => \data_out_reg[63]_0\(41)
    );
\data_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(58),
      Q => \data_out_reg[63]_0\(42)
    );
\data_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(59),
      Q => \data_out_reg[63]_0\(43)
    );
\data_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(60),
      Q => \data_out_reg[63]_0\(44)
    );
\data_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(61),
      Q => \data_out_reg[63]_0\(45)
    );
\data_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(62),
      Q => \data_out_reg[63]_0\(46)
    );
\data_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => Q(63),
      Q => \data_out_reg[63]_0\(47)
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[0]_i_1_n_0\
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(10),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[10]_i_1_n_0\
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(11),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[11]_i_1_n_0\
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(12),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[12]_i_1_n_0\
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(13),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[13]_i_1_n_0\
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(14),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[14]_i_1_n_0\
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(15),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[15]_i_1_n_0\
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(0),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(0)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(1),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(1)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(2),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(2)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(3),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(3)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[1]_i_1_n_0\
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(4),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(4)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(5),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(5)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(6),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(6)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(7),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(7)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(8),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(8)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(9),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(9)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(10),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(10)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(11),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(11)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(12),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(12)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(13),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(13)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[2]_i_1_n_0\
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(14),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(14)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out_reg[31]\(15),
      I1 => \^data_diff_out_reg[2]_0\(0),
      O => D(15)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[3]_i_1_n_0\
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[4]_i_1_n_0\
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[5]_i_1_n_0\
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[6]_i_1_n_0\
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[7]_i_1_n_0\
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[8]_i_1_n_0\
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(9),
      I1 => \data_diff_reg[2]\(0),
      O => \data_reduced_out[9]_i_1_n_0\
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[0]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(0)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[10]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(10)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[11]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(11)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[12]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(12)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[13]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(13)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[14]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(14)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[15]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(15)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[1]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(1)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[2]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(2)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[3]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(3)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[4]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(4)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[5]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(5)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[6]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(6)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[7]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(7)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[8]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(8)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_diff_out_reg[2]_1\,
      D => \data_reduced_out[9]_i_1_n_0\,
      Q => \^data_reduced_out_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized0\ is
  port (
    \data_diff_out_reg[3]\ : out STD_LOGIC;
    \data_diff_out_reg[4]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[79]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[78]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[77]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[76]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[75]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[74]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[73]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[72]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[71]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[70]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[69]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[68]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[67]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[66]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[65]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_out_reg[64]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_diff_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    keyframe_next_reg : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    keyframe_next : in STD_LOGIC;
    \data_diff_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \data_out_reg[63]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \data_reduced_out_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized0\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized0\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized0\ is
  signal cmp_result09_out : STD_LOGIC;
  signal \^data_diff_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[1].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[1].reduce/data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[64]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[64]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[64]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[65]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[65]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[65]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[66]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[66]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[66]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[67]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[67]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[67]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[68]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[68]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[68]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[69]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[69]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[69]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[70]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[70]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[70]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[71]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[71]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[71]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[72]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[72]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[72]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[73]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[73]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[73]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[74]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[74]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[74]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[75]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[75]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[75]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[76]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[76]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[76]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[77]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[77]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[77]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[78]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[78]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[78]_srl2_compressor_gen_reduce_c ";
  attribute srl_bus_name of \data_out_reg[79]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[79]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[1].reduce/data_out_reg[79]_srl2_compressor_gen_reduce_c ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair655";
begin
  data_diff_out(0) <= \^data_diff_out\(0);
  data_reduced_out(31 downto 0) <= \^data_reduced_out\(31 downto 0);
\data_diff_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_diff_out_reg[2]_0\(1),
      Q => \^data_diff_out\(0)
    );
\data_diff_out_reg[3]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[3]\,
      R => '0'
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(4),
      Q => \data_diff_out_reg[4]_compressor_gen_reduce_c_1\
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result09_out,
      I1 => keyframe_next,
      O => p_0_in(4)
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result09_out,
      CO(0) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_4_n_0\,
      S(0) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_5_n_0\
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_n_0\,
      CO(2) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_n_1\,
      CO(1) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_n_2\,
      CO(0) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_6_n_0\,
      S(2) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_7_n_0\,
      S(1) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_8_n_0\,
      S(0) => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_9_n_0\
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_4_n_0\
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_5_n_0\
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_6_n_0\
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_7_n_0\
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_8_n_0\
    );
\data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[4]_srl3_compressor_gen_reduce_c_0_i_9_n_0\
    );
\data_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(16),
      Q => data_out(0)
    );
\data_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(17),
      Q => data_out(1)
    );
\data_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(18),
      Q => data_out(2)
    );
\data_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(19),
      Q => data_out(3)
    );
\data_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(20),
      Q => data_out(4)
    );
\data_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(21),
      Q => data_out(5)
    );
\data_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(22),
      Q => data_out(6)
    );
\data_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(23),
      Q => data_out(7)
    );
\data_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(24),
      Q => data_out(8)
    );
\data_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(25),
      Q => data_out(9)
    );
\data_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(26),
      Q => data_out(10)
    );
\data_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(27),
      Q => data_out(11)
    );
\data_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(28),
      Q => data_out(12)
    );
\data_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(29),
      Q => data_out(13)
    );
\data_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(30),
      Q => data_out(14)
    );
\data_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(31),
      Q => data_out(15)
    );
\data_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(32),
      Q => data_out(16)
    );
\data_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(33),
      Q => data_out(17)
    );
\data_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(34),
      Q => data_out(18)
    );
\data_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(35),
      Q => data_out(19)
    );
\data_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(36),
      Q => data_out(20)
    );
\data_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(37),
      Q => data_out(21)
    );
\data_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(38),
      Q => data_out(22)
    );
\data_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(39),
      Q => data_out(23)
    );
\data_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(40),
      Q => data_out(24)
    );
\data_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(41),
      Q => data_out(25)
    );
\data_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(42),
      Q => data_out(26)
    );
\data_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(43),
      Q => data_out(27)
    );
\data_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(44),
      Q => data_out(28)
    );
\data_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(45),
      Q => data_out(29)
    );
\data_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(46),
      Q => data_out(30)
    );
\data_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_out_reg[63]_0\(47),
      Q => data_out(31)
    );
\data_out_reg[64]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[64]_compressor_gen_reduce_c_0\
    );
\data_out_reg[65]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[65]_compressor_gen_reduce_c_0\
    );
\data_out_reg[66]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[66]_compressor_gen_reduce_c_0\
    );
\data_out_reg[67]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[67]_compressor_gen_reduce_c_0\
    );
\data_out_reg[68]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[68]_compressor_gen_reduce_c_0\
    );
\data_out_reg[69]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[69]_compressor_gen_reduce_c_0\
    );
\data_out_reg[70]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[70]_compressor_gen_reduce_c_0\
    );
\data_out_reg[71]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[71]_compressor_gen_reduce_c_0\
    );
\data_out_reg[72]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[72]_compressor_gen_reduce_c_0\
    );
\data_out_reg[73]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[73]_compressor_gen_reduce_c_0\
    );
\data_out_reg[74]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[74]_compressor_gen_reduce_c_0\
    );
\data_out_reg[75]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[75]_compressor_gen_reduce_c_0\
    );
\data_out_reg[76]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[76]_compressor_gen_reduce_c_0\
    );
\data_out_reg[77]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[77]_compressor_gen_reduce_c_0\
    );
\data_out_reg[78]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[78]_compressor_gen_reduce_c_0\
    );
\data_out_reg[79]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[79]_compressor_gen_reduce_c_0\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(0),
      I1 => \data_reduced_out_reg[15]_0\(0),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(10),
      I1 => \data_reduced_out_reg[15]_0\(10),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(11),
      I1 => \data_reduced_out_reg[15]_0\(11),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(12),
      I1 => \data_reduced_out_reg[15]_0\(12),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(13),
      I1 => \data_reduced_out_reg[15]_0\(13),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(14),
      I1 => \data_reduced_out_reg[15]_0\(14),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(15),
      I1 => \data_reduced_out_reg[15]_0\(15),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(1),
      I1 => \data_reduced_out_reg[15]_0\(1),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(2),
      I1 => \data_reduced_out_reg[15]_0\(2),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(16),
      I1 => \^data_diff_out\(0),
      O => D(0)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(17),
      I1 => \^data_diff_out\(0),
      O => D(1)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(18),
      I1 => \^data_diff_out\(0),
      O => D(2)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(19),
      I1 => \^data_diff_out\(0),
      O => D(3)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(20),
      I1 => \^data_diff_out\(0),
      O => D(4)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(21),
      I1 => \^data_diff_out\(0),
      O => D(5)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(22),
      I1 => \^data_diff_out\(0),
      O => D(6)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(23),
      I1 => \^data_diff_out\(0),
      O => D(7)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(3),
      I1 => \data_reduced_out_reg[15]_0\(3),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(24),
      I1 => \^data_diff_out\(0),
      O => D(8)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(25),
      I1 => \^data_diff_out\(0),
      O => D(9)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(26),
      I1 => \^data_diff_out\(0),
      O => D(10)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(27),
      I1 => \^data_diff_out\(0),
      O => D(11)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(28),
      I1 => \^data_diff_out\(0),
      O => D(12)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(29),
      I1 => \^data_diff_out\(0),
      O => D(13)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(30),
      I1 => \^data_diff_out\(0),
      O => D(14)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(31),
      I1 => \^data_diff_out\(0),
      O => D(15)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(4),
      I1 => \data_reduced_out_reg[15]_0\(4),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(5),
      I1 => \data_reduced_out_reg[15]_0\(5),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(6),
      I1 => \data_reduced_out_reg[15]_0\(6),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(7),
      I1 => \data_reduced_out_reg[15]_0\(7),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(8),
      I1 => \data_reduced_out_reg[15]_0\(8),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(9),
      I1 => \data_reduced_out_reg[15]_0\(9),
      I2 => \data_diff_out_reg[2]_0\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(0),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(1),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(2),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(3),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(4),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(5),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(6),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(7),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(8),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(9),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(10),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(11),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(12),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(13),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(14),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[15]_1\(15),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized1\ is
  port (
    \diff_pipeline[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_diff_out_reg[4]\ : out STD_LOGIC;
    \data_out_reg[79]\ : out STD_LOGIC;
    \data_out_reg[78]\ : out STD_LOGIC;
    \data_out_reg[77]\ : out STD_LOGIC;
    \data_out_reg[76]\ : out STD_LOGIC;
    \data_out_reg[75]\ : out STD_LOGIC;
    \data_out_reg[74]\ : out STD_LOGIC;
    \data_out_reg[73]\ : out STD_LOGIC;
    \data_out_reg[72]\ : out STD_LOGIC;
    \data_out_reg[71]\ : out STD_LOGIC;
    \data_out_reg[70]\ : out STD_LOGIC;
    \data_out_reg[69]\ : out STD_LOGIC;
    \data_out_reg[68]\ : out STD_LOGIC;
    \data_out_reg[67]\ : out STD_LOGIC;
    \data_out_reg[66]\ : out STD_LOGIC;
    \data_out_reg[65]\ : out STD_LOGIC;
    \data_out_reg[64]\ : out STD_LOGIC;
    \data_diff_out_reg[5]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[95]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[94]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[93]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[92]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[91]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[90]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[89]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[88]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[87]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[86]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[85]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[84]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[83]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[82]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[81]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_out_reg[80]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \data_reduced_out_reg[0]_0\ : out STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[3]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[79]\ : in STD_LOGIC;
    \data_store_reg[78]\ : in STD_LOGIC;
    \data_store_reg[77]\ : in STD_LOGIC;
    \data_store_reg[76]\ : in STD_LOGIC;
    \data_store_reg[75]\ : in STD_LOGIC;
    \data_store_reg[74]\ : in STD_LOGIC;
    \data_store_reg[73]\ : in STD_LOGIC;
    \data_store_reg[72]\ : in STD_LOGIC;
    \data_store_reg[71]\ : in STD_LOGIC;
    \data_store_reg[70]\ : in STD_LOGIC;
    \data_store_reg[69]\ : in STD_LOGIC;
    \data_store_reg[68]\ : in STD_LOGIC;
    \data_store_reg[67]\ : in STD_LOGIC;
    \data_store_reg[66]\ : in STD_LOGIC;
    \data_store_reg[65]\ : in STD_LOGIC;
    \data_store_reg[64]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_out_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_reduced_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data_diff_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[31]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized1\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized1\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized1\ is
  signal cmp_result012_out : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^data_reduced_out_reg[0]_0\ : STD_LOGIC;
  signal \^diff_pipeline[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[2].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[2].reduce/data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[80]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[80]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[80]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[81]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[81]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[81]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[82]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[82]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[82]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[83]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[83]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[83]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[84]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[84]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[84]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[85]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[85]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[85]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[86]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[86]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[86]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[87]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[87]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[87]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[88]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[88]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[88]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[89]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[89]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[89]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[90]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[90]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[90]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[91]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[91]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[91]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[92]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[92]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[92]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[93]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[93]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[93]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[94]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[94]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[94]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_out_reg[95]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[95]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[2].reduce/data_out_reg[95]_srl3_compressor_gen_reduce_c_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair673";
begin
  data_reduced_out(47 downto 0) <= \^data_reduced_out\(47 downto 0);
  \data_reduced_out_reg[0]_0\ <= \^data_reduced_out_reg[0]_0\;
  \diff_pipeline[3]_0\(0) <= \^diff_pipeline[3]_0\(0);
\data_diff_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_diff_out_reg[3]_compressor_gen_reduce_c_0\,
      Q => \^diff_pipeline[3]_0\(0)
    );
\data_diff_out_reg[4]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[4]\,
      R => '0'
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(5),
      Q => \data_diff_out_reg[5]_compressor_gen_reduce_c_2\
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result012_out,
      I1 => keyframe_next,
      O => p_0_in(5)
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result012_out,
      CO(0) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_4_n_0\,
      S(0) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_5_n_0\
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_n_0\,
      CO(2) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_n_1\,
      CO(1) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_n_2\,
      CO(0) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_6_n_0\,
      S(2) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_7_n_0\,
      S(1) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_8_n_0\,
      S(0) => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_9_n_0\
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_4_n_0\
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_5_n_0\
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_6_n_0\
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_7_n_0\
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_8_n_0\
    );
\data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[5]_srl4_compressor_gen_reduce_c_1_i_9_n_0\
    );
\data_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[0]_0\
    );
\data_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[63]_0\(16),
      Q => data_out(0)
    );
\data_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(17),
      Q => data_out(1)
    );
\data_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(18),
      Q => data_out(2)
    );
\data_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(19),
      Q => data_out(3)
    );
\data_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(20),
      Q => data_out(4)
    );
\data_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(21),
      Q => data_out(5)
    );
\data_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(22),
      Q => data_out(6)
    );
\data_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(23),
      Q => data_out(7)
    );
\data_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(24),
      Q => data_out(8)
    );
\data_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(25),
      Q => data_out(9)
    );
\data_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(26),
      Q => data_out(10)
    );
\data_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(27),
      Q => data_out(11)
    );
\data_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(28),
      Q => data_out(12)
    );
\data_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(29),
      Q => data_out(13)
    );
\data_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(30),
      Q => data_out(14)
    );
\data_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[63]_0\(31),
      Q => data_out(15)
    );
\data_out_reg[64]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[64]\,
      Q => \data_out_reg[64]\,
      R => '0'
    );
\data_out_reg[65]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[65]\,
      Q => \data_out_reg[65]\,
      R => '0'
    );
\data_out_reg[66]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[66]\,
      Q => \data_out_reg[66]\,
      R => '0'
    );
\data_out_reg[67]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[67]\,
      Q => \data_out_reg[67]\,
      R => '0'
    );
\data_out_reg[68]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[68]\,
      Q => \data_out_reg[68]\,
      R => '0'
    );
\data_out_reg[69]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[69]\,
      Q => \data_out_reg[69]\,
      R => '0'
    );
\data_out_reg[70]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[70]\,
      Q => \data_out_reg[70]\,
      R => '0'
    );
\data_out_reg[71]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[71]\,
      Q => \data_out_reg[71]\,
      R => '0'
    );
\data_out_reg[72]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[72]\,
      Q => \data_out_reg[72]\,
      R => '0'
    );
\data_out_reg[73]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[73]\,
      Q => \data_out_reg[73]\,
      R => '0'
    );
\data_out_reg[74]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[74]\,
      Q => \data_out_reg[74]\,
      R => '0'
    );
\data_out_reg[75]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[75]\,
      Q => \data_out_reg[75]\,
      R => '0'
    );
\data_out_reg[76]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[76]\,
      Q => \data_out_reg[76]\,
      R => '0'
    );
\data_out_reg[77]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[77]\,
      Q => \data_out_reg[77]\,
      R => '0'
    );
\data_out_reg[78]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[78]\,
      Q => \data_out_reg[78]\,
      R => '0'
    );
\data_out_reg[79]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[79]\,
      Q => \data_out_reg[79]\,
      R => '0'
    );
\data_out_reg[80]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[80]_compressor_gen_reduce_c_1\
    );
\data_out_reg[81]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[81]_compressor_gen_reduce_c_1\
    );
\data_out_reg[82]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[82]_compressor_gen_reduce_c_1\
    );
\data_out_reg[83]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[83]_compressor_gen_reduce_c_1\
    );
\data_out_reg[84]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[84]_compressor_gen_reduce_c_1\
    );
\data_out_reg[85]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[85]_compressor_gen_reduce_c_1\
    );
\data_out_reg[86]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[86]_compressor_gen_reduce_c_1\
    );
\data_out_reg[87]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[87]_compressor_gen_reduce_c_1\
    );
\data_out_reg[88]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[88]_compressor_gen_reduce_c_1\
    );
\data_out_reg[89]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[89]_compressor_gen_reduce_c_1\
    );
\data_out_reg[90]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[90]_compressor_gen_reduce_c_1\
    );
\data_out_reg[91]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[91]_compressor_gen_reduce_c_1\
    );
\data_out_reg[92]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[92]_compressor_gen_reduce_c_1\
    );
\data_out_reg[93]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[93]_compressor_gen_reduce_c_1\
    );
\data_out_reg[94]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[94]_compressor_gen_reduce_c_1\
    );
\data_out_reg[95]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[95]_compressor_gen_reduce_c_1\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(0),
      I1 => \data_reduced_out_reg[31]_0\(0),
      I2 => data_diff_out(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(10),
      I1 => \data_reduced_out_reg[31]_0\(10),
      I2 => data_diff_out(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(11),
      I1 => \data_reduced_out_reg[31]_0\(11),
      I2 => data_diff_out(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(12),
      I1 => \data_reduced_out_reg[31]_0\(12),
      I2 => data_diff_out(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(13),
      I1 => \data_reduced_out_reg[31]_0\(13),
      I2 => data_diff_out(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(14),
      I1 => \data_reduced_out_reg[31]_0\(14),
      I2 => data_diff_out(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(15),
      I1 => \data_reduced_out_reg[31]_0\(15),
      I2 => data_diff_out(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(0),
      I1 => \data_reduced_out_reg[31]_0\(16),
      I2 => data_diff_out(0),
      O => p_0_in_0(16)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(1),
      I1 => \data_reduced_out_reg[31]_0\(17),
      I2 => data_diff_out(0),
      O => p_0_in_0(17)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(2),
      I1 => \data_reduced_out_reg[31]_0\(18),
      I2 => data_diff_out(0),
      O => p_0_in_0(18)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(3),
      I1 => \data_reduced_out_reg[31]_0\(19),
      I2 => data_diff_out(0),
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(1),
      I1 => \data_reduced_out_reg[31]_0\(1),
      I2 => data_diff_out(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(4),
      I1 => \data_reduced_out_reg[31]_0\(20),
      I2 => data_diff_out(0),
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(5),
      I1 => \data_reduced_out_reg[31]_0\(21),
      I2 => data_diff_out(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(6),
      I1 => \data_reduced_out_reg[31]_0\(22),
      I2 => data_diff_out(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(7),
      I1 => \data_reduced_out_reg[31]_0\(23),
      I2 => data_diff_out(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(8),
      I1 => \data_reduced_out_reg[31]_0\(24),
      I2 => data_diff_out(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(9),
      I1 => \data_reduced_out_reg[31]_0\(25),
      I2 => data_diff_out(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(10),
      I1 => \data_reduced_out_reg[31]_0\(26),
      I2 => data_diff_out(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(11),
      I1 => \data_reduced_out_reg[31]_0\(27),
      I2 => data_diff_out(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(12),
      I1 => \data_reduced_out_reg[31]_0\(28),
      I2 => data_diff_out(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(13),
      I1 => \data_reduced_out_reg[31]_0\(29),
      I2 => data_diff_out(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(2),
      I1 => \data_reduced_out_reg[31]_0\(2),
      I2 => data_diff_out(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(14),
      I1 => \data_reduced_out_reg[31]_0\(30),
      I2 => data_diff_out(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[31]_0\(15),
      I1 => \data_reduced_out_reg[31]_0\(31),
      I2 => data_diff_out(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(3),
      I1 => \data_reduced_out_reg[31]_0\(3),
      I2 => data_diff_out(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(32),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(0)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(33),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(1)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(4),
      I1 => \data_reduced_out_reg[31]_0\(4),
      I2 => data_diff_out(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(34),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(2)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(35),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(3)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(36),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(4)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(37),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(5)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(38),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(6)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(39),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(7)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(40),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(8)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(41),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(9)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(42),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(10)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(43),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(11)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(5),
      I1 => \data_reduced_out_reg[31]_0\(5),
      I2 => data_diff_out(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(44),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(12)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(45),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(13)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(46),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(14)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(47),
      I1 => \^diff_pipeline[3]_0\(0),
      O => D(15)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(6),
      I1 => \data_reduced_out_reg[31]_0\(6),
      I2 => data_diff_out(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(7),
      I1 => \data_reduced_out_reg[31]_0\(7),
      I2 => data_diff_out(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(8),
      I1 => \data_reduced_out_reg[31]_0\(8),
      I2 => data_diff_out(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_out_reg[63]_0\(9),
      I1 => \data_reduced_out_reg[31]_0\(9),
      I2 => data_diff_out(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(0),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(1),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(2),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(3),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(4),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(5),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(6),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(7),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(8),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(9),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(10),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(11),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(12),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(13),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(14),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[31]_1\(15),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized10\ is
  port (
    \diff_pipeline[12]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_pipeline[12]_18\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[0]_0\ : out STD_LOGIC;
    \data_diff_out_reg[13]_rep\ : out STD_LOGIC;
    \data_out_reg[223]\ : out STD_LOGIC;
    \data_out_reg[222]\ : out STD_LOGIC;
    \data_out_reg[221]\ : out STD_LOGIC;
    \data_out_reg[220]\ : out STD_LOGIC;
    \data_out_reg[219]\ : out STD_LOGIC;
    \data_out_reg[218]\ : out STD_LOGIC;
    \data_out_reg[217]\ : out STD_LOGIC;
    \data_out_reg[216]\ : out STD_LOGIC;
    \data_out_reg[215]\ : out STD_LOGIC;
    \data_out_reg[214]\ : out STD_LOGIC;
    \data_out_reg[213]\ : out STD_LOGIC;
    \data_out_reg[212]\ : out STD_LOGIC;
    \data_out_reg[211]\ : out STD_LOGIC;
    \data_out_reg[210]\ : out STD_LOGIC;
    \data_out_reg[209]\ : out STD_LOGIC;
    \data_out_reg[208]\ : out STD_LOGIC;
    \data_diff_out_reg[14]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[239]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[238]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[237]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[236]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[235]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[234]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[233]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[232]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[231]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[230]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[229]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[228]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[227]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[226]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[225]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[224]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_reduced_out_reg[197]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 191 downto 0 );
    \data_diff_out_reg[12]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_out_reg[207]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[206]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[205]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \data_out_reg[204]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[203]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[202]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[201]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[200]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[199]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[198]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[197]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[196]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[195]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[194]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[193]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_out_reg[192]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[223]\ : in STD_LOGIC;
    \data_store_reg[222]\ : in STD_LOGIC;
    \data_store_reg[221]\ : in STD_LOGIC;
    \data_store_reg[220]\ : in STD_LOGIC;
    \data_store_reg[219]\ : in STD_LOGIC;
    \data_store_reg[218]\ : in STD_LOGIC;
    \data_store_reg[217]\ : in STD_LOGIC;
    \data_store_reg[216]\ : in STD_LOGIC;
    \data_store_reg[215]\ : in STD_LOGIC;
    \data_store_reg[214]\ : in STD_LOGIC;
    \data_store_reg[213]\ : in STD_LOGIC;
    \data_store_reg[212]\ : in STD_LOGIC;
    \data_store_reg[211]\ : in STD_LOGIC;
    \data_store_reg[210]\ : in STD_LOGIC;
    \data_store_reg[209]\ : in STD_LOGIC;
    \data_store_reg[208]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[12]_compressor_gen_reduce_c_9_0\ : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_pipeline[11]_16\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[175]_0\ : in STD_LOGIC_VECTOR ( 175 downto 0 );
    \data_diff_out_reg[11]_rep\ : in STD_LOGIC;
    \diff_pipeline[11]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[175]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized10\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized10\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized10\ is
  signal cmp_result039_out : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal \data_reduced_out[191]_i_2_n_0\ : STD_LOGIC;
  signal \^data_reduced_out_reg[0]_0\ : STD_LOGIC;
  signal \^data_reduced_out_reg[197]\ : STD_LOGIC;
  signal \^diff_pipeline[12]_17\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 14 to 14 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 175 downto 0 );
  signal \NLW_data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \data_diff_out_reg[12]\ : label is "data_diff_out_reg[12]";
  attribute ORIG_CELL_NAME of \data_diff_out_reg[12]_rep\ : label is "data_diff_out_reg[12]";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[11].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[11].reduce/data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[224]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[224]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[224]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[225]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[225]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[225]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[226]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[226]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[226]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[227]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[227]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[227]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[228]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[228]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[228]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[229]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[229]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[229]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[230]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[230]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[230]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[231]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[231]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[231]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[232]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[232]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[232]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[233]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[233]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[233]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[234]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[234]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[234]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[235]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[235]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[235]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[236]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[236]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[236]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[237]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[237]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[237]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[238]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[238]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[238]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[239]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[239]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[11].reduce/data_out_reg[239]_srl12_compressor_gen_reduce_c_9 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \data_reduced_out[101]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data_reduced_out[112]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data_reduced_out[113]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data_reduced_out[114]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data_reduced_out[115]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \data_reduced_out[116]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \data_reduced_out[117]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \data_reduced_out[118]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_reduced_out[119]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data_reduced_out[120]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data_reduced_out[121]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data_reduced_out[122]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \data_reduced_out[123]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \data_reduced_out[124]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_reduced_out[125]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_reduced_out[126]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_reduced_out[127]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \data_reduced_out[128]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_reduced_out[129]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data_reduced_out[130]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \data_reduced_out[131]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \data_reduced_out[133]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \data_reduced_out[134]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \data_reduced_out[135]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \data_reduced_out[136]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \data_reduced_out[137]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \data_reduced_out[138]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \data_reduced_out[139]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \data_reduced_out[140]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \data_reduced_out[141]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \data_reduced_out[142]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \data_reduced_out[144]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_reduced_out[145]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data_reduced_out[146]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data_reduced_out[147]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data_reduced_out[148]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data_reduced_out[149]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data_reduced_out[150]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data_reduced_out[151]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data_reduced_out[152]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data_reduced_out[153]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data_reduced_out[154]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data_reduced_out[155]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data_reduced_out[156]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data_reduced_out[157]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data_reduced_out[158]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data_reduced_out[159]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data_reduced_out[160]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_reduced_out[161]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data_reduced_out[162]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data_reduced_out[163]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data_reduced_out[164]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data_reduced_out[165]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data_reduced_out[166]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data_reduced_out[167]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data_reduced_out[168]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data_reduced_out[169]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data_reduced_out[170]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data_reduced_out[171]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data_reduced_out[172]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data_reduced_out[173]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data_reduced_out[174]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data_reduced_out[175]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data_reduced_out[192]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \data_reduced_out[193]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \data_reduced_out[194]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \data_reduced_out[195]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \data_reduced_out[196]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \data_reduced_out[197]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \data_reduced_out[198]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \data_reduced_out[199]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data_reduced_out[200]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \data_reduced_out[201]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \data_reduced_out[202]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \data_reduced_out[203]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \data_reduced_out[204]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \data_reduced_out[205]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \data_reduced_out[206]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \data_reduced_out[207]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data_reduced_out[96]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair128";
begin
  data_reduced_out(191 downto 0) <= \^data_reduced_out\(191 downto 0);
  \data_reduced_out_reg[0]_0\ <= \^data_reduced_out_reg[0]_0\;
  \data_reduced_out_reg[197]\ <= \^data_reduced_out_reg[197]\;
  \diff_pipeline[12]_17\(0) <= \^diff_pipeline[12]_17\(0);
\data_diff_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_diff_out_reg[12]_compressor_gen_reduce_c_9\,
      Q => \^diff_pipeline[12]_17\(0)
    );
\data_diff_out_reg[12]_rep\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_diff_out_reg[12]_compressor_gen_reduce_c_9_0\,
      Q => \^data_reduced_out_reg[197]\
    );
\data_diff_out_reg[13]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[13]_rep\,
      R => '0'
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(14),
      Q => \data_diff_out_reg[14]_compressor_gen_reduce_c_11\
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result039_out,
      I1 => keyframe_next,
      O => p_0_in(14)
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result039_out,
      CO(0) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_4_n_0\,
      S(0) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_5_n_0\
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_n_0\,
      CO(2) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_n_1\,
      CO(1) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_n_2\,
      CO(0) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_6_n_0\,
      S(2) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_7_n_0\,
      S(1) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_8_n_0\,
      S(0) => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_9_n_0\
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_4_n_0\
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_5_n_0\
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_6_n_0\
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_7_n_0\
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_8_n_0\
    );
\data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[14]_srl13_compressor_gen_reduce_c_10_i_9_n_0\
    );
\data_out_reg[192]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[192]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(0)
    );
\data_out_reg[193]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[193]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(1)
    );
\data_out_reg[194]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[194]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(2)
    );
\data_out_reg[195]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[195]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(3)
    );
\data_out_reg[196]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[196]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(4)
    );
\data_out_reg[197]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[197]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(5)
    );
\data_out_reg[198]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[198]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(6)
    );
\data_out_reg[199]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[199]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(7)
    );
\data_out_reg[200]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[200]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(8)
    );
\data_out_reg[201]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[201]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(9)
    );
\data_out_reg[202]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[202]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(10)
    );
\data_out_reg[203]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[203]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(11)
    );
\data_out_reg[204]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[204]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(12)
    );
\data_out_reg[205]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[205]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(13)
    );
\data_out_reg[206]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_out_reg[206]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(14)
    );
\data_out_reg[207]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_out_reg[207]_compressor_gen_reduce_c_8\,
      Q => \data_pipeline[12]_18\(15)
    );
\data_out_reg[208]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[208]\,
      Q => \data_out_reg[208]\,
      R => '0'
    );
\data_out_reg[209]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[209]\,
      Q => \data_out_reg[209]\,
      R => '0'
    );
\data_out_reg[210]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[210]\,
      Q => \data_out_reg[210]\,
      R => '0'
    );
\data_out_reg[211]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[211]\,
      Q => \data_out_reg[211]\,
      R => '0'
    );
\data_out_reg[212]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[212]\,
      Q => \data_out_reg[212]\,
      R => '0'
    );
\data_out_reg[213]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[213]\,
      Q => \data_out_reg[213]\,
      R => '0'
    );
\data_out_reg[214]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[214]\,
      Q => \data_out_reg[214]\,
      R => '0'
    );
\data_out_reg[215]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[215]\,
      Q => \data_out_reg[215]\,
      R => '0'
    );
\data_out_reg[216]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[216]\,
      Q => \data_out_reg[216]\,
      R => '0'
    );
\data_out_reg[217]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[217]\,
      Q => \data_out_reg[217]\,
      R => '0'
    );
\data_out_reg[218]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[218]\,
      Q => \data_out_reg[218]\,
      R => '0'
    );
\data_out_reg[219]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[219]\,
      Q => \data_out_reg[219]\,
      R => '0'
    );
\data_out_reg[220]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[220]\,
      Q => \data_out_reg[220]\,
      R => '0'
    );
\data_out_reg[221]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[221]\,
      Q => \data_out_reg[221]\,
      R => '0'
    );
\data_out_reg[222]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[222]\,
      Q => \data_out_reg[222]\,
      R => '0'
    );
\data_out_reg[223]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[223]\,
      Q => \data_out_reg[223]\,
      R => '0'
    );
\data_out_reg[224]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[224]_compressor_gen_reduce_c_10\
    );
\data_out_reg[225]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[225]_compressor_gen_reduce_c_10\
    );
\data_out_reg[226]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[226]_compressor_gen_reduce_c_10\
    );
\data_out_reg[227]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[227]_compressor_gen_reduce_c_10\
    );
\data_out_reg[228]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[228]_compressor_gen_reduce_c_10\
    );
\data_out_reg[229]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[229]_compressor_gen_reduce_c_10\
    );
\data_out_reg[230]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[230]_compressor_gen_reduce_c_10\
    );
\data_out_reg[231]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[231]_compressor_gen_reduce_c_10\
    );
\data_out_reg[232]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[232]_compressor_gen_reduce_c_10\
    );
\data_out_reg[233]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[233]_compressor_gen_reduce_c_10\
    );
\data_out_reg[234]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[234]_compressor_gen_reduce_c_10\
    );
\data_out_reg[235]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[235]_compressor_gen_reduce_c_10\
    );
\data_out_reg[236]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[236]_compressor_gen_reduce_c_10\
    );
\data_out_reg[237]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[237]_compressor_gen_reduce_c_10\
    );
\data_out_reg[238]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[238]_compressor_gen_reduce_c_10\
    );
\data_out_reg[239]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[239]_compressor_gen_reduce_c_10\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(0),
      I1 => \data_reduced_out_reg[175]_0\(0),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(84),
      I1 => \data_reduced_out_reg[175]_0\(100),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(100)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(85),
      I1 => \data_reduced_out_reg[175]_0\(101),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(101)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(86),
      I1 => \data_reduced_out_reg[175]_0\(102),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(102)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(87),
      I1 => \data_reduced_out_reg[175]_0\(103),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(103)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(88),
      I1 => \data_reduced_out_reg[175]_0\(104),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(104)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(89),
      I1 => \data_reduced_out_reg[175]_0\(105),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(105)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(90),
      I1 => \data_reduced_out_reg[175]_0\(106),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(106)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(91),
      I1 => \data_reduced_out_reg[175]_0\(107),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(107)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(92),
      I1 => \data_reduced_out_reg[175]_0\(108),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(108)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(93),
      I1 => \data_reduced_out_reg[175]_0\(109),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(109)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(10),
      I1 => \data_reduced_out_reg[175]_0\(10),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(94),
      I1 => \data_reduced_out_reg[175]_0\(110),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(110)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(95),
      I1 => \data_reduced_out_reg[175]_0\(111),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(111)
    );
\data_reduced_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(96),
      I1 => \data_reduced_out_reg[175]_0\(112),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(112)
    );
\data_reduced_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(97),
      I1 => \data_reduced_out_reg[175]_0\(113),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(113)
    );
\data_reduced_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(98),
      I1 => \data_reduced_out_reg[175]_0\(114),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(114)
    );
\data_reduced_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(99),
      I1 => \data_reduced_out_reg[175]_0\(115),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(115)
    );
\data_reduced_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(100),
      I1 => \data_reduced_out_reg[175]_0\(116),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(116)
    );
\data_reduced_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(101),
      I1 => \data_reduced_out_reg[175]_0\(117),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(117)
    );
\data_reduced_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(102),
      I1 => \data_reduced_out_reg[175]_0\(118),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(118)
    );
\data_reduced_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(103),
      I1 => \data_reduced_out_reg[175]_0\(119),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(119)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(11),
      I1 => \data_reduced_out_reg[175]_0\(11),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(104),
      I1 => \data_reduced_out_reg[175]_0\(120),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(120)
    );
\data_reduced_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(105),
      I1 => \data_reduced_out_reg[175]_0\(121),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(121)
    );
\data_reduced_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(106),
      I1 => \data_reduced_out_reg[175]_0\(122),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(122)
    );
\data_reduced_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(107),
      I1 => \data_reduced_out_reg[175]_0\(123),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(123)
    );
\data_reduced_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(108),
      I1 => \data_reduced_out_reg[175]_0\(124),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(124)
    );
\data_reduced_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(109),
      I1 => \data_reduced_out_reg[175]_0\(125),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(125)
    );
\data_reduced_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(110),
      I1 => \data_reduced_out_reg[175]_0\(126),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(126)
    );
\data_reduced_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(111),
      I1 => \data_reduced_out_reg[175]_0\(127),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(127)
    );
\data_reduced_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(112),
      I1 => \data_reduced_out_reg[175]_0\(128),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(128)
    );
\data_reduced_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(113),
      I1 => \data_reduced_out_reg[175]_0\(129),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(129)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(12),
      I1 => \data_reduced_out_reg[175]_0\(12),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(114),
      I1 => \data_reduced_out_reg[175]_0\(130),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(130)
    );
\data_reduced_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(115),
      I1 => \data_reduced_out_reg[175]_0\(131),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(131)
    );
\data_reduced_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(116),
      I1 => \data_reduced_out_reg[175]_0\(132),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(132)
    );
\data_reduced_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(117),
      I1 => \data_reduced_out_reg[175]_0\(133),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(133)
    );
\data_reduced_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(118),
      I1 => \data_reduced_out_reg[175]_0\(134),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(134)
    );
\data_reduced_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(119),
      I1 => \data_reduced_out_reg[175]_0\(135),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(135)
    );
\data_reduced_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(120),
      I1 => \data_reduced_out_reg[175]_0\(136),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(136)
    );
\data_reduced_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(121),
      I1 => \data_reduced_out_reg[175]_0\(137),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(137)
    );
\data_reduced_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(122),
      I1 => \data_reduced_out_reg[175]_0\(138),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(138)
    );
\data_reduced_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(123),
      I1 => \data_reduced_out_reg[175]_0\(139),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(139)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(13),
      I1 => \data_reduced_out_reg[175]_0\(13),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(124),
      I1 => \data_reduced_out_reg[175]_0\(140),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(140)
    );
\data_reduced_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(125),
      I1 => \data_reduced_out_reg[175]_0\(141),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(141)
    );
\data_reduced_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(126),
      I1 => \data_reduced_out_reg[175]_0\(142),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(142)
    );
\data_reduced_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(127),
      I1 => \data_reduced_out_reg[175]_0\(143),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(143)
    );
\data_reduced_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(128),
      I1 => \data_reduced_out_reg[175]_0\(144),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(144)
    );
\data_reduced_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(129),
      I1 => \data_reduced_out_reg[175]_0\(145),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(145)
    );
\data_reduced_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(130),
      I1 => \data_reduced_out_reg[175]_0\(146),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(146)
    );
\data_reduced_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(131),
      I1 => \data_reduced_out_reg[175]_0\(147),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(147)
    );
\data_reduced_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(132),
      I1 => \data_reduced_out_reg[175]_0\(148),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(148)
    );
\data_reduced_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(133),
      I1 => \data_reduced_out_reg[175]_0\(149),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(149)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(14),
      I1 => \data_reduced_out_reg[175]_0\(14),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(134),
      I1 => \data_reduced_out_reg[175]_0\(150),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(150)
    );
\data_reduced_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(135),
      I1 => \data_reduced_out_reg[175]_0\(151),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(151)
    );
\data_reduced_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(136),
      I1 => \data_reduced_out_reg[175]_0\(152),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(152)
    );
\data_reduced_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(137),
      I1 => \data_reduced_out_reg[175]_0\(153),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(153)
    );
\data_reduced_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(138),
      I1 => \data_reduced_out_reg[175]_0\(154),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(154)
    );
\data_reduced_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(139),
      I1 => \data_reduced_out_reg[175]_0\(155),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(155)
    );
\data_reduced_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(140),
      I1 => \data_reduced_out_reg[175]_0\(156),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(156)
    );
\data_reduced_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(141),
      I1 => \data_reduced_out_reg[175]_0\(157),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(157)
    );
\data_reduced_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(142),
      I1 => \data_reduced_out_reg[175]_0\(158),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(158)
    );
\data_reduced_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(143),
      I1 => \data_reduced_out_reg[175]_0\(159),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(159)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(15),
      I1 => \data_reduced_out_reg[175]_0\(15),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(144),
      I1 => \data_reduced_out_reg[175]_0\(160),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(160)
    );
\data_reduced_out[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(145),
      I1 => \data_reduced_out_reg[175]_0\(161),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(161)
    );
\data_reduced_out[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(146),
      I1 => \data_reduced_out_reg[175]_0\(162),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(162)
    );
\data_reduced_out[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(147),
      I1 => \data_reduced_out_reg[175]_0\(163),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(163)
    );
\data_reduced_out[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(148),
      I1 => \data_reduced_out_reg[175]_0\(164),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(164)
    );
\data_reduced_out[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(149),
      I1 => \data_reduced_out_reg[175]_0\(165),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(165)
    );
\data_reduced_out[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(150),
      I1 => \data_reduced_out_reg[175]_0\(166),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(166)
    );
\data_reduced_out[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(151),
      I1 => \data_reduced_out_reg[175]_0\(167),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(167)
    );
\data_reduced_out[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(152),
      I1 => \data_reduced_out_reg[175]_0\(168),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(168)
    );
\data_reduced_out[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(153),
      I1 => \data_reduced_out_reg[175]_0\(169),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(169)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(0),
      I1 => \data_reduced_out_reg[175]_0\(16),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(16)
    );
\data_reduced_out[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(154),
      I1 => \data_reduced_out_reg[175]_0\(170),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(170)
    );
\data_reduced_out[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(155),
      I1 => \data_reduced_out_reg[175]_0\(171),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(171)
    );
\data_reduced_out[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(156),
      I1 => \data_reduced_out_reg[175]_0\(172),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(172)
    );
\data_reduced_out[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(157),
      I1 => \data_reduced_out_reg[175]_0\(173),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(173)
    );
\data_reduced_out[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(158),
      I1 => \data_reduced_out_reg[175]_0\(174),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(174)
    );
\data_reduced_out[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(159),
      I1 => \data_reduced_out_reg[175]_0\(175),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(175)
    );
\data_reduced_out[175]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[0]_0\
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(1),
      I1 => \data_reduced_out_reg[175]_0\(17),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(17)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(2),
      I1 => \data_reduced_out_reg[175]_0\(18),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(18)
    );
\data_reduced_out[191]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \state_reg[1]\,
      O => \data_reduced_out[191]_i_2_n_0\
    );
\data_reduced_out[192]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(176),
      I1 => \^data_reduced_out_reg[197]\,
      O => D(0)
    );
\data_reduced_out[193]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(177),
      I1 => \^data_reduced_out_reg[197]\,
      O => D(1)
    );
\data_reduced_out[194]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(178),
      I1 => \^data_reduced_out_reg[197]\,
      O => D(2)
    );
\data_reduced_out[195]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(179),
      I1 => \^data_reduced_out_reg[197]\,
      O => D(3)
    );
\data_reduced_out[196]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(180),
      I1 => \^data_reduced_out_reg[197]\,
      O => D(4)
    );
\data_reduced_out[197]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(181),
      I1 => \^data_reduced_out_reg[197]\,
      O => D(5)
    );
\data_reduced_out[198]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(182),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(6)
    );
\data_reduced_out[199]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(183),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(7)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(3),
      I1 => \data_reduced_out_reg[175]_0\(19),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(1),
      I1 => \data_reduced_out_reg[175]_0\(1),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(1)
    );
\data_reduced_out[200]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(184),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(8)
    );
\data_reduced_out[201]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(185),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(9)
    );
\data_reduced_out[202]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(186),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(10)
    );
\data_reduced_out[203]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(187),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(11)
    );
\data_reduced_out[204]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(188),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(12)
    );
\data_reduced_out[205]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(189),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(13)
    );
\data_reduced_out[206]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(190),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(14)
    );
\data_reduced_out[207]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(191),
      I1 => \^diff_pipeline[12]_17\(0),
      O => D(15)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(4),
      I1 => \data_reduced_out_reg[175]_0\(20),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(5),
      I1 => \data_reduced_out_reg[175]_0\(21),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(6),
      I1 => \data_reduced_out_reg[175]_0\(22),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(7),
      I1 => \data_reduced_out_reg[175]_0\(23),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(8),
      I1 => \data_reduced_out_reg[175]_0\(24),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(9),
      I1 => \data_reduced_out_reg[175]_0\(25),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(10),
      I1 => \data_reduced_out_reg[175]_0\(26),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(11),
      I1 => \data_reduced_out_reg[175]_0\(27),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(12),
      I1 => \data_reduced_out_reg[175]_0\(28),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(13),
      I1 => \data_reduced_out_reg[175]_0\(29),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(2),
      I1 => \data_reduced_out_reg[175]_0\(2),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(14),
      I1 => \data_reduced_out_reg[175]_0\(30),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(15),
      I1 => \data_reduced_out_reg[175]_0\(31),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(16),
      I1 => \data_reduced_out_reg[175]_0\(32),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(17),
      I1 => \data_reduced_out_reg[175]_0\(33),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(18),
      I1 => \data_reduced_out_reg[175]_0\(34),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(19),
      I1 => \data_reduced_out_reg[175]_0\(35),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(20),
      I1 => \data_reduced_out_reg[175]_0\(36),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(21),
      I1 => \data_reduced_out_reg[175]_0\(37),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(22),
      I1 => \data_reduced_out_reg[175]_0\(38),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(23),
      I1 => \data_reduced_out_reg[175]_0\(39),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(3),
      I1 => \data_reduced_out_reg[175]_0\(3),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(24),
      I1 => \data_reduced_out_reg[175]_0\(40),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(25),
      I1 => \data_reduced_out_reg[175]_0\(41),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(26),
      I1 => \data_reduced_out_reg[175]_0\(42),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(27),
      I1 => \data_reduced_out_reg[175]_0\(43),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(28),
      I1 => \data_reduced_out_reg[175]_0\(44),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(29),
      I1 => \data_reduced_out_reg[175]_0\(45),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(30),
      I1 => \data_reduced_out_reg[175]_0\(46),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(31),
      I1 => \data_reduced_out_reg[175]_0\(47),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(32),
      I1 => \data_reduced_out_reg[175]_0\(48),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(33),
      I1 => \data_reduced_out_reg[175]_0\(49),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(4),
      I1 => \data_reduced_out_reg[175]_0\(4),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(34),
      I1 => \data_reduced_out_reg[175]_0\(50),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(35),
      I1 => \data_reduced_out_reg[175]_0\(51),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(36),
      I1 => \data_reduced_out_reg[175]_0\(52),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(37),
      I1 => \data_reduced_out_reg[175]_0\(53),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(38),
      I1 => \data_reduced_out_reg[175]_0\(54),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(39),
      I1 => \data_reduced_out_reg[175]_0\(55),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(40),
      I1 => \data_reduced_out_reg[175]_0\(56),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(41),
      I1 => \data_reduced_out_reg[175]_0\(57),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(42),
      I1 => \data_reduced_out_reg[175]_0\(58),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(43),
      I1 => \data_reduced_out_reg[175]_0\(59),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(5),
      I1 => \data_reduced_out_reg[175]_0\(5),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(44),
      I1 => \data_reduced_out_reg[175]_0\(60),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(45),
      I1 => \data_reduced_out_reg[175]_0\(61),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(46),
      I1 => \data_reduced_out_reg[175]_0\(62),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(47),
      I1 => \data_reduced_out_reg[175]_0\(63),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(48),
      I1 => \data_reduced_out_reg[175]_0\(64),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(49),
      I1 => \data_reduced_out_reg[175]_0\(65),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(50),
      I1 => \data_reduced_out_reg[175]_0\(66),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(51),
      I1 => \data_reduced_out_reg[175]_0\(67),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(52),
      I1 => \data_reduced_out_reg[175]_0\(68),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(53),
      I1 => \data_reduced_out_reg[175]_0\(69),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(6),
      I1 => \data_reduced_out_reg[175]_0\(6),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(54),
      I1 => \data_reduced_out_reg[175]_0\(70),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(55),
      I1 => \data_reduced_out_reg[175]_0\(71),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(56),
      I1 => \data_reduced_out_reg[175]_0\(72),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(57),
      I1 => \data_reduced_out_reg[175]_0\(73),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(58),
      I1 => \data_reduced_out_reg[175]_0\(74),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(59),
      I1 => \data_reduced_out_reg[175]_0\(75),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(60),
      I1 => \data_reduced_out_reg[175]_0\(76),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(61),
      I1 => \data_reduced_out_reg[175]_0\(77),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(62),
      I1 => \data_reduced_out_reg[175]_0\(78),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(63),
      I1 => \data_reduced_out_reg[175]_0\(79),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(7),
      I1 => \data_reduced_out_reg[175]_0\(7),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(64),
      I1 => \data_reduced_out_reg[175]_0\(80),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(65),
      I1 => \data_reduced_out_reg[175]_0\(81),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(66),
      I1 => \data_reduced_out_reg[175]_0\(82),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(67),
      I1 => \data_reduced_out_reg[175]_0\(83),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(68),
      I1 => \data_reduced_out_reg[175]_0\(84),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(69),
      I1 => \data_reduced_out_reg[175]_0\(85),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(70),
      I1 => \data_reduced_out_reg[175]_0\(86),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(71),
      I1 => \data_reduced_out_reg[175]_0\(87),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(72),
      I1 => \data_reduced_out_reg[175]_0\(88),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(73),
      I1 => \data_reduced_out_reg[175]_0\(89),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(8),
      I1 => \data_reduced_out_reg[175]_0\(8),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(74),
      I1 => \data_reduced_out_reg[175]_0\(90),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(75),
      I1 => \data_reduced_out_reg[175]_0\(91),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(76),
      I1 => \data_reduced_out_reg[175]_0\(92),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(77),
      I1 => \data_reduced_out_reg[175]_0\(93),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(78),
      I1 => \data_reduced_out_reg[175]_0\(94),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(79),
      I1 => \data_reduced_out_reg[175]_0\(95),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(95)
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(80),
      I1 => \data_reduced_out_reg[175]_0\(96),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(96)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(81),
      I1 => \data_reduced_out_reg[175]_0\(97),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(97)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(82),
      I1 => \data_reduced_out_reg[175]_0\(98),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(98)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[175]_0\(83),
      I1 => \data_reduced_out_reg[175]_0\(99),
      I2 => \data_diff_out_reg[11]_rep\,
      O => p_0_in_0(99)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[11]_16\(9),
      I1 => \data_reduced_out_reg[175]_0\(9),
      I2 => \diff_pipeline[11]_15\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(100),
      Q => \^data_reduced_out\(100)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(101),
      Q => \^data_reduced_out\(101)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(102),
      Q => \^data_reduced_out\(102)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(103),
      Q => \^data_reduced_out\(103)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(104),
      Q => \^data_reduced_out\(104)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(105),
      Q => \^data_reduced_out\(105)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(106),
      Q => \^data_reduced_out\(106)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(107),
      Q => \^data_reduced_out\(107)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(108),
      Q => \^data_reduced_out\(108)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(109),
      Q => \^data_reduced_out\(109)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(110),
      Q => \^data_reduced_out\(110)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(111),
      Q => \^data_reduced_out\(111)
    );
\data_reduced_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(112),
      Q => \^data_reduced_out\(112)
    );
\data_reduced_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(113),
      Q => \^data_reduced_out\(113)
    );
\data_reduced_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(114),
      Q => \^data_reduced_out\(114)
    );
\data_reduced_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(115),
      Q => \^data_reduced_out\(115)
    );
\data_reduced_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(116),
      Q => \^data_reduced_out\(116)
    );
\data_reduced_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(117),
      Q => \^data_reduced_out\(117)
    );
\data_reduced_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(118),
      Q => \^data_reduced_out\(118)
    );
\data_reduced_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(119),
      Q => \^data_reduced_out\(119)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(120),
      Q => \^data_reduced_out\(120)
    );
\data_reduced_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(121),
      Q => \^data_reduced_out\(121)
    );
\data_reduced_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(122),
      Q => \^data_reduced_out\(122)
    );
\data_reduced_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(123),
      Q => \^data_reduced_out\(123)
    );
\data_reduced_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(124),
      Q => \^data_reduced_out\(124)
    );
\data_reduced_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(125),
      Q => \^data_reduced_out\(125)
    );
\data_reduced_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(126),
      Q => \^data_reduced_out\(126)
    );
\data_reduced_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(127),
      Q => \^data_reduced_out\(127)
    );
\data_reduced_out_reg[128]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(128),
      Q => \^data_reduced_out\(128)
    );
\data_reduced_out_reg[129]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(129),
      Q => \^data_reduced_out\(129)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[130]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(130),
      Q => \^data_reduced_out\(130)
    );
\data_reduced_out_reg[131]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(131),
      Q => \^data_reduced_out\(131)
    );
\data_reduced_out_reg[132]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(132),
      Q => \^data_reduced_out\(132)
    );
\data_reduced_out_reg[133]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(133),
      Q => \^data_reduced_out\(133)
    );
\data_reduced_out_reg[134]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(134),
      Q => \^data_reduced_out\(134)
    );
\data_reduced_out_reg[135]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(135),
      Q => \^data_reduced_out\(135)
    );
\data_reduced_out_reg[136]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(136),
      Q => \^data_reduced_out\(136)
    );
\data_reduced_out_reg[137]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(137),
      Q => \^data_reduced_out\(137)
    );
\data_reduced_out_reg[138]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(138),
      Q => \^data_reduced_out\(138)
    );
\data_reduced_out_reg[139]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(139),
      Q => \^data_reduced_out\(139)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[140]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(140),
      Q => \^data_reduced_out\(140)
    );
\data_reduced_out_reg[141]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(141),
      Q => \^data_reduced_out\(141)
    );
\data_reduced_out_reg[142]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(142),
      Q => \^data_reduced_out\(142)
    );
\data_reduced_out_reg[143]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(143),
      Q => \^data_reduced_out\(143)
    );
\data_reduced_out_reg[144]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(144),
      Q => \^data_reduced_out\(144)
    );
\data_reduced_out_reg[145]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(145),
      Q => \^data_reduced_out\(145)
    );
\data_reduced_out_reg[146]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(146),
      Q => \^data_reduced_out\(146)
    );
\data_reduced_out_reg[147]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(147),
      Q => \^data_reduced_out\(147)
    );
\data_reduced_out_reg[148]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(148),
      Q => \^data_reduced_out\(148)
    );
\data_reduced_out_reg[149]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(149),
      Q => \^data_reduced_out\(149)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[150]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(150),
      Q => \^data_reduced_out\(150)
    );
\data_reduced_out_reg[151]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(151),
      Q => \^data_reduced_out\(151)
    );
\data_reduced_out_reg[152]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(152),
      Q => \^data_reduced_out\(152)
    );
\data_reduced_out_reg[153]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(153),
      Q => \^data_reduced_out\(153)
    );
\data_reduced_out_reg[154]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(154),
      Q => \^data_reduced_out\(154)
    );
\data_reduced_out_reg[155]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(155),
      Q => \^data_reduced_out\(155)
    );
\data_reduced_out_reg[156]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(156),
      Q => \^data_reduced_out\(156)
    );
\data_reduced_out_reg[157]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(157),
      Q => \^data_reduced_out\(157)
    );
\data_reduced_out_reg[158]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(158),
      Q => \^data_reduced_out\(158)
    );
\data_reduced_out_reg[159]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(159),
      Q => \^data_reduced_out\(159)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[160]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(160),
      Q => \^data_reduced_out\(160)
    );
\data_reduced_out_reg[161]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(161),
      Q => \^data_reduced_out\(161)
    );
\data_reduced_out_reg[162]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(162),
      Q => \^data_reduced_out\(162)
    );
\data_reduced_out_reg[163]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(163),
      Q => \^data_reduced_out\(163)
    );
\data_reduced_out_reg[164]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(164),
      Q => \^data_reduced_out\(164)
    );
\data_reduced_out_reg[165]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(165),
      Q => \^data_reduced_out\(165)
    );
\data_reduced_out_reg[166]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(166),
      Q => \^data_reduced_out\(166)
    );
\data_reduced_out_reg[167]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(167),
      Q => \^data_reduced_out\(167)
    );
\data_reduced_out_reg[168]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(168),
      Q => \^data_reduced_out\(168)
    );
\data_reduced_out_reg[169]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(169),
      Q => \^data_reduced_out\(169)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[170]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(170),
      Q => \^data_reduced_out\(170)
    );
\data_reduced_out_reg[171]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(171),
      Q => \^data_reduced_out\(171)
    );
\data_reduced_out_reg[172]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(172),
      Q => \^data_reduced_out\(172)
    );
\data_reduced_out_reg[173]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(173),
      Q => \^data_reduced_out\(173)
    );
\data_reduced_out_reg[174]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(174),
      Q => \^data_reduced_out\(174)
    );
\data_reduced_out_reg[175]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(175),
      Q => \^data_reduced_out\(175)
    );
\data_reduced_out_reg[176]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[175]_1\(0),
      Q => \^data_reduced_out\(176)
    );
\data_reduced_out_reg[177]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[175]_1\(1),
      Q => \^data_reduced_out\(177)
    );
\data_reduced_out_reg[178]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[175]_1\(2),
      Q => \^data_reduced_out\(178)
    );
\data_reduced_out_reg[179]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[175]_1\(3),
      Q => \^data_reduced_out\(179)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[180]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[175]_1\(4),
      Q => \^data_reduced_out\(180)
    );
\data_reduced_out_reg[181]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[175]_1\(5),
      Q => \^data_reduced_out\(181)
    );
\data_reduced_out_reg[182]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(6),
      Q => \^data_reduced_out\(182)
    );
\data_reduced_out_reg[183]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(7),
      Q => \^data_reduced_out\(183)
    );
\data_reduced_out_reg[184]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(8),
      Q => \^data_reduced_out\(184)
    );
\data_reduced_out_reg[185]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(9),
      Q => \^data_reduced_out\(185)
    );
\data_reduced_out_reg[186]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(10),
      Q => \^data_reduced_out\(186)
    );
\data_reduced_out_reg[187]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(11),
      Q => \^data_reduced_out\(187)
    );
\data_reduced_out_reg[188]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(12),
      Q => \^data_reduced_out\(188)
    );
\data_reduced_out_reg[189]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(13),
      Q => \^data_reduced_out\(189)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[190]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(14),
      Q => \^data_reduced_out\(190)
    );
\data_reduced_out_reg[191]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => \data_reduced_out_reg[175]_1\(15),
      Q => \^data_reduced_out\(191)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(80),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(81),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(82),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(83),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(84),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(85),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(86),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(87),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(88),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(89),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(90),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(91),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(92),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(93),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(94),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(95),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(96),
      Q => \^data_reduced_out\(96)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(97),
      Q => \^data_reduced_out\(97)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(98),
      Q => \^data_reduced_out\(98)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(99),
      Q => \^data_reduced_out\(99)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[191]_i_2_n_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized11\ is
  port (
    \diff_pipeline[13]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[47]_0\ : out STD_LOGIC;
    \data_pipeline[13]_20\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[0]_0\ : out STD_LOGIC;
    \data_diff_out_reg[14]_rep\ : out STD_LOGIC;
    \data_out_reg[239]\ : out STD_LOGIC;
    \data_out_reg[238]\ : out STD_LOGIC;
    \data_out_reg[237]\ : out STD_LOGIC;
    \data_out_reg[236]\ : out STD_LOGIC;
    \data_out_reg[235]\ : out STD_LOGIC;
    \data_out_reg[234]\ : out STD_LOGIC;
    \data_out_reg[233]\ : out STD_LOGIC;
    \data_out_reg[232]\ : out STD_LOGIC;
    \data_out_reg[231]\ : out STD_LOGIC;
    \data_out_reg[230]\ : out STD_LOGIC;
    \data_out_reg[229]\ : out STD_LOGIC;
    \data_out_reg[228]\ : out STD_LOGIC;
    \data_out_reg[227]\ : out STD_LOGIC;
    \data_out_reg[226]\ : out STD_LOGIC;
    \data_out_reg[225]\ : out STD_LOGIC;
    \data_out_reg[224]\ : out STD_LOGIC;
    \data_diff_out_reg[15]_compressor_gen_reduce_c_12\ : out STD_LOGIC;
    \data_out_reg[255]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[254]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[253]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[252]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[251]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[250]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[249]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[248]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[247]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[246]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[245]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[244]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[243]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[242]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[241]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_out_reg[240]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_reduced_out_reg[213]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 207 downto 0 );
    \data_diff_out_reg[13]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_out_reg[223]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[222]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[221]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[220]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[219]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[218]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[217]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[216]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[215]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[214]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[213]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[212]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[211]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[210]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[209]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_out_reg[208]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[239]\ : in STD_LOGIC;
    \data_store_reg[238]\ : in STD_LOGIC;
    \data_store_reg[237]\ : in STD_LOGIC;
    \data_store_reg[236]\ : in STD_LOGIC;
    \data_store_reg[235]\ : in STD_LOGIC;
    \data_store_reg[234]\ : in STD_LOGIC;
    \data_store_reg[233]\ : in STD_LOGIC;
    \data_store_reg[232]\ : in STD_LOGIC;
    \data_store_reg[231]\ : in STD_LOGIC;
    \data_store_reg[230]\ : in STD_LOGIC;
    \data_store_reg[229]\ : in STD_LOGIC;
    \data_store_reg[228]\ : in STD_LOGIC;
    \data_store_reg[227]\ : in STD_LOGIC;
    \data_store_reg[226]\ : in STD_LOGIC;
    \data_store_reg[225]\ : in STD_LOGIC;
    \data_store_reg[224]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[13]_compressor_gen_reduce_c_10_0\ : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_pipeline[12]_18\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[191]_0\ : in STD_LOGIC_VECTOR ( 191 downto 0 );
    \data_diff_out_reg[12]_rep\ : in STD_LOGIC;
    \diff_pipeline[12]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[191]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized11\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized11\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized11\ is
  signal cmp_result042_out : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 207 downto 0 );
  signal \^data_reduced_out_reg[0]_0\ : STD_LOGIC;
  signal \^data_reduced_out_reg[213]\ : STD_LOGIC;
  signal \^data_reduced_out_reg[47]_0\ : STD_LOGIC;
  signal \^diff_pipeline[13]_19\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal \NLW_data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \data_diff_out_reg[13]\ : label is "data_diff_out_reg[13]";
  attribute ORIG_CELL_NAME of \data_diff_out_reg[13]_rep\ : label is "data_diff_out_reg[13]";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11\ : label is "inst/\compressor/gen_reduce[12].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11\ : label is "inst/\compressor/gen_reduce[12].reduce/data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11 ";
  attribute srl_bus_name of \data_out_reg[240]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[240]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[240]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[241]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[241]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[241]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[242]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[242]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[242]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[243]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[243]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[243]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[244]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[244]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[244]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[245]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[245]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[245]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[246]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[246]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[246]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[247]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[247]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[247]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[248]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[248]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[248]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[249]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[249]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[249]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[250]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[250]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[250]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[251]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[251]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[251]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[252]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[252]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[252]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[253]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[253]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[253]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[254]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[254]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[254]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_out_reg[255]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[255]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[12].reduce/data_out_reg[255]_srl13_compressor_gen_reduce_c_10 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \data_reduced_out[101]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \data_reduced_out[112]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \data_reduced_out[113]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \data_reduced_out[114]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \data_reduced_out[115]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \data_reduced_out[116]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \data_reduced_out[117]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \data_reduced_out[118]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \data_reduced_out[119]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \data_reduced_out[120]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \data_reduced_out[121]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \data_reduced_out[122]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \data_reduced_out[123]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \data_reduced_out[124]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \data_reduced_out[125]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \data_reduced_out[126]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \data_reduced_out[127]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \data_reduced_out[128]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \data_reduced_out[129]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \data_reduced_out[130]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \data_reduced_out[131]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \data_reduced_out[132]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \data_reduced_out[133]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \data_reduced_out[134]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \data_reduced_out[135]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \data_reduced_out[136]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \data_reduced_out[137]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \data_reduced_out[138]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \data_reduced_out[139]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \data_reduced_out[140]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \data_reduced_out[141]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \data_reduced_out[142]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \data_reduced_out[143]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \data_reduced_out[144]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \data_reduced_out[145]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \data_reduced_out[146]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \data_reduced_out[147]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \data_reduced_out[148]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \data_reduced_out[149]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \data_reduced_out[150]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \data_reduced_out[151]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \data_reduced_out[152]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \data_reduced_out[153]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \data_reduced_out[154]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \data_reduced_out[155]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \data_reduced_out[156]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \data_reduced_out[157]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \data_reduced_out[159]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \data_reduced_out[160]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \data_reduced_out[161]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \data_reduced_out[162]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \data_reduced_out[163]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \data_reduced_out[164]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \data_reduced_out[165]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \data_reduced_out[166]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \data_reduced_out[167]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \data_reduced_out[168]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \data_reduced_out[169]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \data_reduced_out[170]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \data_reduced_out[171]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \data_reduced_out[172]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \data_reduced_out[173]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \data_reduced_out[174]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \data_reduced_out[175]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \data_reduced_out[176]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \data_reduced_out[177]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \data_reduced_out[178]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \data_reduced_out[179]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \data_reduced_out[180]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \data_reduced_out[181]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \data_reduced_out[182]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \data_reduced_out[183]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \data_reduced_out[184]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \data_reduced_out[185]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \data_reduced_out[186]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \data_reduced_out[187]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \data_reduced_out[188]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \data_reduced_out[189]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \data_reduced_out[190]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \data_reduced_out[191]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \data_reduced_out[208]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \data_reduced_out[209]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \data_reduced_out[210]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \data_reduced_out[211]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \data_reduced_out[212]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \data_reduced_out[213]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \data_reduced_out[214]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \data_reduced_out[215]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \data_reduced_out[216]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \data_reduced_out[217]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \data_reduced_out[218]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \data_reduced_out[219]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \data_reduced_out[220]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \data_reduced_out[221]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \data_reduced_out[222]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \data_reduced_out[223]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \data_reduced_out[96]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair223";
begin
  data_reduced_out(207 downto 0) <= \^data_reduced_out\(207 downto 0);
  \data_reduced_out_reg[0]_0\ <= \^data_reduced_out_reg[0]_0\;
  \data_reduced_out_reg[213]\ <= \^data_reduced_out_reg[213]\;
  \data_reduced_out_reg[47]_0\ <= \^data_reduced_out_reg[47]_0\;
  \diff_pipeline[13]_19\(0) <= \^diff_pipeline[13]_19\(0);
\data_diff_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_diff_out_reg[13]_compressor_gen_reduce_c_10\,
      Q => \^diff_pipeline[13]_19\(0)
    );
\data_diff_out_reg[13]_rep\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_diff_out_reg[13]_compressor_gen_reduce_c_10_0\,
      Q => \^data_reduced_out_reg[213]\
    );
\data_diff_out_reg[14]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[14]_rep\,
      R => '0'
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(15),
      Q => \data_diff_out_reg[15]_compressor_gen_reduce_c_12\
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result042_out,
      I1 => keyframe_next,
      O => p_0_in(15)
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result042_out,
      CO(0) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_4_n_0\,
      S(0) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_5_n_0\
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_n_0\,
      CO(2) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_n_1\,
      CO(1) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_n_2\,
      CO(0) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_6_n_0\,
      S(2) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_7_n_0\,
      S(1) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_8_n_0\,
      S(0) => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_9_n_0\
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_4_n_0\
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_5_n_0\
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_6_n_0\
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_7_n_0\
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_8_n_0\
    );
\data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[15]_srl14_compressor_gen_reduce_c_11_i_9_n_0\
    );
\data_out_reg[208]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[208]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(0)
    );
\data_out_reg[209]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[209]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(1)
    );
\data_out_reg[210]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[210]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(2)
    );
\data_out_reg[211]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[211]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(3)
    );
\data_out_reg[212]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[212]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(4)
    );
\data_out_reg[213]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[213]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(5)
    );
\data_out_reg[214]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[214]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(6)
    );
\data_out_reg[215]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[215]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(7)
    );
\data_out_reg[216]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[216]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(8)
    );
\data_out_reg[217]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[217]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(9)
    );
\data_out_reg[218]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[218]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(10)
    );
\data_out_reg[219]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[219]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(11)
    );
\data_out_reg[220]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[220]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(12)
    );
\data_out_reg[221]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[221]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(13)
    );
\data_out_reg[222]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[222]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(14)
    );
\data_out_reg[223]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_out_reg[223]_compressor_gen_reduce_c_9\,
      Q => \data_pipeline[13]_20\(15)
    );
\data_out_reg[224]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[224]\,
      Q => \data_out_reg[224]\,
      R => '0'
    );
\data_out_reg[225]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[225]\,
      Q => \data_out_reg[225]\,
      R => '0'
    );
\data_out_reg[226]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[226]\,
      Q => \data_out_reg[226]\,
      R => '0'
    );
\data_out_reg[227]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[227]\,
      Q => \data_out_reg[227]\,
      R => '0'
    );
\data_out_reg[228]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[228]\,
      Q => \data_out_reg[228]\,
      R => '0'
    );
\data_out_reg[229]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[229]\,
      Q => \data_out_reg[229]\,
      R => '0'
    );
\data_out_reg[230]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[230]\,
      Q => \data_out_reg[230]\,
      R => '0'
    );
\data_out_reg[231]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[231]\,
      Q => \data_out_reg[231]\,
      R => '0'
    );
\data_out_reg[232]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[232]\,
      Q => \data_out_reg[232]\,
      R => '0'
    );
\data_out_reg[233]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[233]\,
      Q => \data_out_reg[233]\,
      R => '0'
    );
\data_out_reg[234]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[234]\,
      Q => \data_out_reg[234]\,
      R => '0'
    );
\data_out_reg[235]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[235]\,
      Q => \data_out_reg[235]\,
      R => '0'
    );
\data_out_reg[236]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[236]\,
      Q => \data_out_reg[236]\,
      R => '0'
    );
\data_out_reg[237]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[237]\,
      Q => \data_out_reg[237]\,
      R => '0'
    );
\data_out_reg[238]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[238]\,
      Q => \data_out_reg[238]\,
      R => '0'
    );
\data_out_reg[239]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[239]\,
      Q => \data_out_reg[239]\,
      R => '0'
    );
\data_out_reg[240]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[240]_compressor_gen_reduce_c_11\
    );
\data_out_reg[241]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[241]_compressor_gen_reduce_c_11\
    );
\data_out_reg[242]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[242]_compressor_gen_reduce_c_11\
    );
\data_out_reg[243]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[243]_compressor_gen_reduce_c_11\
    );
\data_out_reg[244]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[244]_compressor_gen_reduce_c_11\
    );
\data_out_reg[245]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[245]_compressor_gen_reduce_c_11\
    );
\data_out_reg[246]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[246]_compressor_gen_reduce_c_11\
    );
\data_out_reg[247]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[247]_compressor_gen_reduce_c_11\
    );
\data_out_reg[248]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[248]_compressor_gen_reduce_c_11\
    );
\data_out_reg[249]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[249]_compressor_gen_reduce_c_11\
    );
\data_out_reg[250]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[250]_compressor_gen_reduce_c_11\
    );
\data_out_reg[251]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[251]_compressor_gen_reduce_c_11\
    );
\data_out_reg[252]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[252]_compressor_gen_reduce_c_11\
    );
\data_out_reg[253]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[253]_compressor_gen_reduce_c_11\
    );
\data_out_reg[254]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[254]_compressor_gen_reduce_c_11\
    );
\data_out_reg[255]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[255]_compressor_gen_reduce_c_11\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(0),
      I1 => \data_reduced_out_reg[191]_0\(0),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(84),
      I1 => \data_reduced_out_reg[191]_0\(100),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(100)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(85),
      I1 => \data_reduced_out_reg[191]_0\(101),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(101)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(86),
      I1 => \data_reduced_out_reg[191]_0\(102),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(102)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(87),
      I1 => \data_reduced_out_reg[191]_0\(103),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(103)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(88),
      I1 => \data_reduced_out_reg[191]_0\(104),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(104)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(89),
      I1 => \data_reduced_out_reg[191]_0\(105),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(105)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(90),
      I1 => \data_reduced_out_reg[191]_0\(106),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(106)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(91),
      I1 => \data_reduced_out_reg[191]_0\(107),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(107)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(92),
      I1 => \data_reduced_out_reg[191]_0\(108),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(108)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(93),
      I1 => \data_reduced_out_reg[191]_0\(109),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(109)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(10),
      I1 => \data_reduced_out_reg[191]_0\(10),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(94),
      I1 => \data_reduced_out_reg[191]_0\(110),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(110)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(95),
      I1 => \data_reduced_out_reg[191]_0\(111),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(111)
    );
\data_reduced_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(96),
      I1 => \data_reduced_out_reg[191]_0\(112),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(112)
    );
\data_reduced_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(97),
      I1 => \data_reduced_out_reg[191]_0\(113),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(113)
    );
\data_reduced_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(98),
      I1 => \data_reduced_out_reg[191]_0\(114),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(114)
    );
\data_reduced_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(99),
      I1 => \data_reduced_out_reg[191]_0\(115),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(115)
    );
\data_reduced_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(100),
      I1 => \data_reduced_out_reg[191]_0\(116),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(116)
    );
\data_reduced_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(101),
      I1 => \data_reduced_out_reg[191]_0\(117),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(117)
    );
\data_reduced_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(102),
      I1 => \data_reduced_out_reg[191]_0\(118),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(118)
    );
\data_reduced_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(103),
      I1 => \data_reduced_out_reg[191]_0\(119),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(119)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(11),
      I1 => \data_reduced_out_reg[191]_0\(11),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(104),
      I1 => \data_reduced_out_reg[191]_0\(120),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(120)
    );
\data_reduced_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(105),
      I1 => \data_reduced_out_reg[191]_0\(121),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(121)
    );
\data_reduced_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(106),
      I1 => \data_reduced_out_reg[191]_0\(122),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(122)
    );
\data_reduced_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(107),
      I1 => \data_reduced_out_reg[191]_0\(123),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(123)
    );
\data_reduced_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(108),
      I1 => \data_reduced_out_reg[191]_0\(124),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(124)
    );
\data_reduced_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(109),
      I1 => \data_reduced_out_reg[191]_0\(125),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(125)
    );
\data_reduced_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(110),
      I1 => \data_reduced_out_reg[191]_0\(126),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(126)
    );
\data_reduced_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(111),
      I1 => \data_reduced_out_reg[191]_0\(127),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(127)
    );
\data_reduced_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(112),
      I1 => \data_reduced_out_reg[191]_0\(128),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(128)
    );
\data_reduced_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(113),
      I1 => \data_reduced_out_reg[191]_0\(129),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(129)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(12),
      I1 => \data_reduced_out_reg[191]_0\(12),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(114),
      I1 => \data_reduced_out_reg[191]_0\(130),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(130)
    );
\data_reduced_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(115),
      I1 => \data_reduced_out_reg[191]_0\(131),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(131)
    );
\data_reduced_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(116),
      I1 => \data_reduced_out_reg[191]_0\(132),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(132)
    );
\data_reduced_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(117),
      I1 => \data_reduced_out_reg[191]_0\(133),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(133)
    );
\data_reduced_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(118),
      I1 => \data_reduced_out_reg[191]_0\(134),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(134)
    );
\data_reduced_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(119),
      I1 => \data_reduced_out_reg[191]_0\(135),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(135)
    );
\data_reduced_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(120),
      I1 => \data_reduced_out_reg[191]_0\(136),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(136)
    );
\data_reduced_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(121),
      I1 => \data_reduced_out_reg[191]_0\(137),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(137)
    );
\data_reduced_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(122),
      I1 => \data_reduced_out_reg[191]_0\(138),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(138)
    );
\data_reduced_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(123),
      I1 => \data_reduced_out_reg[191]_0\(139),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(139)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(13),
      I1 => \data_reduced_out_reg[191]_0\(13),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(124),
      I1 => \data_reduced_out_reg[191]_0\(140),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(140)
    );
\data_reduced_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(125),
      I1 => \data_reduced_out_reg[191]_0\(141),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(141)
    );
\data_reduced_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(126),
      I1 => \data_reduced_out_reg[191]_0\(142),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(142)
    );
\data_reduced_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(127),
      I1 => \data_reduced_out_reg[191]_0\(143),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(143)
    );
\data_reduced_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(128),
      I1 => \data_reduced_out_reg[191]_0\(144),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(144)
    );
\data_reduced_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(129),
      I1 => \data_reduced_out_reg[191]_0\(145),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(145)
    );
\data_reduced_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(130),
      I1 => \data_reduced_out_reg[191]_0\(146),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(146)
    );
\data_reduced_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(131),
      I1 => \data_reduced_out_reg[191]_0\(147),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(147)
    );
\data_reduced_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(132),
      I1 => \data_reduced_out_reg[191]_0\(148),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(148)
    );
\data_reduced_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(133),
      I1 => \data_reduced_out_reg[191]_0\(149),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(149)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(14),
      I1 => \data_reduced_out_reg[191]_0\(14),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(134),
      I1 => \data_reduced_out_reg[191]_0\(150),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(150)
    );
\data_reduced_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(135),
      I1 => \data_reduced_out_reg[191]_0\(151),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(151)
    );
\data_reduced_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(136),
      I1 => \data_reduced_out_reg[191]_0\(152),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(152)
    );
\data_reduced_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(137),
      I1 => \data_reduced_out_reg[191]_0\(153),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(153)
    );
\data_reduced_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(138),
      I1 => \data_reduced_out_reg[191]_0\(154),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(154)
    );
\data_reduced_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(139),
      I1 => \data_reduced_out_reg[191]_0\(155),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(155)
    );
\data_reduced_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(140),
      I1 => \data_reduced_out_reg[191]_0\(156),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(156)
    );
\data_reduced_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(141),
      I1 => \data_reduced_out_reg[191]_0\(157),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(157)
    );
\data_reduced_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(142),
      I1 => \data_reduced_out_reg[191]_0\(158),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(158)
    );
\data_reduced_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(143),
      I1 => \data_reduced_out_reg[191]_0\(159),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(159)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(15),
      I1 => \data_reduced_out_reg[191]_0\(15),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(144),
      I1 => \data_reduced_out_reg[191]_0\(160),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(160)
    );
\data_reduced_out[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(145),
      I1 => \data_reduced_out_reg[191]_0\(161),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(161)
    );
\data_reduced_out[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(146),
      I1 => \data_reduced_out_reg[191]_0\(162),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(162)
    );
\data_reduced_out[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(147),
      I1 => \data_reduced_out_reg[191]_0\(163),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(163)
    );
\data_reduced_out[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(148),
      I1 => \data_reduced_out_reg[191]_0\(164),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(164)
    );
\data_reduced_out[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(149),
      I1 => \data_reduced_out_reg[191]_0\(165),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(165)
    );
\data_reduced_out[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(150),
      I1 => \data_reduced_out_reg[191]_0\(166),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(166)
    );
\data_reduced_out[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(151),
      I1 => \data_reduced_out_reg[191]_0\(167),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(167)
    );
\data_reduced_out[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(152),
      I1 => \data_reduced_out_reg[191]_0\(168),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(168)
    );
\data_reduced_out[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(153),
      I1 => \data_reduced_out_reg[191]_0\(169),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(169)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(0),
      I1 => \data_reduced_out_reg[191]_0\(16),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(16)
    );
\data_reduced_out[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(154),
      I1 => \data_reduced_out_reg[191]_0\(170),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(170)
    );
\data_reduced_out[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(155),
      I1 => \data_reduced_out_reg[191]_0\(171),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(171)
    );
\data_reduced_out[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(156),
      I1 => \data_reduced_out_reg[191]_0\(172),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(172)
    );
\data_reduced_out[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(157),
      I1 => \data_reduced_out_reg[191]_0\(173),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(173)
    );
\data_reduced_out[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(158),
      I1 => \data_reduced_out_reg[191]_0\(174),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(174)
    );
\data_reduced_out[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(159),
      I1 => \data_reduced_out_reg[191]_0\(175),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(175)
    );
\data_reduced_out[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(160),
      I1 => \data_reduced_out_reg[191]_0\(176),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(176)
    );
\data_reduced_out[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(161),
      I1 => \data_reduced_out_reg[191]_0\(177),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(177)
    );
\data_reduced_out[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(162),
      I1 => \data_reduced_out_reg[191]_0\(178),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(178)
    );
\data_reduced_out[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(163),
      I1 => \data_reduced_out_reg[191]_0\(179),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(179)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(1),
      I1 => \data_reduced_out_reg[191]_0\(17),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(17)
    );
\data_reduced_out[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(164),
      I1 => \data_reduced_out_reg[191]_0\(180),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(180)
    );
\data_reduced_out[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(165),
      I1 => \data_reduced_out_reg[191]_0\(181),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(181)
    );
\data_reduced_out[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(166),
      I1 => \data_reduced_out_reg[191]_0\(182),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(182)
    );
\data_reduced_out[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(167),
      I1 => \data_reduced_out_reg[191]_0\(183),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(183)
    );
\data_reduced_out[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(168),
      I1 => \data_reduced_out_reg[191]_0\(184),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(184)
    );
\data_reduced_out[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(169),
      I1 => \data_reduced_out_reg[191]_0\(185),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(185)
    );
\data_reduced_out[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(170),
      I1 => \data_reduced_out_reg[191]_0\(186),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(186)
    );
\data_reduced_out[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(171),
      I1 => \data_reduced_out_reg[191]_0\(187),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(187)
    );
\data_reduced_out[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(172),
      I1 => \data_reduced_out_reg[191]_0\(188),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(188)
    );
\data_reduced_out[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(173),
      I1 => \data_reduced_out_reg[191]_0\(189),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(189)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(2),
      I1 => \data_reduced_out_reg[191]_0\(18),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(18)
    );
\data_reduced_out[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(174),
      I1 => \data_reduced_out_reg[191]_0\(190),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(190)
    );
\data_reduced_out[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(175),
      I1 => \data_reduced_out_reg[191]_0\(191),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(191)
    );
\data_reduced_out[197]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[0]_0\
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(3),
      I1 => \data_reduced_out_reg[191]_0\(19),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(1),
      I1 => \data_reduced_out_reg[191]_0\(1),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(1)
    );
\data_reduced_out[207]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[47]_0\
    );
\data_reduced_out[208]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(192),
      I1 => \^data_reduced_out_reg[213]\,
      O => D(0)
    );
\data_reduced_out[209]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(193),
      I1 => \^data_reduced_out_reg[213]\,
      O => D(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(4),
      I1 => \data_reduced_out_reg[191]_0\(20),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(20)
    );
\data_reduced_out[210]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(194),
      I1 => \^data_reduced_out_reg[213]\,
      O => D(2)
    );
\data_reduced_out[211]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(195),
      I1 => \^data_reduced_out_reg[213]\,
      O => D(3)
    );
\data_reduced_out[212]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(196),
      I1 => \^data_reduced_out_reg[213]\,
      O => D(4)
    );
\data_reduced_out[213]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(197),
      I1 => \^data_reduced_out_reg[213]\,
      O => D(5)
    );
\data_reduced_out[214]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(198),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(6)
    );
\data_reduced_out[215]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(199),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(7)
    );
\data_reduced_out[216]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(200),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(8)
    );
\data_reduced_out[217]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(201),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(9)
    );
\data_reduced_out[218]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(202),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(10)
    );
\data_reduced_out[219]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(203),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(11)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(5),
      I1 => \data_reduced_out_reg[191]_0\(21),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(21)
    );
\data_reduced_out[220]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(204),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(12)
    );
\data_reduced_out[221]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(205),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(13)
    );
\data_reduced_out[222]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(206),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(14)
    );
\data_reduced_out[223]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(207),
      I1 => \^diff_pipeline[13]_19\(0),
      O => D(15)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(6),
      I1 => \data_reduced_out_reg[191]_0\(22),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(7),
      I1 => \data_reduced_out_reg[191]_0\(23),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(8),
      I1 => \data_reduced_out_reg[191]_0\(24),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(9),
      I1 => \data_reduced_out_reg[191]_0\(25),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(10),
      I1 => \data_reduced_out_reg[191]_0\(26),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(11),
      I1 => \data_reduced_out_reg[191]_0\(27),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(12),
      I1 => \data_reduced_out_reg[191]_0\(28),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(13),
      I1 => \data_reduced_out_reg[191]_0\(29),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(2),
      I1 => \data_reduced_out_reg[191]_0\(2),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(14),
      I1 => \data_reduced_out_reg[191]_0\(30),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(15),
      I1 => \data_reduced_out_reg[191]_0\(31),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(16),
      I1 => \data_reduced_out_reg[191]_0\(32),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(17),
      I1 => \data_reduced_out_reg[191]_0\(33),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(18),
      I1 => \data_reduced_out_reg[191]_0\(34),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(19),
      I1 => \data_reduced_out_reg[191]_0\(35),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(20),
      I1 => \data_reduced_out_reg[191]_0\(36),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(21),
      I1 => \data_reduced_out_reg[191]_0\(37),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(22),
      I1 => \data_reduced_out_reg[191]_0\(38),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(23),
      I1 => \data_reduced_out_reg[191]_0\(39),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(3),
      I1 => \data_reduced_out_reg[191]_0\(3),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(24),
      I1 => \data_reduced_out_reg[191]_0\(40),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(25),
      I1 => \data_reduced_out_reg[191]_0\(41),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(26),
      I1 => \data_reduced_out_reg[191]_0\(42),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(27),
      I1 => \data_reduced_out_reg[191]_0\(43),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(28),
      I1 => \data_reduced_out_reg[191]_0\(44),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(29),
      I1 => \data_reduced_out_reg[191]_0\(45),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(30),
      I1 => \data_reduced_out_reg[191]_0\(46),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(31),
      I1 => \data_reduced_out_reg[191]_0\(47),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(32),
      I1 => \data_reduced_out_reg[191]_0\(48),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(33),
      I1 => \data_reduced_out_reg[191]_0\(49),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(4),
      I1 => \data_reduced_out_reg[191]_0\(4),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(34),
      I1 => \data_reduced_out_reg[191]_0\(50),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(35),
      I1 => \data_reduced_out_reg[191]_0\(51),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(36),
      I1 => \data_reduced_out_reg[191]_0\(52),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(37),
      I1 => \data_reduced_out_reg[191]_0\(53),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(38),
      I1 => \data_reduced_out_reg[191]_0\(54),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(39),
      I1 => \data_reduced_out_reg[191]_0\(55),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(40),
      I1 => \data_reduced_out_reg[191]_0\(56),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(41),
      I1 => \data_reduced_out_reg[191]_0\(57),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(42),
      I1 => \data_reduced_out_reg[191]_0\(58),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(43),
      I1 => \data_reduced_out_reg[191]_0\(59),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(5),
      I1 => \data_reduced_out_reg[191]_0\(5),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(44),
      I1 => \data_reduced_out_reg[191]_0\(60),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(45),
      I1 => \data_reduced_out_reg[191]_0\(61),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(46),
      I1 => \data_reduced_out_reg[191]_0\(62),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(47),
      I1 => \data_reduced_out_reg[191]_0\(63),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(48),
      I1 => \data_reduced_out_reg[191]_0\(64),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(49),
      I1 => \data_reduced_out_reg[191]_0\(65),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(50),
      I1 => \data_reduced_out_reg[191]_0\(66),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(51),
      I1 => \data_reduced_out_reg[191]_0\(67),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(52),
      I1 => \data_reduced_out_reg[191]_0\(68),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(53),
      I1 => \data_reduced_out_reg[191]_0\(69),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(6),
      I1 => \data_reduced_out_reg[191]_0\(6),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(54),
      I1 => \data_reduced_out_reg[191]_0\(70),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(55),
      I1 => \data_reduced_out_reg[191]_0\(71),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(56),
      I1 => \data_reduced_out_reg[191]_0\(72),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(57),
      I1 => \data_reduced_out_reg[191]_0\(73),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(58),
      I1 => \data_reduced_out_reg[191]_0\(74),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(59),
      I1 => \data_reduced_out_reg[191]_0\(75),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(60),
      I1 => \data_reduced_out_reg[191]_0\(76),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(61),
      I1 => \data_reduced_out_reg[191]_0\(77),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(62),
      I1 => \data_reduced_out_reg[191]_0\(78),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(63),
      I1 => \data_reduced_out_reg[191]_0\(79),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(7),
      I1 => \data_reduced_out_reg[191]_0\(7),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(64),
      I1 => \data_reduced_out_reg[191]_0\(80),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(65),
      I1 => \data_reduced_out_reg[191]_0\(81),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(66),
      I1 => \data_reduced_out_reg[191]_0\(82),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(67),
      I1 => \data_reduced_out_reg[191]_0\(83),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(68),
      I1 => \data_reduced_out_reg[191]_0\(84),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(69),
      I1 => \data_reduced_out_reg[191]_0\(85),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(70),
      I1 => \data_reduced_out_reg[191]_0\(86),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(71),
      I1 => \data_reduced_out_reg[191]_0\(87),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(72),
      I1 => \data_reduced_out_reg[191]_0\(88),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(73),
      I1 => \data_reduced_out_reg[191]_0\(89),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(8),
      I1 => \data_reduced_out_reg[191]_0\(8),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(74),
      I1 => \data_reduced_out_reg[191]_0\(90),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(75),
      I1 => \data_reduced_out_reg[191]_0\(91),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(76),
      I1 => \data_reduced_out_reg[191]_0\(92),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(77),
      I1 => \data_reduced_out_reg[191]_0\(93),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(78),
      I1 => \data_reduced_out_reg[191]_0\(94),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(79),
      I1 => \data_reduced_out_reg[191]_0\(95),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(95)
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(80),
      I1 => \data_reduced_out_reg[191]_0\(96),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(96)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(81),
      I1 => \data_reduced_out_reg[191]_0\(97),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(97)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(82),
      I1 => \data_reduced_out_reg[191]_0\(98),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(98)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[191]_0\(83),
      I1 => \data_reduced_out_reg[191]_0\(99),
      I2 => \data_diff_out_reg[12]_rep\,
      O => p_0_in_0(99)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[12]_18\(9),
      I1 => \data_reduced_out_reg[191]_0\(9),
      I2 => \diff_pipeline[12]_17\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(100),
      Q => \^data_reduced_out\(100)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(101),
      Q => \^data_reduced_out\(101)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(102),
      Q => \^data_reduced_out\(102)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(103),
      Q => \^data_reduced_out\(103)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(104),
      Q => \^data_reduced_out\(104)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(105),
      Q => \^data_reduced_out\(105)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(106),
      Q => \^data_reduced_out\(106)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(107),
      Q => \^data_reduced_out\(107)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(108),
      Q => \^data_reduced_out\(108)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(109),
      Q => \^data_reduced_out\(109)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(110),
      Q => \^data_reduced_out\(110)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(111),
      Q => \^data_reduced_out\(111)
    );
\data_reduced_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(112),
      Q => \^data_reduced_out\(112)
    );
\data_reduced_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(113),
      Q => \^data_reduced_out\(113)
    );
\data_reduced_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(114),
      Q => \^data_reduced_out\(114)
    );
\data_reduced_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(115),
      Q => \^data_reduced_out\(115)
    );
\data_reduced_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(116),
      Q => \^data_reduced_out\(116)
    );
\data_reduced_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(117),
      Q => \^data_reduced_out\(117)
    );
\data_reduced_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(118),
      Q => \^data_reduced_out\(118)
    );
\data_reduced_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(119),
      Q => \^data_reduced_out\(119)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(120),
      Q => \^data_reduced_out\(120)
    );
\data_reduced_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(121),
      Q => \^data_reduced_out\(121)
    );
\data_reduced_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(122),
      Q => \^data_reduced_out\(122)
    );
\data_reduced_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(123),
      Q => \^data_reduced_out\(123)
    );
\data_reduced_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(124),
      Q => \^data_reduced_out\(124)
    );
\data_reduced_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(125),
      Q => \^data_reduced_out\(125)
    );
\data_reduced_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(126),
      Q => \^data_reduced_out\(126)
    );
\data_reduced_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(127),
      Q => \^data_reduced_out\(127)
    );
\data_reduced_out_reg[128]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(128),
      Q => \^data_reduced_out\(128)
    );
\data_reduced_out_reg[129]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(129),
      Q => \^data_reduced_out\(129)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[130]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(130),
      Q => \^data_reduced_out\(130)
    );
\data_reduced_out_reg[131]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(131),
      Q => \^data_reduced_out\(131)
    );
\data_reduced_out_reg[132]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(132),
      Q => \^data_reduced_out\(132)
    );
\data_reduced_out_reg[133]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(133),
      Q => \^data_reduced_out\(133)
    );
\data_reduced_out_reg[134]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(134),
      Q => \^data_reduced_out\(134)
    );
\data_reduced_out_reg[135]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(135),
      Q => \^data_reduced_out\(135)
    );
\data_reduced_out_reg[136]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(136),
      Q => \^data_reduced_out\(136)
    );
\data_reduced_out_reg[137]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(137),
      Q => \^data_reduced_out\(137)
    );
\data_reduced_out_reg[138]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(138),
      Q => \^data_reduced_out\(138)
    );
\data_reduced_out_reg[139]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(139),
      Q => \^data_reduced_out\(139)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[140]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(140),
      Q => \^data_reduced_out\(140)
    );
\data_reduced_out_reg[141]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(141),
      Q => \^data_reduced_out\(141)
    );
\data_reduced_out_reg[142]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(142),
      Q => \^data_reduced_out\(142)
    );
\data_reduced_out_reg[143]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(143),
      Q => \^data_reduced_out\(143)
    );
\data_reduced_out_reg[144]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(144),
      Q => \^data_reduced_out\(144)
    );
\data_reduced_out_reg[145]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(145),
      Q => \^data_reduced_out\(145)
    );
\data_reduced_out_reg[146]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(146),
      Q => \^data_reduced_out\(146)
    );
\data_reduced_out_reg[147]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(147),
      Q => \^data_reduced_out\(147)
    );
\data_reduced_out_reg[148]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(148),
      Q => \^data_reduced_out\(148)
    );
\data_reduced_out_reg[149]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(149),
      Q => \^data_reduced_out\(149)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[150]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(150),
      Q => \^data_reduced_out\(150)
    );
\data_reduced_out_reg[151]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(151),
      Q => \^data_reduced_out\(151)
    );
\data_reduced_out_reg[152]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(152),
      Q => \^data_reduced_out\(152)
    );
\data_reduced_out_reg[153]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(153),
      Q => \^data_reduced_out\(153)
    );
\data_reduced_out_reg[154]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(154),
      Q => \^data_reduced_out\(154)
    );
\data_reduced_out_reg[155]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(155),
      Q => \^data_reduced_out\(155)
    );
\data_reduced_out_reg[156]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(156),
      Q => \^data_reduced_out\(156)
    );
\data_reduced_out_reg[157]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(157),
      Q => \^data_reduced_out\(157)
    );
\data_reduced_out_reg[158]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(158),
      Q => \^data_reduced_out\(158)
    );
\data_reduced_out_reg[159]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(159),
      Q => \^data_reduced_out\(159)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[160]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(160),
      Q => \^data_reduced_out\(160)
    );
\data_reduced_out_reg[161]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(161),
      Q => \^data_reduced_out\(161)
    );
\data_reduced_out_reg[162]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(162),
      Q => \^data_reduced_out\(162)
    );
\data_reduced_out_reg[163]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(163),
      Q => \^data_reduced_out\(163)
    );
\data_reduced_out_reg[164]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(164),
      Q => \^data_reduced_out\(164)
    );
\data_reduced_out_reg[165]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(165),
      Q => \^data_reduced_out\(165)
    );
\data_reduced_out_reg[166]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(166),
      Q => \^data_reduced_out\(166)
    );
\data_reduced_out_reg[167]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(167),
      Q => \^data_reduced_out\(167)
    );
\data_reduced_out_reg[168]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(168),
      Q => \^data_reduced_out\(168)
    );
\data_reduced_out_reg[169]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(169),
      Q => \^data_reduced_out\(169)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[170]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(170),
      Q => \^data_reduced_out\(170)
    );
\data_reduced_out_reg[171]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(171),
      Q => \^data_reduced_out\(171)
    );
\data_reduced_out_reg[172]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(172),
      Q => \^data_reduced_out\(172)
    );
\data_reduced_out_reg[173]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(173),
      Q => \^data_reduced_out\(173)
    );
\data_reduced_out_reg[174]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(174),
      Q => \^data_reduced_out\(174)
    );
\data_reduced_out_reg[175]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(175),
      Q => \^data_reduced_out\(175)
    );
\data_reduced_out_reg[176]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(176),
      Q => \^data_reduced_out\(176)
    );
\data_reduced_out_reg[177]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(177),
      Q => \^data_reduced_out\(177)
    );
\data_reduced_out_reg[178]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(178),
      Q => \^data_reduced_out\(178)
    );
\data_reduced_out_reg[179]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(179),
      Q => \^data_reduced_out\(179)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[180]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(180),
      Q => \^data_reduced_out\(180)
    );
\data_reduced_out_reg[181]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(181),
      Q => \^data_reduced_out\(181)
    );
\data_reduced_out_reg[182]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(182),
      Q => \^data_reduced_out\(182)
    );
\data_reduced_out_reg[183]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(183),
      Q => \^data_reduced_out\(183)
    );
\data_reduced_out_reg[184]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(184),
      Q => \^data_reduced_out\(184)
    );
\data_reduced_out_reg[185]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(185),
      Q => \^data_reduced_out\(185)
    );
\data_reduced_out_reg[186]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(186),
      Q => \^data_reduced_out\(186)
    );
\data_reduced_out_reg[187]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(187),
      Q => \^data_reduced_out\(187)
    );
\data_reduced_out_reg[188]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(188),
      Q => \^data_reduced_out\(188)
    );
\data_reduced_out_reg[189]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(189),
      Q => \^data_reduced_out\(189)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[190]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(190),
      Q => \^data_reduced_out\(190)
    );
\data_reduced_out_reg[191]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(191),
      Q => \^data_reduced_out\(191)
    );
\data_reduced_out_reg[192]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[191]_1\(0),
      Q => \^data_reduced_out\(192)
    );
\data_reduced_out_reg[193]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[191]_1\(1),
      Q => \^data_reduced_out\(193)
    );
\data_reduced_out_reg[194]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[191]_1\(2),
      Q => \^data_reduced_out\(194)
    );
\data_reduced_out_reg[195]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[191]_1\(3),
      Q => \^data_reduced_out\(195)
    );
\data_reduced_out_reg[196]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[191]_1\(4),
      Q => \^data_reduced_out\(196)
    );
\data_reduced_out_reg[197]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[191]_1\(5),
      Q => \^data_reduced_out\(197)
    );
\data_reduced_out_reg[198]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(6),
      Q => \^data_reduced_out\(198)
    );
\data_reduced_out_reg[199]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(7),
      Q => \^data_reduced_out\(199)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[200]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(8),
      Q => \^data_reduced_out\(200)
    );
\data_reduced_out_reg[201]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(9),
      Q => \^data_reduced_out\(201)
    );
\data_reduced_out_reg[202]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(10),
      Q => \^data_reduced_out\(202)
    );
\data_reduced_out_reg[203]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(11),
      Q => \^data_reduced_out\(203)
    );
\data_reduced_out_reg[204]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(12),
      Q => \^data_reduced_out\(204)
    );
\data_reduced_out_reg[205]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(13),
      Q => \^data_reduced_out\(205)
    );
\data_reduced_out_reg[206]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(14),
      Q => \^data_reduced_out\(206)
    );
\data_reduced_out_reg[207]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => \data_reduced_out_reg[191]_1\(15),
      Q => \^data_reduced_out\(207)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(80),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(81),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(82),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(83),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(84),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(85),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(86),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(87),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(88),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(89),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(90),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(91),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(92),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(93),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(94),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[47]_0\,
      D => p_0_in_0(95),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(96),
      Q => \^data_reduced_out\(96)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(97),
      Q => \^data_reduced_out\(97)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(98),
      Q => \^data_reduced_out\(98)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(99),
      Q => \^data_reduced_out\(99)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized12\ is
  port (
    \diff_pipeline[14]_21\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reduced_out_reg[46]_0\ : out STD_LOGIC;
    \data_pipeline[14]_22\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[15]_rep__0\ : out STD_LOGIC;
    \data_out_reg[255]\ : out STD_LOGIC;
    \data_out_reg[254]\ : out STD_LOGIC;
    \data_out_reg[253]\ : out STD_LOGIC;
    \data_out_reg[252]\ : out STD_LOGIC;
    \data_out_reg[251]\ : out STD_LOGIC;
    \data_out_reg[250]\ : out STD_LOGIC;
    \data_out_reg[249]\ : out STD_LOGIC;
    \data_out_reg[248]\ : out STD_LOGIC;
    \data_out_reg[247]\ : out STD_LOGIC;
    \data_out_reg[246]\ : out STD_LOGIC;
    \data_out_reg[245]\ : out STD_LOGIC;
    \data_out_reg[244]\ : out STD_LOGIC;
    \data_out_reg[243]\ : out STD_LOGIC;
    \data_out_reg[242]\ : out STD_LOGIC;
    \data_out_reg[241]\ : out STD_LOGIC;
    \data_out_reg[240]\ : out STD_LOGIC;
    \data_diff_out_reg[12]_compressor_gen_reduce_c_0\ : out STD_LOGIC;
    \data_diff_out_reg[11]_compressor_gen_reduce_c_1\ : out STD_LOGIC;
    \data_diff_out_reg[10]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_diff_out_reg[9]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_diff_out_reg[8]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_diff_out_reg[7]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_diff_out_reg[6]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_diff_out_reg[5]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_diff_out_reg[4]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_diff_out_reg[3]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_diff_out_reg[2]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_diff_out_reg[1]_compressor_gen_reduce_c_11\ : out STD_LOGIC;
    \data_diff_out_reg[0]_compressor_gen_reduce_c_12\ : out STD_LOGIC;
    \data_reduced_out_reg[230]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 223 downto 0 );
    \data_diff_out_reg[14]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_out_reg[239]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[238]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[237]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[236]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[235]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[234]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[233]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[232]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[231]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[230]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[229]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[228]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[227]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[226]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[225]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_out_reg[224]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[255]\ : in STD_LOGIC;
    \data_store_reg[254]\ : in STD_LOGIC;
    \data_store_reg[253]\ : in STD_LOGIC;
    \data_store_reg[252]\ : in STD_LOGIC;
    \data_store_reg[251]\ : in STD_LOGIC;
    \data_store_reg[250]\ : in STD_LOGIC;
    \data_store_reg[249]\ : in STD_LOGIC;
    \data_store_reg[248]\ : in STD_LOGIC;
    \data_store_reg[247]\ : in STD_LOGIC;
    \data_store_reg[246]\ : in STD_LOGIC;
    \data_store_reg[245]\ : in STD_LOGIC;
    \data_store_reg[244]\ : in STD_LOGIC;
    \data_store_reg[243]\ : in STD_LOGIC;
    \data_store_reg[242]\ : in STD_LOGIC;
    \data_store_reg[241]\ : in STD_LOGIC;
    \data_store_reg[240]\ : in STD_LOGIC;
    \diff_pipeline[12]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pipeline[11]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pipeline[10]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pipeline[9]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pipeline[8]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pipeline[7]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pipeline[6]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pipeline[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pipeline[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pipeline[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_diff_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_diff_out_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_diff_out_reg[14]_compressor_gen_reduce_c_11_0\ : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \diff_pipeline[13]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \data_pipeline[13]_20\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[207]_0\ : in STD_LOGIC_VECTOR ( 207 downto 0 );
    \data_diff_out_reg[13]_rep\ : in STD_LOGIC;
    \data_reduced_out_reg[207]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized12\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized12\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized12\ is
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 223 downto 0 );
  signal \data_reduced_out[214]_i_2_n_0\ : STD_LOGIC;
  signal \^data_reduced_out_reg[230]\ : STD_LOGIC;
  signal \^data_reduced_out_reg[46]_0\ : STD_LOGIC;
  signal \^diff_pipeline[14]_21\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 207 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[0]_srl14_compressor_gen_reduce_c_11\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[0]_srl14_compressor_gen_reduce_c_11\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[0]_srl14_compressor_gen_reduce_c_11 ";
  attribute srl_bus_name of \data_diff_out_reg[10]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[10]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[10]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_diff_out_reg[11]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[11]_srl3_compressor_gen_reduce_c_0\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[11]_srl3_compressor_gen_reduce_c_0 ";
  attribute srl_bus_name of \data_diff_out_reg[12]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[12]_srl2_compressor_gen_reduce_c\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[12]_srl2_compressor_gen_reduce_c ";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \data_diff_out_reg[14]\ : label is "data_diff_out_reg[14]";
  attribute ORIG_CELL_NAME of \data_diff_out_reg[14]_rep\ : label is "data_diff_out_reg[14]";
  attribute srl_bus_name of \data_diff_out_reg[1]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[1]_srl13_compressor_gen_reduce_c_10\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[1]_srl13_compressor_gen_reduce_c_10 ";
  attribute srl_bus_name of \data_diff_out_reg[2]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[2]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[2]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_diff_out_reg[3]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[3]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[3]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_diff_out_reg[4]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[4]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[4]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_diff_out_reg[5]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[5]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[5]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_diff_out_reg[6]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[6]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[6]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_diff_out_reg[7]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[7]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[7]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_diff_out_reg[8]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[8]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[8]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_diff_out_reg[9]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg ";
  attribute srl_name of \data_diff_out_reg[9]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[13].reduce/data_diff_out_reg[9]_srl5_compressor_gen_reduce_c_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \data_reduced_out[101]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \data_reduced_out[112]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \data_reduced_out[113]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \data_reduced_out[114]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \data_reduced_out[115]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \data_reduced_out[116]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \data_reduced_out[117]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \data_reduced_out[118]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \data_reduced_out[119]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \data_reduced_out[120]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \data_reduced_out[121]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \data_reduced_out[122]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \data_reduced_out[123]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \data_reduced_out[124]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \data_reduced_out[125]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \data_reduced_out[126]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \data_reduced_out[127]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \data_reduced_out[128]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \data_reduced_out[129]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \data_reduced_out[130]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \data_reduced_out[131]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \data_reduced_out[132]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \data_reduced_out[133]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \data_reduced_out[134]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \data_reduced_out[135]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \data_reduced_out[136]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \data_reduced_out[137]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \data_reduced_out[138]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \data_reduced_out[139]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \data_reduced_out[140]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \data_reduced_out[141]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \data_reduced_out[142]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \data_reduced_out[143]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \data_reduced_out[144]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \data_reduced_out[145]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \data_reduced_out[146]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \data_reduced_out[147]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \data_reduced_out[148]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \data_reduced_out[149]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \data_reduced_out[150]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \data_reduced_out[151]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \data_reduced_out[152]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \data_reduced_out[153]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \data_reduced_out[154]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \data_reduced_out[155]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \data_reduced_out[156]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \data_reduced_out[157]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \data_reduced_out[158]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \data_reduced_out[159]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \data_reduced_out[160]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \data_reduced_out[161]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \data_reduced_out[162]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \data_reduced_out[163]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \data_reduced_out[164]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \data_reduced_out[165]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \data_reduced_out[167]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \data_reduced_out[168]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \data_reduced_out[169]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \data_reduced_out[170]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \data_reduced_out[171]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \data_reduced_out[172]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \data_reduced_out[173]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \data_reduced_out[174]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \data_reduced_out[175]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \data_reduced_out[176]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \data_reduced_out[177]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \data_reduced_out[178]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \data_reduced_out[179]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \data_reduced_out[180]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \data_reduced_out[181]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \data_reduced_out[182]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \data_reduced_out[183]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \data_reduced_out[184]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \data_reduced_out[185]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \data_reduced_out[186]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \data_reduced_out[187]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \data_reduced_out[188]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \data_reduced_out[189]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \data_reduced_out[190]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \data_reduced_out[191]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \data_reduced_out[192]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \data_reduced_out[193]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \data_reduced_out[194]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \data_reduced_out[195]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \data_reduced_out[196]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \data_reduced_out[197]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \data_reduced_out[198]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \data_reduced_out[199]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \data_reduced_out[200]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \data_reduced_out[201]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \data_reduced_out[202]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \data_reduced_out[203]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \data_reduced_out[204]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \data_reduced_out[205]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \data_reduced_out[206]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \data_reduced_out[207]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \data_reduced_out[224]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \data_reduced_out[225]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \data_reduced_out[226]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \data_reduced_out[228]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \data_reduced_out[229]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \data_reduced_out[230]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \data_reduced_out[231]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \data_reduced_out[232]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \data_reduced_out[233]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \data_reduced_out[235]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \data_reduced_out[236]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \data_reduced_out[237]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \data_reduced_out[238]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \data_reduced_out[239]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \data_reduced_out[96]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair322";
begin
  data_reduced_out(223 downto 0) <= \^data_reduced_out\(223 downto 0);
  \data_reduced_out_reg[230]\ <= \^data_reduced_out_reg[230]\;
  \data_reduced_out_reg[46]_0\ <= \^data_reduced_out_reg[46]_0\;
  \diff_pipeline[14]_21\(1 downto 0) <= \^diff_pipeline[14]_21\(1 downto 0);
\data_diff_out_reg[0]_srl14_compressor_gen_reduce_c_11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_diff_out_reg[0]_compressor_gen_reduce_c_12\
    );
\data_diff_out_reg[10]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[10]_13\(0),
      Q => \data_diff_out_reg[10]_compressor_gen_reduce_c_2\
    );
\data_diff_out_reg[11]_srl3_compressor_gen_reduce_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[11]_15\(0),
      Q => \data_diff_out_reg[11]_compressor_gen_reduce_c_1\
    );
\data_diff_out_reg[12]_srl2_compressor_gen_reduce_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[12]_17\(0),
      Q => \data_diff_out_reg[12]_compressor_gen_reduce_c_0\
    );
\data_diff_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \diff_pipeline[13]_19\(0),
      Q => \^diff_pipeline[14]_21\(0)
    );
\data_diff_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_diff_out_reg[14]_compressor_gen_reduce_c_11\,
      Q => \^diff_pipeline[14]_21\(1)
    );
\data_diff_out_reg[14]_rep\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_diff_out_reg[14]_compressor_gen_reduce_c_11_0\,
      Q => \^data_reduced_out_reg[230]\
    );
\data_diff_out_reg[15]_compressor_gen_reduce_c_12\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[15]_rep__0\,
      R => '0'
    );
\data_diff_out_reg[1]_srl13_compressor_gen_reduce_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => \data_diff_out_reg[1]\(0),
      Q => \data_diff_out_reg[1]_compressor_gen_reduce_c_11\
    );
\data_diff_out_reg[2]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => data_diff_out(0),
      Q => \data_diff_out_reg[2]_compressor_gen_reduce_c_10\
    );
\data_diff_out_reg[3]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[3]_0\(0),
      Q => \data_diff_out_reg[3]_compressor_gen_reduce_c_9\
    );
\data_diff_out_reg[4]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[4]_1\(0),
      Q => \data_diff_out_reg[4]_compressor_gen_reduce_c_8\
    );
\data_diff_out_reg[5]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[5]_3\(0),
      Q => \data_diff_out_reg[5]_compressor_gen_reduce_c_7\
    );
\data_diff_out_reg[6]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[6]_5\(0),
      Q => \data_diff_out_reg[6]_compressor_gen_reduce_c_6\
    );
\data_diff_out_reg[7]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[7]_7\(0),
      Q => \data_diff_out_reg[7]_compressor_gen_reduce_c_5\
    );
\data_diff_out_reg[8]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[8]_9\(0),
      Q => \data_diff_out_reg[8]_compressor_gen_reduce_c_4\
    );
\data_diff_out_reg[9]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => \diff_pipeline[9]_11\(0),
      Q => \data_diff_out_reg[9]_compressor_gen_reduce_c_3\
    );
\data_out_reg[224]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_out_reg[224]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(0)
    );
\data_out_reg[225]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_out_reg[225]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(1)
    );
\data_out_reg[226]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_out_reg[226]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(2)
    );
\data_out_reg[227]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_out_reg[227]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(3)
    );
\data_out_reg[228]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_out_reg[228]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(4)
    );
\data_out_reg[229]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_out_reg[229]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(5)
    );
\data_out_reg[230]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_out_reg[230]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(6)
    );
\data_out_reg[231]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_out_reg[231]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(7)
    );
\data_out_reg[232]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_out_reg[232]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(8)
    );
\data_out_reg[233]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_out_reg[233]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(9)
    );
\data_out_reg[234]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_out_reg[234]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(10)
    );
\data_out_reg[235]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_out_reg[235]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(11)
    );
\data_out_reg[236]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_out_reg[236]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(12)
    );
\data_out_reg[237]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_out_reg[237]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(13)
    );
\data_out_reg[238]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_out_reg[238]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(14)
    );
\data_out_reg[239]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_out_reg[239]_compressor_gen_reduce_c_10\,
      Q => \data_pipeline[14]_22\(15)
    );
\data_out_reg[240]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[240]\,
      Q => \data_out_reg[240]\,
      R => '0'
    );
\data_out_reg[241]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[241]\,
      Q => \data_out_reg[241]\,
      R => '0'
    );
\data_out_reg[242]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[242]\,
      Q => \data_out_reg[242]\,
      R => '0'
    );
\data_out_reg[243]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[243]\,
      Q => \data_out_reg[243]\,
      R => '0'
    );
\data_out_reg[244]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[244]\,
      Q => \data_out_reg[244]\,
      R => '0'
    );
\data_out_reg[245]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[245]\,
      Q => \data_out_reg[245]\,
      R => '0'
    );
\data_out_reg[246]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[246]\,
      Q => \data_out_reg[246]\,
      R => '0'
    );
\data_out_reg[247]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[247]\,
      Q => \data_out_reg[247]\,
      R => '0'
    );
\data_out_reg[248]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[248]\,
      Q => \data_out_reg[248]\,
      R => '0'
    );
\data_out_reg[249]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[249]\,
      Q => \data_out_reg[249]\,
      R => '0'
    );
\data_out_reg[250]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[250]\,
      Q => \data_out_reg[250]\,
      R => '0'
    );
\data_out_reg[251]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[251]\,
      Q => \data_out_reg[251]\,
      R => '0'
    );
\data_out_reg[252]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[252]\,
      Q => \data_out_reg[252]\,
      R => '0'
    );
\data_out_reg[253]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[253]\,
      Q => \data_out_reg[253]\,
      R => '0'
    );
\data_out_reg[254]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[254]\,
      Q => \data_out_reg[254]\,
      R => '0'
    );
\data_out_reg[255]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[255]\,
      Q => \data_out_reg[255]\,
      R => '0'
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(0),
      I1 => \data_reduced_out_reg[207]_0\(0),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(84),
      I1 => \data_reduced_out_reg[207]_0\(100),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(100)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(85),
      I1 => \data_reduced_out_reg[207]_0\(101),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(101)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(86),
      I1 => \data_reduced_out_reg[207]_0\(102),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(102)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(87),
      I1 => \data_reduced_out_reg[207]_0\(103),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(103)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(88),
      I1 => \data_reduced_out_reg[207]_0\(104),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(104)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(89),
      I1 => \data_reduced_out_reg[207]_0\(105),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(105)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(90),
      I1 => \data_reduced_out_reg[207]_0\(106),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(106)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(91),
      I1 => \data_reduced_out_reg[207]_0\(107),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(107)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(92),
      I1 => \data_reduced_out_reg[207]_0\(108),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(108)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(93),
      I1 => \data_reduced_out_reg[207]_0\(109),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(109)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(10),
      I1 => \data_reduced_out_reg[207]_0\(10),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(94),
      I1 => \data_reduced_out_reg[207]_0\(110),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(110)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(95),
      I1 => \data_reduced_out_reg[207]_0\(111),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(111)
    );
\data_reduced_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(96),
      I1 => \data_reduced_out_reg[207]_0\(112),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(112)
    );
\data_reduced_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(97),
      I1 => \data_reduced_out_reg[207]_0\(113),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(113)
    );
\data_reduced_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(98),
      I1 => \data_reduced_out_reg[207]_0\(114),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(114)
    );
\data_reduced_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(99),
      I1 => \data_reduced_out_reg[207]_0\(115),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(115)
    );
\data_reduced_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(100),
      I1 => \data_reduced_out_reg[207]_0\(116),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(116)
    );
\data_reduced_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(101),
      I1 => \data_reduced_out_reg[207]_0\(117),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(117)
    );
\data_reduced_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(102),
      I1 => \data_reduced_out_reg[207]_0\(118),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(118)
    );
\data_reduced_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(103),
      I1 => \data_reduced_out_reg[207]_0\(119),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(119)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(11),
      I1 => \data_reduced_out_reg[207]_0\(11),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(11)
    );
\data_reduced_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(104),
      I1 => \data_reduced_out_reg[207]_0\(120),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(120)
    );
\data_reduced_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(105),
      I1 => \data_reduced_out_reg[207]_0\(121),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(121)
    );
\data_reduced_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(106),
      I1 => \data_reduced_out_reg[207]_0\(122),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(122)
    );
\data_reduced_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(107),
      I1 => \data_reduced_out_reg[207]_0\(123),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(123)
    );
\data_reduced_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(108),
      I1 => \data_reduced_out_reg[207]_0\(124),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(124)
    );
\data_reduced_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(109),
      I1 => \data_reduced_out_reg[207]_0\(125),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(125)
    );
\data_reduced_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(110),
      I1 => \data_reduced_out_reg[207]_0\(126),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(126)
    );
\data_reduced_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(111),
      I1 => \data_reduced_out_reg[207]_0\(127),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(127)
    );
\data_reduced_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(112),
      I1 => \data_reduced_out_reg[207]_0\(128),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(128)
    );
\data_reduced_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(113),
      I1 => \data_reduced_out_reg[207]_0\(129),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(129)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(12),
      I1 => \data_reduced_out_reg[207]_0\(12),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(12)
    );
\data_reduced_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(114),
      I1 => \data_reduced_out_reg[207]_0\(130),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(130)
    );
\data_reduced_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(115),
      I1 => \data_reduced_out_reg[207]_0\(131),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(131)
    );
\data_reduced_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(116),
      I1 => \data_reduced_out_reg[207]_0\(132),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(132)
    );
\data_reduced_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(117),
      I1 => \data_reduced_out_reg[207]_0\(133),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(133)
    );
\data_reduced_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(118),
      I1 => \data_reduced_out_reg[207]_0\(134),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(134)
    );
\data_reduced_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(119),
      I1 => \data_reduced_out_reg[207]_0\(135),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(135)
    );
\data_reduced_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(120),
      I1 => \data_reduced_out_reg[207]_0\(136),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(136)
    );
\data_reduced_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(121),
      I1 => \data_reduced_out_reg[207]_0\(137),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(137)
    );
\data_reduced_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(122),
      I1 => \data_reduced_out_reg[207]_0\(138),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(138)
    );
\data_reduced_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(123),
      I1 => \data_reduced_out_reg[207]_0\(139),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(139)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(13),
      I1 => \data_reduced_out_reg[207]_0\(13),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(13)
    );
\data_reduced_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(124),
      I1 => \data_reduced_out_reg[207]_0\(140),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(140)
    );
\data_reduced_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(125),
      I1 => \data_reduced_out_reg[207]_0\(141),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(141)
    );
\data_reduced_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(126),
      I1 => \data_reduced_out_reg[207]_0\(142),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(142)
    );
\data_reduced_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(127),
      I1 => \data_reduced_out_reg[207]_0\(143),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(143)
    );
\data_reduced_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(128),
      I1 => \data_reduced_out_reg[207]_0\(144),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(144)
    );
\data_reduced_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(129),
      I1 => \data_reduced_out_reg[207]_0\(145),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(145)
    );
\data_reduced_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(130),
      I1 => \data_reduced_out_reg[207]_0\(146),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(146)
    );
\data_reduced_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(131),
      I1 => \data_reduced_out_reg[207]_0\(147),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(147)
    );
\data_reduced_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(132),
      I1 => \data_reduced_out_reg[207]_0\(148),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(148)
    );
\data_reduced_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(133),
      I1 => \data_reduced_out_reg[207]_0\(149),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(149)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(14),
      I1 => \data_reduced_out_reg[207]_0\(14),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(14)
    );
\data_reduced_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(134),
      I1 => \data_reduced_out_reg[207]_0\(150),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(150)
    );
\data_reduced_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(135),
      I1 => \data_reduced_out_reg[207]_0\(151),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(151)
    );
\data_reduced_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(136),
      I1 => \data_reduced_out_reg[207]_0\(152),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(152)
    );
\data_reduced_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(137),
      I1 => \data_reduced_out_reg[207]_0\(153),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(153)
    );
\data_reduced_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(138),
      I1 => \data_reduced_out_reg[207]_0\(154),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(154)
    );
\data_reduced_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(139),
      I1 => \data_reduced_out_reg[207]_0\(155),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(155)
    );
\data_reduced_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(140),
      I1 => \data_reduced_out_reg[207]_0\(156),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(156)
    );
\data_reduced_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(141),
      I1 => \data_reduced_out_reg[207]_0\(157),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(157)
    );
\data_reduced_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(142),
      I1 => \data_reduced_out_reg[207]_0\(158),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(158)
    );
\data_reduced_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(143),
      I1 => \data_reduced_out_reg[207]_0\(159),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(159)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(15),
      I1 => \data_reduced_out_reg[207]_0\(15),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(15)
    );
\data_reduced_out[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(144),
      I1 => \data_reduced_out_reg[207]_0\(160),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(160)
    );
\data_reduced_out[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(145),
      I1 => \data_reduced_out_reg[207]_0\(161),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(161)
    );
\data_reduced_out[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(146),
      I1 => \data_reduced_out_reg[207]_0\(162),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(162)
    );
\data_reduced_out[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(147),
      I1 => \data_reduced_out_reg[207]_0\(163),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(163)
    );
\data_reduced_out[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(148),
      I1 => \data_reduced_out_reg[207]_0\(164),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(164)
    );
\data_reduced_out[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(149),
      I1 => \data_reduced_out_reg[207]_0\(165),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(165)
    );
\data_reduced_out[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(150),
      I1 => \data_reduced_out_reg[207]_0\(166),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(166)
    );
\data_reduced_out[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(151),
      I1 => \data_reduced_out_reg[207]_0\(167),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(167)
    );
\data_reduced_out[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(152),
      I1 => \data_reduced_out_reg[207]_0\(168),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(168)
    );
\data_reduced_out[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(153),
      I1 => \data_reduced_out_reg[207]_0\(169),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(169)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(0),
      I1 => \data_reduced_out_reg[207]_0\(16),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(16)
    );
\data_reduced_out[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(154),
      I1 => \data_reduced_out_reg[207]_0\(170),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(170)
    );
\data_reduced_out[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(155),
      I1 => \data_reduced_out_reg[207]_0\(171),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(171)
    );
\data_reduced_out[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(156),
      I1 => \data_reduced_out_reg[207]_0\(172),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(172)
    );
\data_reduced_out[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(157),
      I1 => \data_reduced_out_reg[207]_0\(173),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(173)
    );
\data_reduced_out[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(158),
      I1 => \data_reduced_out_reg[207]_0\(174),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(174)
    );
\data_reduced_out[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(159),
      I1 => \data_reduced_out_reg[207]_0\(175),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(175)
    );
\data_reduced_out[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(160),
      I1 => \data_reduced_out_reg[207]_0\(176),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(176)
    );
\data_reduced_out[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(161),
      I1 => \data_reduced_out_reg[207]_0\(177),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(177)
    );
\data_reduced_out[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(162),
      I1 => \data_reduced_out_reg[207]_0\(178),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(178)
    );
\data_reduced_out[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(163),
      I1 => \data_reduced_out_reg[207]_0\(179),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(179)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(1),
      I1 => \data_reduced_out_reg[207]_0\(17),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(17)
    );
\data_reduced_out[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(164),
      I1 => \data_reduced_out_reg[207]_0\(180),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(180)
    );
\data_reduced_out[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(165),
      I1 => \data_reduced_out_reg[207]_0\(181),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(181)
    );
\data_reduced_out[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(166),
      I1 => \data_reduced_out_reg[207]_0\(182),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(182)
    );
\data_reduced_out[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(167),
      I1 => \data_reduced_out_reg[207]_0\(183),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(183)
    );
\data_reduced_out[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(168),
      I1 => \data_reduced_out_reg[207]_0\(184),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(184)
    );
\data_reduced_out[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(169),
      I1 => \data_reduced_out_reg[207]_0\(185),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(185)
    );
\data_reduced_out[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(170),
      I1 => \data_reduced_out_reg[207]_0\(186),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(186)
    );
\data_reduced_out[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(171),
      I1 => \data_reduced_out_reg[207]_0\(187),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(187)
    );
\data_reduced_out[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(172),
      I1 => \data_reduced_out_reg[207]_0\(188),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(188)
    );
\data_reduced_out[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(173),
      I1 => \data_reduced_out_reg[207]_0\(189),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(189)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(2),
      I1 => \data_reduced_out_reg[207]_0\(18),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(18)
    );
\data_reduced_out[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(174),
      I1 => \data_reduced_out_reg[207]_0\(190),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(190)
    );
\data_reduced_out[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(175),
      I1 => \data_reduced_out_reg[207]_0\(191),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(191)
    );
\data_reduced_out[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(176),
      I1 => \data_reduced_out_reg[207]_0\(192),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(192)
    );
\data_reduced_out[193]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(177),
      I1 => \data_reduced_out_reg[207]_0\(193),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(193)
    );
\data_reduced_out[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(178),
      I1 => \data_reduced_out_reg[207]_0\(194),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(194)
    );
\data_reduced_out[195]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(179),
      I1 => \data_reduced_out_reg[207]_0\(195),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(195)
    );
\data_reduced_out[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(180),
      I1 => \data_reduced_out_reg[207]_0\(196),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(196)
    );
\data_reduced_out[197]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(181),
      I1 => \data_reduced_out_reg[207]_0\(197),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(197)
    );
\data_reduced_out[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(182),
      I1 => \data_reduced_out_reg[207]_0\(198),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(198)
    );
\data_reduced_out[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(183),
      I1 => \data_reduced_out_reg[207]_0\(199),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(199)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(3),
      I1 => \data_reduced_out_reg[207]_0\(19),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(1),
      I1 => \data_reduced_out_reg[207]_0\(1),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(1)
    );
\data_reduced_out[200]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(184),
      I1 => \data_reduced_out_reg[207]_0\(200),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(200)
    );
\data_reduced_out[201]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(185),
      I1 => \data_reduced_out_reg[207]_0\(201),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(201)
    );
\data_reduced_out[202]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(186),
      I1 => \data_reduced_out_reg[207]_0\(202),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(202)
    );
\data_reduced_out[203]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(187),
      I1 => \data_reduced_out_reg[207]_0\(203),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(203)
    );
\data_reduced_out[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(188),
      I1 => \data_reduced_out_reg[207]_0\(204),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(204)
    );
\data_reduced_out[205]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(189),
      I1 => \data_reduced_out_reg[207]_0\(205),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(205)
    );
\data_reduced_out[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(190),
      I1 => \data_reduced_out_reg[207]_0\(206),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(206)
    );
\data_reduced_out[207]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(191),
      I1 => \data_reduced_out_reg[207]_0\(207),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(207)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(4),
      I1 => \data_reduced_out_reg[207]_0\(20),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(20)
    );
\data_reduced_out[214]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \data_reduced_out[214]_i_2_n_0\
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(5),
      I1 => \data_reduced_out_reg[207]_0\(21),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(21)
    );
\data_reduced_out[223]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[46]_0\
    );
\data_reduced_out[224]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(208),
      I1 => \^data_reduced_out_reg[230]\,
      O => D(0)
    );
\data_reduced_out[225]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(209),
      I1 => \^data_reduced_out_reg[230]\,
      O => D(1)
    );
\data_reduced_out[226]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(210),
      I1 => \^data_reduced_out_reg[230]\,
      O => D(2)
    );
\data_reduced_out[227]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(211),
      I1 => \^data_reduced_out_reg[230]\,
      O => D(3)
    );
\data_reduced_out[228]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(212),
      I1 => \^data_reduced_out_reg[230]\,
      O => D(4)
    );
\data_reduced_out[229]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(213),
      I1 => \^data_reduced_out_reg[230]\,
      O => D(5)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(6),
      I1 => \data_reduced_out_reg[207]_0\(22),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(22)
    );
\data_reduced_out[230]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(214),
      I1 => \^data_reduced_out_reg[230]\,
      O => D(6)
    );
\data_reduced_out[231]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(215),
      I1 => \^diff_pipeline[14]_21\(1),
      O => D(7)
    );
\data_reduced_out[232]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(216),
      I1 => \^diff_pipeline[14]_21\(1),
      O => D(8)
    );
\data_reduced_out[233]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(217),
      I1 => \^diff_pipeline[14]_21\(1),
      O => D(9)
    );
\data_reduced_out[234]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(218),
      I1 => \^diff_pipeline[14]_21\(1),
      O => D(10)
    );
\data_reduced_out[235]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(219),
      I1 => \^diff_pipeline[14]_21\(1),
      O => D(11)
    );
\data_reduced_out[236]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(220),
      I1 => \^diff_pipeline[14]_21\(1),
      O => D(12)
    );
\data_reduced_out[237]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(221),
      I1 => \^diff_pipeline[14]_21\(1),
      O => D(13)
    );
\data_reduced_out[238]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(222),
      I1 => \^diff_pipeline[14]_21\(1),
      O => D(14)
    );
\data_reduced_out[239]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(223),
      I1 => \^diff_pipeline[14]_21\(1),
      O => D(15)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(7),
      I1 => \data_reduced_out_reg[207]_0\(23),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(8),
      I1 => \data_reduced_out_reg[207]_0\(24),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(9),
      I1 => \data_reduced_out_reg[207]_0\(25),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(10),
      I1 => \data_reduced_out_reg[207]_0\(26),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(11),
      I1 => \data_reduced_out_reg[207]_0\(27),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(12),
      I1 => \data_reduced_out_reg[207]_0\(28),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(13),
      I1 => \data_reduced_out_reg[207]_0\(29),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(2),
      I1 => \data_reduced_out_reg[207]_0\(2),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(14),
      I1 => \data_reduced_out_reg[207]_0\(30),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(15),
      I1 => \data_reduced_out_reg[207]_0\(31),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(16),
      I1 => \data_reduced_out_reg[207]_0\(32),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(17),
      I1 => \data_reduced_out_reg[207]_0\(33),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(18),
      I1 => \data_reduced_out_reg[207]_0\(34),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(19),
      I1 => \data_reduced_out_reg[207]_0\(35),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(20),
      I1 => \data_reduced_out_reg[207]_0\(36),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(21),
      I1 => \data_reduced_out_reg[207]_0\(37),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(22),
      I1 => \data_reduced_out_reg[207]_0\(38),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(23),
      I1 => \data_reduced_out_reg[207]_0\(39),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(3),
      I1 => \data_reduced_out_reg[207]_0\(3),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(24),
      I1 => \data_reduced_out_reg[207]_0\(40),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(25),
      I1 => \data_reduced_out_reg[207]_0\(41),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(26),
      I1 => \data_reduced_out_reg[207]_0\(42),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(27),
      I1 => \data_reduced_out_reg[207]_0\(43),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(28),
      I1 => \data_reduced_out_reg[207]_0\(44),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(29),
      I1 => \data_reduced_out_reg[207]_0\(45),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(30),
      I1 => \data_reduced_out_reg[207]_0\(46),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(31),
      I1 => \data_reduced_out_reg[207]_0\(47),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(32),
      I1 => \data_reduced_out_reg[207]_0\(48),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(33),
      I1 => \data_reduced_out_reg[207]_0\(49),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(4),
      I1 => \data_reduced_out_reg[207]_0\(4),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(34),
      I1 => \data_reduced_out_reg[207]_0\(50),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(35),
      I1 => \data_reduced_out_reg[207]_0\(51),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(36),
      I1 => \data_reduced_out_reg[207]_0\(52),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(37),
      I1 => \data_reduced_out_reg[207]_0\(53),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(38),
      I1 => \data_reduced_out_reg[207]_0\(54),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(39),
      I1 => \data_reduced_out_reg[207]_0\(55),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(40),
      I1 => \data_reduced_out_reg[207]_0\(56),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(41),
      I1 => \data_reduced_out_reg[207]_0\(57),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(42),
      I1 => \data_reduced_out_reg[207]_0\(58),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(43),
      I1 => \data_reduced_out_reg[207]_0\(59),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(5),
      I1 => \data_reduced_out_reg[207]_0\(5),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(44),
      I1 => \data_reduced_out_reg[207]_0\(60),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(45),
      I1 => \data_reduced_out_reg[207]_0\(61),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(46),
      I1 => \data_reduced_out_reg[207]_0\(62),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(47),
      I1 => \data_reduced_out_reg[207]_0\(63),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(48),
      I1 => \data_reduced_out_reg[207]_0\(64),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(49),
      I1 => \data_reduced_out_reg[207]_0\(65),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(50),
      I1 => \data_reduced_out_reg[207]_0\(66),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(51),
      I1 => \data_reduced_out_reg[207]_0\(67),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(52),
      I1 => \data_reduced_out_reg[207]_0\(68),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(53),
      I1 => \data_reduced_out_reg[207]_0\(69),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(6),
      I1 => \data_reduced_out_reg[207]_0\(6),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(54),
      I1 => \data_reduced_out_reg[207]_0\(70),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(55),
      I1 => \data_reduced_out_reg[207]_0\(71),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(56),
      I1 => \data_reduced_out_reg[207]_0\(72),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(57),
      I1 => \data_reduced_out_reg[207]_0\(73),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(58),
      I1 => \data_reduced_out_reg[207]_0\(74),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(59),
      I1 => \data_reduced_out_reg[207]_0\(75),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(60),
      I1 => \data_reduced_out_reg[207]_0\(76),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(61),
      I1 => \data_reduced_out_reg[207]_0\(77),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(62),
      I1 => \data_reduced_out_reg[207]_0\(78),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(63),
      I1 => \data_reduced_out_reg[207]_0\(79),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(7),
      I1 => \data_reduced_out_reg[207]_0\(7),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(64),
      I1 => \data_reduced_out_reg[207]_0\(80),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(65),
      I1 => \data_reduced_out_reg[207]_0\(81),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(66),
      I1 => \data_reduced_out_reg[207]_0\(82),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(67),
      I1 => \data_reduced_out_reg[207]_0\(83),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(68),
      I1 => \data_reduced_out_reg[207]_0\(84),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(69),
      I1 => \data_reduced_out_reg[207]_0\(85),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(70),
      I1 => \data_reduced_out_reg[207]_0\(86),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(71),
      I1 => \data_reduced_out_reg[207]_0\(87),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(72),
      I1 => \data_reduced_out_reg[207]_0\(88),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(73),
      I1 => \data_reduced_out_reg[207]_0\(89),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(8),
      I1 => \data_reduced_out_reg[207]_0\(8),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(74),
      I1 => \data_reduced_out_reg[207]_0\(90),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(75),
      I1 => \data_reduced_out_reg[207]_0\(91),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(76),
      I1 => \data_reduced_out_reg[207]_0\(92),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(77),
      I1 => \data_reduced_out_reg[207]_0\(93),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(78),
      I1 => \data_reduced_out_reg[207]_0\(94),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(79),
      I1 => \data_reduced_out_reg[207]_0\(95),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(95)
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(80),
      I1 => \data_reduced_out_reg[207]_0\(96),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(96)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(81),
      I1 => \data_reduced_out_reg[207]_0\(97),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(97)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(82),
      I1 => \data_reduced_out_reg[207]_0\(98),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(98)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[207]_0\(83),
      I1 => \data_reduced_out_reg[207]_0\(99),
      I2 => \data_diff_out_reg[13]_rep\,
      O => p_0_in(99)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[13]_20\(9),
      I1 => \data_reduced_out_reg[207]_0\(9),
      I2 => \diff_pipeline[13]_19\(0),
      O => p_0_in(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(100),
      Q => \^data_reduced_out\(100)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(101),
      Q => \^data_reduced_out\(101)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(102),
      Q => \^data_reduced_out\(102)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(103),
      Q => \^data_reduced_out\(103)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(104),
      Q => \^data_reduced_out\(104)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(105),
      Q => \^data_reduced_out\(105)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(106),
      Q => \^data_reduced_out\(106)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(107),
      Q => \^data_reduced_out\(107)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(108),
      Q => \^data_reduced_out\(108)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(109),
      Q => \^data_reduced_out\(109)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(110),
      Q => \^data_reduced_out\(110)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(111),
      Q => \^data_reduced_out\(111)
    );
\data_reduced_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(112),
      Q => \^data_reduced_out\(112)
    );
\data_reduced_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(113),
      Q => \^data_reduced_out\(113)
    );
\data_reduced_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(114),
      Q => \^data_reduced_out\(114)
    );
\data_reduced_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(115),
      Q => \^data_reduced_out\(115)
    );
\data_reduced_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(116),
      Q => \^data_reduced_out\(116)
    );
\data_reduced_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(117),
      Q => \^data_reduced_out\(117)
    );
\data_reduced_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(118),
      Q => \^data_reduced_out\(118)
    );
\data_reduced_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(119),
      Q => \^data_reduced_out\(119)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(120),
      Q => \^data_reduced_out\(120)
    );
\data_reduced_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(121),
      Q => \^data_reduced_out\(121)
    );
\data_reduced_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(122),
      Q => \^data_reduced_out\(122)
    );
\data_reduced_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(123),
      Q => \^data_reduced_out\(123)
    );
\data_reduced_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(124),
      Q => \^data_reduced_out\(124)
    );
\data_reduced_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(125),
      Q => \^data_reduced_out\(125)
    );
\data_reduced_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(126),
      Q => \^data_reduced_out\(126)
    );
\data_reduced_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(127),
      Q => \^data_reduced_out\(127)
    );
\data_reduced_out_reg[128]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(128),
      Q => \^data_reduced_out\(128)
    );
\data_reduced_out_reg[129]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(129),
      Q => \^data_reduced_out\(129)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[130]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(130),
      Q => \^data_reduced_out\(130)
    );
\data_reduced_out_reg[131]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(131),
      Q => \^data_reduced_out\(131)
    );
\data_reduced_out_reg[132]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(132),
      Q => \^data_reduced_out\(132)
    );
\data_reduced_out_reg[133]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(133),
      Q => \^data_reduced_out\(133)
    );
\data_reduced_out_reg[134]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(134),
      Q => \^data_reduced_out\(134)
    );
\data_reduced_out_reg[135]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(135),
      Q => \^data_reduced_out\(135)
    );
\data_reduced_out_reg[136]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(136),
      Q => \^data_reduced_out\(136)
    );
\data_reduced_out_reg[137]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(137),
      Q => \^data_reduced_out\(137)
    );
\data_reduced_out_reg[138]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(138),
      Q => \^data_reduced_out\(138)
    );
\data_reduced_out_reg[139]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(139),
      Q => \^data_reduced_out\(139)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[140]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(140),
      Q => \^data_reduced_out\(140)
    );
\data_reduced_out_reg[141]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(141),
      Q => \^data_reduced_out\(141)
    );
\data_reduced_out_reg[142]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(142),
      Q => \^data_reduced_out\(142)
    );
\data_reduced_out_reg[143]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(143),
      Q => \^data_reduced_out\(143)
    );
\data_reduced_out_reg[144]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(144),
      Q => \^data_reduced_out\(144)
    );
\data_reduced_out_reg[145]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(145),
      Q => \^data_reduced_out\(145)
    );
\data_reduced_out_reg[146]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(146),
      Q => \^data_reduced_out\(146)
    );
\data_reduced_out_reg[147]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(147),
      Q => \^data_reduced_out\(147)
    );
\data_reduced_out_reg[148]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(148),
      Q => \^data_reduced_out\(148)
    );
\data_reduced_out_reg[149]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(149),
      Q => \^data_reduced_out\(149)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[150]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(150),
      Q => \^data_reduced_out\(150)
    );
\data_reduced_out_reg[151]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(151),
      Q => \^data_reduced_out\(151)
    );
\data_reduced_out_reg[152]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(152),
      Q => \^data_reduced_out\(152)
    );
\data_reduced_out_reg[153]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(153),
      Q => \^data_reduced_out\(153)
    );
\data_reduced_out_reg[154]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(154),
      Q => \^data_reduced_out\(154)
    );
\data_reduced_out_reg[155]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(155),
      Q => \^data_reduced_out\(155)
    );
\data_reduced_out_reg[156]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(156),
      Q => \^data_reduced_out\(156)
    );
\data_reduced_out_reg[157]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(157),
      Q => \^data_reduced_out\(157)
    );
\data_reduced_out_reg[158]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(158),
      Q => \^data_reduced_out\(158)
    );
\data_reduced_out_reg[159]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(159),
      Q => \^data_reduced_out\(159)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[160]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(160),
      Q => \^data_reduced_out\(160)
    );
\data_reduced_out_reg[161]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(161),
      Q => \^data_reduced_out\(161)
    );
\data_reduced_out_reg[162]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(162),
      Q => \^data_reduced_out\(162)
    );
\data_reduced_out_reg[163]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(163),
      Q => \^data_reduced_out\(163)
    );
\data_reduced_out_reg[164]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(164),
      Q => \^data_reduced_out\(164)
    );
\data_reduced_out_reg[165]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(165),
      Q => \^data_reduced_out\(165)
    );
\data_reduced_out_reg[166]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(166),
      Q => \^data_reduced_out\(166)
    );
\data_reduced_out_reg[167]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(167),
      Q => \^data_reduced_out\(167)
    );
\data_reduced_out_reg[168]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(168),
      Q => \^data_reduced_out\(168)
    );
\data_reduced_out_reg[169]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(169),
      Q => \^data_reduced_out\(169)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[170]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(170),
      Q => \^data_reduced_out\(170)
    );
\data_reduced_out_reg[171]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(171),
      Q => \^data_reduced_out\(171)
    );
\data_reduced_out_reg[172]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(172),
      Q => \^data_reduced_out\(172)
    );
\data_reduced_out_reg[173]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(173),
      Q => \^data_reduced_out\(173)
    );
\data_reduced_out_reg[174]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(174),
      Q => \^data_reduced_out\(174)
    );
\data_reduced_out_reg[175]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(175),
      Q => \^data_reduced_out\(175)
    );
\data_reduced_out_reg[176]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(176),
      Q => \^data_reduced_out\(176)
    );
\data_reduced_out_reg[177]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(177),
      Q => \^data_reduced_out\(177)
    );
\data_reduced_out_reg[178]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(178),
      Q => \^data_reduced_out\(178)
    );
\data_reduced_out_reg[179]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(179),
      Q => \^data_reduced_out\(179)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[180]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(180),
      Q => \^data_reduced_out\(180)
    );
\data_reduced_out_reg[181]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(181),
      Q => \^data_reduced_out\(181)
    );
\data_reduced_out_reg[182]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(182),
      Q => \^data_reduced_out\(182)
    );
\data_reduced_out_reg[183]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(183),
      Q => \^data_reduced_out\(183)
    );
\data_reduced_out_reg[184]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(184),
      Q => \^data_reduced_out\(184)
    );
\data_reduced_out_reg[185]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(185),
      Q => \^data_reduced_out\(185)
    );
\data_reduced_out_reg[186]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(186),
      Q => \^data_reduced_out\(186)
    );
\data_reduced_out_reg[187]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(187),
      Q => \^data_reduced_out\(187)
    );
\data_reduced_out_reg[188]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(188),
      Q => \^data_reduced_out\(188)
    );
\data_reduced_out_reg[189]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(189),
      Q => \^data_reduced_out\(189)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[190]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(190),
      Q => \^data_reduced_out\(190)
    );
\data_reduced_out_reg[191]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(191),
      Q => \^data_reduced_out\(191)
    );
\data_reduced_out_reg[192]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(192),
      Q => \^data_reduced_out\(192)
    );
\data_reduced_out_reg[193]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(193),
      Q => \^data_reduced_out\(193)
    );
\data_reduced_out_reg[194]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(194),
      Q => \^data_reduced_out\(194)
    );
\data_reduced_out_reg[195]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(195),
      Q => \^data_reduced_out\(195)
    );
\data_reduced_out_reg[196]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(196),
      Q => \^data_reduced_out\(196)
    );
\data_reduced_out_reg[197]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(197),
      Q => \^data_reduced_out\(197)
    );
\data_reduced_out_reg[198]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(198),
      Q => \^data_reduced_out\(198)
    );
\data_reduced_out_reg[199]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(199),
      Q => \^data_reduced_out\(199)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[200]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(200),
      Q => \^data_reduced_out\(200)
    );
\data_reduced_out_reg[201]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(201),
      Q => \^data_reduced_out\(201)
    );
\data_reduced_out_reg[202]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(202),
      Q => \^data_reduced_out\(202)
    );
\data_reduced_out_reg[203]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(203),
      Q => \^data_reduced_out\(203)
    );
\data_reduced_out_reg[204]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(204),
      Q => \^data_reduced_out\(204)
    );
\data_reduced_out_reg[205]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(205),
      Q => \^data_reduced_out\(205)
    );
\data_reduced_out_reg[206]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(206),
      Q => \^data_reduced_out\(206)
    );
\data_reduced_out_reg[207]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(207),
      Q => \^data_reduced_out\(207)
    );
\data_reduced_out_reg[208]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_reduced_out_reg[207]_1\(0),
      Q => \^data_reduced_out\(208)
    );
\data_reduced_out_reg[209]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_reduced_out_reg[207]_1\(1),
      Q => \^data_reduced_out\(209)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[210]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_reduced_out_reg[207]_1\(2),
      Q => \^data_reduced_out\(210)
    );
\data_reduced_out_reg[211]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_reduced_out_reg[207]_1\(3),
      Q => \^data_reduced_out\(211)
    );
\data_reduced_out_reg[212]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_reduced_out_reg[207]_1\(4),
      Q => \^data_reduced_out\(212)
    );
\data_reduced_out_reg[213]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_reduced_out_reg[207]_1\(5),
      Q => \^data_reduced_out\(213)
    );
\data_reduced_out_reg[214]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => \data_reduced_out_reg[207]_1\(6),
      Q => \^data_reduced_out\(214)
    );
\data_reduced_out_reg[215]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_reduced_out_reg[207]_1\(7),
      Q => \^data_reduced_out\(215)
    );
\data_reduced_out_reg[216]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_reduced_out_reg[207]_1\(8),
      Q => \^data_reduced_out\(216)
    );
\data_reduced_out_reg[217]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_reduced_out_reg[207]_1\(9),
      Q => \^data_reduced_out\(217)
    );
\data_reduced_out_reg[218]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_reduced_out_reg[207]_1\(10),
      Q => \^data_reduced_out\(218)
    );
\data_reduced_out_reg[219]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_reduced_out_reg[207]_1\(11),
      Q => \^data_reduced_out\(219)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[220]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_reduced_out_reg[207]_1\(12),
      Q => \^data_reduced_out\(220)
    );
\data_reduced_out_reg[221]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_reduced_out_reg[207]_1\(13),
      Q => \^data_reduced_out\(221)
    );
\data_reduced_out_reg[222]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_reduced_out_reg[207]_1\(14),
      Q => \^data_reduced_out\(222)
    );
\data_reduced_out_reg[223]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => \data_reduced_out_reg[207]_1\(15),
      Q => \^data_reduced_out\(223)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(80),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(81),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(82),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(83),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(84),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(85),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(86),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(87),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(88),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(89),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(90),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(91),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(92),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(93),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(94),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[46]_0\,
      D => p_0_in(95),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(96),
      Q => \^data_reduced_out\(96)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(97),
      Q => \^data_reduced_out\(97)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(98),
      Q => \^data_reduced_out\(98)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(99),
      Q => \^data_reduced_out\(99)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[214]_i_2_n_0\,
      D => p_0_in(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized13\ is
  port (
    \diff_pipeline[15]_23\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_pipeline[15]_24\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[12]\ : out STD_LOGIC;
    \data_diff_out_reg[11]\ : out STD_LOGIC;
    \data_diff_out_reg[10]\ : out STD_LOGIC;
    \data_diff_out_reg[9]\ : out STD_LOGIC;
    \data_diff_out_reg[8]\ : out STD_LOGIC;
    \data_diff_out_reg[7]\ : out STD_LOGIC;
    \data_diff_out_reg[6]\ : out STD_LOGIC;
    \data_diff_out_reg[5]\ : out STD_LOGIC;
    \data_diff_out_reg[4]\ : out STD_LOGIC;
    \data_diff_out_reg[3]\ : out STD_LOGIC;
    \data_diff_out_reg[2]\ : out STD_LOGIC;
    \data_diff_out_reg[1]\ : out STD_LOGIC;
    \data_diff_out_reg[0]\ : out STD_LOGIC;
    \data_reduced_out_reg[128]_0\ : out STD_LOGIC;
    \data_reduced_out_reg[56]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 239 downto 0 );
    \data_diff_out_reg[15]_compressor_gen_reduce_c_12\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_out_reg[255]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[254]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[253]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[252]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[251]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[250]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[249]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[248]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[247]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[246]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[245]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[244]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[243]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[242]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \data_out_reg[241]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_out_reg[240]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_diff_out_reg[12]_0\ : in STD_LOGIC;
    \data_diff_out_reg[11]_0\ : in STD_LOGIC;
    \data_diff_out_reg[10]_0\ : in STD_LOGIC;
    \data_diff_out_reg[9]_0\ : in STD_LOGIC;
    \data_diff_out_reg[8]_0\ : in STD_LOGIC;
    \data_diff_out_reg[7]_0\ : in STD_LOGIC;
    \data_diff_out_reg[6]_0\ : in STD_LOGIC;
    \data_diff_out_reg[5]_0\ : in STD_LOGIC;
    \data_diff_out_reg[4]_0\ : in STD_LOGIC;
    \data_diff_out_reg[3]_0\ : in STD_LOGIC;
    \data_diff_out_reg[2]_0\ : in STD_LOGIC;
    \data_diff_out_reg[1]_0\ : in STD_LOGIC;
    \data_diff_reg[0]\ : in STD_LOGIC;
    \data_diff_out_reg[15]_compressor_gen_reduce_c_12_0\ : in STD_LOGIC;
    \data_diff_out_reg[15]_compressor_gen_reduce_c_12_1\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \diff_pipeline[14]_21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]_1\ : in STD_LOGIC;
    \state_reg[0]_2\ : in STD_LOGIC;
    \data_pipeline[14]_22\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[223]_0\ : in STD_LOGIC_VECTOR ( 223 downto 0 );
    \data_diff_out_reg[14]_rep\ : in STD_LOGIC;
    \data_reduced_out_reg[223]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized13\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized13\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized13\ is
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 239 downto 0 );
  signal \data_reduced_out[131]_i_2_n_0\ : STD_LOGIC;
  signal \data_reduced_out[239]_i_2_n_0\ : STD_LOGIC;
  signal \^diff_pipeline[15]_23\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 223 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \data_diff_out_reg[15]\ : label is "data_diff_out_reg[15]";
  attribute ORIG_CELL_NAME of \data_diff_out_reg[15]_rep\ : label is "data_diff_out_reg[15]";
  attribute ORIG_CELL_NAME of \data_diff_out_reg[15]_rep__0\ : label is "data_diff_out_reg[15]";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \data_reduced_out[101]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \data_reduced_out[112]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \data_reduced_out[113]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \data_reduced_out[114]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \data_reduced_out[115]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \data_reduced_out[116]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \data_reduced_out[117]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \data_reduced_out[119]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \data_reduced_out[120]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \data_reduced_out[122]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \data_reduced_out[123]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \data_reduced_out[124]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \data_reduced_out[125]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \data_reduced_out[126]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \data_reduced_out[127]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \data_reduced_out[128]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \data_reduced_out[129]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \data_reduced_out[130]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \data_reduced_out[131]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \data_reduced_out[132]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \data_reduced_out[133]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \data_reduced_out[134]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \data_reduced_out[135]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \data_reduced_out[136]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \data_reduced_out[137]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \data_reduced_out[138]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \data_reduced_out[139]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \data_reduced_out[140]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \data_reduced_out[141]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \data_reduced_out[142]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \data_reduced_out[143]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \data_reduced_out[144]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \data_reduced_out[145]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \data_reduced_out[146]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \data_reduced_out[147]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \data_reduced_out[148]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \data_reduced_out[149]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \data_reduced_out[150]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \data_reduced_out[151]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \data_reduced_out[152]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \data_reduced_out[153]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \data_reduced_out[154]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \data_reduced_out[155]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \data_reduced_out[156]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \data_reduced_out[157]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \data_reduced_out[158]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \data_reduced_out[159]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \data_reduced_out[160]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \data_reduced_out[161]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \data_reduced_out[162]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \data_reduced_out[163]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \data_reduced_out[164]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \data_reduced_out[165]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \data_reduced_out[166]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \data_reduced_out[167]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \data_reduced_out[168]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \data_reduced_out[169]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \data_reduced_out[170]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \data_reduced_out[171]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \data_reduced_out[172]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \data_reduced_out[173]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \data_reduced_out[174]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \data_reduced_out[175]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \data_reduced_out[176]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \data_reduced_out[177]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \data_reduced_out[178]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \data_reduced_out[179]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \data_reduced_out[180]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \data_reduced_out[181]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \data_reduced_out[182]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \data_reduced_out[183]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \data_reduced_out[184]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \data_reduced_out[185]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \data_reduced_out[186]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \data_reduced_out[187]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \data_reduced_out[188]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \data_reduced_out[189]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \data_reduced_out[190]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \data_reduced_out[191]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \data_reduced_out[192]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \data_reduced_out[193]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \data_reduced_out[194]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \data_reduced_out[195]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \data_reduced_out[196]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \data_reduced_out[197]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \data_reduced_out[198]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \data_reduced_out[199]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \data_reduced_out[200]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \data_reduced_out[201]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \data_reduced_out[202]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \data_reduced_out[203]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \data_reduced_out[204]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \data_reduced_out[205]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \data_reduced_out[206]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \data_reduced_out[207]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \data_reduced_out[208]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \data_reduced_out[209]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \data_reduced_out[210]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \data_reduced_out[211]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \data_reduced_out[212]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \data_reduced_out[213]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \data_reduced_out[214]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \data_reduced_out[215]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \data_reduced_out[216]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \data_reduced_out[217]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \data_reduced_out[218]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \data_reduced_out[219]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \data_reduced_out[220]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \data_reduced_out[221]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \data_reduced_out[222]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \data_reduced_out[223]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \data_reduced_out[240]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \data_reduced_out[241]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \data_reduced_out[242]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \data_reduced_out[243]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \data_reduced_out[244]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \data_reduced_out[245]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \data_reduced_out[246]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \data_reduced_out[247]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \data_reduced_out[248]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \data_reduced_out[249]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \data_reduced_out[250]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \data_reduced_out[251]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \data_reduced_out[252]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \data_reduced_out[253]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \data_reduced_out[254]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \data_reduced_out[255]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \data_reduced_out[96]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair471";
begin
  data_reduced_out(239 downto 0) <= \^data_reduced_out\(239 downto 0);
  \diff_pipeline[15]_23\(2 downto 0) <= \^diff_pipeline[15]_23\(2 downto 0);
\data_diff_out_reg[0]_compressor_gen_reduce_c_12\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_reg[0]\,
      Q => \data_diff_out_reg[0]\,
      R => '0'
    );
\data_diff_out_reg[10]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[10]_0\,
      Q => \data_diff_out_reg[10]\,
      R => '0'
    );
\data_diff_out_reg[11]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[11]_0\,
      Q => \data_diff_out_reg[11]\,
      R => '0'
    );
\data_diff_out_reg[12]_compressor_gen_reduce_c_0\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[12]_0\,
      Q => \data_diff_out_reg[12]\,
      R => '0'
    );
\data_diff_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_2\,
      D => \diff_pipeline[14]_21\(0),
      Q => \^diff_pipeline[15]_23\(0)
    );
\data_diff_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => \diff_pipeline[14]_21\(1),
      Q => \^diff_pipeline[15]_23\(1)
    );
\data_diff_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_diff_out_reg[15]_compressor_gen_reduce_c_12\,
      Q => \^diff_pipeline[15]_23\(2)
    );
\data_diff_out_reg[15]_rep\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_diff_out_reg[15]_compressor_gen_reduce_c_12_0\,
      Q => \data_reduced_out_reg[128]_0\
    );
\data_diff_out_reg[15]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_diff_out_reg[15]_compressor_gen_reduce_c_12_1\,
      Q => \data_reduced_out_reg[56]_0\
    );
\data_diff_out_reg[1]_compressor_gen_reduce_c_11\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[1]_0\,
      Q => \data_diff_out_reg[1]\,
      R => '0'
    );
\data_diff_out_reg[2]_compressor_gen_reduce_c_10\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[2]_0\,
      Q => \data_diff_out_reg[2]\,
      R => '0'
    );
\data_diff_out_reg[3]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[3]_0\,
      Q => \data_diff_out_reg[3]\,
      R => '0'
    );
\data_diff_out_reg[4]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[4]_0\,
      Q => \data_diff_out_reg[4]\,
      R => '0'
    );
\data_diff_out_reg[5]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[5]_0\,
      Q => \data_diff_out_reg[5]\,
      R => '0'
    );
\data_diff_out_reg[6]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[6]_0\,
      Q => \data_diff_out_reg[6]\,
      R => '0'
    );
\data_diff_out_reg[7]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[7]_0\,
      Q => \data_diff_out_reg[7]\,
      R => '0'
    );
\data_diff_out_reg[8]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[8]_0\,
      Q => \data_diff_out_reg[8]\,
      R => '0'
    );
\data_diff_out_reg[9]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_diff_out_reg[9]_0\,
      Q => \data_diff_out_reg[9]\,
      R => '0'
    );
\data_out_reg[240]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[240]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(0)
    );
\data_out_reg[241]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[241]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(1)
    );
\data_out_reg[242]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[242]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(2)
    );
\data_out_reg[243]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[243]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(3)
    );
\data_out_reg[244]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[244]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(4)
    );
\data_out_reg[245]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[245]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(5)
    );
\data_out_reg[246]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[246]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(6)
    );
\data_out_reg[247]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[247]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(7)
    );
\data_out_reg[248]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[248]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(8)
    );
\data_out_reg[249]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[249]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(9)
    );
\data_out_reg[250]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[250]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(10)
    );
\data_out_reg[251]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[251]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(11)
    );
\data_out_reg[252]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[252]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(12)
    );
\data_out_reg[253]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[253]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(13)
    );
\data_out_reg[254]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[254]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(14)
    );
\data_out_reg[255]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_out_reg[255]_compressor_gen_reduce_c_11\,
      Q => \data_pipeline[15]_24\(15)
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(0),
      I1 => \data_reduced_out_reg[223]_0\(0),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(84),
      I1 => \data_reduced_out_reg[223]_0\(100),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(100)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(85),
      I1 => \data_reduced_out_reg[223]_0\(101),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(101)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(86),
      I1 => \data_reduced_out_reg[223]_0\(102),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(102)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(87),
      I1 => \data_reduced_out_reg[223]_0\(103),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(103)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(88),
      I1 => \data_reduced_out_reg[223]_0\(104),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(104)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(89),
      I1 => \data_reduced_out_reg[223]_0\(105),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(105)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(90),
      I1 => \data_reduced_out_reg[223]_0\(106),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(106)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(91),
      I1 => \data_reduced_out_reg[223]_0\(107),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(107)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(92),
      I1 => \data_reduced_out_reg[223]_0\(108),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(108)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(93),
      I1 => \data_reduced_out_reg[223]_0\(109),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(109)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(10),
      I1 => \data_reduced_out_reg[223]_0\(10),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(94),
      I1 => \data_reduced_out_reg[223]_0\(110),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(110)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(95),
      I1 => \data_reduced_out_reg[223]_0\(111),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(111)
    );
\data_reduced_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(96),
      I1 => \data_reduced_out_reg[223]_0\(112),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(112)
    );
\data_reduced_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(97),
      I1 => \data_reduced_out_reg[223]_0\(113),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(113)
    );
\data_reduced_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(98),
      I1 => \data_reduced_out_reg[223]_0\(114),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(114)
    );
\data_reduced_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(99),
      I1 => \data_reduced_out_reg[223]_0\(115),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(115)
    );
\data_reduced_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(100),
      I1 => \data_reduced_out_reg[223]_0\(116),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(116)
    );
\data_reduced_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(101),
      I1 => \data_reduced_out_reg[223]_0\(117),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(117)
    );
\data_reduced_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(102),
      I1 => \data_reduced_out_reg[223]_0\(118),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(118)
    );
\data_reduced_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(103),
      I1 => \data_reduced_out_reg[223]_0\(119),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(119)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(11),
      I1 => \data_reduced_out_reg[223]_0\(11),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(11)
    );
\data_reduced_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(104),
      I1 => \data_reduced_out_reg[223]_0\(120),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(120)
    );
\data_reduced_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(105),
      I1 => \data_reduced_out_reg[223]_0\(121),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(121)
    );
\data_reduced_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(106),
      I1 => \data_reduced_out_reg[223]_0\(122),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(122)
    );
\data_reduced_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(107),
      I1 => \data_reduced_out_reg[223]_0\(123),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(123)
    );
\data_reduced_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(108),
      I1 => \data_reduced_out_reg[223]_0\(124),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(124)
    );
\data_reduced_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(109),
      I1 => \data_reduced_out_reg[223]_0\(125),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(125)
    );
\data_reduced_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(110),
      I1 => \data_reduced_out_reg[223]_0\(126),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(126)
    );
\data_reduced_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(111),
      I1 => \data_reduced_out_reg[223]_0\(127),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(127)
    );
\data_reduced_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(112),
      I1 => \data_reduced_out_reg[223]_0\(128),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(128)
    );
\data_reduced_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(113),
      I1 => \data_reduced_out_reg[223]_0\(129),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(129)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(12),
      I1 => \data_reduced_out_reg[223]_0\(12),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(12)
    );
\data_reduced_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(114),
      I1 => \data_reduced_out_reg[223]_0\(130),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(130)
    );
\data_reduced_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(115),
      I1 => \data_reduced_out_reg[223]_0\(131),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(131)
    );
\data_reduced_out[131]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \state_reg[1]\,
      O => \data_reduced_out[131]_i_2_n_0\
    );
\data_reduced_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(116),
      I1 => \data_reduced_out_reg[223]_0\(132),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(132)
    );
\data_reduced_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(117),
      I1 => \data_reduced_out_reg[223]_0\(133),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(133)
    );
\data_reduced_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(118),
      I1 => \data_reduced_out_reg[223]_0\(134),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(134)
    );
\data_reduced_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(119),
      I1 => \data_reduced_out_reg[223]_0\(135),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(135)
    );
\data_reduced_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(120),
      I1 => \data_reduced_out_reg[223]_0\(136),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(136)
    );
\data_reduced_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(121),
      I1 => \data_reduced_out_reg[223]_0\(137),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(137)
    );
\data_reduced_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(122),
      I1 => \data_reduced_out_reg[223]_0\(138),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(138)
    );
\data_reduced_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(123),
      I1 => \data_reduced_out_reg[223]_0\(139),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(139)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(13),
      I1 => \data_reduced_out_reg[223]_0\(13),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(13)
    );
\data_reduced_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(124),
      I1 => \data_reduced_out_reg[223]_0\(140),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(140)
    );
\data_reduced_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(125),
      I1 => \data_reduced_out_reg[223]_0\(141),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(141)
    );
\data_reduced_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(126),
      I1 => \data_reduced_out_reg[223]_0\(142),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(142)
    );
\data_reduced_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(127),
      I1 => \data_reduced_out_reg[223]_0\(143),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(143)
    );
\data_reduced_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(128),
      I1 => \data_reduced_out_reg[223]_0\(144),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(144)
    );
\data_reduced_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(129),
      I1 => \data_reduced_out_reg[223]_0\(145),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(145)
    );
\data_reduced_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(130),
      I1 => \data_reduced_out_reg[223]_0\(146),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(146)
    );
\data_reduced_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(131),
      I1 => \data_reduced_out_reg[223]_0\(147),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(147)
    );
\data_reduced_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(132),
      I1 => \data_reduced_out_reg[223]_0\(148),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(148)
    );
\data_reduced_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(133),
      I1 => \data_reduced_out_reg[223]_0\(149),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(149)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(14),
      I1 => \data_reduced_out_reg[223]_0\(14),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(14)
    );
\data_reduced_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(134),
      I1 => \data_reduced_out_reg[223]_0\(150),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(150)
    );
\data_reduced_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(135),
      I1 => \data_reduced_out_reg[223]_0\(151),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(151)
    );
\data_reduced_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(136),
      I1 => \data_reduced_out_reg[223]_0\(152),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(152)
    );
\data_reduced_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(137),
      I1 => \data_reduced_out_reg[223]_0\(153),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(153)
    );
\data_reduced_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(138),
      I1 => \data_reduced_out_reg[223]_0\(154),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(154)
    );
\data_reduced_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(139),
      I1 => \data_reduced_out_reg[223]_0\(155),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(155)
    );
\data_reduced_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(140),
      I1 => \data_reduced_out_reg[223]_0\(156),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(156)
    );
\data_reduced_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(141),
      I1 => \data_reduced_out_reg[223]_0\(157),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(157)
    );
\data_reduced_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(142),
      I1 => \data_reduced_out_reg[223]_0\(158),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(158)
    );
\data_reduced_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(143),
      I1 => \data_reduced_out_reg[223]_0\(159),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(159)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(15),
      I1 => \data_reduced_out_reg[223]_0\(15),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(15)
    );
\data_reduced_out[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(144),
      I1 => \data_reduced_out_reg[223]_0\(160),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(160)
    );
\data_reduced_out[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(145),
      I1 => \data_reduced_out_reg[223]_0\(161),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(161)
    );
\data_reduced_out[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(146),
      I1 => \data_reduced_out_reg[223]_0\(162),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(162)
    );
\data_reduced_out[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(147),
      I1 => \data_reduced_out_reg[223]_0\(163),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(163)
    );
\data_reduced_out[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(148),
      I1 => \data_reduced_out_reg[223]_0\(164),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(164)
    );
\data_reduced_out[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(149),
      I1 => \data_reduced_out_reg[223]_0\(165),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(165)
    );
\data_reduced_out[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(150),
      I1 => \data_reduced_out_reg[223]_0\(166),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(166)
    );
\data_reduced_out[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(151),
      I1 => \data_reduced_out_reg[223]_0\(167),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(167)
    );
\data_reduced_out[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(152),
      I1 => \data_reduced_out_reg[223]_0\(168),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(168)
    );
\data_reduced_out[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(153),
      I1 => \data_reduced_out_reg[223]_0\(169),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(169)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(0),
      I1 => \data_reduced_out_reg[223]_0\(16),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(16)
    );
\data_reduced_out[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(154),
      I1 => \data_reduced_out_reg[223]_0\(170),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(170)
    );
\data_reduced_out[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(155),
      I1 => \data_reduced_out_reg[223]_0\(171),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(171)
    );
\data_reduced_out[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(156),
      I1 => \data_reduced_out_reg[223]_0\(172),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(172)
    );
\data_reduced_out[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(157),
      I1 => \data_reduced_out_reg[223]_0\(173),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(173)
    );
\data_reduced_out[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(158),
      I1 => \data_reduced_out_reg[223]_0\(174),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(174)
    );
\data_reduced_out[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(159),
      I1 => \data_reduced_out_reg[223]_0\(175),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(175)
    );
\data_reduced_out[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(160),
      I1 => \data_reduced_out_reg[223]_0\(176),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(176)
    );
\data_reduced_out[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(161),
      I1 => \data_reduced_out_reg[223]_0\(177),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(177)
    );
\data_reduced_out[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(162),
      I1 => \data_reduced_out_reg[223]_0\(178),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(178)
    );
\data_reduced_out[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(163),
      I1 => \data_reduced_out_reg[223]_0\(179),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(179)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(1),
      I1 => \data_reduced_out_reg[223]_0\(17),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(17)
    );
\data_reduced_out[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(164),
      I1 => \data_reduced_out_reg[223]_0\(180),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(180)
    );
\data_reduced_out[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(165),
      I1 => \data_reduced_out_reg[223]_0\(181),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(181)
    );
\data_reduced_out[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(166),
      I1 => \data_reduced_out_reg[223]_0\(182),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(182)
    );
\data_reduced_out[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(167),
      I1 => \data_reduced_out_reg[223]_0\(183),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(183)
    );
\data_reduced_out[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(168),
      I1 => \data_reduced_out_reg[223]_0\(184),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(184)
    );
\data_reduced_out[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(169),
      I1 => \data_reduced_out_reg[223]_0\(185),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(185)
    );
\data_reduced_out[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(170),
      I1 => \data_reduced_out_reg[223]_0\(186),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(186)
    );
\data_reduced_out[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(171),
      I1 => \data_reduced_out_reg[223]_0\(187),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(187)
    );
\data_reduced_out[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(172),
      I1 => \data_reduced_out_reg[223]_0\(188),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(188)
    );
\data_reduced_out[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(173),
      I1 => \data_reduced_out_reg[223]_0\(189),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(189)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(2),
      I1 => \data_reduced_out_reg[223]_0\(18),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(18)
    );
\data_reduced_out[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(174),
      I1 => \data_reduced_out_reg[223]_0\(190),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(190)
    );
\data_reduced_out[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(175),
      I1 => \data_reduced_out_reg[223]_0\(191),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(191)
    );
\data_reduced_out[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(176),
      I1 => \data_reduced_out_reg[223]_0\(192),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(192)
    );
\data_reduced_out[193]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(177),
      I1 => \data_reduced_out_reg[223]_0\(193),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(193)
    );
\data_reduced_out[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(178),
      I1 => \data_reduced_out_reg[223]_0\(194),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(194)
    );
\data_reduced_out[195]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(179),
      I1 => \data_reduced_out_reg[223]_0\(195),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(195)
    );
\data_reduced_out[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(180),
      I1 => \data_reduced_out_reg[223]_0\(196),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(196)
    );
\data_reduced_out[197]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(181),
      I1 => \data_reduced_out_reg[223]_0\(197),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(197)
    );
\data_reduced_out[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(182),
      I1 => \data_reduced_out_reg[223]_0\(198),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(198)
    );
\data_reduced_out[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(183),
      I1 => \data_reduced_out_reg[223]_0\(199),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(199)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(3),
      I1 => \data_reduced_out_reg[223]_0\(19),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(1),
      I1 => \data_reduced_out_reg[223]_0\(1),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(1)
    );
\data_reduced_out[200]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(184),
      I1 => \data_reduced_out_reg[223]_0\(200),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(200)
    );
\data_reduced_out[201]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(185),
      I1 => \data_reduced_out_reg[223]_0\(201),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(201)
    );
\data_reduced_out[202]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(186),
      I1 => \data_reduced_out_reg[223]_0\(202),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(202)
    );
\data_reduced_out[203]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(187),
      I1 => \data_reduced_out_reg[223]_0\(203),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(203)
    );
\data_reduced_out[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(188),
      I1 => \data_reduced_out_reg[223]_0\(204),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(204)
    );
\data_reduced_out[205]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(189),
      I1 => \data_reduced_out_reg[223]_0\(205),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(205)
    );
\data_reduced_out[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(190),
      I1 => \data_reduced_out_reg[223]_0\(206),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(206)
    );
\data_reduced_out[207]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(191),
      I1 => \data_reduced_out_reg[223]_0\(207),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(207)
    );
\data_reduced_out[208]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(192),
      I1 => \data_reduced_out_reg[223]_0\(208),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(208)
    );
\data_reduced_out[209]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(193),
      I1 => \data_reduced_out_reg[223]_0\(209),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(209)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(4),
      I1 => \data_reduced_out_reg[223]_0\(20),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(20)
    );
\data_reduced_out[210]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(194),
      I1 => \data_reduced_out_reg[223]_0\(210),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(210)
    );
\data_reduced_out[211]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(195),
      I1 => \data_reduced_out_reg[223]_0\(211),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(211)
    );
\data_reduced_out[212]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(196),
      I1 => \data_reduced_out_reg[223]_0\(212),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(212)
    );
\data_reduced_out[213]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(197),
      I1 => \data_reduced_out_reg[223]_0\(213),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(213)
    );
\data_reduced_out[214]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(198),
      I1 => \data_reduced_out_reg[223]_0\(214),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(214)
    );
\data_reduced_out[215]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(199),
      I1 => \data_reduced_out_reg[223]_0\(215),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(215)
    );
\data_reduced_out[216]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(200),
      I1 => \data_reduced_out_reg[223]_0\(216),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(216)
    );
\data_reduced_out[217]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(201),
      I1 => \data_reduced_out_reg[223]_0\(217),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(217)
    );
\data_reduced_out[218]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(202),
      I1 => \data_reduced_out_reg[223]_0\(218),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(218)
    );
\data_reduced_out[219]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(203),
      I1 => \data_reduced_out_reg[223]_0\(219),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(219)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(5),
      I1 => \data_reduced_out_reg[223]_0\(21),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(21)
    );
\data_reduced_out[220]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(204),
      I1 => \data_reduced_out_reg[223]_0\(220),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(220)
    );
\data_reduced_out[221]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(205),
      I1 => \data_reduced_out_reg[223]_0\(221),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(221)
    );
\data_reduced_out[222]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(206),
      I1 => \data_reduced_out_reg[223]_0\(222),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(222)
    );
\data_reduced_out[223]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(207),
      I1 => \data_reduced_out_reg[223]_0\(223),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(223)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(6),
      I1 => \data_reduced_out_reg[223]_0\(22),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(22)
    );
\data_reduced_out[239]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \state_reg[1]\,
      O => \data_reduced_out[239]_i_2_n_0\
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(7),
      I1 => \data_reduced_out_reg[223]_0\(23),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(23)
    );
\data_reduced_out[240]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(224),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(0)
    );
\data_reduced_out[241]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(225),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(1)
    );
\data_reduced_out[242]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(226),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(2)
    );
\data_reduced_out[243]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(227),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(3)
    );
\data_reduced_out[244]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(228),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(4)
    );
\data_reduced_out[245]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(229),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(5)
    );
\data_reduced_out[246]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(230),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(6)
    );
\data_reduced_out[247]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(231),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(7)
    );
\data_reduced_out[248]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(232),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(8)
    );
\data_reduced_out[249]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(233),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(9)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(8),
      I1 => \data_reduced_out_reg[223]_0\(24),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(24)
    );
\data_reduced_out[250]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(234),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(10)
    );
\data_reduced_out[251]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(235),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(11)
    );
\data_reduced_out[252]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(236),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(12)
    );
\data_reduced_out[253]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(237),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(13)
    );
\data_reduced_out[254]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(238),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(14)
    );
\data_reduced_out[255]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(239),
      I1 => \^diff_pipeline[15]_23\(2),
      O => D(15)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(9),
      I1 => \data_reduced_out_reg[223]_0\(25),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(10),
      I1 => \data_reduced_out_reg[223]_0\(26),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(11),
      I1 => \data_reduced_out_reg[223]_0\(27),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(12),
      I1 => \data_reduced_out_reg[223]_0\(28),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(13),
      I1 => \data_reduced_out_reg[223]_0\(29),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(2),
      I1 => \data_reduced_out_reg[223]_0\(2),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(14),
      I1 => \data_reduced_out_reg[223]_0\(30),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(15),
      I1 => \data_reduced_out_reg[223]_0\(31),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(16),
      I1 => \data_reduced_out_reg[223]_0\(32),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(17),
      I1 => \data_reduced_out_reg[223]_0\(33),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(18),
      I1 => \data_reduced_out_reg[223]_0\(34),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(19),
      I1 => \data_reduced_out_reg[223]_0\(35),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(20),
      I1 => \data_reduced_out_reg[223]_0\(36),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(21),
      I1 => \data_reduced_out_reg[223]_0\(37),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(22),
      I1 => \data_reduced_out_reg[223]_0\(38),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(23),
      I1 => \data_reduced_out_reg[223]_0\(39),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(3),
      I1 => \data_reduced_out_reg[223]_0\(3),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(24),
      I1 => \data_reduced_out_reg[223]_0\(40),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(25),
      I1 => \data_reduced_out_reg[223]_0\(41),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(26),
      I1 => \data_reduced_out_reg[223]_0\(42),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(27),
      I1 => \data_reduced_out_reg[223]_0\(43),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(28),
      I1 => \data_reduced_out_reg[223]_0\(44),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(29),
      I1 => \data_reduced_out_reg[223]_0\(45),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(30),
      I1 => \data_reduced_out_reg[223]_0\(46),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(31),
      I1 => \data_reduced_out_reg[223]_0\(47),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(32),
      I1 => \data_reduced_out_reg[223]_0\(48),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(33),
      I1 => \data_reduced_out_reg[223]_0\(49),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(4),
      I1 => \data_reduced_out_reg[223]_0\(4),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(34),
      I1 => \data_reduced_out_reg[223]_0\(50),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(35),
      I1 => \data_reduced_out_reg[223]_0\(51),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(36),
      I1 => \data_reduced_out_reg[223]_0\(52),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(37),
      I1 => \data_reduced_out_reg[223]_0\(53),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(38),
      I1 => \data_reduced_out_reg[223]_0\(54),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(39),
      I1 => \data_reduced_out_reg[223]_0\(55),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(40),
      I1 => \data_reduced_out_reg[223]_0\(56),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(41),
      I1 => \data_reduced_out_reg[223]_0\(57),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(42),
      I1 => \data_reduced_out_reg[223]_0\(58),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(43),
      I1 => \data_reduced_out_reg[223]_0\(59),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(5),
      I1 => \data_reduced_out_reg[223]_0\(5),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(44),
      I1 => \data_reduced_out_reg[223]_0\(60),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(45),
      I1 => \data_reduced_out_reg[223]_0\(61),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(46),
      I1 => \data_reduced_out_reg[223]_0\(62),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(47),
      I1 => \data_reduced_out_reg[223]_0\(63),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(48),
      I1 => \data_reduced_out_reg[223]_0\(64),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(49),
      I1 => \data_reduced_out_reg[223]_0\(65),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(50),
      I1 => \data_reduced_out_reg[223]_0\(66),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(51),
      I1 => \data_reduced_out_reg[223]_0\(67),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(52),
      I1 => \data_reduced_out_reg[223]_0\(68),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(53),
      I1 => \data_reduced_out_reg[223]_0\(69),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(6),
      I1 => \data_reduced_out_reg[223]_0\(6),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(54),
      I1 => \data_reduced_out_reg[223]_0\(70),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(55),
      I1 => \data_reduced_out_reg[223]_0\(71),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(56),
      I1 => \data_reduced_out_reg[223]_0\(72),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(57),
      I1 => \data_reduced_out_reg[223]_0\(73),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(58),
      I1 => \data_reduced_out_reg[223]_0\(74),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(59),
      I1 => \data_reduced_out_reg[223]_0\(75),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(60),
      I1 => \data_reduced_out_reg[223]_0\(76),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(61),
      I1 => \data_reduced_out_reg[223]_0\(77),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(62),
      I1 => \data_reduced_out_reg[223]_0\(78),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(63),
      I1 => \data_reduced_out_reg[223]_0\(79),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(7),
      I1 => \data_reduced_out_reg[223]_0\(7),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(64),
      I1 => \data_reduced_out_reg[223]_0\(80),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(65),
      I1 => \data_reduced_out_reg[223]_0\(81),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(66),
      I1 => \data_reduced_out_reg[223]_0\(82),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(67),
      I1 => \data_reduced_out_reg[223]_0\(83),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(68),
      I1 => \data_reduced_out_reg[223]_0\(84),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(69),
      I1 => \data_reduced_out_reg[223]_0\(85),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(70),
      I1 => \data_reduced_out_reg[223]_0\(86),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(71),
      I1 => \data_reduced_out_reg[223]_0\(87),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(72),
      I1 => \data_reduced_out_reg[223]_0\(88),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(73),
      I1 => \data_reduced_out_reg[223]_0\(89),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(8),
      I1 => \data_reduced_out_reg[223]_0\(8),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(74),
      I1 => \data_reduced_out_reg[223]_0\(90),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(75),
      I1 => \data_reduced_out_reg[223]_0\(91),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(76),
      I1 => \data_reduced_out_reg[223]_0\(92),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(77),
      I1 => \data_reduced_out_reg[223]_0\(93),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(78),
      I1 => \data_reduced_out_reg[223]_0\(94),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(79),
      I1 => \data_reduced_out_reg[223]_0\(95),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(95)
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(80),
      I1 => \data_reduced_out_reg[223]_0\(96),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(96)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(81),
      I1 => \data_reduced_out_reg[223]_0\(97),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(97)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(82),
      I1 => \data_reduced_out_reg[223]_0\(98),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(98)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[223]_0\(83),
      I1 => \data_reduced_out_reg[223]_0\(99),
      I2 => \data_diff_out_reg[14]_rep\,
      O => p_0_in(99)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[14]_22\(9),
      I1 => \data_reduced_out_reg[223]_0\(9),
      I2 => \diff_pipeline[14]_21\(1),
      O => p_0_in(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(100),
      Q => \^data_reduced_out\(100)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(101),
      Q => \^data_reduced_out\(101)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(102),
      Q => \^data_reduced_out\(102)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(103),
      Q => \^data_reduced_out\(103)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(104),
      Q => \^data_reduced_out\(104)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(105),
      Q => \^data_reduced_out\(105)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(106),
      Q => \^data_reduced_out\(106)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(107),
      Q => \^data_reduced_out\(107)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(108),
      Q => \^data_reduced_out\(108)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(109),
      Q => \^data_reduced_out\(109)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(110),
      Q => \^data_reduced_out\(110)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(111),
      Q => \^data_reduced_out\(111)
    );
\data_reduced_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(112),
      Q => \^data_reduced_out\(112)
    );
\data_reduced_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(113),
      Q => \^data_reduced_out\(113)
    );
\data_reduced_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(114),
      Q => \^data_reduced_out\(114)
    );
\data_reduced_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(115),
      Q => \^data_reduced_out\(115)
    );
\data_reduced_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(116),
      Q => \^data_reduced_out\(116)
    );
\data_reduced_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(117),
      Q => \^data_reduced_out\(117)
    );
\data_reduced_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(118),
      Q => \^data_reduced_out\(118)
    );
\data_reduced_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(119),
      Q => \^data_reduced_out\(119)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(120),
      Q => \^data_reduced_out\(120)
    );
\data_reduced_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(121),
      Q => \^data_reduced_out\(121)
    );
\data_reduced_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(122),
      Q => \^data_reduced_out\(122)
    );
\data_reduced_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(123),
      Q => \^data_reduced_out\(123)
    );
\data_reduced_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(124),
      Q => \^data_reduced_out\(124)
    );
\data_reduced_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(125),
      Q => \^data_reduced_out\(125)
    );
\data_reduced_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(126),
      Q => \^data_reduced_out\(126)
    );
\data_reduced_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(127),
      Q => \^data_reduced_out\(127)
    );
\data_reduced_out_reg[128]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(128),
      Q => \^data_reduced_out\(128)
    );
\data_reduced_out_reg[129]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(129),
      Q => \^data_reduced_out\(129)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[130]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(130),
      Q => \^data_reduced_out\(130)
    );
\data_reduced_out_reg[131]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(131),
      Q => \^data_reduced_out\(131)
    );
\data_reduced_out_reg[132]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(132),
      Q => \^data_reduced_out\(132)
    );
\data_reduced_out_reg[133]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(133),
      Q => \^data_reduced_out\(133)
    );
\data_reduced_out_reg[134]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(134),
      Q => \^data_reduced_out\(134)
    );
\data_reduced_out_reg[135]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(135),
      Q => \^data_reduced_out\(135)
    );
\data_reduced_out_reg[136]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(136),
      Q => \^data_reduced_out\(136)
    );
\data_reduced_out_reg[137]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(137),
      Q => \^data_reduced_out\(137)
    );
\data_reduced_out_reg[138]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(138),
      Q => \^data_reduced_out\(138)
    );
\data_reduced_out_reg[139]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(139),
      Q => \^data_reduced_out\(139)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[140]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(140),
      Q => \^data_reduced_out\(140)
    );
\data_reduced_out_reg[141]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(141),
      Q => \^data_reduced_out\(141)
    );
\data_reduced_out_reg[142]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(142),
      Q => \^data_reduced_out\(142)
    );
\data_reduced_out_reg[143]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(143),
      Q => \^data_reduced_out\(143)
    );
\data_reduced_out_reg[144]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(144),
      Q => \^data_reduced_out\(144)
    );
\data_reduced_out_reg[145]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(145),
      Q => \^data_reduced_out\(145)
    );
\data_reduced_out_reg[146]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(146),
      Q => \^data_reduced_out\(146)
    );
\data_reduced_out_reg[147]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(147),
      Q => \^data_reduced_out\(147)
    );
\data_reduced_out_reg[148]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(148),
      Q => \^data_reduced_out\(148)
    );
\data_reduced_out_reg[149]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(149),
      Q => \^data_reduced_out\(149)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[150]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(150),
      Q => \^data_reduced_out\(150)
    );
\data_reduced_out_reg[151]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(151),
      Q => \^data_reduced_out\(151)
    );
\data_reduced_out_reg[152]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(152),
      Q => \^data_reduced_out\(152)
    );
\data_reduced_out_reg[153]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(153),
      Q => \^data_reduced_out\(153)
    );
\data_reduced_out_reg[154]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(154),
      Q => \^data_reduced_out\(154)
    );
\data_reduced_out_reg[155]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(155),
      Q => \^data_reduced_out\(155)
    );
\data_reduced_out_reg[156]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(156),
      Q => \^data_reduced_out\(156)
    );
\data_reduced_out_reg[157]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(157),
      Q => \^data_reduced_out\(157)
    );
\data_reduced_out_reg[158]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(158),
      Q => \^data_reduced_out\(158)
    );
\data_reduced_out_reg[159]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(159),
      Q => \^data_reduced_out\(159)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[160]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(160),
      Q => \^data_reduced_out\(160)
    );
\data_reduced_out_reg[161]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(161),
      Q => \^data_reduced_out\(161)
    );
\data_reduced_out_reg[162]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(162),
      Q => \^data_reduced_out\(162)
    );
\data_reduced_out_reg[163]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(163),
      Q => \^data_reduced_out\(163)
    );
\data_reduced_out_reg[164]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(164),
      Q => \^data_reduced_out\(164)
    );
\data_reduced_out_reg[165]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(165),
      Q => \^data_reduced_out\(165)
    );
\data_reduced_out_reg[166]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(166),
      Q => \^data_reduced_out\(166)
    );
\data_reduced_out_reg[167]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(167),
      Q => \^data_reduced_out\(167)
    );
\data_reduced_out_reg[168]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(168),
      Q => \^data_reduced_out\(168)
    );
\data_reduced_out_reg[169]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(169),
      Q => \^data_reduced_out\(169)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[170]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(170),
      Q => \^data_reduced_out\(170)
    );
\data_reduced_out_reg[171]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(171),
      Q => \^data_reduced_out\(171)
    );
\data_reduced_out_reg[172]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(172),
      Q => \^data_reduced_out\(172)
    );
\data_reduced_out_reg[173]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(173),
      Q => \^data_reduced_out\(173)
    );
\data_reduced_out_reg[174]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(174),
      Q => \^data_reduced_out\(174)
    );
\data_reduced_out_reg[175]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(175),
      Q => \^data_reduced_out\(175)
    );
\data_reduced_out_reg[176]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(176),
      Q => \^data_reduced_out\(176)
    );
\data_reduced_out_reg[177]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(177),
      Q => \^data_reduced_out\(177)
    );
\data_reduced_out_reg[178]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(178),
      Q => \^data_reduced_out\(178)
    );
\data_reduced_out_reg[179]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(179),
      Q => \^data_reduced_out\(179)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[180]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(180),
      Q => \^data_reduced_out\(180)
    );
\data_reduced_out_reg[181]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(181),
      Q => \^data_reduced_out\(181)
    );
\data_reduced_out_reg[182]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(182),
      Q => \^data_reduced_out\(182)
    );
\data_reduced_out_reg[183]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(183),
      Q => \^data_reduced_out\(183)
    );
\data_reduced_out_reg[184]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(184),
      Q => \^data_reduced_out\(184)
    );
\data_reduced_out_reg[185]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(185),
      Q => \^data_reduced_out\(185)
    );
\data_reduced_out_reg[186]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(186),
      Q => \^data_reduced_out\(186)
    );
\data_reduced_out_reg[187]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(187),
      Q => \^data_reduced_out\(187)
    );
\data_reduced_out_reg[188]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(188),
      Q => \^data_reduced_out\(188)
    );
\data_reduced_out_reg[189]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(189),
      Q => \^data_reduced_out\(189)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[190]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(190),
      Q => \^data_reduced_out\(190)
    );
\data_reduced_out_reg[191]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(191),
      Q => \^data_reduced_out\(191)
    );
\data_reduced_out_reg[192]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(192),
      Q => \^data_reduced_out\(192)
    );
\data_reduced_out_reg[193]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(193),
      Q => \^data_reduced_out\(193)
    );
\data_reduced_out_reg[194]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(194),
      Q => \^data_reduced_out\(194)
    );
\data_reduced_out_reg[195]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(195),
      Q => \^data_reduced_out\(195)
    );
\data_reduced_out_reg[196]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(196),
      Q => \^data_reduced_out\(196)
    );
\data_reduced_out_reg[197]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(197),
      Q => \^data_reduced_out\(197)
    );
\data_reduced_out_reg[198]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(198),
      Q => \^data_reduced_out\(198)
    );
\data_reduced_out_reg[199]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(199),
      Q => \^data_reduced_out\(199)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[200]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(200),
      Q => \^data_reduced_out\(200)
    );
\data_reduced_out_reg[201]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(201),
      Q => \^data_reduced_out\(201)
    );
\data_reduced_out_reg[202]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(202),
      Q => \^data_reduced_out\(202)
    );
\data_reduced_out_reg[203]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(203),
      Q => \^data_reduced_out\(203)
    );
\data_reduced_out_reg[204]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(204),
      Q => \^data_reduced_out\(204)
    );
\data_reduced_out_reg[205]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(205),
      Q => \^data_reduced_out\(205)
    );
\data_reduced_out_reg[206]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(206),
      Q => \^data_reduced_out\(206)
    );
\data_reduced_out_reg[207]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(207),
      Q => \^data_reduced_out\(207)
    );
\data_reduced_out_reg[208]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(208),
      Q => \^data_reduced_out\(208)
    );
\data_reduced_out_reg[209]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(209),
      Q => \^data_reduced_out\(209)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[210]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(210),
      Q => \^data_reduced_out\(210)
    );
\data_reduced_out_reg[211]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(211),
      Q => \^data_reduced_out\(211)
    );
\data_reduced_out_reg[212]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(212),
      Q => \^data_reduced_out\(212)
    );
\data_reduced_out_reg[213]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(213),
      Q => \^data_reduced_out\(213)
    );
\data_reduced_out_reg[214]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(214),
      Q => \^data_reduced_out\(214)
    );
\data_reduced_out_reg[215]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(215),
      Q => \^data_reduced_out\(215)
    );
\data_reduced_out_reg[216]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(216),
      Q => \^data_reduced_out\(216)
    );
\data_reduced_out_reg[217]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(217),
      Q => \^data_reduced_out\(217)
    );
\data_reduced_out_reg[218]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(218),
      Q => \^data_reduced_out\(218)
    );
\data_reduced_out_reg[219]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(219),
      Q => \^data_reduced_out\(219)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[220]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(220),
      Q => \^data_reduced_out\(220)
    );
\data_reduced_out_reg[221]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(221),
      Q => \^data_reduced_out\(221)
    );
\data_reduced_out_reg[222]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(222),
      Q => \^data_reduced_out\(222)
    );
\data_reduced_out_reg[223]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => p_0_in(223),
      Q => \^data_reduced_out\(223)
    );
\data_reduced_out_reg[224]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(0),
      Q => \^data_reduced_out\(224)
    );
\data_reduced_out_reg[225]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(1),
      Q => \^data_reduced_out\(225)
    );
\data_reduced_out_reg[226]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(2),
      Q => \^data_reduced_out\(226)
    );
\data_reduced_out_reg[227]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(3),
      Q => \^data_reduced_out\(227)
    );
\data_reduced_out_reg[228]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(4),
      Q => \^data_reduced_out\(228)
    );
\data_reduced_out_reg[229]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(5),
      Q => \^data_reduced_out\(229)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[230]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(6),
      Q => \^data_reduced_out\(230)
    );
\data_reduced_out_reg[231]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(7),
      Q => \^data_reduced_out\(231)
    );
\data_reduced_out_reg[232]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(8),
      Q => \^data_reduced_out\(232)
    );
\data_reduced_out_reg[233]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(9),
      Q => \^data_reduced_out\(233)
    );
\data_reduced_out_reg[234]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(10),
      Q => \^data_reduced_out\(234)
    );
\data_reduced_out_reg[235]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(11),
      Q => \^data_reduced_out\(235)
    );
\data_reduced_out_reg[236]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(12),
      Q => \^data_reduced_out\(236)
    );
\data_reduced_out_reg[237]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(13),
      Q => \^data_reduced_out\(237)
    );
\data_reduced_out_reg[238]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(14),
      Q => \^data_reduced_out\(238)
    );
\data_reduced_out_reg[239]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[239]_i_2_n_0\,
      D => \data_reduced_out_reg[223]_1\(15),
      Q => \^data_reduced_out\(239)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(80),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(81),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(82),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(83),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(84),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(85),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(86),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(87),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(88),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(89),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(90),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(91),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(92),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(93),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(94),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(95),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(96),
      Q => \^data_reduced_out\(96)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(97),
      Q => \^data_reduced_out\(97)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(98),
      Q => \^data_reduced_out\(98)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[131]_i_2_n_0\,
      D => p_0_in(99),
      Q => \^data_reduced_out\(99)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized14\ is
  port (
    din : out STD_LOGIC_VECTOR ( 271 downto 0 );
    \data_reduced_out_reg[2]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wr_en_hold_reg : out STD_LOGIC;
    \data_reduced_out_reg[200]_0\ : out STD_LOGIC;
    \data_diff_out_reg[12]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_diff_out_reg[11]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_diff_out_reg[10]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_diff_out_reg[9]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_diff_out_reg[8]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_diff_out_reg[7]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_diff_out_reg[6]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_diff_out_reg[5]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_diff_out_reg[4]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    \data_diff_out_reg[3]_compressor_gen_reduce_c_9\ : in STD_LOGIC;
    \data_diff_out_reg[2]_compressor_gen_reduce_c_10\ : in STD_LOGIC;
    \data_diff_out_reg[1]_compressor_gen_reduce_c_11\ : in STD_LOGIC;
    \data_diff_out_reg[0]_compressor_gen_reduce_c_12\ : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    wr_en_hold_reg_0 : in STD_LOGIC;
    \diff_pipeline[15]_23\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \data_pipeline[15]_24\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : in STD_LOGIC_VECTOR ( 239 downto 0 );
    \data_diff_out_reg[15]_rep__0\ : in STD_LOGIC;
    \data_diff_out_reg[15]_rep\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized14\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized14\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized14\ is
  signal \data_reduced_out[127]_i_2_n_0\ : STD_LOGIC;
  signal \data_reduced_out[199]_i_2_n_0\ : STD_LOGIC;
  signal \^data_reduced_out_reg[200]_0\ : STD_LOGIC;
  signal \^data_reduced_out_reg[2]_0\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 271 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 239 downto 0 );
  signal sample_fifo_i_4_n_0 : STD_LOGIC;
  signal sample_fifo_i_5_n_0 : STD_LOGIC;
  signal sample_fifo_i_7_n_0 : STD_LOGIC;
  signal sample_fifo_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \data_reduced_out[101]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \data_reduced_out[112]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \data_reduced_out[113]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \data_reduced_out[114]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \data_reduced_out[115]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \data_reduced_out[116]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \data_reduced_out[117]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \data_reduced_out[118]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \data_reduced_out[119]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \data_reduced_out[120]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \data_reduced_out[121]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \data_reduced_out[122]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \data_reduced_out[123]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \data_reduced_out[124]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \data_reduced_out[125]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \data_reduced_out[126]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \data_reduced_out[127]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \data_reduced_out[128]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \data_reduced_out[129]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \data_reduced_out[130]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \data_reduced_out[131]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \data_reduced_out[132]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \data_reduced_out[133]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \data_reduced_out[134]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \data_reduced_out[135]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \data_reduced_out[136]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \data_reduced_out[137]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \data_reduced_out[138]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \data_reduced_out[139]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \data_reduced_out[140]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \data_reduced_out[141]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \data_reduced_out[142]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \data_reduced_out[143]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \data_reduced_out[144]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \data_reduced_out[145]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \data_reduced_out[146]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \data_reduced_out[147]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \data_reduced_out[148]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \data_reduced_out[149]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \data_reduced_out[150]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \data_reduced_out[151]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \data_reduced_out[152]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \data_reduced_out[153]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \data_reduced_out[154]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \data_reduced_out[155]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \data_reduced_out[156]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \data_reduced_out[157]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \data_reduced_out[158]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \data_reduced_out[159]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \data_reduced_out[160]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \data_reduced_out[161]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \data_reduced_out[162]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \data_reduced_out[163]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \data_reduced_out[164]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \data_reduced_out[165]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \data_reduced_out[166]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \data_reduced_out[167]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \data_reduced_out[168]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \data_reduced_out[169]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \data_reduced_out[170]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \data_reduced_out[171]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \data_reduced_out[172]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \data_reduced_out[173]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \data_reduced_out[174]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \data_reduced_out[175]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \data_reduced_out[176]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \data_reduced_out[177]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \data_reduced_out[178]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \data_reduced_out[179]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \data_reduced_out[180]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \data_reduced_out[181]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \data_reduced_out[182]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \data_reduced_out[183]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \data_reduced_out[184]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \data_reduced_out[185]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \data_reduced_out[186]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \data_reduced_out[187]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \data_reduced_out[188]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \data_reduced_out[189]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \data_reduced_out[190]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \data_reduced_out[191]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \data_reduced_out[192]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \data_reduced_out[193]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \data_reduced_out[194]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \data_reduced_out[195]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \data_reduced_out[196]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \data_reduced_out[197]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \data_reduced_out[198]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \data_reduced_out[199]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \data_reduced_out[200]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \data_reduced_out[201]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \data_reduced_out[202]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \data_reduced_out[203]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \data_reduced_out[204]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \data_reduced_out[205]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \data_reduced_out[206]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \data_reduced_out[207]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \data_reduced_out[208]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \data_reduced_out[209]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \data_reduced_out[210]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \data_reduced_out[211]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \data_reduced_out[212]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \data_reduced_out[213]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \data_reduced_out[214]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \data_reduced_out[215]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \data_reduced_out[216]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \data_reduced_out[217]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \data_reduced_out[218]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \data_reduced_out[219]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \data_reduced_out[220]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \data_reduced_out[221]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \data_reduced_out[222]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \data_reduced_out[223]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \data_reduced_out[224]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \data_reduced_out[225]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \data_reduced_out[226]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \data_reduced_out[227]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \data_reduced_out[228]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \data_reduced_out[229]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \data_reduced_out[230]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \data_reduced_out[231]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \data_reduced_out[232]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \data_reduced_out[233]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \data_reduced_out[234]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \data_reduced_out[235]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \data_reduced_out[236]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \data_reduced_out[237]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \data_reduced_out[238]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \data_reduced_out[239]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \data_reduced_out[96]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of sample_fifo_i_2 : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of wr_en_hold_i_1 : label is "soft_lutpair528";
begin
  \data_reduced_out_reg[200]_0\ <= \^data_reduced_out_reg[200]_0\;
  \data_reduced_out_reg[2]_0\ <= \^data_reduced_out_reg[2]_0\;
  din(271 downto 0) <= \^din\(271 downto 0);
\data_diff_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[200]_0\
    );
\data_diff_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[0]_compressor_gen_reduce_c_12\,
      Q => \^din\(0)
    );
\data_diff_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[10]_compressor_gen_reduce_c_2\,
      Q => \^din\(10)
    );
\data_diff_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[11]_compressor_gen_reduce_c_1\,
      Q => \^din\(11)
    );
\data_diff_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[12]_compressor_gen_reduce_c_0\,
      Q => \^din\(12)
    );
\data_diff_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \diff_pipeline[15]_23\(0),
      Q => \^din\(13)
    );
\data_diff_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \diff_pipeline[15]_23\(1),
      Q => \^din\(14)
    );
\data_diff_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => \diff_pipeline[15]_23\(2),
      Q => \^din\(15)
    );
\data_diff_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[1]_compressor_gen_reduce_c_11\,
      Q => \^din\(1)
    );
\data_diff_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[2]_compressor_gen_reduce_c_10\,
      Q => \^din\(2)
    );
\data_diff_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[3]_compressor_gen_reduce_c_9\,
      Q => \^din\(3)
    );
\data_diff_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[4]_compressor_gen_reduce_c_8\,
      Q => \^din\(4)
    );
\data_diff_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[5]_compressor_gen_reduce_c_7\,
      Q => \^din\(5)
    );
\data_diff_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[6]_compressor_gen_reduce_c_6\,
      Q => \^din\(6)
    );
\data_diff_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[7]_compressor_gen_reduce_c_5\,
      Q => \^din\(7)
    );
\data_diff_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[8]_compressor_gen_reduce_c_4\,
      Q => \^din\(8)
    );
\data_diff_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => \data_diff_out_reg[9]_compressor_gen_reduce_c_3\,
      Q => \^din\(9)
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(0),
      I1 => data_reduced_out(0),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(84),
      I1 => data_reduced_out(100),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(100)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(85),
      I1 => data_reduced_out(101),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(101)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(86),
      I1 => data_reduced_out(102),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(102)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(87),
      I1 => data_reduced_out(103),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(103)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(88),
      I1 => data_reduced_out(104),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(104)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(89),
      I1 => data_reduced_out(105),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(105)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(90),
      I1 => data_reduced_out(106),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(106)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(91),
      I1 => data_reduced_out(107),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(107)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(92),
      I1 => data_reduced_out(108),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(108)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(93),
      I1 => data_reduced_out(109),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(109)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(10),
      I1 => data_reduced_out(10),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(94),
      I1 => data_reduced_out(110),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(110)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(95),
      I1 => data_reduced_out(111),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(111)
    );
\data_reduced_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(96),
      I1 => data_reduced_out(112),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(112)
    );
\data_reduced_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(97),
      I1 => data_reduced_out(113),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(113)
    );
\data_reduced_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(98),
      I1 => data_reduced_out(114),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(114)
    );
\data_reduced_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(99),
      I1 => data_reduced_out(115),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(115)
    );
\data_reduced_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(100),
      I1 => data_reduced_out(116),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(116)
    );
\data_reduced_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(101),
      I1 => data_reduced_out(117),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(117)
    );
\data_reduced_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(102),
      I1 => data_reduced_out(118),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(118)
    );
\data_reduced_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(103),
      I1 => data_reduced_out(119),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(119)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(11),
      I1 => data_reduced_out(11),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(11)
    );
\data_reduced_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(104),
      I1 => data_reduced_out(120),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(120)
    );
\data_reduced_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(105),
      I1 => data_reduced_out(121),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(121)
    );
\data_reduced_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(106),
      I1 => data_reduced_out(122),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(122)
    );
\data_reduced_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(107),
      I1 => data_reduced_out(123),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(123)
    );
\data_reduced_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(108),
      I1 => data_reduced_out(124),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(124)
    );
\data_reduced_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(109),
      I1 => data_reduced_out(125),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(125)
    );
\data_reduced_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(110),
      I1 => data_reduced_out(126),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(126)
    );
\data_reduced_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(111),
      I1 => data_reduced_out(127),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(127)
    );
\data_reduced_out[127]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \data_reduced_out[127]_i_2_n_0\
    );
\data_reduced_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(112),
      I1 => data_reduced_out(128),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(128)
    );
\data_reduced_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(113),
      I1 => data_reduced_out(129),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(129)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(12),
      I1 => data_reduced_out(12),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(12)
    );
\data_reduced_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(114),
      I1 => data_reduced_out(130),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(130)
    );
\data_reduced_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(115),
      I1 => data_reduced_out(131),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(131)
    );
\data_reduced_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(116),
      I1 => data_reduced_out(132),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(132)
    );
\data_reduced_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(117),
      I1 => data_reduced_out(133),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(133)
    );
\data_reduced_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(118),
      I1 => data_reduced_out(134),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(134)
    );
\data_reduced_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(119),
      I1 => data_reduced_out(135),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(135)
    );
\data_reduced_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(120),
      I1 => data_reduced_out(136),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(136)
    );
\data_reduced_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(121),
      I1 => data_reduced_out(137),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(137)
    );
\data_reduced_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(122),
      I1 => data_reduced_out(138),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(138)
    );
\data_reduced_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(123),
      I1 => data_reduced_out(139),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(139)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(13),
      I1 => data_reduced_out(13),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(13)
    );
\data_reduced_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(124),
      I1 => data_reduced_out(140),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(140)
    );
\data_reduced_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(125),
      I1 => data_reduced_out(141),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(141)
    );
\data_reduced_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(126),
      I1 => data_reduced_out(142),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(142)
    );
\data_reduced_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(127),
      I1 => data_reduced_out(143),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(143)
    );
\data_reduced_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(128),
      I1 => data_reduced_out(144),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(144)
    );
\data_reduced_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(129),
      I1 => data_reduced_out(145),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(145)
    );
\data_reduced_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(130),
      I1 => data_reduced_out(146),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(146)
    );
\data_reduced_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(131),
      I1 => data_reduced_out(147),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(147)
    );
\data_reduced_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(132),
      I1 => data_reduced_out(148),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(148)
    );
\data_reduced_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(133),
      I1 => data_reduced_out(149),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(149)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(14),
      I1 => data_reduced_out(14),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(14)
    );
\data_reduced_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(134),
      I1 => data_reduced_out(150),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(150)
    );
\data_reduced_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(135),
      I1 => data_reduced_out(151),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(151)
    );
\data_reduced_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(136),
      I1 => data_reduced_out(152),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(152)
    );
\data_reduced_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(137),
      I1 => data_reduced_out(153),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(153)
    );
\data_reduced_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(138),
      I1 => data_reduced_out(154),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(154)
    );
\data_reduced_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(139),
      I1 => data_reduced_out(155),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(155)
    );
\data_reduced_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(140),
      I1 => data_reduced_out(156),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(156)
    );
\data_reduced_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(141),
      I1 => data_reduced_out(157),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(157)
    );
\data_reduced_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(142),
      I1 => data_reduced_out(158),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(158)
    );
\data_reduced_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(143),
      I1 => data_reduced_out(159),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(159)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(15),
      I1 => data_reduced_out(15),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(15)
    );
\data_reduced_out[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(144),
      I1 => data_reduced_out(160),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(160)
    );
\data_reduced_out[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(145),
      I1 => data_reduced_out(161),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(161)
    );
\data_reduced_out[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(146),
      I1 => data_reduced_out(162),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(162)
    );
\data_reduced_out[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(147),
      I1 => data_reduced_out(163),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(163)
    );
\data_reduced_out[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(148),
      I1 => data_reduced_out(164),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(164)
    );
\data_reduced_out[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(149),
      I1 => data_reduced_out(165),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(165)
    );
\data_reduced_out[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(150),
      I1 => data_reduced_out(166),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(166)
    );
\data_reduced_out[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(151),
      I1 => data_reduced_out(167),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(167)
    );
\data_reduced_out[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(152),
      I1 => data_reduced_out(168),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(168)
    );
\data_reduced_out[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(153),
      I1 => data_reduced_out(169),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(169)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(0),
      I1 => data_reduced_out(16),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(16)
    );
\data_reduced_out[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(154),
      I1 => data_reduced_out(170),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(170)
    );
\data_reduced_out[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(155),
      I1 => data_reduced_out(171),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(171)
    );
\data_reduced_out[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(156),
      I1 => data_reduced_out(172),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(172)
    );
\data_reduced_out[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(157),
      I1 => data_reduced_out(173),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(173)
    );
\data_reduced_out[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(158),
      I1 => data_reduced_out(174),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(174)
    );
\data_reduced_out[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(159),
      I1 => data_reduced_out(175),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(175)
    );
\data_reduced_out[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(160),
      I1 => data_reduced_out(176),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(176)
    );
\data_reduced_out[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(161),
      I1 => data_reduced_out(177),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(177)
    );
\data_reduced_out[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(162),
      I1 => data_reduced_out(178),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(178)
    );
\data_reduced_out[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(163),
      I1 => data_reduced_out(179),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(179)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(1),
      I1 => data_reduced_out(17),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(17)
    );
\data_reduced_out[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(164),
      I1 => data_reduced_out(180),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(180)
    );
\data_reduced_out[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(165),
      I1 => data_reduced_out(181),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(181)
    );
\data_reduced_out[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(166),
      I1 => data_reduced_out(182),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(182)
    );
\data_reduced_out[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(167),
      I1 => data_reduced_out(183),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(183)
    );
\data_reduced_out[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(168),
      I1 => data_reduced_out(184),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(184)
    );
\data_reduced_out[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(169),
      I1 => data_reduced_out(185),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(185)
    );
\data_reduced_out[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(170),
      I1 => data_reduced_out(186),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(186)
    );
\data_reduced_out[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(171),
      I1 => data_reduced_out(187),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(187)
    );
\data_reduced_out[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(172),
      I1 => data_reduced_out(188),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(188)
    );
\data_reduced_out[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(173),
      I1 => data_reduced_out(189),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(189)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(2),
      I1 => data_reduced_out(18),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(18)
    );
\data_reduced_out[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(174),
      I1 => data_reduced_out(190),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(190)
    );
\data_reduced_out[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(175),
      I1 => data_reduced_out(191),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(191)
    );
\data_reduced_out[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(176),
      I1 => data_reduced_out(192),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(192)
    );
\data_reduced_out[193]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(177),
      I1 => data_reduced_out(193),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(193)
    );
\data_reduced_out[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(178),
      I1 => data_reduced_out(194),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(194)
    );
\data_reduced_out[195]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(179),
      I1 => data_reduced_out(195),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(195)
    );
\data_reduced_out[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(180),
      I1 => data_reduced_out(196),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(196)
    );
\data_reduced_out[197]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(181),
      I1 => data_reduced_out(197),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(197)
    );
\data_reduced_out[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(182),
      I1 => data_reduced_out(198),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(198)
    );
\data_reduced_out[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(183),
      I1 => data_reduced_out(199),
      I2 => \data_diff_out_reg[15]_rep\,
      O => p_0_in(199)
    );
\data_reduced_out[199]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \data_reduced_out[199]_i_2_n_0\
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(3),
      I1 => data_reduced_out(19),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(1),
      I1 => data_reduced_out(1),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(1)
    );
\data_reduced_out[200]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(184),
      I1 => data_reduced_out(200),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(200)
    );
\data_reduced_out[201]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(185),
      I1 => data_reduced_out(201),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(201)
    );
\data_reduced_out[202]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(186),
      I1 => data_reduced_out(202),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(202)
    );
\data_reduced_out[203]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(187),
      I1 => data_reduced_out(203),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(203)
    );
\data_reduced_out[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(188),
      I1 => data_reduced_out(204),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(204)
    );
\data_reduced_out[205]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(189),
      I1 => data_reduced_out(205),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(205)
    );
\data_reduced_out[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(190),
      I1 => data_reduced_out(206),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(206)
    );
\data_reduced_out[207]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(191),
      I1 => data_reduced_out(207),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(207)
    );
\data_reduced_out[208]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(192),
      I1 => data_reduced_out(208),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(208)
    );
\data_reduced_out[209]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(193),
      I1 => data_reduced_out(209),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(209)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(4),
      I1 => data_reduced_out(20),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(20)
    );
\data_reduced_out[210]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(194),
      I1 => data_reduced_out(210),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(210)
    );
\data_reduced_out[211]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(195),
      I1 => data_reduced_out(211),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(211)
    );
\data_reduced_out[212]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(196),
      I1 => data_reduced_out(212),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(212)
    );
\data_reduced_out[213]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(197),
      I1 => data_reduced_out(213),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(213)
    );
\data_reduced_out[214]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(198),
      I1 => data_reduced_out(214),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(214)
    );
\data_reduced_out[215]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(199),
      I1 => data_reduced_out(215),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(215)
    );
\data_reduced_out[216]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(200),
      I1 => data_reduced_out(216),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(216)
    );
\data_reduced_out[217]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(201),
      I1 => data_reduced_out(217),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(217)
    );
\data_reduced_out[218]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(202),
      I1 => data_reduced_out(218),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(218)
    );
\data_reduced_out[219]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(203),
      I1 => data_reduced_out(219),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(219)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(5),
      I1 => data_reduced_out(21),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(21)
    );
\data_reduced_out[220]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(204),
      I1 => data_reduced_out(220),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(220)
    );
\data_reduced_out[221]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(205),
      I1 => data_reduced_out(221),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(221)
    );
\data_reduced_out[222]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(206),
      I1 => data_reduced_out(222),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(222)
    );
\data_reduced_out[223]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(207),
      I1 => data_reduced_out(223),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(223)
    );
\data_reduced_out[224]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(208),
      I1 => data_reduced_out(224),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(224)
    );
\data_reduced_out[225]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(209),
      I1 => data_reduced_out(225),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(225)
    );
\data_reduced_out[226]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(210),
      I1 => data_reduced_out(226),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(226)
    );
\data_reduced_out[227]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(211),
      I1 => data_reduced_out(227),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(227)
    );
\data_reduced_out[228]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(212),
      I1 => data_reduced_out(228),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(228)
    );
\data_reduced_out[229]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(213),
      I1 => data_reduced_out(229),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(229)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(6),
      I1 => data_reduced_out(22),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(22)
    );
\data_reduced_out[230]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(214),
      I1 => data_reduced_out(230),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(230)
    );
\data_reduced_out[231]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(215),
      I1 => data_reduced_out(231),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(231)
    );
\data_reduced_out[232]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(216),
      I1 => data_reduced_out(232),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(232)
    );
\data_reduced_out[233]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(217),
      I1 => data_reduced_out(233),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(233)
    );
\data_reduced_out[234]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(218),
      I1 => data_reduced_out(234),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(234)
    );
\data_reduced_out[235]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(219),
      I1 => data_reduced_out(235),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(235)
    );
\data_reduced_out[236]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(220),
      I1 => data_reduced_out(236),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(236)
    );
\data_reduced_out[237]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(221),
      I1 => data_reduced_out(237),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(237)
    );
\data_reduced_out[238]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(222),
      I1 => data_reduced_out(238),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(238)
    );
\data_reduced_out[239]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(223),
      I1 => data_reduced_out(239),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(239)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(7),
      I1 => data_reduced_out(23),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(8),
      I1 => data_reduced_out(24),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(9),
      I1 => data_reduced_out(25),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(10),
      I1 => data_reduced_out(26),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(11),
      I1 => data_reduced_out(27),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(12),
      I1 => data_reduced_out(28),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(13),
      I1 => data_reduced_out(29),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(2),
      I1 => data_reduced_out(2),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(14),
      I1 => data_reduced_out(30),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(15),
      I1 => data_reduced_out(31),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(16),
      I1 => data_reduced_out(32),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(17),
      I1 => data_reduced_out(33),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(18),
      I1 => data_reduced_out(34),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(19),
      I1 => data_reduced_out(35),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(20),
      I1 => data_reduced_out(36),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(21),
      I1 => data_reduced_out(37),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(22),
      I1 => data_reduced_out(38),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(23),
      I1 => data_reduced_out(39),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(3),
      I1 => data_reduced_out(3),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(24),
      I1 => data_reduced_out(40),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(25),
      I1 => data_reduced_out(41),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(26),
      I1 => data_reduced_out(42),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(27),
      I1 => data_reduced_out(43),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(28),
      I1 => data_reduced_out(44),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(29),
      I1 => data_reduced_out(45),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(30),
      I1 => data_reduced_out(46),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(31),
      I1 => data_reduced_out(47),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(32),
      I1 => data_reduced_out(48),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(33),
      I1 => data_reduced_out(49),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(4),
      I1 => data_reduced_out(4),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(34),
      I1 => data_reduced_out(50),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(35),
      I1 => data_reduced_out(51),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(36),
      I1 => data_reduced_out(52),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(37),
      I1 => data_reduced_out(53),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(53)
    );
\data_reduced_out[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[2]_0\
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(38),
      I1 => data_reduced_out(54),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(39),
      I1 => data_reduced_out(55),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(40),
      I1 => data_reduced_out(56),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(41),
      I1 => data_reduced_out(57),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(42),
      I1 => data_reduced_out(58),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(43),
      I1 => data_reduced_out(59),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(5),
      I1 => data_reduced_out(5),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(44),
      I1 => data_reduced_out(60),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(45),
      I1 => data_reduced_out(61),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(46),
      I1 => data_reduced_out(62),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(47),
      I1 => data_reduced_out(63),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(48),
      I1 => data_reduced_out(64),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(49),
      I1 => data_reduced_out(65),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(50),
      I1 => data_reduced_out(66),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(51),
      I1 => data_reduced_out(67),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(52),
      I1 => data_reduced_out(68),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(53),
      I1 => data_reduced_out(69),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(6),
      I1 => data_reduced_out(6),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(54),
      I1 => data_reduced_out(70),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(55),
      I1 => data_reduced_out(71),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(56),
      I1 => data_reduced_out(72),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(57),
      I1 => data_reduced_out(73),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(58),
      I1 => data_reduced_out(74),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(59),
      I1 => data_reduced_out(75),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(60),
      I1 => data_reduced_out(76),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(61),
      I1 => data_reduced_out(77),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(62),
      I1 => data_reduced_out(78),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(63),
      I1 => data_reduced_out(79),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(7),
      I1 => data_reduced_out(7),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(64),
      I1 => data_reduced_out(80),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(65),
      I1 => data_reduced_out(81),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(66),
      I1 => data_reduced_out(82),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(67),
      I1 => data_reduced_out(83),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(68),
      I1 => data_reduced_out(84),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(69),
      I1 => data_reduced_out(85),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(70),
      I1 => data_reduced_out(86),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(71),
      I1 => data_reduced_out(87),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(72),
      I1 => data_reduced_out(88),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(73),
      I1 => data_reduced_out(89),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(8),
      I1 => data_reduced_out(8),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(74),
      I1 => data_reduced_out(90),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(75),
      I1 => data_reduced_out(91),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(76),
      I1 => data_reduced_out(92),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(77),
      I1 => data_reduced_out(93),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(78),
      I1 => data_reduced_out(94),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(79),
      I1 => data_reduced_out(95),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(95)
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(80),
      I1 => data_reduced_out(96),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(96)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(81),
      I1 => data_reduced_out(97),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(97)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(82),
      I1 => data_reduced_out(98),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(98)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_reduced_out(83),
      I1 => data_reduced_out(99),
      I2 => \data_diff_out_reg[15]_rep__0\,
      O => p_0_in(99)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[15]_24\(9),
      I1 => data_reduced_out(9),
      I2 => \diff_pipeline[15]_23\(2),
      O => p_0_in(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(0),
      Q => \^din\(16)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(100),
      Q => \^din\(116)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(101),
      Q => \^din\(117)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(102),
      Q => \^din\(118)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(103),
      Q => \^din\(119)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(104),
      Q => \^din\(120)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(105),
      Q => \^din\(121)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(106),
      Q => \^din\(122)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(107),
      Q => \^din\(123)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(108),
      Q => \^din\(124)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(109),
      Q => \^din\(125)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(10),
      Q => \^din\(26)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(110),
      Q => \^din\(126)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(111),
      Q => \^din\(127)
    );
\data_reduced_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(112),
      Q => \^din\(128)
    );
\data_reduced_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(113),
      Q => \^din\(129)
    );
\data_reduced_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(114),
      Q => \^din\(130)
    );
\data_reduced_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(115),
      Q => \^din\(131)
    );
\data_reduced_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(116),
      Q => \^din\(132)
    );
\data_reduced_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(117),
      Q => \^din\(133)
    );
\data_reduced_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(118),
      Q => \^din\(134)
    );
\data_reduced_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(119),
      Q => \^din\(135)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(11),
      Q => \^din\(27)
    );
\data_reduced_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(120),
      Q => \^din\(136)
    );
\data_reduced_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(121),
      Q => \^din\(137)
    );
\data_reduced_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(122),
      Q => \^din\(138)
    );
\data_reduced_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(123),
      Q => \^din\(139)
    );
\data_reduced_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(124),
      Q => \^din\(140)
    );
\data_reduced_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(125),
      Q => \^din\(141)
    );
\data_reduced_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(126),
      Q => \^din\(142)
    );
\data_reduced_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(127),
      Q => \^din\(143)
    );
\data_reduced_out_reg[128]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(128),
      Q => \^din\(144)
    );
\data_reduced_out_reg[129]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(129),
      Q => \^din\(145)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(12),
      Q => \^din\(28)
    );
\data_reduced_out_reg[130]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(130),
      Q => \^din\(146)
    );
\data_reduced_out_reg[131]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(131),
      Q => \^din\(147)
    );
\data_reduced_out_reg[132]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(132),
      Q => \^din\(148)
    );
\data_reduced_out_reg[133]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(133),
      Q => \^din\(149)
    );
\data_reduced_out_reg[134]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(134),
      Q => \^din\(150)
    );
\data_reduced_out_reg[135]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(135),
      Q => \^din\(151)
    );
\data_reduced_out_reg[136]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(136),
      Q => \^din\(152)
    );
\data_reduced_out_reg[137]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(137),
      Q => \^din\(153)
    );
\data_reduced_out_reg[138]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(138),
      Q => \^din\(154)
    );
\data_reduced_out_reg[139]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(139),
      Q => \^din\(155)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(13),
      Q => \^din\(29)
    );
\data_reduced_out_reg[140]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(140),
      Q => \^din\(156)
    );
\data_reduced_out_reg[141]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(141),
      Q => \^din\(157)
    );
\data_reduced_out_reg[142]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(142),
      Q => \^din\(158)
    );
\data_reduced_out_reg[143]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(143),
      Q => \^din\(159)
    );
\data_reduced_out_reg[144]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(144),
      Q => \^din\(160)
    );
\data_reduced_out_reg[145]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(145),
      Q => \^din\(161)
    );
\data_reduced_out_reg[146]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(146),
      Q => \^din\(162)
    );
\data_reduced_out_reg[147]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(147),
      Q => \^din\(163)
    );
\data_reduced_out_reg[148]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(148),
      Q => \^din\(164)
    );
\data_reduced_out_reg[149]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(149),
      Q => \^din\(165)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(14),
      Q => \^din\(30)
    );
\data_reduced_out_reg[150]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(150),
      Q => \^din\(166)
    );
\data_reduced_out_reg[151]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(151),
      Q => \^din\(167)
    );
\data_reduced_out_reg[152]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(152),
      Q => \^din\(168)
    );
\data_reduced_out_reg[153]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(153),
      Q => \^din\(169)
    );
\data_reduced_out_reg[154]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(154),
      Q => \^din\(170)
    );
\data_reduced_out_reg[155]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(155),
      Q => \^din\(171)
    );
\data_reduced_out_reg[156]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(156),
      Q => \^din\(172)
    );
\data_reduced_out_reg[157]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(157),
      Q => \^din\(173)
    );
\data_reduced_out_reg[158]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(158),
      Q => \^din\(174)
    );
\data_reduced_out_reg[159]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(159),
      Q => \^din\(175)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(15),
      Q => \^din\(31)
    );
\data_reduced_out_reg[160]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(160),
      Q => \^din\(176)
    );
\data_reduced_out_reg[161]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(161),
      Q => \^din\(177)
    );
\data_reduced_out_reg[162]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(162),
      Q => \^din\(178)
    );
\data_reduced_out_reg[163]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(163),
      Q => \^din\(179)
    );
\data_reduced_out_reg[164]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(164),
      Q => \^din\(180)
    );
\data_reduced_out_reg[165]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(165),
      Q => \^din\(181)
    );
\data_reduced_out_reg[166]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(166),
      Q => \^din\(182)
    );
\data_reduced_out_reg[167]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(167),
      Q => \^din\(183)
    );
\data_reduced_out_reg[168]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(168),
      Q => \^din\(184)
    );
\data_reduced_out_reg[169]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(169),
      Q => \^din\(185)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(16),
      Q => \^din\(32)
    );
\data_reduced_out_reg[170]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(170),
      Q => \^din\(186)
    );
\data_reduced_out_reg[171]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(171),
      Q => \^din\(187)
    );
\data_reduced_out_reg[172]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(172),
      Q => \^din\(188)
    );
\data_reduced_out_reg[173]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(173),
      Q => \^din\(189)
    );
\data_reduced_out_reg[174]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(174),
      Q => \^din\(190)
    );
\data_reduced_out_reg[175]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(175),
      Q => \^din\(191)
    );
\data_reduced_out_reg[176]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(176),
      Q => \^din\(192)
    );
\data_reduced_out_reg[177]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(177),
      Q => \^din\(193)
    );
\data_reduced_out_reg[178]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(178),
      Q => \^din\(194)
    );
\data_reduced_out_reg[179]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(179),
      Q => \^din\(195)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(17),
      Q => \^din\(33)
    );
\data_reduced_out_reg[180]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(180),
      Q => \^din\(196)
    );
\data_reduced_out_reg[181]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(181),
      Q => \^din\(197)
    );
\data_reduced_out_reg[182]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(182),
      Q => \^din\(198)
    );
\data_reduced_out_reg[183]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(183),
      Q => \^din\(199)
    );
\data_reduced_out_reg[184]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(184),
      Q => \^din\(200)
    );
\data_reduced_out_reg[185]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(185),
      Q => \^din\(201)
    );
\data_reduced_out_reg[186]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(186),
      Q => \^din\(202)
    );
\data_reduced_out_reg[187]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(187),
      Q => \^din\(203)
    );
\data_reduced_out_reg[188]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(188),
      Q => \^din\(204)
    );
\data_reduced_out_reg[189]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(189),
      Q => \^din\(205)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(18),
      Q => \^din\(34)
    );
\data_reduced_out_reg[190]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(190),
      Q => \^din\(206)
    );
\data_reduced_out_reg[191]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(191),
      Q => \^din\(207)
    );
\data_reduced_out_reg[192]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(192),
      Q => \^din\(208)
    );
\data_reduced_out_reg[193]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(193),
      Q => \^din\(209)
    );
\data_reduced_out_reg[194]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(194),
      Q => \^din\(210)
    );
\data_reduced_out_reg[195]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(195),
      Q => \^din\(211)
    );
\data_reduced_out_reg[196]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(196),
      Q => \^din\(212)
    );
\data_reduced_out_reg[197]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(197),
      Q => \^din\(213)
    );
\data_reduced_out_reg[198]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(198),
      Q => \^din\(214)
    );
\data_reduced_out_reg[199]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[199]_i_2_n_0\,
      D => p_0_in(199),
      Q => \^din\(215)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(19),
      Q => \^din\(35)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in(1),
      Q => \^din\(17)
    );
\data_reduced_out_reg[200]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(200),
      Q => \^din\(216)
    );
\data_reduced_out_reg[201]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(201),
      Q => \^din\(217)
    );
\data_reduced_out_reg[202]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(202),
      Q => \^din\(218)
    );
\data_reduced_out_reg[203]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(203),
      Q => \^din\(219)
    );
\data_reduced_out_reg[204]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(204),
      Q => \^din\(220)
    );
\data_reduced_out_reg[205]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(205),
      Q => \^din\(221)
    );
\data_reduced_out_reg[206]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(206),
      Q => \^din\(222)
    );
\data_reduced_out_reg[207]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(207),
      Q => \^din\(223)
    );
\data_reduced_out_reg[208]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(208),
      Q => \^din\(224)
    );
\data_reduced_out_reg[209]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(209),
      Q => \^din\(225)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(20),
      Q => \^din\(36)
    );
\data_reduced_out_reg[210]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(210),
      Q => \^din\(226)
    );
\data_reduced_out_reg[211]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(211),
      Q => \^din\(227)
    );
\data_reduced_out_reg[212]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(212),
      Q => \^din\(228)
    );
\data_reduced_out_reg[213]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(213),
      Q => \^din\(229)
    );
\data_reduced_out_reg[214]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(214),
      Q => \^din\(230)
    );
\data_reduced_out_reg[215]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(215),
      Q => \^din\(231)
    );
\data_reduced_out_reg[216]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(216),
      Q => \^din\(232)
    );
\data_reduced_out_reg[217]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(217),
      Q => \^din\(233)
    );
\data_reduced_out_reg[218]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(218),
      Q => \^din\(234)
    );
\data_reduced_out_reg[219]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(219),
      Q => \^din\(235)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(21),
      Q => \^din\(37)
    );
\data_reduced_out_reg[220]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(220),
      Q => \^din\(236)
    );
\data_reduced_out_reg[221]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(221),
      Q => \^din\(237)
    );
\data_reduced_out_reg[222]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(222),
      Q => \^din\(238)
    );
\data_reduced_out_reg[223]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(223),
      Q => \^din\(239)
    );
\data_reduced_out_reg[224]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(224),
      Q => \^din\(240)
    );
\data_reduced_out_reg[225]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(225),
      Q => \^din\(241)
    );
\data_reduced_out_reg[226]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(226),
      Q => \^din\(242)
    );
\data_reduced_out_reg[227]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(227),
      Q => \^din\(243)
    );
\data_reduced_out_reg[228]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(228),
      Q => \^din\(244)
    );
\data_reduced_out_reg[229]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(229),
      Q => \^din\(245)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(22),
      Q => \^din\(38)
    );
\data_reduced_out_reg[230]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(230),
      Q => \^din\(246)
    );
\data_reduced_out_reg[231]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(231),
      Q => \^din\(247)
    );
\data_reduced_out_reg[232]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(232),
      Q => \^din\(248)
    );
\data_reduced_out_reg[233]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(233),
      Q => \^din\(249)
    );
\data_reduced_out_reg[234]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(234),
      Q => \^din\(250)
    );
\data_reduced_out_reg[235]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(235),
      Q => \^din\(251)
    );
\data_reduced_out_reg[236]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(236),
      Q => \^din\(252)
    );
\data_reduced_out_reg[237]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(237),
      Q => \^din\(253)
    );
\data_reduced_out_reg[238]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(238),
      Q => \^din\(254)
    );
\data_reduced_out_reg[239]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => p_0_in(239),
      Q => \^din\(255)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(23),
      Q => \^din\(39)
    );
\data_reduced_out_reg[240]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(0),
      Q => \^din\(256)
    );
\data_reduced_out_reg[241]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(1),
      Q => \^din\(257)
    );
\data_reduced_out_reg[242]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(2),
      Q => \^din\(258)
    );
\data_reduced_out_reg[243]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(3),
      Q => \^din\(259)
    );
\data_reduced_out_reg[244]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(4),
      Q => \^din\(260)
    );
\data_reduced_out_reg[245]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(5),
      Q => \^din\(261)
    );
\data_reduced_out_reg[246]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(6),
      Q => \^din\(262)
    );
\data_reduced_out_reg[247]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(7),
      Q => \^din\(263)
    );
\data_reduced_out_reg[248]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(8),
      Q => \^din\(264)
    );
\data_reduced_out_reg[249]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(9),
      Q => \^din\(265)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(24),
      Q => \^din\(40)
    );
\data_reduced_out_reg[250]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(10),
      Q => \^din\(266)
    );
\data_reduced_out_reg[251]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(11),
      Q => \^din\(267)
    );
\data_reduced_out_reg[252]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(12),
      Q => \^din\(268)
    );
\data_reduced_out_reg[253]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(13),
      Q => \^din\(269)
    );
\data_reduced_out_reg[254]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(14),
      Q => \^din\(270)
    );
\data_reduced_out_reg[255]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[200]_0\,
      D => D(15),
      Q => \^din\(271)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(25),
      Q => \^din\(41)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(26),
      Q => \^din\(42)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(27),
      Q => \^din\(43)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(28),
      Q => \^din\(44)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(29),
      Q => \^din\(45)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(2),
      Q => \^din\(18)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(30),
      Q => \^din\(46)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(31),
      Q => \^din\(47)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(32),
      Q => \^din\(48)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(33),
      Q => \^din\(49)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(34),
      Q => \^din\(50)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(35),
      Q => \^din\(51)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(36),
      Q => \^din\(52)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(37),
      Q => \^din\(53)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(38),
      Q => \^din\(54)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(39),
      Q => \^din\(55)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(3),
      Q => \^din\(19)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(40),
      Q => \^din\(56)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(41),
      Q => \^din\(57)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(42),
      Q => \^din\(58)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(43),
      Q => \^din\(59)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(44),
      Q => \^din\(60)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(45),
      Q => \^din\(61)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(46),
      Q => \^din\(62)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(47),
      Q => \^din\(63)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(48),
      Q => \^din\(64)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(49),
      Q => \^din\(65)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(4),
      Q => \^din\(20)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(50),
      Q => \^din\(66)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(51),
      Q => \^din\(67)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(52),
      Q => \^din\(68)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(53),
      Q => \^din\(69)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(54),
      Q => \^din\(70)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(55),
      Q => \^din\(71)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(56),
      Q => \^din\(72)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(57),
      Q => \^din\(73)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(58),
      Q => \^din\(74)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(59),
      Q => \^din\(75)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(5),
      Q => \^din\(21)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(60),
      Q => \^din\(76)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(61),
      Q => \^din\(77)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(62),
      Q => \^din\(78)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(63),
      Q => \^din\(79)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(64),
      Q => \^din\(80)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(65),
      Q => \^din\(81)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(66),
      Q => \^din\(82)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(67),
      Q => \^din\(83)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(68),
      Q => \^din\(84)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(69),
      Q => \^din\(85)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(6),
      Q => \^din\(22)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(70),
      Q => \^din\(86)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(71),
      Q => \^din\(87)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(72),
      Q => \^din\(88)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(73),
      Q => \^din\(89)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(74),
      Q => \^din\(90)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(75),
      Q => \^din\(91)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(76),
      Q => \^din\(92)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(77),
      Q => \^din\(93)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(78),
      Q => \^din\(94)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(79),
      Q => \^din\(95)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(7),
      Q => \^din\(23)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(80),
      Q => \^din\(96)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(81),
      Q => \^din\(97)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(82),
      Q => \^din\(98)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(83),
      Q => \^din\(99)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(84),
      Q => \^din\(100)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(85),
      Q => \^din\(101)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(86),
      Q => \^din\(102)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(87),
      Q => \^din\(103)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(88),
      Q => \^din\(104)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(89),
      Q => \^din\(105)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(8),
      Q => \^din\(24)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(90),
      Q => \^din\(106)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(91),
      Q => \^din\(107)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(92),
      Q => \^din\(108)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(93),
      Q => \^din\(109)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(94),
      Q => \^din\(110)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(95),
      Q => \^din\(111)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(96),
      Q => \^din\(112)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(97),
      Q => \^din\(113)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(98),
      Q => \^din\(114)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[127]_i_2_n_0\,
      D => p_0_in(99),
      Q => \^din\(115)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[2]_0\,
      D => p_0_in(9),
      Q => \^din\(25)
    );
sample_fifo_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      I2 => sample_fifo_i_4_n_0,
      I3 => sample_fifo_i_5_n_0,
      I4 => wr_en_hold_reg_0,
      O => wr_en
    );
sample_fifo_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^din\(15),
      I1 => \^din\(14),
      I2 => \^din\(12),
      I3 => \^din\(13),
      I4 => sample_fifo_i_7_n_0,
      O => sample_fifo_i_4_n_0
    );
sample_fifo_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^din\(2),
      I1 => \^din\(3),
      I2 => \^din\(0),
      I3 => \^din\(1),
      I4 => sample_fifo_i_8_n_0,
      O => sample_fifo_i_5_n_0
    );
sample_fifo_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^din\(9),
      I1 => \^din\(8),
      I2 => \^din\(11),
      I3 => \^din\(10),
      O => sample_fifo_i_7_n_0
    );
sample_fifo_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^din\(5),
      I1 => \^din\(4),
      I2 => \^din\(7),
      I3 => \^din\(6),
      O => sample_fifo_i_8_n_0
    );
wr_en_hold_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000400"
    )
        port map (
      I0 => sample_fifo_i_5_n_0,
      I1 => sample_fifo_i_4_n_0,
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => wr_en_hold_reg_0,
      O => wr_en_hold_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized2\ is
  port (
    \diff_pipeline[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_pipeline[4]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[5]\ : out STD_LOGIC;
    \data_out_reg[95]\ : out STD_LOGIC;
    \data_out_reg[94]\ : out STD_LOGIC;
    \data_out_reg[93]\ : out STD_LOGIC;
    \data_out_reg[92]\ : out STD_LOGIC;
    \data_out_reg[91]\ : out STD_LOGIC;
    \data_out_reg[90]\ : out STD_LOGIC;
    \data_out_reg[89]\ : out STD_LOGIC;
    \data_out_reg[88]\ : out STD_LOGIC;
    \data_out_reg[87]\ : out STD_LOGIC;
    \data_out_reg[86]\ : out STD_LOGIC;
    \data_out_reg[85]\ : out STD_LOGIC;
    \data_out_reg[84]\ : out STD_LOGIC;
    \data_out_reg[83]\ : out STD_LOGIC;
    \data_out_reg[82]\ : out STD_LOGIC;
    \data_out_reg[81]\ : out STD_LOGIC;
    \data_out_reg[80]\ : out STD_LOGIC;
    \data_diff_out_reg[6]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[111]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[110]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[109]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[108]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[107]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[106]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[105]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[104]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[103]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[102]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[101]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[100]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[99]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[98]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[97]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    \data_out_reg[96]_compressor_gen_reduce_c_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_diff_out_reg[4]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \data_out_reg[79]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[78]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[77]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[76]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[75]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[74]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[73]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[72]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[71]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[70]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[69]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[68]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[67]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[66]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[65]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    \data_out_reg[64]_compressor_gen_reduce_c_0\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[95]\ : in STD_LOGIC;
    \data_store_reg[94]\ : in STD_LOGIC;
    \data_store_reg[93]\ : in STD_LOGIC;
    \data_store_reg[92]\ : in STD_LOGIC;
    \data_store_reg[91]\ : in STD_LOGIC;
    \data_store_reg[90]\ : in STD_LOGIC;
    \data_store_reg[89]\ : in STD_LOGIC;
    \data_store_reg[88]\ : in STD_LOGIC;
    \data_store_reg[87]\ : in STD_LOGIC;
    \data_store_reg[86]\ : in STD_LOGIC;
    \data_store_reg[85]\ : in STD_LOGIC;
    \data_store_reg[84]\ : in STD_LOGIC;
    \data_store_reg[83]\ : in STD_LOGIC;
    \data_store_reg[82]\ : in STD_LOGIC;
    \data_store_reg[81]\ : in STD_LOGIC;
    \data_store_reg[80]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    keyframe_next : in STD_LOGIC;
    data_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \diff_pipeline[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[47]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized2\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized2\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized2\ is
  signal cmp_result015_out : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^diff_pipeline[4]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[3].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[3].reduce/data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[100]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[100]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[100]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[101]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[101]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[101]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[102]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[102]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[102]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[103]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[103]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[103]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[104]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[104]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[104]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[105]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[105]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[105]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[106]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[106]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[106]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[107]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[107]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[107]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[108]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[108]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[108]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[109]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[109]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[109]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[110]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[110]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[110]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[111]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[111]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[111]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[96]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[96]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[96]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[97]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[97]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[97]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[98]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[98]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[98]_srl4_compressor_gen_reduce_c_1 ";
  attribute srl_bus_name of \data_out_reg[99]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[99]_srl4_compressor_gen_reduce_c_1\ : label is "inst/\compressor/gen_reduce[3].reduce/data_out_reg[99]_srl4_compressor_gen_reduce_c_1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair709";
begin
  data_reduced_out(63 downto 0) <= \^data_reduced_out\(63 downto 0);
  \diff_pipeline[4]_1\(0) <= \^diff_pipeline[4]_1\(0);
\data_diff_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_diff_out_reg[4]_compressor_gen_reduce_c_1\,
      Q => \^diff_pipeline[4]_1\(0)
    );
\data_diff_out_reg[5]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[5]\,
      R => '0'
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(6),
      Q => \data_diff_out_reg[6]_compressor_gen_reduce_c_3\
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result015_out,
      I1 => keyframe_next,
      O => p_0_in(6)
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result015_out,
      CO(0) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_4_n_0\,
      S(0) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_5_n_0\
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_n_0\,
      CO(2) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_n_1\,
      CO(1) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_n_2\,
      CO(0) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_6_n_0\,
      S(2) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_7_n_0\,
      S(1) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_8_n_0\,
      S(0) => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_9_n_0\
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_4_n_0\
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_5_n_0\
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_6_n_0\
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_7_n_0\
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_8_n_0\
    );
\data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[6]_srl5_compressor_gen_reduce_c_2_i_9_n_0\
    );
\data_out_reg[100]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[100]_compressor_gen_reduce_c_2\
    );
\data_out_reg[101]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[101]_compressor_gen_reduce_c_2\
    );
\data_out_reg[102]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[102]_compressor_gen_reduce_c_2\
    );
\data_out_reg[103]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[103]_compressor_gen_reduce_c_2\
    );
\data_out_reg[104]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[104]_compressor_gen_reduce_c_2\
    );
\data_out_reg[105]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[105]_compressor_gen_reduce_c_2\
    );
\data_out_reg[106]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[106]_compressor_gen_reduce_c_2\
    );
\data_out_reg[107]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[107]_compressor_gen_reduce_c_2\
    );
\data_out_reg[108]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[108]_compressor_gen_reduce_c_2\
    );
\data_out_reg[109]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[109]_compressor_gen_reduce_c_2\
    );
\data_out_reg[110]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[110]_compressor_gen_reduce_c_2\
    );
\data_out_reg[111]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[111]_compressor_gen_reduce_c_2\
    );
\data_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[64]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(0)
    );
\data_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[65]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(1)
    );
\data_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[66]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(2)
    );
\data_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[67]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(3)
    );
\data_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[68]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(4)
    );
\data_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[69]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(5)
    );
\data_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[70]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(6)
    );
\data_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[71]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(7)
    );
\data_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[72]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(8)
    );
\data_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[73]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(9)
    );
\data_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[74]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(10)
    );
\data_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[75]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(11)
    );
\data_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[76]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(12)
    );
\data_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[77]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(13)
    );
\data_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[78]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(14)
    );
\data_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[79]_compressor_gen_reduce_c_0\,
      Q => \data_pipeline[4]_2\(15)
    );
\data_out_reg[80]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[80]\,
      Q => \data_out_reg[80]\,
      R => '0'
    );
\data_out_reg[81]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[81]\,
      Q => \data_out_reg[81]\,
      R => '0'
    );
\data_out_reg[82]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[82]\,
      Q => \data_out_reg[82]\,
      R => '0'
    );
\data_out_reg[83]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[83]\,
      Q => \data_out_reg[83]\,
      R => '0'
    );
\data_out_reg[84]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[84]\,
      Q => \data_out_reg[84]\,
      R => '0'
    );
\data_out_reg[85]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[85]\,
      Q => \data_out_reg[85]\,
      R => '0'
    );
\data_out_reg[86]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[86]\,
      Q => \data_out_reg[86]\,
      R => '0'
    );
\data_out_reg[87]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[87]\,
      Q => \data_out_reg[87]\,
      R => '0'
    );
\data_out_reg[88]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[88]\,
      Q => \data_out_reg[88]\,
      R => '0'
    );
\data_out_reg[89]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[89]\,
      Q => \data_out_reg[89]\,
      R => '0'
    );
\data_out_reg[90]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[90]\,
      Q => \data_out_reg[90]\,
      R => '0'
    );
\data_out_reg[91]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[91]\,
      Q => \data_out_reg[91]\,
      R => '0'
    );
\data_out_reg[92]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[92]\,
      Q => \data_out_reg[92]\,
      R => '0'
    );
\data_out_reg[93]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[93]\,
      Q => \data_out_reg[93]\,
      R => '0'
    );
\data_out_reg[94]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[94]\,
      Q => \data_out_reg[94]\,
      R => '0'
    );
\data_out_reg[95]_compressor_gen_reduce_c_1\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[95]\,
      Q => \data_out_reg[95]\,
      R => '0'
    );
\data_out_reg[96]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[96]_compressor_gen_reduce_c_2\
    );
\data_out_reg[97]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[97]_compressor_gen_reduce_c_2\
    );
\data_out_reg[98]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[98]_compressor_gen_reduce_c_2\
    );
\data_out_reg[99]_srl4_compressor_gen_reduce_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[99]_compressor_gen_reduce_c_2\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(0),
      I1 => \data_reduced_out_reg[47]_0\(0),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(10),
      I1 => \data_reduced_out_reg[47]_0\(10),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(11),
      I1 => \data_reduced_out_reg[47]_0\(11),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(12),
      I1 => \data_reduced_out_reg[47]_0\(12),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(13),
      I1 => \data_reduced_out_reg[47]_0\(13),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(14),
      I1 => \data_reduced_out_reg[47]_0\(14),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(15),
      I1 => \data_reduced_out_reg[47]_0\(15),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(0),
      I1 => \data_reduced_out_reg[47]_0\(16),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(16)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(1),
      I1 => \data_reduced_out_reg[47]_0\(17),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(17)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(2),
      I1 => \data_reduced_out_reg[47]_0\(18),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(18)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(3),
      I1 => \data_reduced_out_reg[47]_0\(19),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(1),
      I1 => \data_reduced_out_reg[47]_0\(1),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(4),
      I1 => \data_reduced_out_reg[47]_0\(20),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(5),
      I1 => \data_reduced_out_reg[47]_0\(21),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(6),
      I1 => \data_reduced_out_reg[47]_0\(22),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(7),
      I1 => \data_reduced_out_reg[47]_0\(23),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(8),
      I1 => \data_reduced_out_reg[47]_0\(24),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(9),
      I1 => \data_reduced_out_reg[47]_0\(25),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(10),
      I1 => \data_reduced_out_reg[47]_0\(26),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(11),
      I1 => \data_reduced_out_reg[47]_0\(27),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(12),
      I1 => \data_reduced_out_reg[47]_0\(28),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(13),
      I1 => \data_reduced_out_reg[47]_0\(29),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(2),
      I1 => \data_reduced_out_reg[47]_0\(2),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(14),
      I1 => \data_reduced_out_reg[47]_0\(30),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(15),
      I1 => \data_reduced_out_reg[47]_0\(31),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(16),
      I1 => \data_reduced_out_reg[47]_0\(32),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(17),
      I1 => \data_reduced_out_reg[47]_0\(33),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(18),
      I1 => \data_reduced_out_reg[47]_0\(34),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(19),
      I1 => \data_reduced_out_reg[47]_0\(35),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(20),
      I1 => \data_reduced_out_reg[47]_0\(36),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(21),
      I1 => \data_reduced_out_reg[47]_0\(37),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(22),
      I1 => \data_reduced_out_reg[47]_0\(38),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(23),
      I1 => \data_reduced_out_reg[47]_0\(39),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(3),
      I1 => \data_reduced_out_reg[47]_0\(3),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(24),
      I1 => \data_reduced_out_reg[47]_0\(40),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(25),
      I1 => \data_reduced_out_reg[47]_0\(41),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(26),
      I1 => \data_reduced_out_reg[47]_0\(42),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(27),
      I1 => \data_reduced_out_reg[47]_0\(43),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(28),
      I1 => \data_reduced_out_reg[47]_0\(44),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(29),
      I1 => \data_reduced_out_reg[47]_0\(45),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(30),
      I1 => \data_reduced_out_reg[47]_0\(46),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[47]_0\(31),
      I1 => \data_reduced_out_reg[47]_0\(47),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(4),
      I1 => \data_reduced_out_reg[47]_0\(4),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(5),
      I1 => \data_reduced_out_reg[47]_0\(5),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(48),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(0)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(49),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(1)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(50),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(2)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(51),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(3)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(52),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(4)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(53),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(5)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(6),
      I1 => \data_reduced_out_reg[47]_0\(6),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(54),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(6)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(55),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(7)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(56),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(8)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(57),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(9)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(58),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(10)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(59),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(11)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(60),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(12)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(61),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(13)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(62),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(14)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(63),
      I1 => \^diff_pipeline[4]_1\(0),
      O => D(15)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(7),
      I1 => \data_reduced_out_reg[47]_0\(7),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(8),
      I1 => \data_reduced_out_reg[47]_0\(8),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_out(9),
      I1 => \data_reduced_out_reg[47]_0\(9),
      I2 => \diff_pipeline[3]_0\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_reduced_out_reg[47]_1\(0),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_reduced_out_reg[47]_1\(1),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_reduced_out_reg[47]_1\(2),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_reduced_out_reg[47]_1\(3),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_reduced_out_reg[47]_1\(4),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => \data_reduced_out_reg[47]_1\(5),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(6),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(7),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(8),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(9),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(10),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(11),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(12),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(13),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(14),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[47]_1\(15),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized3\ is
  port (
    \diff_pipeline[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[0]_0\ : out STD_LOGIC;
    \data_pipeline[5]_4\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[6]\ : out STD_LOGIC;
    \data_out_reg[111]\ : out STD_LOGIC;
    \data_out_reg[110]\ : out STD_LOGIC;
    \data_out_reg[109]\ : out STD_LOGIC;
    \data_out_reg[108]\ : out STD_LOGIC;
    \data_out_reg[107]\ : out STD_LOGIC;
    \data_out_reg[106]\ : out STD_LOGIC;
    \data_out_reg[105]\ : out STD_LOGIC;
    \data_out_reg[104]\ : out STD_LOGIC;
    \data_out_reg[103]\ : out STD_LOGIC;
    \data_out_reg[102]\ : out STD_LOGIC;
    \data_out_reg[101]\ : out STD_LOGIC;
    \data_out_reg[100]\ : out STD_LOGIC;
    \data_out_reg[99]\ : out STD_LOGIC;
    \data_out_reg[98]\ : out STD_LOGIC;
    \data_out_reg[97]\ : out STD_LOGIC;
    \data_out_reg[96]\ : out STD_LOGIC;
    \data_diff_out_reg[7]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[127]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[126]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[125]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[124]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[123]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[122]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[121]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[120]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[119]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[118]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[117]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[116]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[115]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[114]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[113]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    \data_out_reg[112]_compressor_gen_reduce_c_3\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 79 downto 0 );
    \data_diff_out_reg[5]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_out_reg[95]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[94]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[93]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[92]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[91]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[90]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[89]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[88]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[87]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[86]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[85]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[84]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[83]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[82]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[81]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    \data_out_reg[80]_compressor_gen_reduce_c_1\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[111]\ : in STD_LOGIC;
    \data_store_reg[110]\ : in STD_LOGIC;
    \data_store_reg[109]\ : in STD_LOGIC;
    \data_store_reg[108]\ : in STD_LOGIC;
    \data_store_reg[107]\ : in STD_LOGIC;
    \data_store_reg[106]\ : in STD_LOGIC;
    \data_store_reg[105]\ : in STD_LOGIC;
    \data_store_reg[104]\ : in STD_LOGIC;
    \data_store_reg[103]\ : in STD_LOGIC;
    \data_store_reg[102]\ : in STD_LOGIC;
    \data_store_reg[101]\ : in STD_LOGIC;
    \data_store_reg[100]\ : in STD_LOGIC;
    \data_store_reg[99]\ : in STD_LOGIC;
    \data_store_reg[98]\ : in STD_LOGIC;
    \data_store_reg[97]\ : in STD_LOGIC;
    \data_store_reg[96]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_pipeline[4]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \diff_pipeline[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[63]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized3\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized3\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized3\ is
  signal cmp_result018_out : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \^data_reduced_out_reg[0]_0\ : STD_LOGIC;
  signal \^diff_pipeline[5]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[4].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[4].reduce/data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[112]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[112]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[112]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[113]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[113]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[113]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[114]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[114]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[114]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[115]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[115]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[115]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[116]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[116]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[116]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[117]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[117]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[117]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[118]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[118]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[118]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[119]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[119]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[119]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[120]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[120]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[120]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[121]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[121]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[121]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[122]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[122]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[122]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[123]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[123]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[123]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[124]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[124]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[124]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[125]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[125]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[125]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[126]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[126]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[126]_srl5_compressor_gen_reduce_c_2 ";
  attribute srl_bus_name of \data_out_reg[127]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[127]_srl5_compressor_gen_reduce_c_2\ : label is "inst/\compressor/gen_reduce[4].reduce/data_out_reg[127]_srl5_compressor_gen_reduce_c_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair745";
begin
  data_reduced_out(79 downto 0) <= \^data_reduced_out\(79 downto 0);
  \data_reduced_out_reg[0]_0\ <= \^data_reduced_out_reg[0]_0\;
  \diff_pipeline[5]_3\(0) <= \^diff_pipeline[5]_3\(0);
\data_diff_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_diff_out_reg[5]_compressor_gen_reduce_c_2\,
      Q => \^diff_pipeline[5]_3\(0)
    );
\data_diff_out_reg[6]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[6]\,
      R => '0'
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(7),
      Q => \data_diff_out_reg[7]_compressor_gen_reduce_c_4\
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result018_out,
      I1 => keyframe_next,
      O => p_0_in(7)
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result018_out,
      CO(0) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_4_n_0\,
      S(0) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_5_n_0\
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_n_0\,
      CO(2) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_n_1\,
      CO(1) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_n_2\,
      CO(0) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_6_n_0\,
      S(2) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_7_n_0\,
      S(1) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_8_n_0\,
      S(0) => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_9_n_0\
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_4_n_0\
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_5_n_0\
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_6_n_0\
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_7_n_0\
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_8_n_0\
    );
\data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[7]_srl6_compressor_gen_reduce_c_3_i_9_n_0\
    );
\data_out[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[0]_0\
    );
\data_out_reg[100]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[100]\,
      Q => \data_out_reg[100]\,
      R => '0'
    );
\data_out_reg[101]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[101]\,
      Q => \data_out_reg[101]\,
      R => '0'
    );
\data_out_reg[102]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[102]\,
      Q => \data_out_reg[102]\,
      R => '0'
    );
\data_out_reg[103]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[103]\,
      Q => \data_out_reg[103]\,
      R => '0'
    );
\data_out_reg[104]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[104]\,
      Q => \data_out_reg[104]\,
      R => '0'
    );
\data_out_reg[105]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[105]\,
      Q => \data_out_reg[105]\,
      R => '0'
    );
\data_out_reg[106]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[106]\,
      Q => \data_out_reg[106]\,
      R => '0'
    );
\data_out_reg[107]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[107]\,
      Q => \data_out_reg[107]\,
      R => '0'
    );
\data_out_reg[108]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[108]\,
      Q => \data_out_reg[108]\,
      R => '0'
    );
\data_out_reg[109]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[109]\,
      Q => \data_out_reg[109]\,
      R => '0'
    );
\data_out_reg[110]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[110]\,
      Q => \data_out_reg[110]\,
      R => '0'
    );
\data_out_reg[111]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[111]\,
      Q => \data_out_reg[111]\,
      R => '0'
    );
\data_out_reg[112]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[112]_compressor_gen_reduce_c_3\
    );
\data_out_reg[113]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[113]_compressor_gen_reduce_c_3\
    );
\data_out_reg[114]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[114]_compressor_gen_reduce_c_3\
    );
\data_out_reg[115]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[115]_compressor_gen_reduce_c_3\
    );
\data_out_reg[116]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[116]_compressor_gen_reduce_c_3\
    );
\data_out_reg[117]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[117]_compressor_gen_reduce_c_3\
    );
\data_out_reg[118]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[118]_compressor_gen_reduce_c_3\
    );
\data_out_reg[119]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[119]_compressor_gen_reduce_c_3\
    );
\data_out_reg[120]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[120]_compressor_gen_reduce_c_3\
    );
\data_out_reg[121]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[121]_compressor_gen_reduce_c_3\
    );
\data_out_reg[122]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[122]_compressor_gen_reduce_c_3\
    );
\data_out_reg[123]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[123]_compressor_gen_reduce_c_3\
    );
\data_out_reg[124]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[124]_compressor_gen_reduce_c_3\
    );
\data_out_reg[125]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[125]_compressor_gen_reduce_c_3\
    );
\data_out_reg[126]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[126]_compressor_gen_reduce_c_3\
    );
\data_out_reg[127]_srl5_compressor_gen_reduce_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[127]_compressor_gen_reduce_c_3\
    );
\data_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[80]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(0)
    );
\data_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[81]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(1)
    );
\data_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[82]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(2)
    );
\data_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[83]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(3)
    );
\data_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[84]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(4)
    );
\data_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[85]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(5)
    );
\data_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[86]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(6)
    );
\data_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[87]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(7)
    );
\data_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[88]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(8)
    );
\data_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[89]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(9)
    );
\data_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[90]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(10)
    );
\data_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[91]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(11)
    );
\data_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[92]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(12)
    );
\data_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[93]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(13)
    );
\data_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[94]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(14)
    );
\data_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_out_reg[95]_compressor_gen_reduce_c_1\,
      Q => \data_pipeline[5]_4\(15)
    );
\data_out_reg[96]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[96]\,
      Q => \data_out_reg[96]\,
      R => '0'
    );
\data_out_reg[97]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[97]\,
      Q => \data_out_reg[97]\,
      R => '0'
    );
\data_out_reg[98]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[98]\,
      Q => \data_out_reg[98]\,
      R => '0'
    );
\data_out_reg[99]_compressor_gen_reduce_c_2\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[99]\,
      Q => \data_out_reg[99]\,
      R => '0'
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(0),
      I1 => \data_reduced_out_reg[63]_0\(0),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(10),
      I1 => \data_reduced_out_reg[63]_0\(10),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(11),
      I1 => \data_reduced_out_reg[63]_0\(11),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(12),
      I1 => \data_reduced_out_reg[63]_0\(12),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(13),
      I1 => \data_reduced_out_reg[63]_0\(13),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(14),
      I1 => \data_reduced_out_reg[63]_0\(14),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(15),
      I1 => \data_reduced_out_reg[63]_0\(15),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(0),
      I1 => \data_reduced_out_reg[63]_0\(16),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(16)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(1),
      I1 => \data_reduced_out_reg[63]_0\(17),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(17)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(2),
      I1 => \data_reduced_out_reg[63]_0\(18),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(18)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(3),
      I1 => \data_reduced_out_reg[63]_0\(19),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(1),
      I1 => \data_reduced_out_reg[63]_0\(1),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(4),
      I1 => \data_reduced_out_reg[63]_0\(20),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(5),
      I1 => \data_reduced_out_reg[63]_0\(21),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(6),
      I1 => \data_reduced_out_reg[63]_0\(22),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(7),
      I1 => \data_reduced_out_reg[63]_0\(23),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(8),
      I1 => \data_reduced_out_reg[63]_0\(24),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(9),
      I1 => \data_reduced_out_reg[63]_0\(25),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(10),
      I1 => \data_reduced_out_reg[63]_0\(26),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(11),
      I1 => \data_reduced_out_reg[63]_0\(27),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(12),
      I1 => \data_reduced_out_reg[63]_0\(28),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(13),
      I1 => \data_reduced_out_reg[63]_0\(29),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(2),
      I1 => \data_reduced_out_reg[63]_0\(2),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(14),
      I1 => \data_reduced_out_reg[63]_0\(30),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(15),
      I1 => \data_reduced_out_reg[63]_0\(31),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(16),
      I1 => \data_reduced_out_reg[63]_0\(32),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(17),
      I1 => \data_reduced_out_reg[63]_0\(33),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(18),
      I1 => \data_reduced_out_reg[63]_0\(34),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(19),
      I1 => \data_reduced_out_reg[63]_0\(35),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(20),
      I1 => \data_reduced_out_reg[63]_0\(36),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(21),
      I1 => \data_reduced_out_reg[63]_0\(37),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(22),
      I1 => \data_reduced_out_reg[63]_0\(38),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(23),
      I1 => \data_reduced_out_reg[63]_0\(39),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(3),
      I1 => \data_reduced_out_reg[63]_0\(3),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(24),
      I1 => \data_reduced_out_reg[63]_0\(40),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(25),
      I1 => \data_reduced_out_reg[63]_0\(41),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(26),
      I1 => \data_reduced_out_reg[63]_0\(42),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(27),
      I1 => \data_reduced_out_reg[63]_0\(43),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(28),
      I1 => \data_reduced_out_reg[63]_0\(44),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(29),
      I1 => \data_reduced_out_reg[63]_0\(45),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(30),
      I1 => \data_reduced_out_reg[63]_0\(46),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(31),
      I1 => \data_reduced_out_reg[63]_0\(47),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(32),
      I1 => \data_reduced_out_reg[63]_0\(48),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(33),
      I1 => \data_reduced_out_reg[63]_0\(49),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(4),
      I1 => \data_reduced_out_reg[63]_0\(4),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(34),
      I1 => \data_reduced_out_reg[63]_0\(50),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(35),
      I1 => \data_reduced_out_reg[63]_0\(51),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(36),
      I1 => \data_reduced_out_reg[63]_0\(52),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(37),
      I1 => \data_reduced_out_reg[63]_0\(53),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(38),
      I1 => \data_reduced_out_reg[63]_0\(54),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(39),
      I1 => \data_reduced_out_reg[63]_0\(55),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(40),
      I1 => \data_reduced_out_reg[63]_0\(56),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(41),
      I1 => \data_reduced_out_reg[63]_0\(57),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(42),
      I1 => \data_reduced_out_reg[63]_0\(58),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(43),
      I1 => \data_reduced_out_reg[63]_0\(59),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(5),
      I1 => \data_reduced_out_reg[63]_0\(5),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(44),
      I1 => \data_reduced_out_reg[63]_0\(60),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(45),
      I1 => \data_reduced_out_reg[63]_0\(61),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(46),
      I1 => \data_reduced_out_reg[63]_0\(62),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[63]_0\(47),
      I1 => \data_reduced_out_reg[63]_0\(63),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(63)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(6),
      I1 => \data_reduced_out_reg[63]_0\(6),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(7),
      I1 => \data_reduced_out_reg[63]_0\(7),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(64),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(0)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(65),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(1)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(66),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(2)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(67),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(3)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(68),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(4)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(69),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(5)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(70),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(6)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(71),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(7)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(72),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(8)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(73),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(9)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(8),
      I1 => \data_reduced_out_reg[63]_0\(8),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(74),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(10)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(75),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(11)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(76),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(12)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(77),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(13)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(78),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(14)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(79),
      I1 => \^diff_pipeline[5]_3\(0),
      O => D(15)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[4]_2\(9),
      I1 => \data_reduced_out_reg[63]_0\(9),
      I2 => \diff_pipeline[4]_1\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(0),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(1),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(2),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(3),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(4),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(5),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(6),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(7),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(8),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(9),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(10),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(11),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(12),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(13),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(14),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => \data_reduced_out_reg[63]_1\(15),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized4\ is
  port (
    \diff_pipeline[6]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[23]_0\ : out STD_LOGIC;
    \data_pipeline[6]_6\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[7]\ : out STD_LOGIC;
    \data_out_reg[127]\ : out STD_LOGIC;
    \data_out_reg[126]\ : out STD_LOGIC;
    \data_out_reg[125]\ : out STD_LOGIC;
    \data_out_reg[124]\ : out STD_LOGIC;
    \data_out_reg[123]\ : out STD_LOGIC;
    \data_out_reg[122]\ : out STD_LOGIC;
    \data_out_reg[121]\ : out STD_LOGIC;
    \data_out_reg[120]\ : out STD_LOGIC;
    \data_out_reg[119]\ : out STD_LOGIC;
    \data_out_reg[118]\ : out STD_LOGIC;
    \data_out_reg[117]\ : out STD_LOGIC;
    \data_out_reg[116]\ : out STD_LOGIC;
    \data_out_reg[115]\ : out STD_LOGIC;
    \data_out_reg[114]\ : out STD_LOGIC;
    \data_out_reg[113]\ : out STD_LOGIC;
    \data_out_reg[112]\ : out STD_LOGIC;
    \data_diff_out_reg[8]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[143]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[142]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[141]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[140]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[139]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[138]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[137]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[136]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[135]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[134]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[133]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[132]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[131]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[130]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[129]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    \data_out_reg[128]_compressor_gen_reduce_c_4\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 95 downto 0 );
    \data_diff_out_reg[6]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_out_reg[111]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[110]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[109]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[108]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[107]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[106]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[105]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[104]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[103]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[102]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[101]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[100]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[99]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[98]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[97]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    \data_out_reg[96]_compressor_gen_reduce_c_2\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[127]\ : in STD_LOGIC;
    \data_store_reg[126]\ : in STD_LOGIC;
    \data_store_reg[125]\ : in STD_LOGIC;
    \data_store_reg[124]\ : in STD_LOGIC;
    \data_store_reg[123]\ : in STD_LOGIC;
    \data_store_reg[122]\ : in STD_LOGIC;
    \data_store_reg[121]\ : in STD_LOGIC;
    \data_store_reg[120]\ : in STD_LOGIC;
    \data_store_reg[119]\ : in STD_LOGIC;
    \data_store_reg[118]\ : in STD_LOGIC;
    \data_store_reg[117]\ : in STD_LOGIC;
    \data_store_reg[116]\ : in STD_LOGIC;
    \data_store_reg[115]\ : in STD_LOGIC;
    \data_store_reg[114]\ : in STD_LOGIC;
    \data_store_reg[113]\ : in STD_LOGIC;
    \data_store_reg[112]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_pipeline[5]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[79]_0\ : in STD_LOGIC_VECTOR ( 79 downto 0 );
    \diff_pipeline[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[79]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized4\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized4\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized4\ is
  signal cmp_result021_out : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal \^data_reduced_out_reg[23]_0\ : STD_LOGIC;
  signal \^diff_pipeline[6]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \NLW_data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[5].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[5].reduce/data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[128]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[128]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[128]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[129]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[129]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[129]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[130]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[130]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[130]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[131]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[131]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[131]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[132]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[132]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[132]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[133]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[133]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[133]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[134]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[134]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[134]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[135]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[135]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[135]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[136]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[136]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[136]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[137]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[137]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[137]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[138]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[138]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[138]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[139]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[139]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[139]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[140]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[140]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[140]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[141]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[141]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[141]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[142]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[142]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[142]_srl6_compressor_gen_reduce_c_3 ";
  attribute srl_bus_name of \data_out_reg[143]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[143]_srl6_compressor_gen_reduce_c_3\ : label is "inst/\compressor/gen_reduce[5].reduce/data_out_reg[143]_srl6_compressor_gen_reduce_c_3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \data_reduced_out[101]_i_1\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \data_reduced_out[96]_i_1\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair786";
begin
  data_reduced_out(95 downto 0) <= \^data_reduced_out\(95 downto 0);
  \data_reduced_out_reg[23]_0\ <= \^data_reduced_out_reg[23]_0\;
  \diff_pipeline[6]_5\(0) <= \^diff_pipeline[6]_5\(0);
\data_diff_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_diff_out_reg[6]_compressor_gen_reduce_c_3\,
      Q => \^diff_pipeline[6]_5\(0)
    );
\data_diff_out_reg[7]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[7]\,
      R => '0'
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(8),
      Q => \data_diff_out_reg[8]_compressor_gen_reduce_c_5\
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result021_out,
      I1 => keyframe_next,
      O => p_0_in(8)
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result021_out,
      CO(0) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_4_n_0\,
      S(0) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_5_n_0\
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_n_0\,
      CO(2) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_n_1\,
      CO(1) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_n_2\,
      CO(0) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_6_n_0\,
      S(2) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_7_n_0\,
      S(1) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_8_n_0\,
      S(0) => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_9_n_0\
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_4_n_0\
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_5_n_0\
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_6_n_0\
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_7_n_0\
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_8_n_0\
    );
\data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[8]_srl7_compressor_gen_reduce_c_4_i_9_n_0\
    );
\data_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[100]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(4)
    );
\data_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[101]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(5)
    );
\data_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[102]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(6)
    );
\data_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[103]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(7)
    );
\data_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[104]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(8)
    );
\data_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[105]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(9)
    );
\data_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[106]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(10)
    );
\data_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[107]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(11)
    );
\data_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[108]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(12)
    );
\data_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[109]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(13)
    );
\data_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[110]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(14)
    );
\data_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[111]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(15)
    );
\data_out_reg[112]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[112]\,
      Q => \data_out_reg[112]\,
      R => '0'
    );
\data_out_reg[113]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[113]\,
      Q => \data_out_reg[113]\,
      R => '0'
    );
\data_out_reg[114]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[114]\,
      Q => \data_out_reg[114]\,
      R => '0'
    );
\data_out_reg[115]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[115]\,
      Q => \data_out_reg[115]\,
      R => '0'
    );
\data_out_reg[116]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[116]\,
      Q => \data_out_reg[116]\,
      R => '0'
    );
\data_out_reg[117]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[117]\,
      Q => \data_out_reg[117]\,
      R => '0'
    );
\data_out_reg[118]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[118]\,
      Q => \data_out_reg[118]\,
      R => '0'
    );
\data_out_reg[119]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[119]\,
      Q => \data_out_reg[119]\,
      R => '0'
    );
\data_out_reg[120]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[120]\,
      Q => \data_out_reg[120]\,
      R => '0'
    );
\data_out_reg[121]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[121]\,
      Q => \data_out_reg[121]\,
      R => '0'
    );
\data_out_reg[122]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[122]\,
      Q => \data_out_reg[122]\,
      R => '0'
    );
\data_out_reg[123]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[123]\,
      Q => \data_out_reg[123]\,
      R => '0'
    );
\data_out_reg[124]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[124]\,
      Q => \data_out_reg[124]\,
      R => '0'
    );
\data_out_reg[125]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[125]\,
      Q => \data_out_reg[125]\,
      R => '0'
    );
\data_out_reg[126]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[126]\,
      Q => \data_out_reg[126]\,
      R => '0'
    );
\data_out_reg[127]_compressor_gen_reduce_c_3\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[127]\,
      Q => \data_out_reg[127]\,
      R => '0'
    );
\data_out_reg[128]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[128]_compressor_gen_reduce_c_4\
    );
\data_out_reg[129]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[129]_compressor_gen_reduce_c_4\
    );
\data_out_reg[130]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[130]_compressor_gen_reduce_c_4\
    );
\data_out_reg[131]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[131]_compressor_gen_reduce_c_4\
    );
\data_out_reg[132]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[132]_compressor_gen_reduce_c_4\
    );
\data_out_reg[133]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[133]_compressor_gen_reduce_c_4\
    );
\data_out_reg[134]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[134]_compressor_gen_reduce_c_4\
    );
\data_out_reg[135]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[135]_compressor_gen_reduce_c_4\
    );
\data_out_reg[136]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[136]_compressor_gen_reduce_c_4\
    );
\data_out_reg[137]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[137]_compressor_gen_reduce_c_4\
    );
\data_out_reg[138]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[138]_compressor_gen_reduce_c_4\
    );
\data_out_reg[139]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[139]_compressor_gen_reduce_c_4\
    );
\data_out_reg[140]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[140]_compressor_gen_reduce_c_4\
    );
\data_out_reg[141]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[141]_compressor_gen_reduce_c_4\
    );
\data_out_reg[142]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[142]_compressor_gen_reduce_c_4\
    );
\data_out_reg[143]_srl6_compressor_gen_reduce_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[143]_compressor_gen_reduce_c_4\
    );
\data_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[96]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(0)
    );
\data_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[97]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(1)
    );
\data_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[98]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(2)
    );
\data_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_out_reg[99]_compressor_gen_reduce_c_2\,
      Q => \data_pipeline[6]_6\(3)
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(0),
      I1 => \data_reduced_out_reg[79]_0\(0),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(84),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(4)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(85),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(5)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(86),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(6)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(87),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(7)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(88),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(8)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(89),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(9)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(90),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(10)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(91),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(11)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(92),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(12)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(93),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(13)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(10),
      I1 => \data_reduced_out_reg[79]_0\(10),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(94),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(14)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(95),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(15)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(11),
      I1 => \data_reduced_out_reg[79]_0\(11),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(12),
      I1 => \data_reduced_out_reg[79]_0\(12),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(13),
      I1 => \data_reduced_out_reg[79]_0\(13),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(14),
      I1 => \data_reduced_out_reg[79]_0\(14),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(15),
      I1 => \data_reduced_out_reg[79]_0\(15),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(0),
      I1 => \data_reduced_out_reg[79]_0\(16),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(16)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(1),
      I1 => \data_reduced_out_reg[79]_0\(17),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(17)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(2),
      I1 => \data_reduced_out_reg[79]_0\(18),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(18)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(3),
      I1 => \data_reduced_out_reg[79]_0\(19),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(1),
      I1 => \data_reduced_out_reg[79]_0\(1),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(4),
      I1 => \data_reduced_out_reg[79]_0\(20),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(5),
      I1 => \data_reduced_out_reg[79]_0\(21),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(6),
      I1 => \data_reduced_out_reg[79]_0\(22),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(7),
      I1 => \data_reduced_out_reg[79]_0\(23),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(8),
      I1 => \data_reduced_out_reg[79]_0\(24),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(9),
      I1 => \data_reduced_out_reg[79]_0\(25),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(10),
      I1 => \data_reduced_out_reg[79]_0\(26),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(11),
      I1 => \data_reduced_out_reg[79]_0\(27),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(12),
      I1 => \data_reduced_out_reg[79]_0\(28),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(13),
      I1 => \data_reduced_out_reg[79]_0\(29),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(2),
      I1 => \data_reduced_out_reg[79]_0\(2),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(14),
      I1 => \data_reduced_out_reg[79]_0\(30),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(15),
      I1 => \data_reduced_out_reg[79]_0\(31),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(16),
      I1 => \data_reduced_out_reg[79]_0\(32),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(17),
      I1 => \data_reduced_out_reg[79]_0\(33),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(18),
      I1 => \data_reduced_out_reg[79]_0\(34),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(19),
      I1 => \data_reduced_out_reg[79]_0\(35),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(20),
      I1 => \data_reduced_out_reg[79]_0\(36),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(21),
      I1 => \data_reduced_out_reg[79]_0\(37),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(22),
      I1 => \data_reduced_out_reg[79]_0\(38),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(23),
      I1 => \data_reduced_out_reg[79]_0\(39),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(3),
      I1 => \data_reduced_out_reg[79]_0\(3),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(24),
      I1 => \data_reduced_out_reg[79]_0\(40),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(25),
      I1 => \data_reduced_out_reg[79]_0\(41),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(26),
      I1 => \data_reduced_out_reg[79]_0\(42),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(27),
      I1 => \data_reduced_out_reg[79]_0\(43),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(28),
      I1 => \data_reduced_out_reg[79]_0\(44),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(29),
      I1 => \data_reduced_out_reg[79]_0\(45),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(30),
      I1 => \data_reduced_out_reg[79]_0\(46),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(31),
      I1 => \data_reduced_out_reg[79]_0\(47),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(32),
      I1 => \data_reduced_out_reg[79]_0\(48),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(33),
      I1 => \data_reduced_out_reg[79]_0\(49),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(4),
      I1 => \data_reduced_out_reg[79]_0\(4),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(34),
      I1 => \data_reduced_out_reg[79]_0\(50),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(35),
      I1 => \data_reduced_out_reg[79]_0\(51),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(36),
      I1 => \data_reduced_out_reg[79]_0\(52),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(37),
      I1 => \data_reduced_out_reg[79]_0\(53),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(38),
      I1 => \data_reduced_out_reg[79]_0\(54),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(39),
      I1 => \data_reduced_out_reg[79]_0\(55),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(40),
      I1 => \data_reduced_out_reg[79]_0\(56),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(41),
      I1 => \data_reduced_out_reg[79]_0\(57),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(42),
      I1 => \data_reduced_out_reg[79]_0\(58),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(43),
      I1 => \data_reduced_out_reg[79]_0\(59),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(5),
      I1 => \data_reduced_out_reg[79]_0\(5),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(44),
      I1 => \data_reduced_out_reg[79]_0\(60),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(45),
      I1 => \data_reduced_out_reg[79]_0\(61),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(46),
      I1 => \data_reduced_out_reg[79]_0\(62),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(47),
      I1 => \data_reduced_out_reg[79]_0\(63),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(48),
      I1 => \data_reduced_out_reg[79]_0\(64),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(49),
      I1 => \data_reduced_out_reg[79]_0\(65),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(50),
      I1 => \data_reduced_out_reg[79]_0\(66),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(51),
      I1 => \data_reduced_out_reg[79]_0\(67),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(52),
      I1 => \data_reduced_out_reg[79]_0\(68),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(53),
      I1 => \data_reduced_out_reg[79]_0\(69),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(6),
      I1 => \data_reduced_out_reg[79]_0\(6),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(54),
      I1 => \data_reduced_out_reg[79]_0\(70),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(55),
      I1 => \data_reduced_out_reg[79]_0\(71),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(56),
      I1 => \data_reduced_out_reg[79]_0\(72),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(57),
      I1 => \data_reduced_out_reg[79]_0\(73),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(58),
      I1 => \data_reduced_out_reg[79]_0\(74),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(59),
      I1 => \data_reduced_out_reg[79]_0\(75),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(60),
      I1 => \data_reduced_out_reg[79]_0\(76),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(61),
      I1 => \data_reduced_out_reg[79]_0\(77),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(62),
      I1 => \data_reduced_out_reg[79]_0\(78),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[79]_0\(63),
      I1 => \data_reduced_out_reg[79]_0\(79),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(7),
      I1 => \data_reduced_out_reg[79]_0\(7),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(8),
      I1 => \data_reduced_out_reg[79]_0\(8),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[95]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[23]_0\
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(80),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(0)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(81),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(1)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(82),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(2)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(83),
      I1 => \^diff_pipeline[6]_5\(0),
      O => D(3)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[5]_4\(9),
      I1 => \data_reduced_out_reg[79]_0\(9),
      I2 => \diff_pipeline[5]_3\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => p_0_in_0(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(0),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(1),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(2),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(3),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(4),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(5),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(6),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(7),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(8),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(9),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(10),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(11),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(12),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(13),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(14),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[23]_0\,
      D => \data_reduced_out_reg[79]_1\(15),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized5\ is
  port (
    \diff_pipeline[7]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[32]_0\ : out STD_LOGIC;
    \data_pipeline[7]_8\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[8]\ : out STD_LOGIC;
    \data_out_reg[143]\ : out STD_LOGIC;
    \data_out_reg[142]\ : out STD_LOGIC;
    \data_out_reg[141]\ : out STD_LOGIC;
    \data_out_reg[140]\ : out STD_LOGIC;
    \data_out_reg[139]\ : out STD_LOGIC;
    \data_out_reg[138]\ : out STD_LOGIC;
    \data_out_reg[137]\ : out STD_LOGIC;
    \data_out_reg[136]\ : out STD_LOGIC;
    \data_out_reg[135]\ : out STD_LOGIC;
    \data_out_reg[134]\ : out STD_LOGIC;
    \data_out_reg[133]\ : out STD_LOGIC;
    \data_out_reg[132]\ : out STD_LOGIC;
    \data_out_reg[131]\ : out STD_LOGIC;
    \data_out_reg[130]\ : out STD_LOGIC;
    \data_out_reg[129]\ : out STD_LOGIC;
    \data_out_reg[128]\ : out STD_LOGIC;
    \data_diff_out_reg[9]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[159]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[158]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[157]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[156]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[155]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[154]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[153]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[152]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[151]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[150]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[149]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[148]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[147]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[146]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[145]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    \data_out_reg[144]_compressor_gen_reduce_c_5\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 111 downto 0 );
    \data_diff_out_reg[7]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_out_reg[127]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[126]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[125]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[124]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[123]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[122]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[121]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[120]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[119]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[118]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[117]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[116]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[115]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[114]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[113]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    \data_out_reg[112]_compressor_gen_reduce_c_3\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[143]\ : in STD_LOGIC;
    \data_store_reg[142]\ : in STD_LOGIC;
    \data_store_reg[141]\ : in STD_LOGIC;
    \data_store_reg[140]\ : in STD_LOGIC;
    \data_store_reg[139]\ : in STD_LOGIC;
    \data_store_reg[138]\ : in STD_LOGIC;
    \data_store_reg[137]\ : in STD_LOGIC;
    \data_store_reg[136]\ : in STD_LOGIC;
    \data_store_reg[135]\ : in STD_LOGIC;
    \data_store_reg[134]\ : in STD_LOGIC;
    \data_store_reg[133]\ : in STD_LOGIC;
    \data_store_reg[132]\ : in STD_LOGIC;
    \data_store_reg[131]\ : in STD_LOGIC;
    \data_store_reg[130]\ : in STD_LOGIC;
    \data_store_reg[129]\ : in STD_LOGIC;
    \data_store_reg[128]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_pipeline[6]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[95]_0\ : in STD_LOGIC_VECTOR ( 95 downto 0 );
    \diff_pipeline[6]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[95]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized5\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized5\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized5\ is
  signal cmp_result024_out : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 111 downto 0 );
  signal \^data_reduced_out_reg[32]_0\ : STD_LOGIC;
  signal \^diff_pipeline[7]_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 9 to 9 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal \NLW_data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[6].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[6].reduce/data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[144]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[144]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[144]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[145]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[145]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[145]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[146]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[146]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[146]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[147]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[147]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[147]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[148]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[148]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[148]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[149]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[149]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[149]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[150]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[150]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[150]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[151]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[151]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[151]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[152]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[152]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[152]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[153]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[153]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[153]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[154]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[154]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[154]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[155]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[155]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[155]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[156]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[156]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[156]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[157]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[157]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[157]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[158]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[158]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[158]_srl7_compressor_gen_reduce_c_4 ";
  attribute srl_bus_name of \data_out_reg[159]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[159]_srl7_compressor_gen_reduce_c_4\ : label is "inst/\compressor/gen_reduce[6].reduce/data_out_reg[159]_srl7_compressor_gen_reduce_c_4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \data_reduced_out[112]_i_1\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \data_reduced_out[113]_i_1\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \data_reduced_out[114]_i_1\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \data_reduced_out[115]_i_1\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \data_reduced_out[116]_i_1\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \data_reduced_out[117]_i_1\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \data_reduced_out[118]_i_1\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \data_reduced_out[119]_i_1\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \data_reduced_out[120]_i_1\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \data_reduced_out[121]_i_1\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \data_reduced_out[122]_i_1\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \data_reduced_out[123]_i_1\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \data_reduced_out[124]_i_1\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \data_reduced_out[125]_i_1\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \data_reduced_out[126]_i_1\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \data_reduced_out[127]_i_1\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair834";
begin
  data_reduced_out(111 downto 0) <= \^data_reduced_out\(111 downto 0);
  \data_reduced_out_reg[32]_0\ <= \^data_reduced_out_reg[32]_0\;
  \diff_pipeline[7]_7\(0) <= \^diff_pipeline[7]_7\(0);
\data_diff_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_diff_out_reg[7]_compressor_gen_reduce_c_4\,
      Q => \^diff_pipeline[7]_7\(0)
    );
\data_diff_out_reg[8]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[8]\,
      R => '0'
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(9),
      Q => \data_diff_out_reg[9]_compressor_gen_reduce_c_6\
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result024_out,
      I1 => keyframe_next,
      O => p_0_in(9)
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result024_out,
      CO(0) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_4_n_0\,
      S(0) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_5_n_0\
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_n_0\,
      CO(2) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_n_1\,
      CO(1) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_n_2\,
      CO(0) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_6_n_0\,
      S(2) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_7_n_0\,
      S(1) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_8_n_0\,
      S(0) => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_9_n_0\
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_4_n_0\
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_5_n_0\
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_6_n_0\
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_7_n_0\
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_8_n_0\
    );
\data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[9]_srl8_compressor_gen_reduce_c_5_i_9_n_0\
    );
\data_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[112]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(0)
    );
\data_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[113]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(1)
    );
\data_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[114]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(2)
    );
\data_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[115]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(3)
    );
\data_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[116]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(4)
    );
\data_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[117]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(5)
    );
\data_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[118]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(6)
    );
\data_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[119]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(7)
    );
\data_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[120]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(8)
    );
\data_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[121]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(9)
    );
\data_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[122]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(10)
    );
\data_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[123]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(11)
    );
\data_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[124]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(12)
    );
\data_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[125]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(13)
    );
\data_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[126]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(14)
    );
\data_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_out_reg[127]_compressor_gen_reduce_c_3\,
      Q => \data_pipeline[7]_8\(15)
    );
\data_out_reg[128]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[128]\,
      Q => \data_out_reg[128]\,
      R => '0'
    );
\data_out_reg[129]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[129]\,
      Q => \data_out_reg[129]\,
      R => '0'
    );
\data_out_reg[130]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[130]\,
      Q => \data_out_reg[130]\,
      R => '0'
    );
\data_out_reg[131]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[131]\,
      Q => \data_out_reg[131]\,
      R => '0'
    );
\data_out_reg[132]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[132]\,
      Q => \data_out_reg[132]\,
      R => '0'
    );
\data_out_reg[133]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[133]\,
      Q => \data_out_reg[133]\,
      R => '0'
    );
\data_out_reg[134]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[134]\,
      Q => \data_out_reg[134]\,
      R => '0'
    );
\data_out_reg[135]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[135]\,
      Q => \data_out_reg[135]\,
      R => '0'
    );
\data_out_reg[136]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[136]\,
      Q => \data_out_reg[136]\,
      R => '0'
    );
\data_out_reg[137]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[137]\,
      Q => \data_out_reg[137]\,
      R => '0'
    );
\data_out_reg[138]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[138]\,
      Q => \data_out_reg[138]\,
      R => '0'
    );
\data_out_reg[139]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[139]\,
      Q => \data_out_reg[139]\,
      R => '0'
    );
\data_out_reg[140]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[140]\,
      Q => \data_out_reg[140]\,
      R => '0'
    );
\data_out_reg[141]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[141]\,
      Q => \data_out_reg[141]\,
      R => '0'
    );
\data_out_reg[142]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[142]\,
      Q => \data_out_reg[142]\,
      R => '0'
    );
\data_out_reg[143]_compressor_gen_reduce_c_4\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[143]\,
      Q => \data_out_reg[143]\,
      R => '0'
    );
\data_out_reg[144]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[144]_compressor_gen_reduce_c_5\
    );
\data_out_reg[145]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[145]_compressor_gen_reduce_c_5\
    );
\data_out_reg[146]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[146]_compressor_gen_reduce_c_5\
    );
\data_out_reg[147]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[147]_compressor_gen_reduce_c_5\
    );
\data_out_reg[148]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[148]_compressor_gen_reduce_c_5\
    );
\data_out_reg[149]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[149]_compressor_gen_reduce_c_5\
    );
\data_out_reg[150]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[150]_compressor_gen_reduce_c_5\
    );
\data_out_reg[151]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[151]_compressor_gen_reduce_c_5\
    );
\data_out_reg[152]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[152]_compressor_gen_reduce_c_5\
    );
\data_out_reg[153]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[153]_compressor_gen_reduce_c_5\
    );
\data_out_reg[154]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[154]_compressor_gen_reduce_c_5\
    );
\data_out_reg[155]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[155]_compressor_gen_reduce_c_5\
    );
\data_out_reg[156]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[156]_compressor_gen_reduce_c_5\
    );
\data_out_reg[157]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[157]_compressor_gen_reduce_c_5\
    );
\data_out_reg[158]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[158]_compressor_gen_reduce_c_5\
    );
\data_out_reg[159]_srl7_compressor_gen_reduce_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[159]_compressor_gen_reduce_c_5\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(0),
      I1 => \data_reduced_out_reg[95]_0\(0),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(10),
      I1 => \data_reduced_out_reg[95]_0\(10),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[111]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[32]_0\
    );
\data_reduced_out[112]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(96),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(0)
    );
\data_reduced_out[113]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(97),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(1)
    );
\data_reduced_out[114]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(98),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(2)
    );
\data_reduced_out[115]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(99),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(3)
    );
\data_reduced_out[116]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(100),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(4)
    );
\data_reduced_out[117]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(101),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(5)
    );
\data_reduced_out[118]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(102),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(6)
    );
\data_reduced_out[119]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(103),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(7)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(11),
      I1 => \data_reduced_out_reg[95]_0\(11),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[120]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(104),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(8)
    );
\data_reduced_out[121]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(105),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(9)
    );
\data_reduced_out[122]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(106),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(10)
    );
\data_reduced_out[123]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(107),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(11)
    );
\data_reduced_out[124]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(108),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(12)
    );
\data_reduced_out[125]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(109),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(13)
    );
\data_reduced_out[126]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(110),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(14)
    );
\data_reduced_out[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(111),
      I1 => \^diff_pipeline[7]_7\(0),
      O => D(15)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(12),
      I1 => \data_reduced_out_reg[95]_0\(12),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(13),
      I1 => \data_reduced_out_reg[95]_0\(13),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(14),
      I1 => \data_reduced_out_reg[95]_0\(14),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(15),
      I1 => \data_reduced_out_reg[95]_0\(15),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(0),
      I1 => \data_reduced_out_reg[95]_0\(16),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(16)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(1),
      I1 => \data_reduced_out_reg[95]_0\(17),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(17)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(2),
      I1 => \data_reduced_out_reg[95]_0\(18),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(18)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(3),
      I1 => \data_reduced_out_reg[95]_0\(19),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(1),
      I1 => \data_reduced_out_reg[95]_0\(1),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(4),
      I1 => \data_reduced_out_reg[95]_0\(20),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(5),
      I1 => \data_reduced_out_reg[95]_0\(21),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(6),
      I1 => \data_reduced_out_reg[95]_0\(22),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(7),
      I1 => \data_reduced_out_reg[95]_0\(23),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(8),
      I1 => \data_reduced_out_reg[95]_0\(24),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(9),
      I1 => \data_reduced_out_reg[95]_0\(25),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(10),
      I1 => \data_reduced_out_reg[95]_0\(26),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(11),
      I1 => \data_reduced_out_reg[95]_0\(27),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(12),
      I1 => \data_reduced_out_reg[95]_0\(28),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(13),
      I1 => \data_reduced_out_reg[95]_0\(29),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(2),
      I1 => \data_reduced_out_reg[95]_0\(2),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(14),
      I1 => \data_reduced_out_reg[95]_0\(30),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(15),
      I1 => \data_reduced_out_reg[95]_0\(31),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(16),
      I1 => \data_reduced_out_reg[95]_0\(32),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(17),
      I1 => \data_reduced_out_reg[95]_0\(33),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(18),
      I1 => \data_reduced_out_reg[95]_0\(34),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(19),
      I1 => \data_reduced_out_reg[95]_0\(35),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(20),
      I1 => \data_reduced_out_reg[95]_0\(36),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(21),
      I1 => \data_reduced_out_reg[95]_0\(37),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(22),
      I1 => \data_reduced_out_reg[95]_0\(38),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(23),
      I1 => \data_reduced_out_reg[95]_0\(39),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(3),
      I1 => \data_reduced_out_reg[95]_0\(3),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(24),
      I1 => \data_reduced_out_reg[95]_0\(40),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(25),
      I1 => \data_reduced_out_reg[95]_0\(41),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(26),
      I1 => \data_reduced_out_reg[95]_0\(42),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(27),
      I1 => \data_reduced_out_reg[95]_0\(43),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(28),
      I1 => \data_reduced_out_reg[95]_0\(44),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(29),
      I1 => \data_reduced_out_reg[95]_0\(45),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(30),
      I1 => \data_reduced_out_reg[95]_0\(46),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(31),
      I1 => \data_reduced_out_reg[95]_0\(47),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(32),
      I1 => \data_reduced_out_reg[95]_0\(48),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(33),
      I1 => \data_reduced_out_reg[95]_0\(49),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(4),
      I1 => \data_reduced_out_reg[95]_0\(4),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(34),
      I1 => \data_reduced_out_reg[95]_0\(50),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(35),
      I1 => \data_reduced_out_reg[95]_0\(51),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(36),
      I1 => \data_reduced_out_reg[95]_0\(52),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(37),
      I1 => \data_reduced_out_reg[95]_0\(53),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(38),
      I1 => \data_reduced_out_reg[95]_0\(54),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(39),
      I1 => \data_reduced_out_reg[95]_0\(55),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(40),
      I1 => \data_reduced_out_reg[95]_0\(56),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(41),
      I1 => \data_reduced_out_reg[95]_0\(57),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(42),
      I1 => \data_reduced_out_reg[95]_0\(58),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(43),
      I1 => \data_reduced_out_reg[95]_0\(59),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(5),
      I1 => \data_reduced_out_reg[95]_0\(5),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(44),
      I1 => \data_reduced_out_reg[95]_0\(60),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(45),
      I1 => \data_reduced_out_reg[95]_0\(61),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(46),
      I1 => \data_reduced_out_reg[95]_0\(62),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(47),
      I1 => \data_reduced_out_reg[95]_0\(63),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(48),
      I1 => \data_reduced_out_reg[95]_0\(64),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(49),
      I1 => \data_reduced_out_reg[95]_0\(65),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(50),
      I1 => \data_reduced_out_reg[95]_0\(66),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(51),
      I1 => \data_reduced_out_reg[95]_0\(67),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(52),
      I1 => \data_reduced_out_reg[95]_0\(68),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(53),
      I1 => \data_reduced_out_reg[95]_0\(69),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(6),
      I1 => \data_reduced_out_reg[95]_0\(6),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(54),
      I1 => \data_reduced_out_reg[95]_0\(70),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(55),
      I1 => \data_reduced_out_reg[95]_0\(71),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(56),
      I1 => \data_reduced_out_reg[95]_0\(72),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(57),
      I1 => \data_reduced_out_reg[95]_0\(73),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(58),
      I1 => \data_reduced_out_reg[95]_0\(74),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(59),
      I1 => \data_reduced_out_reg[95]_0\(75),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(60),
      I1 => \data_reduced_out_reg[95]_0\(76),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(61),
      I1 => \data_reduced_out_reg[95]_0\(77),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(62),
      I1 => \data_reduced_out_reg[95]_0\(78),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(63),
      I1 => \data_reduced_out_reg[95]_0\(79),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(7),
      I1 => \data_reduced_out_reg[95]_0\(7),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(64),
      I1 => \data_reduced_out_reg[95]_0\(80),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(65),
      I1 => \data_reduced_out_reg[95]_0\(81),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(66),
      I1 => \data_reduced_out_reg[95]_0\(82),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(67),
      I1 => \data_reduced_out_reg[95]_0\(83),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(68),
      I1 => \data_reduced_out_reg[95]_0\(84),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(69),
      I1 => \data_reduced_out_reg[95]_0\(85),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(70),
      I1 => \data_reduced_out_reg[95]_0\(86),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(71),
      I1 => \data_reduced_out_reg[95]_0\(87),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(72),
      I1 => \data_reduced_out_reg[95]_0\(88),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(73),
      I1 => \data_reduced_out_reg[95]_0\(89),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(8),
      I1 => \data_reduced_out_reg[95]_0\(8),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(74),
      I1 => \data_reduced_out_reg[95]_0\(90),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(75),
      I1 => \data_reduced_out_reg[95]_0\(91),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(76),
      I1 => \data_reduced_out_reg[95]_0\(92),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(77),
      I1 => \data_reduced_out_reg[95]_0\(93),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(78),
      I1 => \data_reduced_out_reg[95]_0\(94),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[95]_0\(79),
      I1 => \data_reduced_out_reg[95]_0\(95),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(95)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[6]_6\(9),
      I1 => \data_reduced_out_reg[95]_0\(9),
      I2 => \diff_pipeline[6]_5\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(4),
      Q => \^data_reduced_out\(100)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(5),
      Q => \^data_reduced_out\(101)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(6),
      Q => \^data_reduced_out\(102)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(7),
      Q => \^data_reduced_out\(103)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(8),
      Q => \^data_reduced_out\(104)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(9),
      Q => \^data_reduced_out\(105)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(10),
      Q => \^data_reduced_out\(106)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(11),
      Q => \^data_reduced_out\(107)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(12),
      Q => \^data_reduced_out\(108)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(13),
      Q => \^data_reduced_out\(109)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(14),
      Q => \^data_reduced_out\(110)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(15),
      Q => \^data_reduced_out\(111)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(80),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(81),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(82),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(83),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(84),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(85),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(86),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(87),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(88),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(89),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(90),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(91),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(92),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(93),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(94),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => p_0_in_0(95),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(0),
      Q => \^data_reduced_out\(96)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(1),
      Q => \^data_reduced_out\(97)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(2),
      Q => \^data_reduced_out\(98)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[32]_0\,
      D => \data_reduced_out_reg[95]_1\(3),
      Q => \^data_reduced_out\(99)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized6\ is
  port (
    \diff_pipeline[8]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[25]_0\ : out STD_LOGIC;
    \data_pipeline[8]_10\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[9]\ : out STD_LOGIC;
    \data_out_reg[159]\ : out STD_LOGIC;
    \data_out_reg[158]\ : out STD_LOGIC;
    \data_out_reg[157]\ : out STD_LOGIC;
    \data_out_reg[156]\ : out STD_LOGIC;
    \data_out_reg[155]\ : out STD_LOGIC;
    \data_out_reg[154]\ : out STD_LOGIC;
    \data_out_reg[153]\ : out STD_LOGIC;
    \data_out_reg[152]\ : out STD_LOGIC;
    \data_out_reg[151]\ : out STD_LOGIC;
    \data_out_reg[150]\ : out STD_LOGIC;
    \data_out_reg[149]\ : out STD_LOGIC;
    \data_out_reg[148]\ : out STD_LOGIC;
    \data_out_reg[147]\ : out STD_LOGIC;
    \data_out_reg[146]\ : out STD_LOGIC;
    \data_out_reg[145]\ : out STD_LOGIC;
    \data_out_reg[144]\ : out STD_LOGIC;
    \data_diff_out_reg[10]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[175]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[174]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[173]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[172]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[171]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[170]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[169]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[168]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[167]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[166]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[165]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[164]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[163]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[162]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[161]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    \data_out_reg[160]_compressor_gen_reduce_c_6\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \data_diff_out_reg[8]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_out_reg[143]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[142]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[141]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[140]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[139]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[138]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[137]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[136]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[135]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[134]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[133]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[132]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[131]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[130]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[129]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    \data_out_reg[128]_compressor_gen_reduce_c_4\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[159]\ : in STD_LOGIC;
    \data_store_reg[158]\ : in STD_LOGIC;
    \data_store_reg[157]\ : in STD_LOGIC;
    \data_store_reg[156]\ : in STD_LOGIC;
    \data_store_reg[155]\ : in STD_LOGIC;
    \data_store_reg[154]\ : in STD_LOGIC;
    \data_store_reg[153]\ : in STD_LOGIC;
    \data_store_reg[152]\ : in STD_LOGIC;
    \data_store_reg[151]\ : in STD_LOGIC;
    \data_store_reg[150]\ : in STD_LOGIC;
    \data_store_reg[149]\ : in STD_LOGIC;
    \data_store_reg[148]\ : in STD_LOGIC;
    \data_store_reg[147]\ : in STD_LOGIC;
    \data_store_reg[146]\ : in STD_LOGIC;
    \data_store_reg[145]\ : in STD_LOGIC;
    \data_store_reg[144]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_pipeline[7]_8\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[111]_0\ : in STD_LOGIC_VECTOR ( 111 downto 0 );
    \diff_pipeline[7]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[111]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized6\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized6\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized6\ is
  signal cmp_result027_out : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^data_reduced_out_reg[25]_0\ : STD_LOGIC;
  signal \^diff_pipeline[8]_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 10 to 10 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 111 downto 0 );
  signal \NLW_data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[7].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[7].reduce/data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[160]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[160]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[160]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[161]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[161]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[161]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[162]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[162]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[162]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[163]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[163]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[163]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[164]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[164]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[164]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[165]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[165]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[165]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[166]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[166]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[166]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[167]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[167]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[167]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[168]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[168]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[168]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[169]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[169]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[169]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[170]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[170]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[170]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[171]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[171]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[171]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[172]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[172]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[172]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[173]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[173]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[173]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[174]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[174]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[174]_srl8_compressor_gen_reduce_c_5 ";
  attribute srl_bus_name of \data_out_reg[175]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[175]_srl8_compressor_gen_reduce_c_5\ : label is "inst/\compressor/gen_reduce[7].reduce/data_out_reg[175]_srl8_compressor_gen_reduce_c_5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \data_reduced_out[101]_i_1\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \data_reduced_out[128]_i_1\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \data_reduced_out[129]_i_1\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \data_reduced_out[130]_i_1\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \data_reduced_out[131]_i_1\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \data_reduced_out[132]_i_1\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \data_reduced_out[133]_i_1\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \data_reduced_out[134]_i_1\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \data_reduced_out[135]_i_1\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \data_reduced_out[136]_i_1\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \data_reduced_out[137]_i_1\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \data_reduced_out[138]_i_1\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \data_reduced_out[139]_i_1\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \data_reduced_out[140]_i_1\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \data_reduced_out[141]_i_1\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \data_reduced_out[142]_i_1\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \data_reduced_out[143]_i_1\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair890";
begin
  data_reduced_out(127 downto 0) <= \^data_reduced_out\(127 downto 0);
  \data_reduced_out_reg[25]_0\ <= \^data_reduced_out_reg[25]_0\;
  \diff_pipeline[8]_9\(0) <= \^diff_pipeline[8]_9\(0);
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(10),
      Q => \data_diff_out_reg[10]_compressor_gen_reduce_c_7\
    );
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result027_out,
      I1 => keyframe_next,
      O => p_0_in(10)
    );
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result027_out,
      CO(0) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_4_n_0\,
      S(0) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_5_n_0\
    );
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_n_0\,
      CO(2) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_n_1\,
      CO(1) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_n_2\,
      CO(0) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_6_n_0\,
      S(2) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_7_n_0\,
      S(1) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_8_n_0\,
      S(0) => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_9_n_0\
    );
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_4_n_0\
    );
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_5_n_0\
    );
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_6_n_0\
    );
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_7_n_0\
    );
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_8_n_0\
    );
\data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[10]_srl9_compressor_gen_reduce_c_6_i_9_n_0\
    );
\data_diff_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_diff_out_reg[8]_compressor_gen_reduce_c_5\,
      Q => \^diff_pipeline[8]_9\(0)
    );
\data_diff_out_reg[9]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[9]\,
      R => '0'
    );
\data_out_reg[128]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[128]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(0)
    );
\data_out_reg[129]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[129]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(1)
    );
\data_out_reg[130]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[130]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(2)
    );
\data_out_reg[131]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[131]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(3)
    );
\data_out_reg[132]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[132]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(4)
    );
\data_out_reg[133]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[133]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(5)
    );
\data_out_reg[134]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[134]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(6)
    );
\data_out_reg[135]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[135]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(7)
    );
\data_out_reg[136]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[136]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(8)
    );
\data_out_reg[137]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[137]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(9)
    );
\data_out_reg[138]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[138]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(10)
    );
\data_out_reg[139]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[139]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(11)
    );
\data_out_reg[140]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[140]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(12)
    );
\data_out_reg[141]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[141]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(13)
    );
\data_out_reg[142]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[142]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(14)
    );
\data_out_reg[143]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_out_reg[143]_compressor_gen_reduce_c_4\,
      Q => \data_pipeline[8]_10\(15)
    );
\data_out_reg[144]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[144]\,
      Q => \data_out_reg[144]\,
      R => '0'
    );
\data_out_reg[145]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[145]\,
      Q => \data_out_reg[145]\,
      R => '0'
    );
\data_out_reg[146]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[146]\,
      Q => \data_out_reg[146]\,
      R => '0'
    );
\data_out_reg[147]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[147]\,
      Q => \data_out_reg[147]\,
      R => '0'
    );
\data_out_reg[148]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[148]\,
      Q => \data_out_reg[148]\,
      R => '0'
    );
\data_out_reg[149]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[149]\,
      Q => \data_out_reg[149]\,
      R => '0'
    );
\data_out_reg[150]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[150]\,
      Q => \data_out_reg[150]\,
      R => '0'
    );
\data_out_reg[151]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[151]\,
      Q => \data_out_reg[151]\,
      R => '0'
    );
\data_out_reg[152]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[152]\,
      Q => \data_out_reg[152]\,
      R => '0'
    );
\data_out_reg[153]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[153]\,
      Q => \data_out_reg[153]\,
      R => '0'
    );
\data_out_reg[154]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[154]\,
      Q => \data_out_reg[154]\,
      R => '0'
    );
\data_out_reg[155]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[155]\,
      Q => \data_out_reg[155]\,
      R => '0'
    );
\data_out_reg[156]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[156]\,
      Q => \data_out_reg[156]\,
      R => '0'
    );
\data_out_reg[157]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[157]\,
      Q => \data_out_reg[157]\,
      R => '0'
    );
\data_out_reg[158]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[158]\,
      Q => \data_out_reg[158]\,
      R => '0'
    );
\data_out_reg[159]_compressor_gen_reduce_c_5\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[159]\,
      Q => \data_out_reg[159]\,
      R => '0'
    );
\data_out_reg[160]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[160]_compressor_gen_reduce_c_6\
    );
\data_out_reg[161]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[161]_compressor_gen_reduce_c_6\
    );
\data_out_reg[162]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[162]_compressor_gen_reduce_c_6\
    );
\data_out_reg[163]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[163]_compressor_gen_reduce_c_6\
    );
\data_out_reg[164]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[164]_compressor_gen_reduce_c_6\
    );
\data_out_reg[165]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[165]_compressor_gen_reduce_c_6\
    );
\data_out_reg[166]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[166]_compressor_gen_reduce_c_6\
    );
\data_out_reg[167]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[167]_compressor_gen_reduce_c_6\
    );
\data_out_reg[168]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[168]_compressor_gen_reduce_c_6\
    );
\data_out_reg[169]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[169]_compressor_gen_reduce_c_6\
    );
\data_out_reg[170]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[170]_compressor_gen_reduce_c_6\
    );
\data_out_reg[171]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[171]_compressor_gen_reduce_c_6\
    );
\data_out_reg[172]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[172]_compressor_gen_reduce_c_6\
    );
\data_out_reg[173]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[173]_compressor_gen_reduce_c_6\
    );
\data_out_reg[174]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[174]_compressor_gen_reduce_c_6\
    );
\data_out_reg[175]_srl8_compressor_gen_reduce_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[175]_compressor_gen_reduce_c_6\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(0),
      I1 => \data_reduced_out_reg[111]_0\(0),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(84),
      I1 => \data_reduced_out_reg[111]_0\(100),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(100)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(85),
      I1 => \data_reduced_out_reg[111]_0\(101),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(101)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(86),
      I1 => \data_reduced_out_reg[111]_0\(102),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(102)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(87),
      I1 => \data_reduced_out_reg[111]_0\(103),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(103)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(88),
      I1 => \data_reduced_out_reg[111]_0\(104),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(104)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(89),
      I1 => \data_reduced_out_reg[111]_0\(105),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(105)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(90),
      I1 => \data_reduced_out_reg[111]_0\(106),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(106)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(91),
      I1 => \data_reduced_out_reg[111]_0\(107),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(107)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(92),
      I1 => \data_reduced_out_reg[111]_0\(108),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(108)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(93),
      I1 => \data_reduced_out_reg[111]_0\(109),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(109)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(10),
      I1 => \data_reduced_out_reg[111]_0\(10),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(94),
      I1 => \data_reduced_out_reg[111]_0\(110),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(110)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(95),
      I1 => \data_reduced_out_reg[111]_0\(111),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(111)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(11),
      I1 => \data_reduced_out_reg[111]_0\(11),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[127]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[25]_0\
    );
\data_reduced_out[128]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(112),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(0)
    );
\data_reduced_out[129]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(113),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(1)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(12),
      I1 => \data_reduced_out_reg[111]_0\(12),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[130]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(114),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(2)
    );
\data_reduced_out[131]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(115),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(3)
    );
\data_reduced_out[132]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(116),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(4)
    );
\data_reduced_out[133]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(117),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(5)
    );
\data_reduced_out[134]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(118),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(6)
    );
\data_reduced_out[135]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(119),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(7)
    );
\data_reduced_out[136]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(120),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(8)
    );
\data_reduced_out[137]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(121),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(9)
    );
\data_reduced_out[138]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(122),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(10)
    );
\data_reduced_out[139]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(123),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(11)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(13),
      I1 => \data_reduced_out_reg[111]_0\(13),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[140]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(124),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(12)
    );
\data_reduced_out[141]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(125),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(13)
    );
\data_reduced_out[142]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(126),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(14)
    );
\data_reduced_out[143]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(127),
      I1 => \^diff_pipeline[8]_9\(0),
      O => D(15)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(14),
      I1 => \data_reduced_out_reg[111]_0\(14),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(15),
      I1 => \data_reduced_out_reg[111]_0\(15),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(0),
      I1 => \data_reduced_out_reg[111]_0\(16),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(16)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(1),
      I1 => \data_reduced_out_reg[111]_0\(17),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(17)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(2),
      I1 => \data_reduced_out_reg[111]_0\(18),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(18)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(3),
      I1 => \data_reduced_out_reg[111]_0\(19),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(1),
      I1 => \data_reduced_out_reg[111]_0\(1),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(4),
      I1 => \data_reduced_out_reg[111]_0\(20),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(5),
      I1 => \data_reduced_out_reg[111]_0\(21),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(6),
      I1 => \data_reduced_out_reg[111]_0\(22),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(7),
      I1 => \data_reduced_out_reg[111]_0\(23),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(8),
      I1 => \data_reduced_out_reg[111]_0\(24),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(9),
      I1 => \data_reduced_out_reg[111]_0\(25),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(10),
      I1 => \data_reduced_out_reg[111]_0\(26),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(11),
      I1 => \data_reduced_out_reg[111]_0\(27),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(12),
      I1 => \data_reduced_out_reg[111]_0\(28),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(13),
      I1 => \data_reduced_out_reg[111]_0\(29),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(2),
      I1 => \data_reduced_out_reg[111]_0\(2),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(14),
      I1 => \data_reduced_out_reg[111]_0\(30),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(15),
      I1 => \data_reduced_out_reg[111]_0\(31),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(16),
      I1 => \data_reduced_out_reg[111]_0\(32),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(17),
      I1 => \data_reduced_out_reg[111]_0\(33),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(18),
      I1 => \data_reduced_out_reg[111]_0\(34),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(19),
      I1 => \data_reduced_out_reg[111]_0\(35),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(20),
      I1 => \data_reduced_out_reg[111]_0\(36),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(21),
      I1 => \data_reduced_out_reg[111]_0\(37),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(22),
      I1 => \data_reduced_out_reg[111]_0\(38),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(23),
      I1 => \data_reduced_out_reg[111]_0\(39),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(3),
      I1 => \data_reduced_out_reg[111]_0\(3),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(24),
      I1 => \data_reduced_out_reg[111]_0\(40),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(25),
      I1 => \data_reduced_out_reg[111]_0\(41),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(26),
      I1 => \data_reduced_out_reg[111]_0\(42),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(27),
      I1 => \data_reduced_out_reg[111]_0\(43),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(28),
      I1 => \data_reduced_out_reg[111]_0\(44),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(29),
      I1 => \data_reduced_out_reg[111]_0\(45),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(30),
      I1 => \data_reduced_out_reg[111]_0\(46),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(31),
      I1 => \data_reduced_out_reg[111]_0\(47),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(32),
      I1 => \data_reduced_out_reg[111]_0\(48),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(33),
      I1 => \data_reduced_out_reg[111]_0\(49),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(4),
      I1 => \data_reduced_out_reg[111]_0\(4),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(34),
      I1 => \data_reduced_out_reg[111]_0\(50),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(35),
      I1 => \data_reduced_out_reg[111]_0\(51),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(36),
      I1 => \data_reduced_out_reg[111]_0\(52),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(37),
      I1 => \data_reduced_out_reg[111]_0\(53),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(38),
      I1 => \data_reduced_out_reg[111]_0\(54),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(39),
      I1 => \data_reduced_out_reg[111]_0\(55),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(40),
      I1 => \data_reduced_out_reg[111]_0\(56),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(41),
      I1 => \data_reduced_out_reg[111]_0\(57),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(42),
      I1 => \data_reduced_out_reg[111]_0\(58),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(43),
      I1 => \data_reduced_out_reg[111]_0\(59),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(5),
      I1 => \data_reduced_out_reg[111]_0\(5),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(44),
      I1 => \data_reduced_out_reg[111]_0\(60),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(45),
      I1 => \data_reduced_out_reg[111]_0\(61),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(46),
      I1 => \data_reduced_out_reg[111]_0\(62),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(47),
      I1 => \data_reduced_out_reg[111]_0\(63),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(48),
      I1 => \data_reduced_out_reg[111]_0\(64),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(49),
      I1 => \data_reduced_out_reg[111]_0\(65),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(50),
      I1 => \data_reduced_out_reg[111]_0\(66),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(51),
      I1 => \data_reduced_out_reg[111]_0\(67),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(52),
      I1 => \data_reduced_out_reg[111]_0\(68),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(53),
      I1 => \data_reduced_out_reg[111]_0\(69),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(6),
      I1 => \data_reduced_out_reg[111]_0\(6),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(54),
      I1 => \data_reduced_out_reg[111]_0\(70),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(55),
      I1 => \data_reduced_out_reg[111]_0\(71),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(56),
      I1 => \data_reduced_out_reg[111]_0\(72),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(57),
      I1 => \data_reduced_out_reg[111]_0\(73),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(58),
      I1 => \data_reduced_out_reg[111]_0\(74),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(59),
      I1 => \data_reduced_out_reg[111]_0\(75),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(60),
      I1 => \data_reduced_out_reg[111]_0\(76),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(61),
      I1 => \data_reduced_out_reg[111]_0\(77),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(62),
      I1 => \data_reduced_out_reg[111]_0\(78),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(63),
      I1 => \data_reduced_out_reg[111]_0\(79),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(7),
      I1 => \data_reduced_out_reg[111]_0\(7),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(64),
      I1 => \data_reduced_out_reg[111]_0\(80),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(65),
      I1 => \data_reduced_out_reg[111]_0\(81),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(66),
      I1 => \data_reduced_out_reg[111]_0\(82),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(67),
      I1 => \data_reduced_out_reg[111]_0\(83),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(68),
      I1 => \data_reduced_out_reg[111]_0\(84),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(69),
      I1 => \data_reduced_out_reg[111]_0\(85),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(70),
      I1 => \data_reduced_out_reg[111]_0\(86),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(71),
      I1 => \data_reduced_out_reg[111]_0\(87),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(72),
      I1 => \data_reduced_out_reg[111]_0\(88),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(73),
      I1 => \data_reduced_out_reg[111]_0\(89),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(8),
      I1 => \data_reduced_out_reg[111]_0\(8),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(74),
      I1 => \data_reduced_out_reg[111]_0\(90),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(75),
      I1 => \data_reduced_out_reg[111]_0\(91),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(76),
      I1 => \data_reduced_out_reg[111]_0\(92),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(77),
      I1 => \data_reduced_out_reg[111]_0\(93),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(78),
      I1 => \data_reduced_out_reg[111]_0\(94),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(79),
      I1 => \data_reduced_out_reg[111]_0\(95),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(95)
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(80),
      I1 => \data_reduced_out_reg[111]_0\(96),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(96)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(81),
      I1 => \data_reduced_out_reg[111]_0\(97),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(97)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(82),
      I1 => \data_reduced_out_reg[111]_0\(98),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(98)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[111]_0\(83),
      I1 => \data_reduced_out_reg[111]_0\(99),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(99)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[7]_8\(9),
      I1 => \data_reduced_out_reg[111]_0\(9),
      I2 => \diff_pipeline[7]_7\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(100),
      Q => \^data_reduced_out\(100)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(101),
      Q => \^data_reduced_out\(101)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(102),
      Q => \^data_reduced_out\(102)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(103),
      Q => \^data_reduced_out\(103)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(104),
      Q => \^data_reduced_out\(104)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(105),
      Q => \^data_reduced_out\(105)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(106),
      Q => \^data_reduced_out\(106)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(107),
      Q => \^data_reduced_out\(107)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(108),
      Q => \^data_reduced_out\(108)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(109),
      Q => \^data_reduced_out\(109)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(110),
      Q => \^data_reduced_out\(110)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(111),
      Q => \^data_reduced_out\(111)
    );
\data_reduced_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(0),
      Q => \^data_reduced_out\(112)
    );
\data_reduced_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(1),
      Q => \^data_reduced_out\(113)
    );
\data_reduced_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(2),
      Q => \^data_reduced_out\(114)
    );
\data_reduced_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(3),
      Q => \^data_reduced_out\(115)
    );
\data_reduced_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(4),
      Q => \^data_reduced_out\(116)
    );
\data_reduced_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(5),
      Q => \^data_reduced_out\(117)
    );
\data_reduced_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(6),
      Q => \^data_reduced_out\(118)
    );
\data_reduced_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(7),
      Q => \^data_reduced_out\(119)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(8),
      Q => \^data_reduced_out\(120)
    );
\data_reduced_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(9),
      Q => \^data_reduced_out\(121)
    );
\data_reduced_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(10),
      Q => \^data_reduced_out\(122)
    );
\data_reduced_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(11),
      Q => \^data_reduced_out\(123)
    );
\data_reduced_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(12),
      Q => \^data_reduced_out\(124)
    );
\data_reduced_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(13),
      Q => \^data_reduced_out\(125)
    );
\data_reduced_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(14),
      Q => \^data_reduced_out\(126)
    );
\data_reduced_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => \data_reduced_out_reg[111]_1\(15),
      Q => \^data_reduced_out\(127)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(80),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(81),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(82),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(83),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(84),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(85),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(86),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(87),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(88),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(89),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(90),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(91),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(92),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(93),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(94),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(95),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(96),
      Q => \^data_reduced_out\(96)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(97),
      Q => \^data_reduced_out\(97)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(98),
      Q => \^data_reduced_out\(98)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[25]_0\,
      D => p_0_in_0(99),
      Q => \^data_reduced_out\(99)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized7\ is
  port (
    \diff_pipeline[9]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_pipeline[9]_12\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[10]\ : out STD_LOGIC;
    \data_out_reg[175]\ : out STD_LOGIC;
    \data_out_reg[174]\ : out STD_LOGIC;
    \data_out_reg[173]\ : out STD_LOGIC;
    \data_out_reg[172]\ : out STD_LOGIC;
    \data_out_reg[171]\ : out STD_LOGIC;
    \data_out_reg[170]\ : out STD_LOGIC;
    \data_out_reg[169]\ : out STD_LOGIC;
    \data_out_reg[168]\ : out STD_LOGIC;
    \data_out_reg[167]\ : out STD_LOGIC;
    \data_out_reg[166]\ : out STD_LOGIC;
    \data_out_reg[165]\ : out STD_LOGIC;
    \data_out_reg[164]\ : out STD_LOGIC;
    \data_out_reg[163]\ : out STD_LOGIC;
    \data_out_reg[162]\ : out STD_LOGIC;
    \data_out_reg[161]\ : out STD_LOGIC;
    \data_out_reg[160]\ : out STD_LOGIC;
    \data_diff_out_reg[11]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[191]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[190]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[189]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[188]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[187]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[186]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[185]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[184]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[183]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[182]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[181]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[180]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[179]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[178]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[177]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    \data_out_reg[176]_compressor_gen_reduce_c_7\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 143 downto 0 );
    \data_diff_out_reg[9]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \data_out_reg[159]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[158]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[157]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[156]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[155]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[154]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[153]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[152]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[151]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[150]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[149]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[148]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[147]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[146]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[145]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    \data_out_reg[144]_compressor_gen_reduce_c_5\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[175]\ : in STD_LOGIC;
    \data_store_reg[174]\ : in STD_LOGIC;
    \data_store_reg[173]\ : in STD_LOGIC;
    \data_store_reg[172]\ : in STD_LOGIC;
    \data_store_reg[171]\ : in STD_LOGIC;
    \data_store_reg[170]\ : in STD_LOGIC;
    \data_store_reg[169]\ : in STD_LOGIC;
    \data_store_reg[168]\ : in STD_LOGIC;
    \data_store_reg[167]\ : in STD_LOGIC;
    \data_store_reg[166]\ : in STD_LOGIC;
    \data_store_reg[165]\ : in STD_LOGIC;
    \data_store_reg[164]\ : in STD_LOGIC;
    \data_store_reg[163]\ : in STD_LOGIC;
    \data_store_reg[162]\ : in STD_LOGIC;
    \data_store_reg[161]\ : in STD_LOGIC;
    \data_store_reg[160]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_pipeline[8]_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \diff_pipeline[8]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[127]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized7\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized7\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized7\ is
  signal cmp_result030_out : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal \data_reduced_out[123]_i_2_n_0\ : STD_LOGIC;
  signal \^diff_pipeline[9]_11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \NLW_data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[8].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[8].reduce/data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[176]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[176]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[176]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[177]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[177]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[177]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[178]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[178]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[178]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[179]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[179]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[179]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[180]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[180]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[180]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[181]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[181]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[181]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[182]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[182]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[182]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[183]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[183]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[183]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[184]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[184]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[184]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[185]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[185]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[185]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[186]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[186]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[186]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[187]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[187]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[187]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[188]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[188]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[188]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[189]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[189]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[189]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[190]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[190]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[190]_srl9_compressor_gen_reduce_c_6 ";
  attribute srl_bus_name of \data_out_reg[191]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[191]_srl9_compressor_gen_reduce_c_6\ : label is "inst/\compressor/gen_reduce[8].reduce/data_out_reg[191]_srl9_compressor_gen_reduce_c_6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \data_reduced_out[101]_i_1\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \data_reduced_out[112]_i_1\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \data_reduced_out[113]_i_1\ : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of \data_reduced_out[114]_i_1\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \data_reduced_out[115]_i_1\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \data_reduced_out[116]_i_1\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \data_reduced_out[117]_i_1\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \data_reduced_out[118]_i_1\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \data_reduced_out[119]_i_1\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \data_reduced_out[120]_i_1\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \data_reduced_out[121]_i_1\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \data_reduced_out[122]_i_1\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \data_reduced_out[123]_i_1\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \data_reduced_out[124]_i_1\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \data_reduced_out[125]_i_1\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \data_reduced_out[126]_i_1\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \data_reduced_out[127]_i_1\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \data_reduced_out[144]_i_1\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \data_reduced_out[145]_i_1\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \data_reduced_out[146]_i_1\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \data_reduced_out[147]_i_1\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \data_reduced_out[148]_i_1\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \data_reduced_out[149]_i_1\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \data_reduced_out[150]_i_1\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \data_reduced_out[151]_i_1\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \data_reduced_out[152]_i_1\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \data_reduced_out[153]_i_1\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \data_reduced_out[154]_i_1\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \data_reduced_out[155]_i_1\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \data_reduced_out[156]_i_1\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \data_reduced_out[157]_i_1\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \data_reduced_out[158]_i_1\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \data_reduced_out[159]_i_1\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \data_reduced_out[96]_i_1\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair950";
begin
  data_reduced_out(143 downto 0) <= \^data_reduced_out\(143 downto 0);
  \diff_pipeline[9]_11\(0) <= \^diff_pipeline[9]_11\(0);
\data_diff_out_reg[10]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[10]\,
      R => '0'
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(11),
      Q => \data_diff_out_reg[11]_compressor_gen_reduce_c_8\
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result030_out,
      I1 => keyframe_next,
      O => p_0_in(11)
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result030_out,
      CO(0) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_4_n_0\,
      S(0) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_5_n_0\
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_n_0\,
      CO(2) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_n_1\,
      CO(1) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_n_2\,
      CO(0) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_6_n_0\,
      S(2) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_7_n_0\,
      S(1) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_8_n_0\,
      S(0) => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_9_n_0\
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_4_n_0\
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_5_n_0\
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_6_n_0\
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_7_n_0\
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_8_n_0\
    );
\data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[11]_srl10_compressor_gen_reduce_c_7_i_9_n_0\
    );
\data_diff_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_diff_out_reg[9]_compressor_gen_reduce_c_6\,
      Q => \^diff_pipeline[9]_11\(0)
    );
\data_out_reg[144]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[144]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(0)
    );
\data_out_reg[145]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[145]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(1)
    );
\data_out_reg[146]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[146]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(2)
    );
\data_out_reg[147]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[147]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(3)
    );
\data_out_reg[148]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[148]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(4)
    );
\data_out_reg[149]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[149]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(5)
    );
\data_out_reg[150]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[150]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(6)
    );
\data_out_reg[151]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[151]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(7)
    );
\data_out_reg[152]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[152]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(8)
    );
\data_out_reg[153]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[153]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(9)
    );
\data_out_reg[154]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[154]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(10)
    );
\data_out_reg[155]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[155]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(11)
    );
\data_out_reg[156]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[156]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(12)
    );
\data_out_reg[157]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[157]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(13)
    );
\data_out_reg[158]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[158]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(14)
    );
\data_out_reg[159]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[159]_compressor_gen_reduce_c_5\,
      Q => \data_pipeline[9]_12\(15)
    );
\data_out_reg[160]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[160]\,
      Q => \data_out_reg[160]\,
      R => '0'
    );
\data_out_reg[161]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[161]\,
      Q => \data_out_reg[161]\,
      R => '0'
    );
\data_out_reg[162]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[162]\,
      Q => \data_out_reg[162]\,
      R => '0'
    );
\data_out_reg[163]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[163]\,
      Q => \data_out_reg[163]\,
      R => '0'
    );
\data_out_reg[164]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[164]\,
      Q => \data_out_reg[164]\,
      R => '0'
    );
\data_out_reg[165]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[165]\,
      Q => \data_out_reg[165]\,
      R => '0'
    );
\data_out_reg[166]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[166]\,
      Q => \data_out_reg[166]\,
      R => '0'
    );
\data_out_reg[167]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[167]\,
      Q => \data_out_reg[167]\,
      R => '0'
    );
\data_out_reg[168]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[168]\,
      Q => \data_out_reg[168]\,
      R => '0'
    );
\data_out_reg[169]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[169]\,
      Q => \data_out_reg[169]\,
      R => '0'
    );
\data_out_reg[170]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[170]\,
      Q => \data_out_reg[170]\,
      R => '0'
    );
\data_out_reg[171]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[171]\,
      Q => \data_out_reg[171]\,
      R => '0'
    );
\data_out_reg[172]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[172]\,
      Q => \data_out_reg[172]\,
      R => '0'
    );
\data_out_reg[173]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[173]\,
      Q => \data_out_reg[173]\,
      R => '0'
    );
\data_out_reg[174]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[174]\,
      Q => \data_out_reg[174]\,
      R => '0'
    );
\data_out_reg[175]_compressor_gen_reduce_c_6\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[175]\,
      Q => \data_out_reg[175]\,
      R => '0'
    );
\data_out_reg[176]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[176]_compressor_gen_reduce_c_7\
    );
\data_out_reg[177]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[177]_compressor_gen_reduce_c_7\
    );
\data_out_reg[178]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[178]_compressor_gen_reduce_c_7\
    );
\data_out_reg[179]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[179]_compressor_gen_reduce_c_7\
    );
\data_out_reg[180]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[180]_compressor_gen_reduce_c_7\
    );
\data_out_reg[181]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[181]_compressor_gen_reduce_c_7\
    );
\data_out_reg[182]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[182]_compressor_gen_reduce_c_7\
    );
\data_out_reg[183]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[183]_compressor_gen_reduce_c_7\
    );
\data_out_reg[184]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[184]_compressor_gen_reduce_c_7\
    );
\data_out_reg[185]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[185]_compressor_gen_reduce_c_7\
    );
\data_out_reg[186]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[186]_compressor_gen_reduce_c_7\
    );
\data_out_reg[187]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[187]_compressor_gen_reduce_c_7\
    );
\data_out_reg[188]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[188]_compressor_gen_reduce_c_7\
    );
\data_out_reg[189]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[189]_compressor_gen_reduce_c_7\
    );
\data_out_reg[190]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[190]_compressor_gen_reduce_c_7\
    );
\data_out_reg[191]_srl9_compressor_gen_reduce_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[191]_compressor_gen_reduce_c_7\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(0),
      I1 => \data_reduced_out_reg[127]_0\(0),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(84),
      I1 => \data_reduced_out_reg[127]_0\(100),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(100)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(85),
      I1 => \data_reduced_out_reg[127]_0\(101),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(101)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(86),
      I1 => \data_reduced_out_reg[127]_0\(102),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(102)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(87),
      I1 => \data_reduced_out_reg[127]_0\(103),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(103)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(88),
      I1 => \data_reduced_out_reg[127]_0\(104),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(104)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(89),
      I1 => \data_reduced_out_reg[127]_0\(105),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(105)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(90),
      I1 => \data_reduced_out_reg[127]_0\(106),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(106)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(91),
      I1 => \data_reduced_out_reg[127]_0\(107),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(107)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(92),
      I1 => \data_reduced_out_reg[127]_0\(108),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(108)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(93),
      I1 => \data_reduced_out_reg[127]_0\(109),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(109)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(10),
      I1 => \data_reduced_out_reg[127]_0\(10),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(94),
      I1 => \data_reduced_out_reg[127]_0\(110),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(110)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(95),
      I1 => \data_reduced_out_reg[127]_0\(111),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(111)
    );
\data_reduced_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(96),
      I1 => \data_reduced_out_reg[127]_0\(112),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(112)
    );
\data_reduced_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(97),
      I1 => \data_reduced_out_reg[127]_0\(113),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(113)
    );
\data_reduced_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(98),
      I1 => \data_reduced_out_reg[127]_0\(114),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(114)
    );
\data_reduced_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(99),
      I1 => \data_reduced_out_reg[127]_0\(115),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(115)
    );
\data_reduced_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(100),
      I1 => \data_reduced_out_reg[127]_0\(116),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(116)
    );
\data_reduced_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(101),
      I1 => \data_reduced_out_reg[127]_0\(117),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(117)
    );
\data_reduced_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(102),
      I1 => \data_reduced_out_reg[127]_0\(118),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(118)
    );
\data_reduced_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(103),
      I1 => \data_reduced_out_reg[127]_0\(119),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(119)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(11),
      I1 => \data_reduced_out_reg[127]_0\(11),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(104),
      I1 => \data_reduced_out_reg[127]_0\(120),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(120)
    );
\data_reduced_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(105),
      I1 => \data_reduced_out_reg[127]_0\(121),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(121)
    );
\data_reduced_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(106),
      I1 => \data_reduced_out_reg[127]_0\(122),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(122)
    );
\data_reduced_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(107),
      I1 => \data_reduced_out_reg[127]_0\(123),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(123)
    );
\data_reduced_out[123]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \state_reg[1]\,
      O => \data_reduced_out[123]_i_2_n_0\
    );
\data_reduced_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(108),
      I1 => \data_reduced_out_reg[127]_0\(124),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(124)
    );
\data_reduced_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(109),
      I1 => \data_reduced_out_reg[127]_0\(125),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(125)
    );
\data_reduced_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(110),
      I1 => \data_reduced_out_reg[127]_0\(126),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(126)
    );
\data_reduced_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(111),
      I1 => \data_reduced_out_reg[127]_0\(127),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(127)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(12),
      I1 => \data_reduced_out_reg[127]_0\(12),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(13),
      I1 => \data_reduced_out_reg[127]_0\(13),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[144]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(128),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(0)
    );
\data_reduced_out[145]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(129),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(1)
    );
\data_reduced_out[146]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(130),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(2)
    );
\data_reduced_out[147]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(131),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(3)
    );
\data_reduced_out[148]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(132),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(4)
    );
\data_reduced_out[149]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(133),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(5)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(14),
      I1 => \data_reduced_out_reg[127]_0\(14),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[150]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(134),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(6)
    );
\data_reduced_out[151]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(135),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(7)
    );
\data_reduced_out[152]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(136),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(8)
    );
\data_reduced_out[153]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(137),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(9)
    );
\data_reduced_out[154]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(138),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(10)
    );
\data_reduced_out[155]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(139),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(11)
    );
\data_reduced_out[156]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(140),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(12)
    );
\data_reduced_out[157]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(141),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(13)
    );
\data_reduced_out[158]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(142),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(14)
    );
\data_reduced_out[159]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(143),
      I1 => \^diff_pipeline[9]_11\(0),
      O => D(15)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(15),
      I1 => \data_reduced_out_reg[127]_0\(15),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(0),
      I1 => \data_reduced_out_reg[127]_0\(16),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(16)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(1),
      I1 => \data_reduced_out_reg[127]_0\(17),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(17)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(2),
      I1 => \data_reduced_out_reg[127]_0\(18),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(18)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(3),
      I1 => \data_reduced_out_reg[127]_0\(19),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(1),
      I1 => \data_reduced_out_reg[127]_0\(1),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(4),
      I1 => \data_reduced_out_reg[127]_0\(20),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(5),
      I1 => \data_reduced_out_reg[127]_0\(21),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(6),
      I1 => \data_reduced_out_reg[127]_0\(22),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(7),
      I1 => \data_reduced_out_reg[127]_0\(23),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(8),
      I1 => \data_reduced_out_reg[127]_0\(24),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(9),
      I1 => \data_reduced_out_reg[127]_0\(25),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(10),
      I1 => \data_reduced_out_reg[127]_0\(26),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(11),
      I1 => \data_reduced_out_reg[127]_0\(27),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(12),
      I1 => \data_reduced_out_reg[127]_0\(28),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(13),
      I1 => \data_reduced_out_reg[127]_0\(29),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(2),
      I1 => \data_reduced_out_reg[127]_0\(2),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(14),
      I1 => \data_reduced_out_reg[127]_0\(30),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(15),
      I1 => \data_reduced_out_reg[127]_0\(31),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(16),
      I1 => \data_reduced_out_reg[127]_0\(32),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(17),
      I1 => \data_reduced_out_reg[127]_0\(33),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(18),
      I1 => \data_reduced_out_reg[127]_0\(34),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(19),
      I1 => \data_reduced_out_reg[127]_0\(35),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(20),
      I1 => \data_reduced_out_reg[127]_0\(36),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(21),
      I1 => \data_reduced_out_reg[127]_0\(37),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(22),
      I1 => \data_reduced_out_reg[127]_0\(38),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(23),
      I1 => \data_reduced_out_reg[127]_0\(39),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(3),
      I1 => \data_reduced_out_reg[127]_0\(3),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(24),
      I1 => \data_reduced_out_reg[127]_0\(40),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(25),
      I1 => \data_reduced_out_reg[127]_0\(41),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(26),
      I1 => \data_reduced_out_reg[127]_0\(42),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(27),
      I1 => \data_reduced_out_reg[127]_0\(43),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(28),
      I1 => \data_reduced_out_reg[127]_0\(44),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(29),
      I1 => \data_reduced_out_reg[127]_0\(45),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(30),
      I1 => \data_reduced_out_reg[127]_0\(46),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(31),
      I1 => \data_reduced_out_reg[127]_0\(47),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(32),
      I1 => \data_reduced_out_reg[127]_0\(48),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(33),
      I1 => \data_reduced_out_reg[127]_0\(49),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(4),
      I1 => \data_reduced_out_reg[127]_0\(4),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(34),
      I1 => \data_reduced_out_reg[127]_0\(50),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(35),
      I1 => \data_reduced_out_reg[127]_0\(51),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(36),
      I1 => \data_reduced_out_reg[127]_0\(52),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(37),
      I1 => \data_reduced_out_reg[127]_0\(53),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(38),
      I1 => \data_reduced_out_reg[127]_0\(54),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(39),
      I1 => \data_reduced_out_reg[127]_0\(55),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(40),
      I1 => \data_reduced_out_reg[127]_0\(56),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(41),
      I1 => \data_reduced_out_reg[127]_0\(57),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(42),
      I1 => \data_reduced_out_reg[127]_0\(58),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(43),
      I1 => \data_reduced_out_reg[127]_0\(59),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(5),
      I1 => \data_reduced_out_reg[127]_0\(5),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(44),
      I1 => \data_reduced_out_reg[127]_0\(60),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(45),
      I1 => \data_reduced_out_reg[127]_0\(61),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(46),
      I1 => \data_reduced_out_reg[127]_0\(62),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(47),
      I1 => \data_reduced_out_reg[127]_0\(63),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(48),
      I1 => \data_reduced_out_reg[127]_0\(64),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(49),
      I1 => \data_reduced_out_reg[127]_0\(65),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(50),
      I1 => \data_reduced_out_reg[127]_0\(66),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(51),
      I1 => \data_reduced_out_reg[127]_0\(67),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(52),
      I1 => \data_reduced_out_reg[127]_0\(68),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(53),
      I1 => \data_reduced_out_reg[127]_0\(69),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(6),
      I1 => \data_reduced_out_reg[127]_0\(6),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(54),
      I1 => \data_reduced_out_reg[127]_0\(70),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(55),
      I1 => \data_reduced_out_reg[127]_0\(71),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(56),
      I1 => \data_reduced_out_reg[127]_0\(72),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(57),
      I1 => \data_reduced_out_reg[127]_0\(73),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(58),
      I1 => \data_reduced_out_reg[127]_0\(74),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(59),
      I1 => \data_reduced_out_reg[127]_0\(75),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(60),
      I1 => \data_reduced_out_reg[127]_0\(76),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(61),
      I1 => \data_reduced_out_reg[127]_0\(77),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(62),
      I1 => \data_reduced_out_reg[127]_0\(78),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(63),
      I1 => \data_reduced_out_reg[127]_0\(79),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(7),
      I1 => \data_reduced_out_reg[127]_0\(7),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(64),
      I1 => \data_reduced_out_reg[127]_0\(80),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(65),
      I1 => \data_reduced_out_reg[127]_0\(81),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(66),
      I1 => \data_reduced_out_reg[127]_0\(82),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(67),
      I1 => \data_reduced_out_reg[127]_0\(83),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(68),
      I1 => \data_reduced_out_reg[127]_0\(84),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(69),
      I1 => \data_reduced_out_reg[127]_0\(85),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(70),
      I1 => \data_reduced_out_reg[127]_0\(86),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(71),
      I1 => \data_reduced_out_reg[127]_0\(87),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(72),
      I1 => \data_reduced_out_reg[127]_0\(88),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(73),
      I1 => \data_reduced_out_reg[127]_0\(89),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(8),
      I1 => \data_reduced_out_reg[127]_0\(8),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(74),
      I1 => \data_reduced_out_reg[127]_0\(90),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(75),
      I1 => \data_reduced_out_reg[127]_0\(91),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(76),
      I1 => \data_reduced_out_reg[127]_0\(92),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(77),
      I1 => \data_reduced_out_reg[127]_0\(93),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(78),
      I1 => \data_reduced_out_reg[127]_0\(94),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(79),
      I1 => \data_reduced_out_reg[127]_0\(95),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(95)
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(80),
      I1 => \data_reduced_out_reg[127]_0\(96),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(96)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(81),
      I1 => \data_reduced_out_reg[127]_0\(97),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(97)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(82),
      I1 => \data_reduced_out_reg[127]_0\(98),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(98)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[127]_0\(83),
      I1 => \data_reduced_out_reg[127]_0\(99),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(99)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[8]_10\(9),
      I1 => \data_reduced_out_reg[127]_0\(9),
      I2 => \diff_pipeline[8]_9\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(100),
      Q => \^data_reduced_out\(100)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(101),
      Q => \^data_reduced_out\(101)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(102),
      Q => \^data_reduced_out\(102)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(103),
      Q => \^data_reduced_out\(103)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(104),
      Q => \^data_reduced_out\(104)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(105),
      Q => \^data_reduced_out\(105)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(106),
      Q => \^data_reduced_out\(106)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(107),
      Q => \^data_reduced_out\(107)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(108),
      Q => \^data_reduced_out\(108)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(109),
      Q => \^data_reduced_out\(109)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(110),
      Q => \^data_reduced_out\(110)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(111),
      Q => \^data_reduced_out\(111)
    );
\data_reduced_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(112),
      Q => \^data_reduced_out\(112)
    );
\data_reduced_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(113),
      Q => \^data_reduced_out\(113)
    );
\data_reduced_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(114),
      Q => \^data_reduced_out\(114)
    );
\data_reduced_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(115),
      Q => \^data_reduced_out\(115)
    );
\data_reduced_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(116),
      Q => \^data_reduced_out\(116)
    );
\data_reduced_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(117),
      Q => \^data_reduced_out\(117)
    );
\data_reduced_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(118),
      Q => \^data_reduced_out\(118)
    );
\data_reduced_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(119),
      Q => \^data_reduced_out\(119)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(120),
      Q => \^data_reduced_out\(120)
    );
\data_reduced_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(121),
      Q => \^data_reduced_out\(121)
    );
\data_reduced_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(122),
      Q => \^data_reduced_out\(122)
    );
\data_reduced_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(123),
      Q => \^data_reduced_out\(123)
    );
\data_reduced_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(124),
      Q => \^data_reduced_out\(124)
    );
\data_reduced_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(125),
      Q => \^data_reduced_out\(125)
    );
\data_reduced_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(126),
      Q => \^data_reduced_out\(126)
    );
\data_reduced_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(127),
      Q => \^data_reduced_out\(127)
    );
\data_reduced_out_reg[128]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(0),
      Q => \^data_reduced_out\(128)
    );
\data_reduced_out_reg[129]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(1),
      Q => \^data_reduced_out\(129)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[130]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(2),
      Q => \^data_reduced_out\(130)
    );
\data_reduced_out_reg[131]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(3),
      Q => \^data_reduced_out\(131)
    );
\data_reduced_out_reg[132]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(4),
      Q => \^data_reduced_out\(132)
    );
\data_reduced_out_reg[133]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(5),
      Q => \^data_reduced_out\(133)
    );
\data_reduced_out_reg[134]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(6),
      Q => \^data_reduced_out\(134)
    );
\data_reduced_out_reg[135]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(7),
      Q => \^data_reduced_out\(135)
    );
\data_reduced_out_reg[136]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(8),
      Q => \^data_reduced_out\(136)
    );
\data_reduced_out_reg[137]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(9),
      Q => \^data_reduced_out\(137)
    );
\data_reduced_out_reg[138]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(10),
      Q => \^data_reduced_out\(138)
    );
\data_reduced_out_reg[139]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(11),
      Q => \^data_reduced_out\(139)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[140]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(12),
      Q => \^data_reduced_out\(140)
    );
\data_reduced_out_reg[141]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(13),
      Q => \^data_reduced_out\(141)
    );
\data_reduced_out_reg[142]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(14),
      Q => \^data_reduced_out\(142)
    );
\data_reduced_out_reg[143]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[127]_1\(15),
      Q => \^data_reduced_out\(143)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(80),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(81),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(82),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(83),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(84),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(85),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(86),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(87),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(88),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(89),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(90),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(91),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(92),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(93),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(94),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(95),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(96),
      Q => \^data_reduced_out\(96)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(97),
      Q => \^data_reduced_out\(97)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(98),
      Q => \^data_reduced_out\(98)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(99),
      Q => \^data_reduced_out\(99)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[123]_i_2_n_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized8\ is
  port (
    \diff_pipeline[10]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[85]_0\ : out STD_LOGIC;
    \data_pipeline[10]_14\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[11]_rep\ : out STD_LOGIC;
    \data_out_reg[191]\ : out STD_LOGIC;
    \data_out_reg[190]\ : out STD_LOGIC;
    \data_out_reg[189]\ : out STD_LOGIC;
    \data_out_reg[188]\ : out STD_LOGIC;
    \data_out_reg[187]\ : out STD_LOGIC;
    \data_out_reg[186]\ : out STD_LOGIC;
    \data_out_reg[185]\ : out STD_LOGIC;
    \data_out_reg[184]\ : out STD_LOGIC;
    \data_out_reg[183]\ : out STD_LOGIC;
    \data_out_reg[182]\ : out STD_LOGIC;
    \data_out_reg[181]\ : out STD_LOGIC;
    \data_out_reg[180]\ : out STD_LOGIC;
    \data_out_reg[179]\ : out STD_LOGIC;
    \data_out_reg[178]\ : out STD_LOGIC;
    \data_out_reg[177]\ : out STD_LOGIC;
    \data_out_reg[176]\ : out STD_LOGIC;
    \data_diff_out_reg[12]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[207]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[206]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[205]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[204]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[203]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[202]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[201]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[200]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[199]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[198]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[197]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[196]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[195]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[194]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[193]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_out_reg[192]_compressor_gen_reduce_c_8\ : out STD_LOGIC;
    \data_reduced_out_reg[175]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 159 downto 0 );
    \data_reduced_out_reg[0]_0\ : out STD_LOGIC;
    \data_diff_out_reg[10]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \data_out_reg[175]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[174]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[173]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[172]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[171]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[170]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[169]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[168]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[167]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[166]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[165]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[164]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[163]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[162]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[161]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    \data_out_reg[160]_compressor_gen_reduce_c_6\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[191]\ : in STD_LOGIC;
    \data_store_reg[190]\ : in STD_LOGIC;
    \data_store_reg[189]\ : in STD_LOGIC;
    \data_store_reg[188]\ : in STD_LOGIC;
    \data_store_reg[187]\ : in STD_LOGIC;
    \data_store_reg[186]\ : in STD_LOGIC;
    \data_store_reg[185]\ : in STD_LOGIC;
    \data_store_reg[184]\ : in STD_LOGIC;
    \data_store_reg[183]\ : in STD_LOGIC;
    \data_store_reg[182]\ : in STD_LOGIC;
    \data_store_reg[181]\ : in STD_LOGIC;
    \data_store_reg[180]\ : in STD_LOGIC;
    \data_store_reg[179]\ : in STD_LOGIC;
    \data_store_reg[178]\ : in STD_LOGIC;
    \data_store_reg[177]\ : in STD_LOGIC;
    \data_store_reg[176]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_pipeline[9]_12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[143]_0\ : in STD_LOGIC_VECTOR ( 143 downto 0 );
    \diff_pipeline[9]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized8\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized8\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized8\ is
  signal cmp_result033_out : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal \^data_reduced_out_reg[0]_0\ : STD_LOGIC;
  signal \^data_reduced_out_reg[85]_0\ : STD_LOGIC;
  signal \^diff_pipeline[10]_13\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 12 to 12 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal \NLW_data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[9].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[9].reduce/data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[192]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[192]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[192]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[193]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[193]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[193]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[194]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[194]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[194]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[195]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[195]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[195]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[196]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[196]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[196]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[197]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[197]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[197]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[198]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[198]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[198]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[199]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[199]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[199]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[200]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[200]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[200]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[201]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[201]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[201]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[202]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[202]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[202]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[203]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[203]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[203]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[204]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[204]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[204]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[205]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[205]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[205]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[206]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[206]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[206]_srl10_compressor_gen_reduce_c_7 ";
  attribute srl_bus_name of \data_out_reg[207]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[207]_srl10_compressor_gen_reduce_c_7\ : label is "inst/\compressor/gen_reduce[9].reduce/data_out_reg[207]_srl10_compressor_gen_reduce_c_7 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \data_reduced_out[112]_i_1\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \data_reduced_out[113]_i_1\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \data_reduced_out[114]_i_1\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \data_reduced_out[115]_i_1\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \data_reduced_out[116]_i_1\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \data_reduced_out[117]_i_1\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \data_reduced_out[118]_i_1\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \data_reduced_out[119]_i_1\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \data_reduced_out[120]_i_1\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \data_reduced_out[121]_i_1\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \data_reduced_out[122]_i_1\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \data_reduced_out[123]_i_1\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \data_reduced_out[124]_i_1\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \data_reduced_out[125]_i_1\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \data_reduced_out[126]_i_1\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \data_reduced_out[127]_i_1\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \data_reduced_out[128]_i_1\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \data_reduced_out[129]_i_1\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \data_reduced_out[130]_i_1\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \data_reduced_out[131]_i_1\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \data_reduced_out[132]_i_1\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \data_reduced_out[133]_i_1\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \data_reduced_out[134]_i_1\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \data_reduced_out[135]_i_1\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \data_reduced_out[136]_i_1\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \data_reduced_out[137]_i_1\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \data_reduced_out[138]_i_1\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \data_reduced_out[139]_i_1\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \data_reduced_out[140]_i_1\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \data_reduced_out[141]_i_1\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \data_reduced_out[142]_i_1\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \data_reduced_out[143]_i_1\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \data_reduced_out[160]_i_1\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \data_reduced_out[161]_i_1\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \data_reduced_out[162]_i_1\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \data_reduced_out[163]_i_1\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \data_reduced_out[164]_i_1\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \data_reduced_out[165]_i_1\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \data_reduced_out[166]_i_1\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \data_reduced_out[167]_i_1\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \data_reduced_out[168]_i_1\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \data_reduced_out[169]_i_1\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \data_reduced_out[170]_i_1\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \data_reduced_out[171]_i_1\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \data_reduced_out[172]_i_1\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \data_reduced_out[173]_i_1\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \data_reduced_out[174]_i_1\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \data_reduced_out[175]_i_1\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \data_reduced_out[96]_i_1\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair1025";
begin
  data_reduced_out(159 downto 0) <= \^data_reduced_out\(159 downto 0);
  \data_reduced_out_reg[0]_0\ <= \^data_reduced_out_reg[0]_0\;
  \data_reduced_out_reg[85]_0\ <= \^data_reduced_out_reg[85]_0\;
  \diff_pipeline[10]_13\(0) <= \^diff_pipeline[10]_13\(0);
\data_diff_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_diff_out_reg[10]_compressor_gen_reduce_c_7\,
      Q => \^diff_pipeline[10]_13\(0)
    );
\data_diff_out_reg[11]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[11]_rep\,
      R => '0'
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(12),
      Q => \data_diff_out_reg[12]_compressor_gen_reduce_c_9\
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result033_out,
      I1 => keyframe_next,
      O => p_0_in(12)
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result033_out,
      CO(0) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_4_n_0\,
      S(0) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_5_n_0\
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_n_0\,
      CO(2) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_n_1\,
      CO(1) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_n_2\,
      CO(0) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_6_n_0\,
      S(2) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_7_n_0\,
      S(1) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_8_n_0\,
      S(0) => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_9_n_0\
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_4_n_0\
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_5_n_0\
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_6_n_0\
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_7_n_0\
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_8_n_0\
    );
\data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[12]_srl11_compressor_gen_reduce_c_8_i_9_n_0\
    );
\data_out_reg[160]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[160]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(0)
    );
\data_out_reg[161]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[161]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(1)
    );
\data_out_reg[162]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[162]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(2)
    );
\data_out_reg[163]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[163]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(3)
    );
\data_out_reg[164]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[164]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(4)
    );
\data_out_reg[165]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[165]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(5)
    );
\data_out_reg[166]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[166]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(6)
    );
\data_out_reg[167]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[167]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(7)
    );
\data_out_reg[168]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[168]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(8)
    );
\data_out_reg[169]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[169]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(9)
    );
\data_out_reg[170]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[170]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(10)
    );
\data_out_reg[171]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[171]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(11)
    );
\data_out_reg[172]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[172]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(12)
    );
\data_out_reg[173]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[173]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(13)
    );
\data_out_reg[174]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[174]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(14)
    );
\data_out_reg[175]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => \data_out_reg[175]_compressor_gen_reduce_c_6\,
      Q => \data_pipeline[10]_14\(15)
    );
\data_out_reg[176]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[176]\,
      Q => \data_out_reg[176]\,
      R => '0'
    );
\data_out_reg[177]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[177]\,
      Q => \data_out_reg[177]\,
      R => '0'
    );
\data_out_reg[178]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[178]\,
      Q => \data_out_reg[178]\,
      R => '0'
    );
\data_out_reg[179]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[179]\,
      Q => \data_out_reg[179]\,
      R => '0'
    );
\data_out_reg[180]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[180]\,
      Q => \data_out_reg[180]\,
      R => '0'
    );
\data_out_reg[181]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[181]\,
      Q => \data_out_reg[181]\,
      R => '0'
    );
\data_out_reg[182]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[182]\,
      Q => \data_out_reg[182]\,
      R => '0'
    );
\data_out_reg[183]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[183]\,
      Q => \data_out_reg[183]\,
      R => '0'
    );
\data_out_reg[184]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[184]\,
      Q => \data_out_reg[184]\,
      R => '0'
    );
\data_out_reg[185]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[185]\,
      Q => \data_out_reg[185]\,
      R => '0'
    );
\data_out_reg[186]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[186]\,
      Q => \data_out_reg[186]\,
      R => '0'
    );
\data_out_reg[187]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[187]\,
      Q => \data_out_reg[187]\,
      R => '0'
    );
\data_out_reg[188]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[188]\,
      Q => \data_out_reg[188]\,
      R => '0'
    );
\data_out_reg[189]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[189]\,
      Q => \data_out_reg[189]\,
      R => '0'
    );
\data_out_reg[190]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[190]\,
      Q => \data_out_reg[190]\,
      R => '0'
    );
\data_out_reg[191]_compressor_gen_reduce_c_7\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[191]\,
      Q => \data_out_reg[191]\,
      R => '0'
    );
\data_out_reg[192]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[192]_compressor_gen_reduce_c_8\
    );
\data_out_reg[193]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[193]_compressor_gen_reduce_c_8\
    );
\data_out_reg[194]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[194]_compressor_gen_reduce_c_8\
    );
\data_out_reg[195]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[195]_compressor_gen_reduce_c_8\
    );
\data_out_reg[196]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[196]_compressor_gen_reduce_c_8\
    );
\data_out_reg[197]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[197]_compressor_gen_reduce_c_8\
    );
\data_out_reg[198]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[198]_compressor_gen_reduce_c_8\
    );
\data_out_reg[199]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[199]_compressor_gen_reduce_c_8\
    );
\data_out_reg[200]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[200]_compressor_gen_reduce_c_8\
    );
\data_out_reg[201]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[201]_compressor_gen_reduce_c_8\
    );
\data_out_reg[202]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[202]_compressor_gen_reduce_c_8\
    );
\data_out_reg[203]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[203]_compressor_gen_reduce_c_8\
    );
\data_out_reg[204]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[204]_compressor_gen_reduce_c_8\
    );
\data_out_reg[205]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[205]_compressor_gen_reduce_c_8\
    );
\data_out_reg[206]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[206]_compressor_gen_reduce_c_8\
    );
\data_out_reg[207]_srl10_compressor_gen_reduce_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[207]_compressor_gen_reduce_c_8\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(0),
      I1 => \data_reduced_out_reg[143]_0\(0),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(84),
      I1 => \data_reduced_out_reg[143]_0\(100),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(100)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(85),
      I1 => \data_reduced_out_reg[143]_0\(101),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(101)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(86),
      I1 => \data_reduced_out_reg[143]_0\(102),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(102)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(87),
      I1 => \data_reduced_out_reg[143]_0\(103),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(103)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(88),
      I1 => \data_reduced_out_reg[143]_0\(104),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(104)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(89),
      I1 => \data_reduced_out_reg[143]_0\(105),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(105)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(90),
      I1 => \data_reduced_out_reg[143]_0\(106),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(106)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(91),
      I1 => \data_reduced_out_reg[143]_0\(107),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(107)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(92),
      I1 => \data_reduced_out_reg[143]_0\(108),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(108)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(93),
      I1 => \data_reduced_out_reg[143]_0\(109),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(109)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(10),
      I1 => \data_reduced_out_reg[143]_0\(10),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(94),
      I1 => \data_reduced_out_reg[143]_0\(110),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(110)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(95),
      I1 => \data_reduced_out_reg[143]_0\(111),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(111)
    );
\data_reduced_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(96),
      I1 => \data_reduced_out_reg[143]_0\(112),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(112)
    );
\data_reduced_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(97),
      I1 => \data_reduced_out_reg[143]_0\(113),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(113)
    );
\data_reduced_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(98),
      I1 => \data_reduced_out_reg[143]_0\(114),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(114)
    );
\data_reduced_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(99),
      I1 => \data_reduced_out_reg[143]_0\(115),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(115)
    );
\data_reduced_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(100),
      I1 => \data_reduced_out_reg[143]_0\(116),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(116)
    );
\data_reduced_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(101),
      I1 => \data_reduced_out_reg[143]_0\(117),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(117)
    );
\data_reduced_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(102),
      I1 => \data_reduced_out_reg[143]_0\(118),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(118)
    );
\data_reduced_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(103),
      I1 => \data_reduced_out_reg[143]_0\(119),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(119)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(11),
      I1 => \data_reduced_out_reg[143]_0\(11),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(104),
      I1 => \data_reduced_out_reg[143]_0\(120),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(120)
    );
\data_reduced_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(105),
      I1 => \data_reduced_out_reg[143]_0\(121),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(121)
    );
\data_reduced_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(106),
      I1 => \data_reduced_out_reg[143]_0\(122),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(122)
    );
\data_reduced_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(107),
      I1 => \data_reduced_out_reg[143]_0\(123),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(123)
    );
\data_reduced_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(108),
      I1 => \data_reduced_out_reg[143]_0\(124),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(124)
    );
\data_reduced_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(109),
      I1 => \data_reduced_out_reg[143]_0\(125),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(125)
    );
\data_reduced_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(110),
      I1 => \data_reduced_out_reg[143]_0\(126),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(126)
    );
\data_reduced_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(111),
      I1 => \data_reduced_out_reg[143]_0\(127),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(127)
    );
\data_reduced_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(112),
      I1 => \data_reduced_out_reg[143]_0\(128),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(128)
    );
\data_reduced_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(113),
      I1 => \data_reduced_out_reg[143]_0\(129),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(129)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(12),
      I1 => \data_reduced_out_reg[143]_0\(12),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(114),
      I1 => \data_reduced_out_reg[143]_0\(130),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(130)
    );
\data_reduced_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(115),
      I1 => \data_reduced_out_reg[143]_0\(131),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(131)
    );
\data_reduced_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(116),
      I1 => \data_reduced_out_reg[143]_0\(132),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(132)
    );
\data_reduced_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(117),
      I1 => \data_reduced_out_reg[143]_0\(133),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(133)
    );
\data_reduced_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(118),
      I1 => \data_reduced_out_reg[143]_0\(134),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(134)
    );
\data_reduced_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(119),
      I1 => \data_reduced_out_reg[143]_0\(135),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(135)
    );
\data_reduced_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(120),
      I1 => \data_reduced_out_reg[143]_0\(136),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(136)
    );
\data_reduced_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(121),
      I1 => \data_reduced_out_reg[143]_0\(137),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(137)
    );
\data_reduced_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(122),
      I1 => \data_reduced_out_reg[143]_0\(138),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(138)
    );
\data_reduced_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(123),
      I1 => \data_reduced_out_reg[143]_0\(139),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(139)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(13),
      I1 => \data_reduced_out_reg[143]_0\(13),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(124),
      I1 => \data_reduced_out_reg[143]_0\(140),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(140)
    );
\data_reduced_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(125),
      I1 => \data_reduced_out_reg[143]_0\(141),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(141)
    );
\data_reduced_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(126),
      I1 => \data_reduced_out_reg[143]_0\(142),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(142)
    );
\data_reduced_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(127),
      I1 => \data_reduced_out_reg[143]_0\(143),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(143)
    );
\data_reduced_out[143]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[0]_0\
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(14),
      I1 => \data_reduced_out_reg[143]_0\(14),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[159]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^data_reduced_out_reg[85]_0\
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(15),
      I1 => \data_reduced_out_reg[143]_0\(15),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[160]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(144),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(0)
    );
\data_reduced_out[161]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(145),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(1)
    );
\data_reduced_out[162]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(146),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(2)
    );
\data_reduced_out[163]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(147),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(3)
    );
\data_reduced_out[164]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(148),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(4)
    );
\data_reduced_out[165]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(149),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(5)
    );
\data_reduced_out[166]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(150),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(6)
    );
\data_reduced_out[167]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(151),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(7)
    );
\data_reduced_out[168]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(152),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(8)
    );
\data_reduced_out[169]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(153),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(9)
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(0),
      I1 => \data_reduced_out_reg[143]_0\(16),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(16)
    );
\data_reduced_out[170]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(154),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(10)
    );
\data_reduced_out[171]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(155),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(11)
    );
\data_reduced_out[172]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(156),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(12)
    );
\data_reduced_out[173]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(157),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(13)
    );
\data_reduced_out[174]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(158),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(14)
    );
\data_reduced_out[175]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(159),
      I1 => \^diff_pipeline[10]_13\(0),
      O => \data_reduced_out_reg[175]\(15)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(1),
      I1 => \data_reduced_out_reg[143]_0\(17),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(17)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(2),
      I1 => \data_reduced_out_reg[143]_0\(18),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(18)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(3),
      I1 => \data_reduced_out_reg[143]_0\(19),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(1),
      I1 => \data_reduced_out_reg[143]_0\(1),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(4),
      I1 => \data_reduced_out_reg[143]_0\(20),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(5),
      I1 => \data_reduced_out_reg[143]_0\(21),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(6),
      I1 => \data_reduced_out_reg[143]_0\(22),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(7),
      I1 => \data_reduced_out_reg[143]_0\(23),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(8),
      I1 => \data_reduced_out_reg[143]_0\(24),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(9),
      I1 => \data_reduced_out_reg[143]_0\(25),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(10),
      I1 => \data_reduced_out_reg[143]_0\(26),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(11),
      I1 => \data_reduced_out_reg[143]_0\(27),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(12),
      I1 => \data_reduced_out_reg[143]_0\(28),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(13),
      I1 => \data_reduced_out_reg[143]_0\(29),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(2),
      I1 => \data_reduced_out_reg[143]_0\(2),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(14),
      I1 => \data_reduced_out_reg[143]_0\(30),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(15),
      I1 => \data_reduced_out_reg[143]_0\(31),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(16),
      I1 => \data_reduced_out_reg[143]_0\(32),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(17),
      I1 => \data_reduced_out_reg[143]_0\(33),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(18),
      I1 => \data_reduced_out_reg[143]_0\(34),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(19),
      I1 => \data_reduced_out_reg[143]_0\(35),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(20),
      I1 => \data_reduced_out_reg[143]_0\(36),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(21),
      I1 => \data_reduced_out_reg[143]_0\(37),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(22),
      I1 => \data_reduced_out_reg[143]_0\(38),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(23),
      I1 => \data_reduced_out_reg[143]_0\(39),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(3),
      I1 => \data_reduced_out_reg[143]_0\(3),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(24),
      I1 => \data_reduced_out_reg[143]_0\(40),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(25),
      I1 => \data_reduced_out_reg[143]_0\(41),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(26),
      I1 => \data_reduced_out_reg[143]_0\(42),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(27),
      I1 => \data_reduced_out_reg[143]_0\(43),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(28),
      I1 => \data_reduced_out_reg[143]_0\(44),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(29),
      I1 => \data_reduced_out_reg[143]_0\(45),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(30),
      I1 => \data_reduced_out_reg[143]_0\(46),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(31),
      I1 => \data_reduced_out_reg[143]_0\(47),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(32),
      I1 => \data_reduced_out_reg[143]_0\(48),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(33),
      I1 => \data_reduced_out_reg[143]_0\(49),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(4),
      I1 => \data_reduced_out_reg[143]_0\(4),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(34),
      I1 => \data_reduced_out_reg[143]_0\(50),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(35),
      I1 => \data_reduced_out_reg[143]_0\(51),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(36),
      I1 => \data_reduced_out_reg[143]_0\(52),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(37),
      I1 => \data_reduced_out_reg[143]_0\(53),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(38),
      I1 => \data_reduced_out_reg[143]_0\(54),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(39),
      I1 => \data_reduced_out_reg[143]_0\(55),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(40),
      I1 => \data_reduced_out_reg[143]_0\(56),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(41),
      I1 => \data_reduced_out_reg[143]_0\(57),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(42),
      I1 => \data_reduced_out_reg[143]_0\(58),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(43),
      I1 => \data_reduced_out_reg[143]_0\(59),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(5),
      I1 => \data_reduced_out_reg[143]_0\(5),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(44),
      I1 => \data_reduced_out_reg[143]_0\(60),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(45),
      I1 => \data_reduced_out_reg[143]_0\(61),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(46),
      I1 => \data_reduced_out_reg[143]_0\(62),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(47),
      I1 => \data_reduced_out_reg[143]_0\(63),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(48),
      I1 => \data_reduced_out_reg[143]_0\(64),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(49),
      I1 => \data_reduced_out_reg[143]_0\(65),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(50),
      I1 => \data_reduced_out_reg[143]_0\(66),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(51),
      I1 => \data_reduced_out_reg[143]_0\(67),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(52),
      I1 => \data_reduced_out_reg[143]_0\(68),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(53),
      I1 => \data_reduced_out_reg[143]_0\(69),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(6),
      I1 => \data_reduced_out_reg[143]_0\(6),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(54),
      I1 => \data_reduced_out_reg[143]_0\(70),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(55),
      I1 => \data_reduced_out_reg[143]_0\(71),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(56),
      I1 => \data_reduced_out_reg[143]_0\(72),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(57),
      I1 => \data_reduced_out_reg[143]_0\(73),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(58),
      I1 => \data_reduced_out_reg[143]_0\(74),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(59),
      I1 => \data_reduced_out_reg[143]_0\(75),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(60),
      I1 => \data_reduced_out_reg[143]_0\(76),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(61),
      I1 => \data_reduced_out_reg[143]_0\(77),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(62),
      I1 => \data_reduced_out_reg[143]_0\(78),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(63),
      I1 => \data_reduced_out_reg[143]_0\(79),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(7),
      I1 => \data_reduced_out_reg[143]_0\(7),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(64),
      I1 => \data_reduced_out_reg[143]_0\(80),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(65),
      I1 => \data_reduced_out_reg[143]_0\(81),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(66),
      I1 => \data_reduced_out_reg[143]_0\(82),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(67),
      I1 => \data_reduced_out_reg[143]_0\(83),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(68),
      I1 => \data_reduced_out_reg[143]_0\(84),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(69),
      I1 => \data_reduced_out_reg[143]_0\(85),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(70),
      I1 => \data_reduced_out_reg[143]_0\(86),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(71),
      I1 => \data_reduced_out_reg[143]_0\(87),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(72),
      I1 => \data_reduced_out_reg[143]_0\(88),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(73),
      I1 => \data_reduced_out_reg[143]_0\(89),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(8),
      I1 => \data_reduced_out_reg[143]_0\(8),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(74),
      I1 => \data_reduced_out_reg[143]_0\(90),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(75),
      I1 => \data_reduced_out_reg[143]_0\(91),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(76),
      I1 => \data_reduced_out_reg[143]_0\(92),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(77),
      I1 => \data_reduced_out_reg[143]_0\(93),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(78),
      I1 => \data_reduced_out_reg[143]_0\(94),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(79),
      I1 => \data_reduced_out_reg[143]_0\(95),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(95)
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(80),
      I1 => \data_reduced_out_reg[143]_0\(96),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(96)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(81),
      I1 => \data_reduced_out_reg[143]_0\(97),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(97)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(82),
      I1 => \data_reduced_out_reg[143]_0\(98),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(98)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[143]_0\(83),
      I1 => \data_reduced_out_reg[143]_0\(99),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(99)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[9]_12\(9),
      I1 => \data_reduced_out_reg[143]_0\(9),
      I2 => \diff_pipeline[9]_11\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(100),
      Q => \^data_reduced_out\(100)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(101),
      Q => \^data_reduced_out\(101)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(102),
      Q => \^data_reduced_out\(102)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(103),
      Q => \^data_reduced_out\(103)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(104),
      Q => \^data_reduced_out\(104)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(105),
      Q => \^data_reduced_out\(105)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(106),
      Q => \^data_reduced_out\(106)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(107),
      Q => \^data_reduced_out\(107)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(108),
      Q => \^data_reduced_out\(108)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(109),
      Q => \^data_reduced_out\(109)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(110),
      Q => \^data_reduced_out\(110)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(111),
      Q => \^data_reduced_out\(111)
    );
\data_reduced_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(112),
      Q => \^data_reduced_out\(112)
    );
\data_reduced_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(113),
      Q => \^data_reduced_out\(113)
    );
\data_reduced_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(114),
      Q => \^data_reduced_out\(114)
    );
\data_reduced_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(115),
      Q => \^data_reduced_out\(115)
    );
\data_reduced_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(116),
      Q => \^data_reduced_out\(116)
    );
\data_reduced_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(117),
      Q => \^data_reduced_out\(117)
    );
\data_reduced_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(118),
      Q => \^data_reduced_out\(118)
    );
\data_reduced_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(119),
      Q => \^data_reduced_out\(119)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(120),
      Q => \^data_reduced_out\(120)
    );
\data_reduced_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(121),
      Q => \^data_reduced_out\(121)
    );
\data_reduced_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(122),
      Q => \^data_reduced_out\(122)
    );
\data_reduced_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(123),
      Q => \^data_reduced_out\(123)
    );
\data_reduced_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(124),
      Q => \^data_reduced_out\(124)
    );
\data_reduced_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(125),
      Q => \^data_reduced_out\(125)
    );
\data_reduced_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(126),
      Q => \^data_reduced_out\(126)
    );
\data_reduced_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(127),
      Q => \^data_reduced_out\(127)
    );
\data_reduced_out_reg[128]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(128),
      Q => \^data_reduced_out\(128)
    );
\data_reduced_out_reg[129]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(129),
      Q => \^data_reduced_out\(129)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[130]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(130),
      Q => \^data_reduced_out\(130)
    );
\data_reduced_out_reg[131]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(131),
      Q => \^data_reduced_out\(131)
    );
\data_reduced_out_reg[132]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(132),
      Q => \^data_reduced_out\(132)
    );
\data_reduced_out_reg[133]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(133),
      Q => \^data_reduced_out\(133)
    );
\data_reduced_out_reg[134]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(134),
      Q => \^data_reduced_out\(134)
    );
\data_reduced_out_reg[135]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(135),
      Q => \^data_reduced_out\(135)
    );
\data_reduced_out_reg[136]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(136),
      Q => \^data_reduced_out\(136)
    );
\data_reduced_out_reg[137]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(137),
      Q => \^data_reduced_out\(137)
    );
\data_reduced_out_reg[138]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(138),
      Q => \^data_reduced_out\(138)
    );
\data_reduced_out_reg[139]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(139),
      Q => \^data_reduced_out\(139)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[140]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(140),
      Q => \^data_reduced_out\(140)
    );
\data_reduced_out_reg[141]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(141),
      Q => \^data_reduced_out\(141)
    );
\data_reduced_out_reg[142]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(142),
      Q => \^data_reduced_out\(142)
    );
\data_reduced_out_reg[143]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(143),
      Q => \^data_reduced_out\(143)
    );
\data_reduced_out_reg[144]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(0),
      Q => \^data_reduced_out\(144)
    );
\data_reduced_out_reg[145]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(1),
      Q => \^data_reduced_out\(145)
    );
\data_reduced_out_reg[146]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(2),
      Q => \^data_reduced_out\(146)
    );
\data_reduced_out_reg[147]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(3),
      Q => \^data_reduced_out\(147)
    );
\data_reduced_out_reg[148]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(4),
      Q => \^data_reduced_out\(148)
    );
\data_reduced_out_reg[149]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(5),
      Q => \^data_reduced_out\(149)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[150]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(6),
      Q => \^data_reduced_out\(150)
    );
\data_reduced_out_reg[151]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(7),
      Q => \^data_reduced_out\(151)
    );
\data_reduced_out_reg[152]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(8),
      Q => \^data_reduced_out\(152)
    );
\data_reduced_out_reg[153]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(9),
      Q => \^data_reduced_out\(153)
    );
\data_reduced_out_reg[154]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(10),
      Q => \^data_reduced_out\(154)
    );
\data_reduced_out_reg[155]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(11),
      Q => \^data_reduced_out\(155)
    );
\data_reduced_out_reg[156]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(12),
      Q => \^data_reduced_out\(156)
    );
\data_reduced_out_reg[157]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(13),
      Q => \^data_reduced_out\(157)
    );
\data_reduced_out_reg[158]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(14),
      Q => \^data_reduced_out\(158)
    );
\data_reduced_out_reg[159]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => D(15),
      Q => \^data_reduced_out\(159)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(80),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(81),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(82),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(83),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(84),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(85),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(86),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(87),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(88),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(89),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(90),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(91),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(92),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(93),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(94),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(95),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(96),
      Q => \^data_reduced_out\(96)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(97),
      Q => \^data_reduced_out\(97)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(98),
      Q => \^data_reduced_out\(98)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[85]_0\,
      D => p_0_in_0(99),
      Q => \^data_reduced_out\(99)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \^data_reduced_out_reg[0]_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_data_reduction__parameterized9\ is
  port (
    \diff_pipeline[11]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_pipeline[11]_16\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[12]_rep\ : out STD_LOGIC;
    \data_out_reg[207]\ : out STD_LOGIC;
    \data_out_reg[206]\ : out STD_LOGIC;
    \data_out_reg[205]\ : out STD_LOGIC;
    \data_out_reg[204]\ : out STD_LOGIC;
    \data_out_reg[203]\ : out STD_LOGIC;
    \data_out_reg[202]\ : out STD_LOGIC;
    \data_out_reg[201]\ : out STD_LOGIC;
    \data_out_reg[200]\ : out STD_LOGIC;
    \data_out_reg[199]\ : out STD_LOGIC;
    \data_out_reg[198]\ : out STD_LOGIC;
    \data_out_reg[197]\ : out STD_LOGIC;
    \data_out_reg[196]\ : out STD_LOGIC;
    \data_out_reg[195]\ : out STD_LOGIC;
    \data_out_reg[194]\ : out STD_LOGIC;
    \data_out_reg[193]\ : out STD_LOGIC;
    \data_out_reg[192]\ : out STD_LOGIC;
    \data_diff_out_reg[13]_compressor_gen_reduce_c_10\ : out STD_LOGIC;
    \data_out_reg[223]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[222]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[221]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[220]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[219]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[218]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[217]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[216]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[215]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[214]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[213]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[212]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[211]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[210]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[209]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_out_reg[208]_compressor_gen_reduce_c_9\ : out STD_LOGIC;
    \data_reduced_out_reg[180]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_reduced_out : out STD_LOGIC_VECTOR ( 175 downto 0 );
    \data_diff_out_reg[11]_compressor_gen_reduce_c_8\ : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \data_out_reg[191]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[190]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[189]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[188]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[187]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[186]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[185]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[184]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[183]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[182]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[181]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[180]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[179]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[178]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[177]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    \data_out_reg[176]_compressor_gen_reduce_c_7\ : in STD_LOGIC;
    keyframe_next_reg : in STD_LOGIC;
    \data_store_reg[207]\ : in STD_LOGIC;
    \data_store_reg[206]\ : in STD_LOGIC;
    \data_store_reg[205]\ : in STD_LOGIC;
    \data_store_reg[204]\ : in STD_LOGIC;
    \data_store_reg[203]\ : in STD_LOGIC;
    \data_store_reg[202]\ : in STD_LOGIC;
    \data_store_reg[201]\ : in STD_LOGIC;
    \data_store_reg[200]\ : in STD_LOGIC;
    \data_store_reg[199]\ : in STD_LOGIC;
    \data_store_reg[198]\ : in STD_LOGIC;
    \data_store_reg[197]\ : in STD_LOGIC;
    \data_store_reg[196]\ : in STD_LOGIC;
    \data_store_reg[195]\ : in STD_LOGIC;
    \data_store_reg[194]\ : in STD_LOGIC;
    \data_store_reg[193]\ : in STD_LOGIC;
    \data_store_reg[192]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_diff_out_reg[11]_compressor_gen_reduce_c_8_0\ : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    keyframe_next : in STD_LOGIC;
    \data_pipeline[10]_14\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_reduced_out_reg[159]_0\ : in STD_LOGIC_VECTOR ( 159 downto 0 );
    \diff_pipeline[10]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reduced_out_reg[159]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_data_reduction__parameterized9\ : entity is "data_reduction";
end \sampler_0_data_reduction__parameterized9\;

architecture STRUCTURE of \sampler_0_data_reduction__parameterized9\ is
  signal cmp_result036_out : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_4_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_5_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_6_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_7_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_8_n_0\ : STD_LOGIC;
  signal \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_9_n_0\ : STD_LOGIC;
  signal \^data_reduced_out\ : STD_LOGIC_VECTOR ( 175 downto 0 );
  signal \data_reduced_out[164]_i_2_n_0\ : STD_LOGIC;
  signal \^data_reduced_out_reg[180]\ : STD_LOGIC;
  signal \^diff_pipeline[11]_15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 13 to 13 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal \NLW_data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \data_diff_out_reg[11]\ : label is "data_diff_out_reg[11]";
  attribute ORIG_CELL_NAME of \data_diff_out_reg[11]_rep\ : label is "data_diff_out_reg[11]";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[10].reduce/data_diff_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9\ : label is "inst/\compressor/gen_reduce[10].reduce/data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9 ";
  attribute srl_bus_name of \data_out_reg[208]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[208]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[208]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[209]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[209]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[209]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[210]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[210]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[210]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[211]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[211]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[211]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[212]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[212]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[212]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[213]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[213]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[213]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[214]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[214]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[214]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[215]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[215]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[215]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[216]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[216]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[216]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[217]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[217]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[217]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[218]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[218]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[218]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[219]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[219]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[219]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[220]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[220]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[220]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[221]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[221]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[221]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[222]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[222]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[222]_srl11_compressor_gen_reduce_c_8 ";
  attribute srl_bus_name of \data_out_reg[223]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg ";
  attribute srl_name of \data_out_reg[223]_srl11_compressor_gen_reduce_c_8\ : label is "inst/\compressor/gen_reduce[10].reduce/data_out_reg[223]_srl11_compressor_gen_reduce_c_8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reduced_out[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_reduced_out[100]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_reduced_out[101]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_reduced_out[102]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \data_reduced_out[103]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \data_reduced_out[104]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_reduced_out[105]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \data_reduced_out[106]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \data_reduced_out[107]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \data_reduced_out[108]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_reduced_out[109]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \data_reduced_out[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \data_reduced_out[110]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \data_reduced_out[111]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \data_reduced_out[112]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_reduced_out[113]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \data_reduced_out[114]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_reduced_out[115]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_reduced_out[116]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_reduced_out[117]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_reduced_out[118]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \data_reduced_out[119]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data_reduced_out[11]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_reduced_out[120]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data_reduced_out[121]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \data_reduced_out[122]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \data_reduced_out[123]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \data_reduced_out[124]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data_reduced_out[125]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data_reduced_out[126]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \data_reduced_out[127]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \data_reduced_out[128]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data_reduced_out[129]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \data_reduced_out[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_reduced_out[130]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \data_reduced_out[131]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \data_reduced_out[132]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \data_reduced_out[133]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data_reduced_out[135]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data_reduced_out[136]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data_reduced_out[137]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data_reduced_out[138]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data_reduced_out[139]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data_reduced_out[13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_reduced_out[140]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_reduced_out[141]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_reduced_out[142]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data_reduced_out[143]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data_reduced_out[144]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data_reduced_out[145]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \data_reduced_out[146]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \data_reduced_out[147]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \data_reduced_out[148]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \data_reduced_out[149]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \data_reduced_out[14]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \data_reduced_out[151]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \data_reduced_out[152]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data_reduced_out[153]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data_reduced_out[154]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data_reduced_out[155]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data_reduced_out[156]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_reduced_out[157]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_reduced_out[158]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data_reduced_out[159]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data_reduced_out[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \data_reduced_out[16]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_reduced_out[176]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \data_reduced_out[177]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data_reduced_out[179]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data_reduced_out[17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \data_reduced_out[180]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \data_reduced_out[181]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data_reduced_out[182]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data_reduced_out[183]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data_reduced_out[184]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data_reduced_out[186]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data_reduced_out[187]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data_reduced_out[188]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data_reduced_out[189]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data_reduced_out[18]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \data_reduced_out[190]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data_reduced_out[191]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data_reduced_out[19]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \data_reduced_out[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \data_reduced_out[20]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \data_reduced_out[21]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_reduced_out[22]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \data_reduced_out[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_reduced_out[24]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \data_reduced_out[25]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \data_reduced_out[26]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \data_reduced_out[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_reduced_out[28]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_reduced_out[29]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_reduced_out[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \data_reduced_out[30]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \data_reduced_out[31]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \data_reduced_out[32]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_reduced_out[33]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \data_reduced_out[34]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_reduced_out[35]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_reduced_out[36]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_reduced_out[37]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_reduced_out[38]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_reduced_out[39]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_reduced_out[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \data_reduced_out[40]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_reduced_out[41]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_reduced_out[42]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_reduced_out[43]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_reduced_out[44]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_reduced_out[45]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_reduced_out[46]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_reduced_out[47]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_reduced_out[48]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_reduced_out[49]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \data_reduced_out[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \data_reduced_out[50]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_reduced_out[51]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_reduced_out[52]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_reduced_out[53]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_reduced_out[54]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_reduced_out[55]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data_reduced_out[56]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data_reduced_out[57]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_reduced_out[58]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_reduced_out[59]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_reduced_out[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_reduced_out[60]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_reduced_out[61]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_reduced_out[62]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_reduced_out[63]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_reduced_out[64]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_reduced_out[65]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_reduced_out[66]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_reduced_out[67]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \data_reduced_out[68]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \data_reduced_out[69]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_reduced_out[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \data_reduced_out[70]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \data_reduced_out[71]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data_reduced_out[72]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data_reduced_out[73]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \data_reduced_out[74]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \data_reduced_out[75]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \data_reduced_out[76]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \data_reduced_out[77]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \data_reduced_out[78]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \data_reduced_out[79]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \data_reduced_out[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_reduced_out[80]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_reduced_out[81]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_reduced_out[82]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_reduced_out[83]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \data_reduced_out[84]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \data_reduced_out[85]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_reduced_out[86]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \data_reduced_out[87]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \data_reduced_out[88]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_reduced_out[89]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \data_reduced_out[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \data_reduced_out[90]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \data_reduced_out[91]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \data_reduced_out[92]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_reduced_out[93]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \data_reduced_out[94]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \data_reduced_out[95]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \data_reduced_out[96]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_reduced_out[97]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \data_reduced_out[98]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_reduced_out[99]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_reduced_out[9]_i_1\ : label is "soft_lutpair40";
begin
  data_reduced_out(175 downto 0) <= \^data_reduced_out\(175 downto 0);
  \data_reduced_out_reg[180]\ <= \^data_reduced_out_reg[180]\;
  \diff_pipeline[11]_15\(0) <= \^diff_pipeline[11]_15\(0);
\data_diff_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_diff_out_reg[11]_compressor_gen_reduce_c_8\,
      Q => \^diff_pipeline[11]_15\(0)
    );
\data_diff_out_reg[11]_rep\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_diff_out_reg[11]_compressor_gen_reduce_c_8_0\,
      Q => \^data_reduced_out_reg[180]\
    );
\data_diff_out_reg[12]_compressor_gen_reduce_c_9\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => keyframe_next_reg,
      Q => \data_diff_out_reg[12]_rep\,
      R => '0'
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => p_0_in(13),
      Q => \data_diff_out_reg[13]_compressor_gen_reduce_c_10\
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result036_out,
      I1 => keyframe_next,
      O => p_0_in(13)
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result036_out,
      CO(0) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_4_n_0\,
      S(0) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_5_n_0\
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_n_0\,
      CO(2) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_n_1\,
      CO(1) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_n_2\,
      CO(0) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_6_n_0\,
      S(2) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_7_n_0\,
      S(1) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_8_n_0\,
      S(0) => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_9_n_0\
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => data_in(15),
      O => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_4_n_0\
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => data_in(14),
      I4 => Q(13),
      I5 => data_in(13),
      O => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_5_n_0\
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => data_in(11),
      I4 => Q(10),
      I5 => data_in(10),
      O => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_6_n_0\
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => data_in(8),
      I4 => Q(7),
      I5 => data_in(7),
      O => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_7_n_0\
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => data_in(5),
      I4 => Q(4),
      I5 => data_in(4),
      O => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_8_n_0\
    );
\data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => data_in(2),
      I4 => Q(1),
      I5 => data_in(1),
      O => \data_diff_out_reg[13]_srl12_compressor_gen_reduce_c_9_i_9_n_0\
    );
\data_out_reg[176]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_out_reg[176]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(0)
    );
\data_out_reg[177]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_out_reg[177]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(1)
    );
\data_out_reg[178]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_out_reg[178]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(2)
    );
\data_out_reg[179]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_out_reg[179]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(3)
    );
\data_out_reg[180]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_out_reg[180]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(4)
    );
\data_out_reg[181]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[181]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(5)
    );
\data_out_reg[182]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[182]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(6)
    );
\data_out_reg[183]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[183]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(7)
    );
\data_out_reg[184]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[184]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(8)
    );
\data_out_reg[185]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[185]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(9)
    );
\data_out_reg[186]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[186]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(10)
    );
\data_out_reg[187]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[187]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(11)
    );
\data_out_reg[188]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[188]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(12)
    );
\data_out_reg[189]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[189]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(13)
    );
\data_out_reg[190]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[190]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(14)
    );
\data_out_reg[191]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_out_reg[191]_compressor_gen_reduce_c_7\,
      Q => \data_pipeline[11]_16\(15)
    );
\data_out_reg[192]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[192]\,
      Q => \data_out_reg[192]\,
      R => '0'
    );
\data_out_reg[193]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[193]\,
      Q => \data_out_reg[193]\,
      R => '0'
    );
\data_out_reg[194]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[194]\,
      Q => \data_out_reg[194]\,
      R => '0'
    );
\data_out_reg[195]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[195]\,
      Q => \data_out_reg[195]\,
      R => '0'
    );
\data_out_reg[196]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[196]\,
      Q => \data_out_reg[196]\,
      R => '0'
    );
\data_out_reg[197]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[197]\,
      Q => \data_out_reg[197]\,
      R => '0'
    );
\data_out_reg[198]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[198]\,
      Q => \data_out_reg[198]\,
      R => '0'
    );
\data_out_reg[199]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[199]\,
      Q => \data_out_reg[199]\,
      R => '0'
    );
\data_out_reg[200]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[200]\,
      Q => \data_out_reg[200]\,
      R => '0'
    );
\data_out_reg[201]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[201]\,
      Q => \data_out_reg[201]\,
      R => '0'
    );
\data_out_reg[202]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[202]\,
      Q => \data_out_reg[202]\,
      R => '0'
    );
\data_out_reg[203]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[203]\,
      Q => \data_out_reg[203]\,
      R => '0'
    );
\data_out_reg[204]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[204]\,
      Q => \data_out_reg[204]\,
      R => '0'
    );
\data_out_reg[205]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[205]\,
      Q => \data_out_reg[205]\,
      R => '0'
    );
\data_out_reg[206]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[206]\,
      Q => \data_out_reg[206]\,
      R => '0'
    );
\data_out_reg[207]_compressor_gen_reduce_c_8\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => \data_store_reg[207]\,
      Q => \data_out_reg[207]\,
      R => '0'
    );
\data_out_reg[208]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(0),
      Q => \data_out_reg[208]_compressor_gen_reduce_c_9\
    );
\data_out_reg[209]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(1),
      Q => \data_out_reg[209]_compressor_gen_reduce_c_9\
    );
\data_out_reg[210]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(2),
      Q => \data_out_reg[210]_compressor_gen_reduce_c_9\
    );
\data_out_reg[211]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(3),
      Q => \data_out_reg[211]_compressor_gen_reduce_c_9\
    );
\data_out_reg[212]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(4),
      Q => \data_out_reg[212]_compressor_gen_reduce_c_9\
    );
\data_out_reg[213]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(5),
      Q => \data_out_reg[213]_compressor_gen_reduce_c_9\
    );
\data_out_reg[214]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(6),
      Q => \data_out_reg[214]_compressor_gen_reduce_c_9\
    );
\data_out_reg[215]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(7),
      Q => \data_out_reg[215]_compressor_gen_reduce_c_9\
    );
\data_out_reg[216]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(8),
      Q => \data_out_reg[216]_compressor_gen_reduce_c_9\
    );
\data_out_reg[217]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(9),
      Q => \data_out_reg[217]_compressor_gen_reduce_c_9\
    );
\data_out_reg[218]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(10),
      Q => \data_out_reg[218]_compressor_gen_reduce_c_9\
    );
\data_out_reg[219]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(11),
      Q => \data_out_reg[219]_compressor_gen_reduce_c_9\
    );
\data_out_reg[220]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(12),
      Q => \data_out_reg[220]_compressor_gen_reduce_c_9\
    );
\data_out_reg[221]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(13),
      Q => \data_out_reg[221]_compressor_gen_reduce_c_9\
    );
\data_out_reg[222]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(14),
      Q => \data_out_reg[222]_compressor_gen_reduce_c_9\
    );
\data_out_reg[223]_srl11_compressor_gen_reduce_c_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sample_clk,
      D => Q(15),
      Q => \data_out_reg[223]_compressor_gen_reduce_c_9\
    );
\data_reduced_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(0),
      I1 => \data_reduced_out_reg[159]_0\(0),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(0)
    );
\data_reduced_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(84),
      I1 => \data_reduced_out_reg[159]_0\(100),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(100)
    );
\data_reduced_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(85),
      I1 => \data_reduced_out_reg[159]_0\(101),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(101)
    );
\data_reduced_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(86),
      I1 => \data_reduced_out_reg[159]_0\(102),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(102)
    );
\data_reduced_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(87),
      I1 => \data_reduced_out_reg[159]_0\(103),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(103)
    );
\data_reduced_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(88),
      I1 => \data_reduced_out_reg[159]_0\(104),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(104)
    );
\data_reduced_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(89),
      I1 => \data_reduced_out_reg[159]_0\(105),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(105)
    );
\data_reduced_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(90),
      I1 => \data_reduced_out_reg[159]_0\(106),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(106)
    );
\data_reduced_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(91),
      I1 => \data_reduced_out_reg[159]_0\(107),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(107)
    );
\data_reduced_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(92),
      I1 => \data_reduced_out_reg[159]_0\(108),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(108)
    );
\data_reduced_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(93),
      I1 => \data_reduced_out_reg[159]_0\(109),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(109)
    );
\data_reduced_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(10),
      I1 => \data_reduced_out_reg[159]_0\(10),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(10)
    );
\data_reduced_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(94),
      I1 => \data_reduced_out_reg[159]_0\(110),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(110)
    );
\data_reduced_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(95),
      I1 => \data_reduced_out_reg[159]_0\(111),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(111)
    );
\data_reduced_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(96),
      I1 => \data_reduced_out_reg[159]_0\(112),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(112)
    );
\data_reduced_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(97),
      I1 => \data_reduced_out_reg[159]_0\(113),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(113)
    );
\data_reduced_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(98),
      I1 => \data_reduced_out_reg[159]_0\(114),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(114)
    );
\data_reduced_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(99),
      I1 => \data_reduced_out_reg[159]_0\(115),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(115)
    );
\data_reduced_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(100),
      I1 => \data_reduced_out_reg[159]_0\(116),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(116)
    );
\data_reduced_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(101),
      I1 => \data_reduced_out_reg[159]_0\(117),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(117)
    );
\data_reduced_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(102),
      I1 => \data_reduced_out_reg[159]_0\(118),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(118)
    );
\data_reduced_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(103),
      I1 => \data_reduced_out_reg[159]_0\(119),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(119)
    );
\data_reduced_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(11),
      I1 => \data_reduced_out_reg[159]_0\(11),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(11)
    );
\data_reduced_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(104),
      I1 => \data_reduced_out_reg[159]_0\(120),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(120)
    );
\data_reduced_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(105),
      I1 => \data_reduced_out_reg[159]_0\(121),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(121)
    );
\data_reduced_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(106),
      I1 => \data_reduced_out_reg[159]_0\(122),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(122)
    );
\data_reduced_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(107),
      I1 => \data_reduced_out_reg[159]_0\(123),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(123)
    );
\data_reduced_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(108),
      I1 => \data_reduced_out_reg[159]_0\(124),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(124)
    );
\data_reduced_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(109),
      I1 => \data_reduced_out_reg[159]_0\(125),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(125)
    );
\data_reduced_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(110),
      I1 => \data_reduced_out_reg[159]_0\(126),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(126)
    );
\data_reduced_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(111),
      I1 => \data_reduced_out_reg[159]_0\(127),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(127)
    );
\data_reduced_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(112),
      I1 => \data_reduced_out_reg[159]_0\(128),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(128)
    );
\data_reduced_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(113),
      I1 => \data_reduced_out_reg[159]_0\(129),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(129)
    );
\data_reduced_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(12),
      I1 => \data_reduced_out_reg[159]_0\(12),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(12)
    );
\data_reduced_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(114),
      I1 => \data_reduced_out_reg[159]_0\(130),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(130)
    );
\data_reduced_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(115),
      I1 => \data_reduced_out_reg[159]_0\(131),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(131)
    );
\data_reduced_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(116),
      I1 => \data_reduced_out_reg[159]_0\(132),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(132)
    );
\data_reduced_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(117),
      I1 => \data_reduced_out_reg[159]_0\(133),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(133)
    );
\data_reduced_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(118),
      I1 => \data_reduced_out_reg[159]_0\(134),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(134)
    );
\data_reduced_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(119),
      I1 => \data_reduced_out_reg[159]_0\(135),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(135)
    );
\data_reduced_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(120),
      I1 => \data_reduced_out_reg[159]_0\(136),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(136)
    );
\data_reduced_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(121),
      I1 => \data_reduced_out_reg[159]_0\(137),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(137)
    );
\data_reduced_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(122),
      I1 => \data_reduced_out_reg[159]_0\(138),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(138)
    );
\data_reduced_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(123),
      I1 => \data_reduced_out_reg[159]_0\(139),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(139)
    );
\data_reduced_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(13),
      I1 => \data_reduced_out_reg[159]_0\(13),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(13)
    );
\data_reduced_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(124),
      I1 => \data_reduced_out_reg[159]_0\(140),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(140)
    );
\data_reduced_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(125),
      I1 => \data_reduced_out_reg[159]_0\(141),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(141)
    );
\data_reduced_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(126),
      I1 => \data_reduced_out_reg[159]_0\(142),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(142)
    );
\data_reduced_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(127),
      I1 => \data_reduced_out_reg[159]_0\(143),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(143)
    );
\data_reduced_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(128),
      I1 => \data_reduced_out_reg[159]_0\(144),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(144)
    );
\data_reduced_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(129),
      I1 => \data_reduced_out_reg[159]_0\(145),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(145)
    );
\data_reduced_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(130),
      I1 => \data_reduced_out_reg[159]_0\(146),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(146)
    );
\data_reduced_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(131),
      I1 => \data_reduced_out_reg[159]_0\(147),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(147)
    );
\data_reduced_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(132),
      I1 => \data_reduced_out_reg[159]_0\(148),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(148)
    );
\data_reduced_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(133),
      I1 => \data_reduced_out_reg[159]_0\(149),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(149)
    );
\data_reduced_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(14),
      I1 => \data_reduced_out_reg[159]_0\(14),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(14)
    );
\data_reduced_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(134),
      I1 => \data_reduced_out_reg[159]_0\(150),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(150)
    );
\data_reduced_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(135),
      I1 => \data_reduced_out_reg[159]_0\(151),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(151)
    );
\data_reduced_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(136),
      I1 => \data_reduced_out_reg[159]_0\(152),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(152)
    );
\data_reduced_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(137),
      I1 => \data_reduced_out_reg[159]_0\(153),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(153)
    );
\data_reduced_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(138),
      I1 => \data_reduced_out_reg[159]_0\(154),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(154)
    );
\data_reduced_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(139),
      I1 => \data_reduced_out_reg[159]_0\(155),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(155)
    );
\data_reduced_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(140),
      I1 => \data_reduced_out_reg[159]_0\(156),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(156)
    );
\data_reduced_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(141),
      I1 => \data_reduced_out_reg[159]_0\(157),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(157)
    );
\data_reduced_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(142),
      I1 => \data_reduced_out_reg[159]_0\(158),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(158)
    );
\data_reduced_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(143),
      I1 => \data_reduced_out_reg[159]_0\(159),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(159)
    );
\data_reduced_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(15),
      I1 => \data_reduced_out_reg[159]_0\(15),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(15)
    );
\data_reduced_out[164]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \state_reg[1]\,
      O => \data_reduced_out[164]_i_2_n_0\
    );
\data_reduced_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(0),
      I1 => \data_reduced_out_reg[159]_0\(16),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(16)
    );
\data_reduced_out[176]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(160),
      I1 => \^data_reduced_out_reg[180]\,
      O => D(0)
    );
\data_reduced_out[177]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(161),
      I1 => \^data_reduced_out_reg[180]\,
      O => D(1)
    );
\data_reduced_out[178]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(162),
      I1 => \^data_reduced_out_reg[180]\,
      O => D(2)
    );
\data_reduced_out[179]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(163),
      I1 => \^data_reduced_out_reg[180]\,
      O => D(3)
    );
\data_reduced_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(1),
      I1 => \data_reduced_out_reg[159]_0\(17),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(17)
    );
\data_reduced_out[180]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(164),
      I1 => \^data_reduced_out_reg[180]\,
      O => D(4)
    );
\data_reduced_out[181]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(165),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(5)
    );
\data_reduced_out[182]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(166),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(6)
    );
\data_reduced_out[183]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(167),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(7)
    );
\data_reduced_out[184]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(168),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(8)
    );
\data_reduced_out[185]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(169),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(9)
    );
\data_reduced_out[186]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(170),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(10)
    );
\data_reduced_out[187]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(171),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(11)
    );
\data_reduced_out[188]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(172),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(12)
    );
\data_reduced_out[189]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(173),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(13)
    );
\data_reduced_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(2),
      I1 => \data_reduced_out_reg[159]_0\(18),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(18)
    );
\data_reduced_out[190]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(174),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(14)
    );
\data_reduced_out[191]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reduced_out\(175),
      I1 => \^diff_pipeline[11]_15\(0),
      O => D(15)
    );
\data_reduced_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(3),
      I1 => \data_reduced_out_reg[159]_0\(19),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(19)
    );
\data_reduced_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(1),
      I1 => \data_reduced_out_reg[159]_0\(1),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(1)
    );
\data_reduced_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(4),
      I1 => \data_reduced_out_reg[159]_0\(20),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(20)
    );
\data_reduced_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(5),
      I1 => \data_reduced_out_reg[159]_0\(21),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(21)
    );
\data_reduced_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(6),
      I1 => \data_reduced_out_reg[159]_0\(22),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(22)
    );
\data_reduced_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(7),
      I1 => \data_reduced_out_reg[159]_0\(23),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(23)
    );
\data_reduced_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(8),
      I1 => \data_reduced_out_reg[159]_0\(24),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(24)
    );
\data_reduced_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(9),
      I1 => \data_reduced_out_reg[159]_0\(25),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(25)
    );
\data_reduced_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(10),
      I1 => \data_reduced_out_reg[159]_0\(26),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(26)
    );
\data_reduced_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(11),
      I1 => \data_reduced_out_reg[159]_0\(27),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(27)
    );
\data_reduced_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(12),
      I1 => \data_reduced_out_reg[159]_0\(28),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(28)
    );
\data_reduced_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(13),
      I1 => \data_reduced_out_reg[159]_0\(29),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(29)
    );
\data_reduced_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(2),
      I1 => \data_reduced_out_reg[159]_0\(2),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(2)
    );
\data_reduced_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(14),
      I1 => \data_reduced_out_reg[159]_0\(30),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(30)
    );
\data_reduced_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(15),
      I1 => \data_reduced_out_reg[159]_0\(31),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(31)
    );
\data_reduced_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(16),
      I1 => \data_reduced_out_reg[159]_0\(32),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(32)
    );
\data_reduced_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(17),
      I1 => \data_reduced_out_reg[159]_0\(33),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(33)
    );
\data_reduced_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(18),
      I1 => \data_reduced_out_reg[159]_0\(34),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(34)
    );
\data_reduced_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(19),
      I1 => \data_reduced_out_reg[159]_0\(35),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(35)
    );
\data_reduced_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(20),
      I1 => \data_reduced_out_reg[159]_0\(36),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(36)
    );
\data_reduced_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(21),
      I1 => \data_reduced_out_reg[159]_0\(37),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(37)
    );
\data_reduced_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(22),
      I1 => \data_reduced_out_reg[159]_0\(38),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(38)
    );
\data_reduced_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(23),
      I1 => \data_reduced_out_reg[159]_0\(39),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(39)
    );
\data_reduced_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(3),
      I1 => \data_reduced_out_reg[159]_0\(3),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(3)
    );
\data_reduced_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(24),
      I1 => \data_reduced_out_reg[159]_0\(40),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(40)
    );
\data_reduced_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(25),
      I1 => \data_reduced_out_reg[159]_0\(41),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(41)
    );
\data_reduced_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(26),
      I1 => \data_reduced_out_reg[159]_0\(42),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(42)
    );
\data_reduced_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(27),
      I1 => \data_reduced_out_reg[159]_0\(43),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(43)
    );
\data_reduced_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(28),
      I1 => \data_reduced_out_reg[159]_0\(44),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(44)
    );
\data_reduced_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(29),
      I1 => \data_reduced_out_reg[159]_0\(45),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(45)
    );
\data_reduced_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(30),
      I1 => \data_reduced_out_reg[159]_0\(46),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(46)
    );
\data_reduced_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(31),
      I1 => \data_reduced_out_reg[159]_0\(47),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(47)
    );
\data_reduced_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(32),
      I1 => \data_reduced_out_reg[159]_0\(48),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(48)
    );
\data_reduced_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(33),
      I1 => \data_reduced_out_reg[159]_0\(49),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(49)
    );
\data_reduced_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(4),
      I1 => \data_reduced_out_reg[159]_0\(4),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(4)
    );
\data_reduced_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(34),
      I1 => \data_reduced_out_reg[159]_0\(50),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(50)
    );
\data_reduced_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(35),
      I1 => \data_reduced_out_reg[159]_0\(51),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(51)
    );
\data_reduced_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(36),
      I1 => \data_reduced_out_reg[159]_0\(52),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(52)
    );
\data_reduced_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(37),
      I1 => \data_reduced_out_reg[159]_0\(53),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(53)
    );
\data_reduced_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(38),
      I1 => \data_reduced_out_reg[159]_0\(54),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(54)
    );
\data_reduced_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(39),
      I1 => \data_reduced_out_reg[159]_0\(55),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(55)
    );
\data_reduced_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(40),
      I1 => \data_reduced_out_reg[159]_0\(56),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(56)
    );
\data_reduced_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(41),
      I1 => \data_reduced_out_reg[159]_0\(57),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(57)
    );
\data_reduced_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(42),
      I1 => \data_reduced_out_reg[159]_0\(58),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(58)
    );
\data_reduced_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(43),
      I1 => \data_reduced_out_reg[159]_0\(59),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(59)
    );
\data_reduced_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(5),
      I1 => \data_reduced_out_reg[159]_0\(5),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(5)
    );
\data_reduced_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(44),
      I1 => \data_reduced_out_reg[159]_0\(60),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(60)
    );
\data_reduced_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(45),
      I1 => \data_reduced_out_reg[159]_0\(61),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(61)
    );
\data_reduced_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(46),
      I1 => \data_reduced_out_reg[159]_0\(62),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(62)
    );
\data_reduced_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(47),
      I1 => \data_reduced_out_reg[159]_0\(63),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(63)
    );
\data_reduced_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(48),
      I1 => \data_reduced_out_reg[159]_0\(64),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(64)
    );
\data_reduced_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(49),
      I1 => \data_reduced_out_reg[159]_0\(65),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(65)
    );
\data_reduced_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(50),
      I1 => \data_reduced_out_reg[159]_0\(66),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(66)
    );
\data_reduced_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(51),
      I1 => \data_reduced_out_reg[159]_0\(67),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(67)
    );
\data_reduced_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(52),
      I1 => \data_reduced_out_reg[159]_0\(68),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(68)
    );
\data_reduced_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(53),
      I1 => \data_reduced_out_reg[159]_0\(69),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(69)
    );
\data_reduced_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(6),
      I1 => \data_reduced_out_reg[159]_0\(6),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(6)
    );
\data_reduced_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(54),
      I1 => \data_reduced_out_reg[159]_0\(70),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(70)
    );
\data_reduced_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(55),
      I1 => \data_reduced_out_reg[159]_0\(71),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(71)
    );
\data_reduced_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(56),
      I1 => \data_reduced_out_reg[159]_0\(72),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(72)
    );
\data_reduced_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(57),
      I1 => \data_reduced_out_reg[159]_0\(73),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(73)
    );
\data_reduced_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(58),
      I1 => \data_reduced_out_reg[159]_0\(74),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(74)
    );
\data_reduced_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(59),
      I1 => \data_reduced_out_reg[159]_0\(75),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(75)
    );
\data_reduced_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(60),
      I1 => \data_reduced_out_reg[159]_0\(76),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(76)
    );
\data_reduced_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(61),
      I1 => \data_reduced_out_reg[159]_0\(77),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(77)
    );
\data_reduced_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(62),
      I1 => \data_reduced_out_reg[159]_0\(78),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(78)
    );
\data_reduced_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(63),
      I1 => \data_reduced_out_reg[159]_0\(79),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(79)
    );
\data_reduced_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(7),
      I1 => \data_reduced_out_reg[159]_0\(7),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(7)
    );
\data_reduced_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(64),
      I1 => \data_reduced_out_reg[159]_0\(80),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(80)
    );
\data_reduced_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(65),
      I1 => \data_reduced_out_reg[159]_0\(81),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(81)
    );
\data_reduced_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(66),
      I1 => \data_reduced_out_reg[159]_0\(82),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(82)
    );
\data_reduced_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(67),
      I1 => \data_reduced_out_reg[159]_0\(83),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(83)
    );
\data_reduced_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(68),
      I1 => \data_reduced_out_reg[159]_0\(84),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(84)
    );
\data_reduced_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(69),
      I1 => \data_reduced_out_reg[159]_0\(85),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(85)
    );
\data_reduced_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(70),
      I1 => \data_reduced_out_reg[159]_0\(86),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(86)
    );
\data_reduced_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(71),
      I1 => \data_reduced_out_reg[159]_0\(87),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(87)
    );
\data_reduced_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(72),
      I1 => \data_reduced_out_reg[159]_0\(88),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(88)
    );
\data_reduced_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(73),
      I1 => \data_reduced_out_reg[159]_0\(89),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(89)
    );
\data_reduced_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(8),
      I1 => \data_reduced_out_reg[159]_0\(8),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(8)
    );
\data_reduced_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(74),
      I1 => \data_reduced_out_reg[159]_0\(90),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(90)
    );
\data_reduced_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(75),
      I1 => \data_reduced_out_reg[159]_0\(91),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(91)
    );
\data_reduced_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(76),
      I1 => \data_reduced_out_reg[159]_0\(92),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(92)
    );
\data_reduced_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(77),
      I1 => \data_reduced_out_reg[159]_0\(93),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(93)
    );
\data_reduced_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(78),
      I1 => \data_reduced_out_reg[159]_0\(94),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(94)
    );
\data_reduced_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(79),
      I1 => \data_reduced_out_reg[159]_0\(95),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(95)
    );
\data_reduced_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(80),
      I1 => \data_reduced_out_reg[159]_0\(96),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(96)
    );
\data_reduced_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(81),
      I1 => \data_reduced_out_reg[159]_0\(97),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(97)
    );
\data_reduced_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(82),
      I1 => \data_reduced_out_reg[159]_0\(98),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(98)
    );
\data_reduced_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reduced_out_reg[159]_0\(83),
      I1 => \data_reduced_out_reg[159]_0\(99),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(99)
    );
\data_reduced_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_pipeline[10]_14\(9),
      I1 => \data_reduced_out_reg[159]_0\(9),
      I2 => \diff_pipeline[10]_13\(0),
      O => p_0_in_0(9)
    );
\data_reduced_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(0),
      Q => \^data_reduced_out\(0)
    );
\data_reduced_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(100),
      Q => \^data_reduced_out\(100)
    );
\data_reduced_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(101),
      Q => \^data_reduced_out\(101)
    );
\data_reduced_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(102),
      Q => \^data_reduced_out\(102)
    );
\data_reduced_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(103),
      Q => \^data_reduced_out\(103)
    );
\data_reduced_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(104),
      Q => \^data_reduced_out\(104)
    );
\data_reduced_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(105),
      Q => \^data_reduced_out\(105)
    );
\data_reduced_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(106),
      Q => \^data_reduced_out\(106)
    );
\data_reduced_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(107),
      Q => \^data_reduced_out\(107)
    );
\data_reduced_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(108),
      Q => \^data_reduced_out\(108)
    );
\data_reduced_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(109),
      Q => \^data_reduced_out\(109)
    );
\data_reduced_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(10),
      Q => \^data_reduced_out\(10)
    );
\data_reduced_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(110),
      Q => \^data_reduced_out\(110)
    );
\data_reduced_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(111),
      Q => \^data_reduced_out\(111)
    );
\data_reduced_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(112),
      Q => \^data_reduced_out\(112)
    );
\data_reduced_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(113),
      Q => \^data_reduced_out\(113)
    );
\data_reduced_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(114),
      Q => \^data_reduced_out\(114)
    );
\data_reduced_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(115),
      Q => \^data_reduced_out\(115)
    );
\data_reduced_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(116),
      Q => \^data_reduced_out\(116)
    );
\data_reduced_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(117),
      Q => \^data_reduced_out\(117)
    );
\data_reduced_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(118),
      Q => \^data_reduced_out\(118)
    );
\data_reduced_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(119),
      Q => \^data_reduced_out\(119)
    );
\data_reduced_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(11),
      Q => \^data_reduced_out\(11)
    );
\data_reduced_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(120),
      Q => \^data_reduced_out\(120)
    );
\data_reduced_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(121),
      Q => \^data_reduced_out\(121)
    );
\data_reduced_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(122),
      Q => \^data_reduced_out\(122)
    );
\data_reduced_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(123),
      Q => \^data_reduced_out\(123)
    );
\data_reduced_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(124),
      Q => \^data_reduced_out\(124)
    );
\data_reduced_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(125),
      Q => \^data_reduced_out\(125)
    );
\data_reduced_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(126),
      Q => \^data_reduced_out\(126)
    );
\data_reduced_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(127),
      Q => \^data_reduced_out\(127)
    );
\data_reduced_out_reg[128]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(128),
      Q => \^data_reduced_out\(128)
    );
\data_reduced_out_reg[129]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(129),
      Q => \^data_reduced_out\(129)
    );
\data_reduced_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(12),
      Q => \^data_reduced_out\(12)
    );
\data_reduced_out_reg[130]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(130),
      Q => \^data_reduced_out\(130)
    );
\data_reduced_out_reg[131]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(131),
      Q => \^data_reduced_out\(131)
    );
\data_reduced_out_reg[132]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(132),
      Q => \^data_reduced_out\(132)
    );
\data_reduced_out_reg[133]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(133),
      Q => \^data_reduced_out\(133)
    );
\data_reduced_out_reg[134]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(134),
      Q => \^data_reduced_out\(134)
    );
\data_reduced_out_reg[135]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(135),
      Q => \^data_reduced_out\(135)
    );
\data_reduced_out_reg[136]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(136),
      Q => \^data_reduced_out\(136)
    );
\data_reduced_out_reg[137]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(137),
      Q => \^data_reduced_out\(137)
    );
\data_reduced_out_reg[138]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(138),
      Q => \^data_reduced_out\(138)
    );
\data_reduced_out_reg[139]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(139),
      Q => \^data_reduced_out\(139)
    );
\data_reduced_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(13),
      Q => \^data_reduced_out\(13)
    );
\data_reduced_out_reg[140]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(140),
      Q => \^data_reduced_out\(140)
    );
\data_reduced_out_reg[141]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(141),
      Q => \^data_reduced_out\(141)
    );
\data_reduced_out_reg[142]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(142),
      Q => \^data_reduced_out\(142)
    );
\data_reduced_out_reg[143]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(143),
      Q => \^data_reduced_out\(143)
    );
\data_reduced_out_reg[144]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(144),
      Q => \^data_reduced_out\(144)
    );
\data_reduced_out_reg[145]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(145),
      Q => \^data_reduced_out\(145)
    );
\data_reduced_out_reg[146]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(146),
      Q => \^data_reduced_out\(146)
    );
\data_reduced_out_reg[147]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(147),
      Q => \^data_reduced_out\(147)
    );
\data_reduced_out_reg[148]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(148),
      Q => \^data_reduced_out\(148)
    );
\data_reduced_out_reg[149]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(149),
      Q => \^data_reduced_out\(149)
    );
\data_reduced_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(14),
      Q => \^data_reduced_out\(14)
    );
\data_reduced_out_reg[150]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(150),
      Q => \^data_reduced_out\(150)
    );
\data_reduced_out_reg[151]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(151),
      Q => \^data_reduced_out\(151)
    );
\data_reduced_out_reg[152]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(152),
      Q => \^data_reduced_out\(152)
    );
\data_reduced_out_reg[153]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(153),
      Q => \^data_reduced_out\(153)
    );
\data_reduced_out_reg[154]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(154),
      Q => \^data_reduced_out\(154)
    );
\data_reduced_out_reg[155]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(155),
      Q => \^data_reduced_out\(155)
    );
\data_reduced_out_reg[156]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(156),
      Q => \^data_reduced_out\(156)
    );
\data_reduced_out_reg[157]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(157),
      Q => \^data_reduced_out\(157)
    );
\data_reduced_out_reg[158]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(158),
      Q => \^data_reduced_out\(158)
    );
\data_reduced_out_reg[159]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => p_0_in_0(159),
      Q => \^data_reduced_out\(159)
    );
\data_reduced_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(15),
      Q => \^data_reduced_out\(15)
    );
\data_reduced_out_reg[160]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_reduced_out_reg[159]_1\(0),
      Q => \^data_reduced_out\(160)
    );
\data_reduced_out_reg[161]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_reduced_out_reg[159]_1\(1),
      Q => \^data_reduced_out\(161)
    );
\data_reduced_out_reg[162]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_reduced_out_reg[159]_1\(2),
      Q => \^data_reduced_out\(162)
    );
\data_reduced_out_reg[163]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_reduced_out_reg[159]_1\(3),
      Q => \^data_reduced_out\(163)
    );
\data_reduced_out_reg[164]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => \data_reduced_out_reg[159]_1\(4),
      Q => \^data_reduced_out\(164)
    );
\data_reduced_out_reg[165]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(5),
      Q => \^data_reduced_out\(165)
    );
\data_reduced_out_reg[166]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(6),
      Q => \^data_reduced_out\(166)
    );
\data_reduced_out_reg[167]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(7),
      Q => \^data_reduced_out\(167)
    );
\data_reduced_out_reg[168]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(8),
      Q => \^data_reduced_out\(168)
    );
\data_reduced_out_reg[169]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(9),
      Q => \^data_reduced_out\(169)
    );
\data_reduced_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(16),
      Q => \^data_reduced_out\(16)
    );
\data_reduced_out_reg[170]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(10),
      Q => \^data_reduced_out\(170)
    );
\data_reduced_out_reg[171]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(11),
      Q => \^data_reduced_out\(171)
    );
\data_reduced_out_reg[172]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(12),
      Q => \^data_reduced_out\(172)
    );
\data_reduced_out_reg[173]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(13),
      Q => \^data_reduced_out\(173)
    );
\data_reduced_out_reg[174]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(14),
      Q => \^data_reduced_out\(174)
    );
\data_reduced_out_reg[175]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]\,
      D => \data_reduced_out_reg[159]_1\(15),
      Q => \^data_reduced_out\(175)
    );
\data_reduced_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(17),
      Q => \^data_reduced_out\(17)
    );
\data_reduced_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(18),
      Q => \^data_reduced_out\(18)
    );
\data_reduced_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(19),
      Q => \^data_reduced_out\(19)
    );
\data_reduced_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(1),
      Q => \^data_reduced_out\(1)
    );
\data_reduced_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(20),
      Q => \^data_reduced_out\(20)
    );
\data_reduced_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(21),
      Q => \^data_reduced_out\(21)
    );
\data_reduced_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(22),
      Q => \^data_reduced_out\(22)
    );
\data_reduced_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(23),
      Q => \^data_reduced_out\(23)
    );
\data_reduced_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(24),
      Q => \^data_reduced_out\(24)
    );
\data_reduced_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(25),
      Q => \^data_reduced_out\(25)
    );
\data_reduced_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(26),
      Q => \^data_reduced_out\(26)
    );
\data_reduced_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(27),
      Q => \^data_reduced_out\(27)
    );
\data_reduced_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(28),
      Q => \^data_reduced_out\(28)
    );
\data_reduced_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(29),
      Q => \^data_reduced_out\(29)
    );
\data_reduced_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(2),
      Q => \^data_reduced_out\(2)
    );
\data_reduced_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(30),
      Q => \^data_reduced_out\(30)
    );
\data_reduced_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(31),
      Q => \^data_reduced_out\(31)
    );
\data_reduced_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(32),
      Q => \^data_reduced_out\(32)
    );
\data_reduced_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(33),
      Q => \^data_reduced_out\(33)
    );
\data_reduced_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(34),
      Q => \^data_reduced_out\(34)
    );
\data_reduced_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(35),
      Q => \^data_reduced_out\(35)
    );
\data_reduced_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(36),
      Q => \^data_reduced_out\(36)
    );
\data_reduced_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(37),
      Q => \^data_reduced_out\(37)
    );
\data_reduced_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(38),
      Q => \^data_reduced_out\(38)
    );
\data_reduced_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(39),
      Q => \^data_reduced_out\(39)
    );
\data_reduced_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(3),
      Q => \^data_reduced_out\(3)
    );
\data_reduced_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(40),
      Q => \^data_reduced_out\(40)
    );
\data_reduced_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(41),
      Q => \^data_reduced_out\(41)
    );
\data_reduced_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(42),
      Q => \^data_reduced_out\(42)
    );
\data_reduced_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(43),
      Q => \^data_reduced_out\(43)
    );
\data_reduced_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(44),
      Q => \^data_reduced_out\(44)
    );
\data_reduced_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(45),
      Q => \^data_reduced_out\(45)
    );
\data_reduced_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(46),
      Q => \^data_reduced_out\(46)
    );
\data_reduced_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(47),
      Q => \^data_reduced_out\(47)
    );
\data_reduced_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(48),
      Q => \^data_reduced_out\(48)
    );
\data_reduced_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(49),
      Q => \^data_reduced_out\(49)
    );
\data_reduced_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(4),
      Q => \^data_reduced_out\(4)
    );
\data_reduced_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(50),
      Q => \^data_reduced_out\(50)
    );
\data_reduced_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(51),
      Q => \^data_reduced_out\(51)
    );
\data_reduced_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(52),
      Q => \^data_reduced_out\(52)
    );
\data_reduced_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(53),
      Q => \^data_reduced_out\(53)
    );
\data_reduced_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(54),
      Q => \^data_reduced_out\(54)
    );
\data_reduced_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(55),
      Q => \^data_reduced_out\(55)
    );
\data_reduced_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(56),
      Q => \^data_reduced_out\(56)
    );
\data_reduced_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(57),
      Q => \^data_reduced_out\(57)
    );
\data_reduced_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(58),
      Q => \^data_reduced_out\(58)
    );
\data_reduced_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(59),
      Q => \^data_reduced_out\(59)
    );
\data_reduced_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(5),
      Q => \^data_reduced_out\(5)
    );
\data_reduced_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(60),
      Q => \^data_reduced_out\(60)
    );
\data_reduced_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(61),
      Q => \^data_reduced_out\(61)
    );
\data_reduced_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(62),
      Q => \^data_reduced_out\(62)
    );
\data_reduced_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(63),
      Q => \^data_reduced_out\(63)
    );
\data_reduced_out_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(64),
      Q => \^data_reduced_out\(64)
    );
\data_reduced_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(65),
      Q => \^data_reduced_out\(65)
    );
\data_reduced_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(66),
      Q => \^data_reduced_out\(66)
    );
\data_reduced_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(67),
      Q => \^data_reduced_out\(67)
    );
\data_reduced_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(68),
      Q => \^data_reduced_out\(68)
    );
\data_reduced_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(69),
      Q => \^data_reduced_out\(69)
    );
\data_reduced_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(6),
      Q => \^data_reduced_out\(6)
    );
\data_reduced_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(70),
      Q => \^data_reduced_out\(70)
    );
\data_reduced_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(71),
      Q => \^data_reduced_out\(71)
    );
\data_reduced_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(72),
      Q => \^data_reduced_out\(72)
    );
\data_reduced_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(73),
      Q => \^data_reduced_out\(73)
    );
\data_reduced_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(74),
      Q => \^data_reduced_out\(74)
    );
\data_reduced_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(75),
      Q => \^data_reduced_out\(75)
    );
\data_reduced_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(76),
      Q => \^data_reduced_out\(76)
    );
\data_reduced_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(77),
      Q => \^data_reduced_out\(77)
    );
\data_reduced_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(78),
      Q => \^data_reduced_out\(78)
    );
\data_reduced_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(79),
      Q => \^data_reduced_out\(79)
    );
\data_reduced_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(7),
      Q => \^data_reduced_out\(7)
    );
\data_reduced_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(80),
      Q => \^data_reduced_out\(80)
    );
\data_reduced_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(81),
      Q => \^data_reduced_out\(81)
    );
\data_reduced_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(82),
      Q => \^data_reduced_out\(82)
    );
\data_reduced_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(83),
      Q => \^data_reduced_out\(83)
    );
\data_reduced_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \state_reg[0]_1\,
      D => p_0_in_0(84),
      Q => \^data_reduced_out\(84)
    );
\data_reduced_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(85),
      Q => \^data_reduced_out\(85)
    );
\data_reduced_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(86),
      Q => \^data_reduced_out\(86)
    );
\data_reduced_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(87),
      Q => \^data_reduced_out\(87)
    );
\data_reduced_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(88),
      Q => \^data_reduced_out\(88)
    );
\data_reduced_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(89),
      Q => \^data_reduced_out\(89)
    );
\data_reduced_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(8),
      Q => \^data_reduced_out\(8)
    );
\data_reduced_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(90),
      Q => \^data_reduced_out\(90)
    );
\data_reduced_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(91),
      Q => \^data_reduced_out\(91)
    );
\data_reduced_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(92),
      Q => \^data_reduced_out\(92)
    );
\data_reduced_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(93),
      Q => \^data_reduced_out\(93)
    );
\data_reduced_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(94),
      Q => \^data_reduced_out\(94)
    );
\data_reduced_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(95),
      Q => \^data_reduced_out\(95)
    );
\data_reduced_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(96),
      Q => \^data_reduced_out\(96)
    );
\data_reduced_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(97),
      Q => \^data_reduced_out\(97)
    );
\data_reduced_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(98),
      Q => \^data_reduced_out\(98)
    );
\data_reduced_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(99),
      Q => \^data_reduced_out\(99)
    );
\data_reduced_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \data_reduced_out[164]_i_2_n_0\,
      D => p_0_in_0(9),
      Q => \^data_reduced_out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_rstctrl is
  port (
    \state_reg[0]\ : out STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \shifter_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_rstctrl : entity is "rstctrl";
end sampler_0_rstctrl;

architecture STRUCTURE of sampler_0_rstctrl is
  signal sample_clk_rstn : STD_LOGIC;
  signal \shifter_reg_n_0_[0]\ : STD_LOGIC;
  signal \shifter_reg_n_0_[1]\ : STD_LOGIC;
begin
\shifter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \shifter_reg[2]_0\,
      D => '1',
      Q => \shifter_reg_n_0_[0]\
    );
\shifter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \shifter_reg[2]_0\,
      D => \shifter_reg_n_0_[0]\,
      Q => \shifter_reg_n_0_[1]\
    );
\shifter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \shifter_reg[2]_0\,
      D => \shifter_reg_n_0_[1]\,
      Q => sample_clk_rstn
    );
\state[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_clk_rstn,
      O => \state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_rstctrl_0 is
  port (
    \tx_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_rstctrl_0 : entity is "rstctrl";
end sampler_0_rstctrl_0;

architecture STRUCTURE of sampler_0_rstctrl_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \shifter_reg_n_0_[0]\ : STD_LOGIC;
  signal \shifter_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\shifter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => \shifter_reg_n_0_[0]\
    );
\shifter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => AR(0),
      D => \shifter_reg_n_0_[0]\,
      Q => \shifter_reg_n_0_[1]\
    );
\shifter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => AR(0),
      D => \shifter_reg_n_0_[1]\,
      Q => \^q\(0)
    );
\tx_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \tx_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_serdes_7_to_1_diff_ddr is
  port (
    clkout1_p : out STD_LOGIC;
    clkout1_n : out STD_LOGIC;
    dataout1_p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dataout1_n : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clockb2 : out STD_LOGIC;
    txclk : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txmit_ref_clk : in STD_LOGIC;
    clockb2_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_serdes_7_to_1_diff_ddr : entity is "serdes_7_to_1_diff_ddr";
end sampler_0_serdes_7_to_1_diff_ddr;

architecture STRUCTURE of sampler_0_serdes_7_to_1_diff_ddr is
  signal cascade_cdi : STD_LOGIC;
  signal cascade_cti : STD_LOGIC;
  signal cascade_di_0 : STD_LOGIC;
  signal cascade_di_1 : STD_LOGIC;
  signal cascade_di_2 : STD_LOGIC;
  signal cascade_di_3 : STD_LOGIC;
  signal cascade_ti_0 : STD_LOGIC;
  signal cascade_ti_1 : STD_LOGIC;
  signal cascade_ti_2 : STD_LOGIC;
  signal cascade_ti_3 : STD_LOGIC;
  signal \^clockb2\ : STD_LOGIC;
  signal clockb2d_a : STD_LOGIC;
  signal clockb2d_b : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdataina_0 : STD_LOGIC;
  signal mdataina_1 : STD_LOGIC;
  signal mdataina_14 : STD_LOGIC;
  signal mdataina_15 : STD_LOGIC;
  signal mdataina_16 : STD_LOGIC;
  signal mdataina_17 : STD_LOGIC;
  signal mdataina_18 : STD_LOGIC;
  signal mdataina_19 : STD_LOGIC;
  signal mdataina_2 : STD_LOGIC;
  signal mdataina_20 : STD_LOGIC;
  signal mdataina_28 : STD_LOGIC;
  signal mdataina_29 : STD_LOGIC;
  signal mdataina_3 : STD_LOGIC;
  signal mdataina_30 : STD_LOGIC;
  signal mdataina_31 : STD_LOGIC;
  signal mdataina_32 : STD_LOGIC;
  signal mdataina_33 : STD_LOGIC;
  signal mdataina_34 : STD_LOGIC;
  signal mdataina_4 : STD_LOGIC;
  signal mdataina_42 : STD_LOGIC;
  signal mdataina_43 : STD_LOGIC;
  signal mdataina_44 : STD_LOGIC;
  signal mdataina_45 : STD_LOGIC;
  signal mdataina_46 : STD_LOGIC;
  signal mdataina_47 : STD_LOGIC;
  signal mdataina_48 : STD_LOGIC;
  signal mdataina_5 : STD_LOGIC;
  signal mdataina_6 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset_intr : STD_LOGIC;
  signal reset_intr_i_1_n_0 : STD_LOGIC;
  signal sync : STD_LOGIC;
  signal sync_i_1_n_0 : STD_LOGIC;
  signal tx_clk_out : STD_LOGIC;
  signal tx_data_out_0 : STD_LOGIC;
  signal tx_data_out_1 : STD_LOGIC;
  signal tx_data_out_2 : STD_LOGIC;
  signal tx_data_out_3 : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_m_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_m_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_m_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_m_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_m_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_m_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_s_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_s_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_s_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_s_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].oserdes_s_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_m_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_m_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_m_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_m_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_m_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_m_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_s_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_s_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_s_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_s_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].oserdes_s_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_m_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_m_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_m_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_m_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_m_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_m_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_s_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_s_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_s_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_s_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[2].oserdes_s_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_m_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_m_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_m_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_m_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_m_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_m_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_s_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_s_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_s_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_s_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[3].oserdes_s_TQ_UNCONNECTED\ : STD_LOGIC;
  signal NLW_oserdes_cm_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cm_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cm_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cm_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cm_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cm_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cs_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cs_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cs_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cs_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_cs_TQ_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair1331";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair1331";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair1330";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair1330";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of io_clk_out : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of io_clk_out : label is "OBUFDS";
  attribute box_type : string;
  attribute box_type of io_clk_out : label is "PRIMITIVE";
  attribute CAPACITANCE of \loop0[0].io_data_out\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM of \loop0[0].io_data_out\ : label is "OBUFDS";
  attribute box_type of \loop0[0].io_data_out\ : label is "PRIMITIVE";
  attribute box_type of \loop0[0].oserdes_m\ : label is "PRIMITIVE";
  attribute box_type of \loop0[0].oserdes_s\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \loop0[1].io_data_out\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM of \loop0[1].io_data_out\ : label is "OBUFDS";
  attribute box_type of \loop0[1].io_data_out\ : label is "PRIMITIVE";
  attribute box_type of \loop0[1].oserdes_m\ : label is "PRIMITIVE";
  attribute box_type of \loop0[1].oserdes_s\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \loop0[2].io_data_out\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM of \loop0[2].io_data_out\ : label is "OBUFDS";
  attribute box_type of \loop0[2].io_data_out\ : label is "PRIMITIVE";
  attribute box_type of \loop0[2].oserdes_m\ : label is "PRIMITIVE";
  attribute box_type of \loop0[2].oserdes_s\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \loop0[3].io_data_out\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM of \loop0[3].io_data_out\ : label is "OBUFDS";
  attribute box_type of \loop0[3].io_data_out\ : label is "PRIMITIVE";
  attribute box_type of \loop0[3].oserdes_m\ : label is "PRIMITIVE";
  attribute box_type of \loop0[3].oserdes_s\ : label is "PRIMITIVE";
  attribute box_type of oserdes_cm : label is "PRIMITIVE";
  attribute box_type of oserdes_cs : label is "PRIMITIVE";
begin
  clockb2 <= \^clockb2\;
clockb2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clockb2_reg_0,
      Q => \^clockb2\,
      R => '0'
    );
clockb2d_a_reg: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => '1',
      D => \^clockb2\,
      Q => clockb2d_a,
      R => '0'
    );
clockb2d_b_reg: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => '1',
      D => clockb2d_a,
      Q => clockb2d_b,
      R => '0'
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg__0\(0),
      O => p_0_in(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_reg__0\(0),
      I1 => \count_reg__0\(1),
      O => p_0_in(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_reg__0\(0),
      I1 => \count_reg__0\(1),
      I2 => \count_reg__0\(2),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_reg__0\(1),
      I1 => \count_reg__0\(0),
      I2 => \count_reg__0\(2),
      I3 => \count_reg__0\(3),
      O => p_0_in(3)
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(0),
      Q => \count_reg__0\(0)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(1),
      Q => \count_reg__0\(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \count[2]_i_1_n_0\,
      Q => \count_reg__0\(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(3),
      Q => \count_reg__0\(3)
    );
\holdreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(0),
      Q => mdataina_0,
      R => '0'
    );
\holdreg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(10),
      Q => mdataina_30,
      R => '0'
    );
\holdreg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(11),
      Q => mdataina_44,
      R => '0'
    );
\holdreg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(12),
      Q => mdataina_3,
      R => '0'
    );
\holdreg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(13),
      Q => mdataina_17,
      R => '0'
    );
\holdreg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(14),
      Q => mdataina_31,
      R => '0'
    );
\holdreg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(15),
      Q => mdataina_45,
      R => '0'
    );
\holdreg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(16),
      Q => mdataina_4,
      R => '0'
    );
\holdreg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(17),
      Q => mdataina_18,
      R => '0'
    );
\holdreg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(18),
      Q => mdataina_32,
      R => '0'
    );
\holdreg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(19),
      Q => mdataina_46,
      R => '0'
    );
\holdreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(1),
      Q => mdataina_14,
      R => '0'
    );
\holdreg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(20),
      Q => mdataina_5,
      R => '0'
    );
\holdreg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(21),
      Q => mdataina_19,
      R => '0'
    );
\holdreg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(22),
      Q => mdataina_33,
      R => '0'
    );
\holdreg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(23),
      Q => mdataina_47,
      R => '0'
    );
\holdreg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(24),
      Q => mdataina_6,
      R => '0'
    );
\holdreg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(25),
      Q => mdataina_20,
      R => '0'
    );
\holdreg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(26),
      Q => mdataina_34,
      R => '0'
    );
\holdreg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(27),
      Q => mdataina_48,
      R => '0'
    );
\holdreg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(2),
      Q => mdataina_28,
      R => '0'
    );
\holdreg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(3),
      Q => mdataina_42,
      R => '0'
    );
\holdreg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(4),
      Q => mdataina_1,
      R => '0'
    );
\holdreg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(5),
      Q => mdataina_15,
      R => '0'
    );
\holdreg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(6),
      Q => mdataina_29,
      R => '0'
    );
\holdreg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(7),
      Q => mdataina_43,
      R => '0'
    );
\holdreg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(8),
      Q => mdataina_2,
      R => '0'
    );
\holdreg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => sync,
      D => D(9),
      Q => mdataina_16,
      R => '0'
    );
io_clk_out: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_clk_out,
      O => clkout1_p,
      OB => clkout1_n
    );
\loop0[0].io_data_out\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_out_0,
      O => dataout1_p(0),
      OB => dataout1_n(0)
    );
\loop0[0].oserdes_m\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => mdataina_0,
      D2 => mdataina_1,
      D3 => mdataina_2,
      D4 => mdataina_3,
      D5 => mdataina_4,
      D6 => mdataina_5,
      D7 => mdataina_6,
      D8 => D(0),
      OCE => '1',
      OFB => \NLW_loop0[0].oserdes_m_OFB_UNCONNECTED\,
      OQ => tx_data_out_0,
      RST => reset_intr,
      SHIFTIN1 => cascade_di_0,
      SHIFTIN2 => cascade_ti_0,
      SHIFTOUT1 => \NLW_loop0[0].oserdes_m_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_loop0[0].oserdes_m_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_loop0[0].oserdes_m_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_loop0[0].oserdes_m_TFB_UNCONNECTED\,
      TQ => \NLW_loop0[0].oserdes_m_TQ_UNCONNECTED\
    );
\loop0[0].oserdes_s\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => '0',
      D2 => '0',
      D3 => D(4),
      D4 => D(8),
      D5 => D(12),
      D6 => D(16),
      D7 => D(20),
      D8 => D(24),
      OCE => '1',
      OFB => \NLW_loop0[0].oserdes_s_OFB_UNCONNECTED\,
      OQ => \NLW_loop0[0].oserdes_s_OQ_UNCONNECTED\,
      RST => reset_intr,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => cascade_di_0,
      SHIFTOUT2 => cascade_ti_0,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_loop0[0].oserdes_s_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_loop0[0].oserdes_s_TFB_UNCONNECTED\,
      TQ => \NLW_loop0[0].oserdes_s_TQ_UNCONNECTED\
    );
\loop0[1].io_data_out\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_out_1,
      O => dataout1_p(1),
      OB => dataout1_n(1)
    );
\loop0[1].oserdes_m\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => mdataina_14,
      D2 => mdataina_15,
      D3 => mdataina_16,
      D4 => mdataina_17,
      D5 => mdataina_18,
      D6 => mdataina_19,
      D7 => mdataina_20,
      D8 => D(1),
      OCE => '1',
      OFB => \NLW_loop0[1].oserdes_m_OFB_UNCONNECTED\,
      OQ => tx_data_out_1,
      RST => reset_intr,
      SHIFTIN1 => cascade_di_1,
      SHIFTIN2 => cascade_ti_1,
      SHIFTOUT1 => \NLW_loop0[1].oserdes_m_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_loop0[1].oserdes_m_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_loop0[1].oserdes_m_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_loop0[1].oserdes_m_TFB_UNCONNECTED\,
      TQ => \NLW_loop0[1].oserdes_m_TQ_UNCONNECTED\
    );
\loop0[1].oserdes_s\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => '0',
      D2 => '0',
      D3 => D(5),
      D4 => D(9),
      D5 => D(13),
      D6 => D(17),
      D7 => D(21),
      D8 => D(25),
      OCE => '1',
      OFB => \NLW_loop0[1].oserdes_s_OFB_UNCONNECTED\,
      OQ => \NLW_loop0[1].oserdes_s_OQ_UNCONNECTED\,
      RST => reset_intr,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => cascade_di_1,
      SHIFTOUT2 => cascade_ti_1,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_loop0[1].oserdes_s_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_loop0[1].oserdes_s_TFB_UNCONNECTED\,
      TQ => \NLW_loop0[1].oserdes_s_TQ_UNCONNECTED\
    );
\loop0[2].io_data_out\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_out_2,
      O => dataout1_p(2),
      OB => dataout1_n(2)
    );
\loop0[2].oserdes_m\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => mdataina_28,
      D2 => mdataina_29,
      D3 => mdataina_30,
      D4 => mdataina_31,
      D5 => mdataina_32,
      D6 => mdataina_33,
      D7 => mdataina_34,
      D8 => D(2),
      OCE => '1',
      OFB => \NLW_loop0[2].oserdes_m_OFB_UNCONNECTED\,
      OQ => tx_data_out_2,
      RST => reset_intr,
      SHIFTIN1 => cascade_di_2,
      SHIFTIN2 => cascade_ti_2,
      SHIFTOUT1 => \NLW_loop0[2].oserdes_m_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_loop0[2].oserdes_m_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_loop0[2].oserdes_m_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_loop0[2].oserdes_m_TFB_UNCONNECTED\,
      TQ => \NLW_loop0[2].oserdes_m_TQ_UNCONNECTED\
    );
\loop0[2].oserdes_s\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => '0',
      D2 => '0',
      D3 => D(6),
      D4 => D(10),
      D5 => D(14),
      D6 => D(18),
      D7 => D(22),
      D8 => D(26),
      OCE => '1',
      OFB => \NLW_loop0[2].oserdes_s_OFB_UNCONNECTED\,
      OQ => \NLW_loop0[2].oserdes_s_OQ_UNCONNECTED\,
      RST => reset_intr,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => cascade_di_2,
      SHIFTOUT2 => cascade_ti_2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_loop0[2].oserdes_s_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_loop0[2].oserdes_s_TFB_UNCONNECTED\,
      TQ => \NLW_loop0[2].oserdes_s_TQ_UNCONNECTED\
    );
\loop0[3].io_data_out\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_out_3,
      O => dataout1_p(3),
      OB => dataout1_n(3)
    );
\loop0[3].oserdes_m\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => mdataina_42,
      D2 => mdataina_43,
      D3 => mdataina_44,
      D4 => mdataina_45,
      D5 => mdataina_46,
      D6 => mdataina_47,
      D7 => mdataina_48,
      D8 => D(3),
      OCE => '1',
      OFB => \NLW_loop0[3].oserdes_m_OFB_UNCONNECTED\,
      OQ => tx_data_out_3,
      RST => reset_intr,
      SHIFTIN1 => cascade_di_3,
      SHIFTIN2 => cascade_ti_3,
      SHIFTOUT1 => \NLW_loop0[3].oserdes_m_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_loop0[3].oserdes_m_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_loop0[3].oserdes_m_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_loop0[3].oserdes_m_TFB_UNCONNECTED\,
      TQ => \NLW_loop0[3].oserdes_m_TQ_UNCONNECTED\
    );
\loop0[3].oserdes_s\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => '0',
      D2 => '0',
      D3 => D(7),
      D4 => D(11),
      D5 => D(15),
      D6 => D(19),
      D7 => D(23),
      D8 => D(27),
      OCE => '1',
      OFB => \NLW_loop0[3].oserdes_s_OFB_UNCONNECTED\,
      OQ => \NLW_loop0[3].oserdes_s_OQ_UNCONNECTED\,
      RST => reset_intr,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => cascade_di_3,
      SHIFTOUT2 => cascade_ti_3,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_loop0[3].oserdes_s_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_loop0[3].oserdes_s_TFB_UNCONNECTED\,
      TQ => \NLW_loop0[3].oserdes_s_TQ_UNCONNECTED\
    );
oserdes_cm: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => '1',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '1',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => NLW_oserdes_cm_OFB_UNCONNECTED,
      OQ => tx_clk_out,
      RST => reset_intr,
      SHIFTIN1 => cascade_cdi,
      SHIFTIN2 => cascade_cti,
      SHIFTOUT1 => NLW_oserdes_cm_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_cm_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_cm_TBYTEOUT_UNCONNECTED,
      TCE => '1',
      TFB => NLW_oserdes_cm_TFB_UNCONNECTED,
      TQ => NLW_oserdes_cm_TQ_UNCONNECTED
    );
oserdes_cs: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 14,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => txclk,
      CLKDIV => CLK,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => NLW_oserdes_cs_OFB_UNCONNECTED,
      OQ => NLW_oserdes_cs_OQ_UNCONNECTED,
      RST => reset_intr,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => cascade_cdi,
      SHIFTOUT2 => cascade_cti,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_cs_TBYTEOUT_UNCONNECTED,
      TCE => '1',
      TFB => NLW_oserdes_cs_TFB_UNCONNECTED,
      TQ => NLW_oserdes_cs_TQ_UNCONNECTED
    );
reset_intr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => reset_intr,
      I1 => \count_reg__0\(1),
      I2 => \count_reg__0\(0),
      I3 => \count_reg__0\(2),
      I4 => \count_reg__0\(3),
      O => reset_intr_i_1_n_0
    );
reset_intr_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_intr_i_1_n_0,
      PRE => AR(0),
      Q => reset_intr
    );
sync_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clockb2d_a,
      I1 => clockb2d_b,
      O => sync_i_1_n_0
    );
sync_reg: unisim.vcomponents.FDRE
     port map (
      C => txmit_ref_clk,
      CE => '1',
      D => sync_i_1_n_0,
      Q => sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_blk_mem_gen_prim_wrapper is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end sampler_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of sampler_0_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => Q(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => din(34 downto 27),
      DIADI(23 downto 16) => din(25 downto 18),
      DIADI(15 downto 8) => din(16 downto 9),
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 24) => din(70 downto 63),
      DIBDI(23 downto 16) => din(61 downto 54),
      DIBDI(15 downto 8) => din(52 downto 45),
      DIBDI(7 downto 0) => din(43 downto 36),
      DIPADIP(3) => din(35),
      DIPADIP(2) => din(26),
      DIPADIP(1) => din(17),
      DIPADIP(0) => din(8),
      DIPBDIP(3) => din(71),
      DIPBDIP(2) => din(62),
      DIPBDIP(1) => din(53),
      DIPBDIP(0) => din(44),
      DOADO(31 downto 24) => dout(34 downto 27),
      DOADO(23 downto 16) => dout(25 downto 18),
      DOADO(15 downto 8) => dout(16 downto 9),
      DOADO(7 downto 0) => dout(7 downto 0),
      DOBDO(31 downto 24) => dout(70 downto 63),
      DOBDO(23 downto 16) => dout(61 downto 54),
      DOBDO(15 downto 8) => dout(52 downto 45),
      DOBDO(7 downto 0) => dout(43 downto 36),
      DOPADOP(3) => dout(35),
      DOPADOP(2) => dout(26),
      DOPADOP(1) => dout(17),
      DOPADOP(0) => dout(8),
      DOPBDOP(3) => dout(71),
      DOPBDOP(2) => dout(62),
      DOPBDOP(1) => dout(53),
      DOPBDOP(0) => dout(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => ram_full_fb_i_reg,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \out\(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ram_full_fb_i_reg,
      WEBWE(6) => ram_full_fb_i_reg,
      WEBWE(5) => ram_full_fb_i_reg,
      WEBWE(4) => ram_full_fb_i_reg,
      WEBWE(3) => ram_full_fb_i_reg,
      WEBWE(2) => ram_full_fb_i_reg,
      WEBWE(1) => ram_full_fb_i_reg,
      WEBWE(0) => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \sampler_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => Q(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => din(34 downto 27),
      DIADI(23 downto 16) => din(25 downto 18),
      DIADI(15 downto 8) => din(16 downto 9),
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 24) => din(70 downto 63),
      DIBDI(23 downto 16) => din(61 downto 54),
      DIBDI(15 downto 8) => din(52 downto 45),
      DIBDI(7 downto 0) => din(43 downto 36),
      DIPADIP(3) => din(35),
      DIPADIP(2) => din(26),
      DIPADIP(1) => din(17),
      DIPADIP(0) => din(8),
      DIPBDIP(3) => din(71),
      DIPBDIP(2) => din(62),
      DIPBDIP(1) => din(53),
      DIPBDIP(0) => din(44),
      DOADO(31 downto 24) => dout(34 downto 27),
      DOADO(23 downto 16) => dout(25 downto 18),
      DOADO(15 downto 8) => dout(16 downto 9),
      DOADO(7 downto 0) => dout(7 downto 0),
      DOBDO(31 downto 24) => dout(70 downto 63),
      DOBDO(23 downto 16) => dout(61 downto 54),
      DOBDO(15 downto 8) => dout(52 downto 45),
      DOBDO(7 downto 0) => dout(43 downto 36),
      DOPADOP(3) => dout(35),
      DOPADOP(2) => dout(26),
      DOPADOP(1) => dout(17),
      DOPADOP(0) => dout(8),
      DOPBDOP(3) => dout(71),
      DOPBDOP(2) => dout(62),
      DOPBDOP(1) => dout(53),
      DOPBDOP(0) => dout(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => ram_full_fb_i_reg,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \out\(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ram_full_fb_i_reg,
      WEBWE(6) => ram_full_fb_i_reg,
      WEBWE(5) => ram_full_fb_i_reg,
      WEBWE(4) => ram_full_fb_i_reg,
      WEBWE(3) => ram_full_fb_i_reg,
      WEBWE(2) => ram_full_fb_i_reg,
      WEBWE(1) => ram_full_fb_i_reg,
      WEBWE(0) => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \sampler_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => Q(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => din(34 downto 27),
      DIADI(23 downto 16) => din(25 downto 18),
      DIADI(15 downto 8) => din(16 downto 9),
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 24) => din(70 downto 63),
      DIBDI(23 downto 16) => din(61 downto 54),
      DIBDI(15 downto 8) => din(52 downto 45),
      DIBDI(7 downto 0) => din(43 downto 36),
      DIPADIP(3) => din(35),
      DIPADIP(2) => din(26),
      DIPADIP(1) => din(17),
      DIPADIP(0) => din(8),
      DIPBDIP(3) => din(71),
      DIPBDIP(2) => din(62),
      DIPBDIP(1) => din(53),
      DIPBDIP(0) => din(44),
      DOADO(31 downto 24) => dout(34 downto 27),
      DOADO(23 downto 16) => dout(25 downto 18),
      DOADO(15 downto 8) => dout(16 downto 9),
      DOADO(7 downto 0) => dout(7 downto 0),
      DOBDO(31 downto 24) => dout(70 downto 63),
      DOBDO(23 downto 16) => dout(61 downto 54),
      DOBDO(15 downto 8) => dout(52 downto 45),
      DOBDO(7 downto 0) => dout(43 downto 36),
      DOPADOP(3) => dout(35),
      DOPADOP(2) => dout(26),
      DOPADOP(1) => dout(17),
      DOPADOP(0) => dout(8),
      DOPBDOP(3) => dout(71),
      DOPBDOP(2) => dout(62),
      DOPBDOP(1) => dout(53),
      DOPBDOP(0) => dout(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => ram_full_fb_i_reg,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \out\(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ram_full_fb_i_reg,
      WEBWE(6) => ram_full_fb_i_reg,
      WEBWE(5) => ram_full_fb_i_reg,
      WEBWE(4) => ram_full_fb_i_reg,
      WEBWE(3) => ram_full_fb_i_reg,
      WEBWE(2) => ram_full_fb_i_reg,
      WEBWE(1) => ram_full_fb_i_reg,
      WEBWE(0) => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \sampler_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => Q(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30 downto 24) => din(27 downto 21),
      DIADI(23) => '0',
      DIADI(22 downto 16) => din(20 downto 14),
      DIADI(15) => '0',
      DIADI(14 downto 8) => din(13 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => din(6 downto 0),
      DIBDI(31) => '0',
      DIBDI(30 downto 24) => din(55 downto 49),
      DIBDI(23) => '0',
      DIBDI(22 downto 16) => din(48 downto 42),
      DIBDI(15) => '0',
      DIBDI(14 downto 8) => din(41 downto 35),
      DIBDI(7) => '0',
      DIBDI(6 downto 0) => din(34 downto 28),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\,
      DOADO(30 downto 24) => dout(27 downto 21),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\,
      DOADO(22 downto 16) => dout(20 downto 14),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\,
      DOADO(14 downto 8) => dout(13 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\,
      DOADO(6 downto 0) => dout(6 downto 0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\,
      DOBDO(30 downto 24) => dout(55 downto 49),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\,
      DOBDO(22 downto 16) => dout(48 downto 42),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOBDO(14 downto 8) => dout(41 downto 35),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOBDO(6 downto 0) => dout(34 downto 28),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => ram_full_fb_i_reg,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \out\(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ram_full_fb_i_reg,
      WEBWE(6) => ram_full_fb_i_reg,
      WEBWE(5) => ram_full_fb_i_reg,
      WEBWE(4) => ram_full_fb_i_reg,
      WEBWE(3) => ram_full_fb_i_reg,
      WEBWE(2) => ram_full_fb_i_reg,
      WEBWE(1) => ram_full_fb_i_reg,
      WEBWE(0) => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \sampler_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => Q(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => \gc0.count_d1_reg[9]\(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => din(34 downto 27),
      DIADI(23 downto 16) => din(25 downto 18),
      DIADI(15 downto 8) => din(16 downto 9),
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3) => din(35),
      DIPADIP(2) => din(26),
      DIPADIP(1) => din(17),
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 24) => dout(34 downto 27),
      DOBDO(23 downto 16) => dout(25 downto 18),
      DOBDO(15 downto 8) => dout(16 downto 9),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3) => dout(35),
      DOPBDOP(2) => dout(26),
      DOPBDOP(1) => dout(17),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \sampler_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_55\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_62\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_63\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_79\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => Q(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => \gc0.count_d1_reg[9]\(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 29) => B"000",
      DIADI(28 downto 24) => din(19 downto 15),
      DIADI(23 downto 21) => B"000",
      DIADI(20 downto 16) => din(14 downto 10),
      DIADI(15 downto 13) => B"000",
      DIADI(12 downto 8) => din(9 downto 5),
      DIADI(7 downto 5) => B"000",
      DIADI(4 downto 0) => din(4 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_54\,
      DOBDO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_55\,
      DOBDO(28 downto 24) => dout(19 downto 15),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\,
      DOBDO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_62\,
      DOBDO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_63\,
      DOBDO(20 downto 16) => dout(14 downto 10),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_69\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_70\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_71\,
      DOBDO(12 downto 8) => dout(9 downto 5),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_79\,
      DOBDO(4 downto 0) => dout(4 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_compare is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_compare : entity is "compare";
end sampler_0_compare;

architecture STRUCTURE of sampler_0_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gnxpm_cdc.rd_pntr_bin_reg[8]\
    );
ram_full_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp1,
      I1 => wr_en,
      I2 => \out\,
      I3 => comp2,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_compare_10 is
  port (
    ram_empty_i0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_compare_10 : entity is "compare";
end sampler_0_compare_10;

architecture STRUCTURE of sampler_0_compare_10 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc1.count_d2_reg[8]\
    );
ram_empty_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp0,
      I1 => rd_en,
      I2 => \out\,
      I3 => comp1,
      O => ram_empty_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_compare_11 is
  port (
    comp1 : out STD_LOGIC;
    \gae.ram_almost_empty_i_reg\ : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d1_reg[8]\ : in STD_LOGIC;
    almost_empty : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    comp2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_compare_11 : entity is "compare";
end sampler_0_compare_11;

architecture STRUCTURE of sampler_0_compare_11 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \^comp1\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
  comp1 <= \^comp1\;
\gae.ram_almost_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => almost_empty,
      I1 => \out\,
      I2 => \^comp1\,
      I3 => rd_en,
      I4 => comp2,
      O => \gae.ram_almost_empty_i_reg\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^comp1\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc1.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_compare_12 is
  port (
    comp2 : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_compare_12 : entity is "compare";
end sampler_0_compare_12;

architecture STRUCTURE of sampler_0_compare_12 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc1.count_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_compare_8 is
  port (
    comp2 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_compare_8 : entity is "compare";
end sampler_0_compare_8;

architecture STRUCTURE of sampler_0_compare_8 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gnxpm_cdc.rd_pntr_bin_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_compare__parameterized0\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_compare__parameterized0\ : entity is "compare";
end \sampler_0_compare__parameterized0\;

architecture STRUCTURE of \sampler_0_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gcc0.gc0.count_d1_reg[8]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF0FCF05050FCF0"
    )
        port map (
      I0 => comp0,
      I1 => rd_en,
      I2 => \out\,
      I3 => comp1,
      I4 => wr_en,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_compare__parameterized1\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_compare__parameterized1\ : entity is "compare";
end \sampler_0_compare__parameterized1\;

architecture STRUCTURE of \sampler_0_compare__parameterized1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_compare__parameterized2\ is
  port (
    ram_full_comb : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_compare__parameterized2\ : entity is "compare";
end \sampler_0_compare__parameterized2\;

architecture STRUCTURE of \sampler_0_compare__parameterized2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0FFC05500FFC0"
    )
        port map (
      I0 => comp0,
      I1 => wr_en,
      I2 => comp1,
      I3 => \out\,
      I4 => rd_en,
      I5 => ram_empty_fb_i_reg,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_compare__parameterized3\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_compare__parameterized3\ : entity is "compare";
end \sampler_0_compare__parameterized3\;

architecture STRUCTURE of \sampler_0_compare__parameterized3\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_rd_bin_cntr is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gae.ram_almost_empty_i_reg\ : out STD_LOGIC;
    \gae.ram_almost_empty_i_reg_0\ : out STD_LOGIC;
    \gc1.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc1.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_rd_bin_cntr : entity is "rd_bin_cntr";
end sampler_0_rd_bin_cntr;

architecture STRUCTURE of sampler_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc1.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc1.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gc1.count_d2_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair1198";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair1198";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair1196";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair1196";
  attribute SOFT_HLUTNM of \gc1.count[7]_i_1\ : label is "soft_lutpair1197";
  attribute SOFT_HLUTNM of \gc1.count[8]_i_1\ : label is "soft_lutpair1197";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc1.count_d1_reg[7]_0\(7 downto 0) <= \^gc1.count_d1_reg[7]_0\(7 downto 0);
  \gc1.count_d2_reg[7]_0\(7 downto 0) <= \^gc1.count_d2_reg[7]_0\(7 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc1.count_d1_reg[7]_0\(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc1.count_d1_reg[7]_0\(0),
      I1 => \^gc1.count_d1_reg[7]_0\(1),
      O => plusOp(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc1.count_d1_reg[7]_0\(0),
      I1 => \^gc1.count_d1_reg[7]_0\(1),
      I2 => \^gc1.count_d1_reg[7]_0\(2),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc1.count_d1_reg[7]_0\(1),
      I1 => \^gc1.count_d1_reg[7]_0\(0),
      I2 => \^gc1.count_d1_reg[7]_0\(2),
      I3 => \^gc1.count_d1_reg[7]_0\(3),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gc1.count_d1_reg[7]_0\(2),
      I1 => \^gc1.count_d1_reg[7]_0\(0),
      I2 => \^gc1.count_d1_reg[7]_0\(1),
      I3 => \^gc1.count_d1_reg[7]_0\(3),
      I4 => \^gc1.count_d1_reg[7]_0\(4),
      O => plusOp(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gc1.count_d1_reg[7]_0\(3),
      I1 => \^gc1.count_d1_reg[7]_0\(1),
      I2 => \^gc1.count_d1_reg[7]_0\(0),
      I3 => \^gc1.count_d1_reg[7]_0\(2),
      I4 => \^gc1.count_d1_reg[7]_0\(4),
      I5 => \^gc1.count_d1_reg[7]_0\(5),
      O => plusOp(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count[8]_i_2_n_0\,
      I1 => \^gc1.count_d1_reg[7]_0\(6),
      O => plusOp(6)
    );
\gc1.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc1.count[8]_i_2_n_0\,
      I1 => \^gc1.count_d1_reg[7]_0\(6),
      I2 => \^gc1.count_d1_reg[7]_0\(7),
      O => plusOp(7)
    );
\gc1.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc1.count_d1_reg[7]_0\(6),
      I1 => \gc1.count[8]_i_2_n_0\,
      I2 => \^gc1.count_d1_reg[7]_0\(7),
      I3 => rd_pntr_plus2(8),
      O => plusOp(8)
    );
\gc1.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gc1.count_d1_reg[7]_0\(5),
      I1 => \^gc1.count_d1_reg[7]_0\(3),
      I2 => \^gc1.count_d1_reg[7]_0\(1),
      I3 => \^gc1.count_d1_reg[7]_0\(0),
      I4 => \^gc1.count_d1_reg[7]_0\(2),
      I5 => \^gc1.count_d1_reg[7]_0\(4),
      O => \gc1.count[8]_i_2_n_0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^gc1.count_d1_reg[7]_0\(0),
      PRE => AR(0),
      Q => \^gc1.count_d2_reg[7]_0\(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d1_reg[7]_0\(1),
      Q => \^gc1.count_d2_reg[7]_0\(1)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d1_reg[7]_0\(2),
      Q => \^gc1.count_d2_reg[7]_0\(2)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d1_reg[7]_0\(3),
      Q => \^gc1.count_d2_reg[7]_0\(3)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d1_reg[7]_0\(4),
      Q => \^gc1.count_d2_reg[7]_0\(4)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d1_reg[7]_0\(5),
      Q => \^gc1.count_d2_reg[7]_0\(5)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d1_reg[7]_0\(6),
      Q => \^gc1.count_d2_reg[7]_0\(6)
    );
\gc1.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d1_reg[7]_0\(7),
      Q => \^gc1.count_d2_reg[7]_0\(7)
    );
\gc1.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus2(8),
      Q => rd_pntr_plus1(8)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d2_reg[7]_0\(0),
      Q => \^q\(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d2_reg[7]_0\(1),
      Q => \^q\(1)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d2_reg[7]_0\(2),
      Q => \^q\(2)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d2_reg[7]_0\(3),
      Q => \^q\(3)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d2_reg[7]_0\(4),
      Q => \^q\(4)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d2_reg[7]_0\(5),
      Q => \^q\(5)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d2_reg[7]_0\(6),
      Q => \^q\(6)
    );
\gc1.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gc1.count_d2_reg[7]_0\(7),
      Q => \^q\(7)
    );
\gc1.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^gc1.count_d1_reg[7]_0\(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^gc1.count_d1_reg[7]_0\(1)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^gc1.count_d1_reg[7]_0\(2)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^gc1.count_d1_reg[7]_0\(3)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => \^gc1.count_d1_reg[7]_0\(4)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(5),
      Q => \^gc1.count_d1_reg[7]_0\(5)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(6),
      Q => \^gc1.count_d1_reg[7]_0\(6)
    );
\gc1.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(7),
      Q => \^gc1.count_d1_reg[7]_0\(7)
    );
\gc1.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(8),
      Q => rd_pntr_plus2(8)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => WR_PNTR_RD(0),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => WR_PNTR_RD(0),
      O => \gae.ram_almost_empty_i_reg\
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus2(8),
      I1 => WR_PNTR_RD(0),
      O => \gae.ram_almost_empty_i_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_rd_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \sampler_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \sampler_0_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair1205";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair1205";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair1202";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair1202";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair1204";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair1204";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair1203";
  attribute SOFT_HLUTNM of \gc0.count[9]_i_1\ : label is "soft_lutpair1203";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count[9]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => plusOp(8)
    );
\gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => plusOp(9)
    );
\gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gc0.count[9]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(8),
      Q => \^q\(8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_rd_handshaking_flags is
  port (
    valid : out STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_rd_handshaking_flags : entity is "rd_handshaking_flags";
end sampler_0_rd_handshaking_flags;

architecture STRUCTURE of sampler_0_rd_handshaking_flags is
begin
\gv.ram_valid_d1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_empty_i_reg,
      Q => valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_rd_handshaking_flags_9 is
  port (
    valid : out STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_rd_handshaking_flags_9 : entity is "rd_handshaking_flags";
end sampler_0_rd_handshaking_flags_9;

architecture STRUCTURE of sampler_0_rd_handshaking_flags_9 is
begin
\gv.ram_valid_d1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => ram_empty_i_reg,
      Q => valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_synchronizer_ff is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_synchronizer_ff : entity is "synchronizer_ff";
end sampler_0_synchronizer_ff;

architecture STRUCTURE of sampler_0_synchronizer_ff is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_synchronizer_ff_1 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_synchronizer_ff_1 : entity is "synchronizer_ff";
end sampler_0_synchronizer_ff_1;

architecture STRUCTURE of sampler_0_synchronizer_ff_1 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_synchronizer_ff_2 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_synchronizer_ff_2 : entity is "synchronizer_ff";
end sampler_0_synchronizer_ff_2;

architecture STRUCTURE of sampler_0_synchronizer_ff_2 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_synchronizer_ff_3 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_synchronizer_ff_3 : entity is "synchronizer_ff";
end sampler_0_synchronizer_ff_3;

architecture STRUCTURE of sampler_0_synchronizer_ff_3 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_synchronizer_ff_4 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_synchronizer_ff_4 : entity is "synchronizer_ff";
end sampler_0_synchronizer_ff_4;

architecture STRUCTURE of sampler_0_synchronizer_ff_4 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_synchronizer_ff_5 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_synchronizer_ff_5 : entity is "synchronizer_ff";
end sampler_0_synchronizer_ff_5;

architecture STRUCTURE of sampler_0_synchronizer_ff_5 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_synchronizer_ff_6 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_synchronizer_ff_6 : entity is "synchronizer_ff";
end sampler_0_synchronizer_ff_6;

architecture STRUCTURE of sampler_0_synchronizer_ff_6 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_synchronizer_ff_7 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_synchronizer_ff_7 : entity is "synchronizer_ff";
end sampler_0_synchronizer_ff_7;

architecture STRUCTURE of sampler_0_synchronizer_ff_7 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_synchronizer_ff__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_synchronizer_ff__parameterized0\ : entity is "synchronizer_ff";
end \sampler_0_synchronizer_ff__parameterized0\;

architecture STRUCTURE of \sampler_0_synchronizer_ff__parameterized0\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_synchronizer_ff__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_synchronizer_ff__parameterized1\ : entity is "synchronizer_ff";
end \sampler_0_synchronizer_ff__parameterized1\;

architecture STRUCTURE of \sampler_0_synchronizer_ff__parameterized1\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_synchronizer_ff__parameterized2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_synchronizer_ff__parameterized2\ : entity is "synchronizer_ff";
end \sampler_0_synchronizer_ff__parameterized2\;

architecture STRUCTURE of \sampler_0_synchronizer_ff__parameterized2\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \out\(0) <= Q_reg(8);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(8),
      Q => Q_reg(8)
    );
\gnxpm_cdc.wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0\,
      I3 => Q_reg(3),
      I4 => Q_reg(2),
      I5 => Q_reg(8),
      O => \gnxpm_cdc.wr_pntr_bin_reg[7]\(0)
    );
\gnxpm_cdc.wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0\,
      I1 => Q_reg(3),
      I2 => Q_reg(2),
      I3 => Q_reg(8),
      I4 => Q_reg(1),
      O => \gnxpm_cdc.wr_pntr_bin_reg[7]\(1)
    );
\gnxpm_cdc.wr_pntr_bin[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(5),
      I3 => Q_reg(4),
      O => \gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0\
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \gnxpm_cdc.wr_pntr_bin_reg[7]\(2)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \gnxpm_cdc.wr_pntr_bin_reg[7]\(3)
    );
\gnxpm_cdc.wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \gnxpm_cdc.wr_pntr_bin_reg[7]\(4)
    );
\gnxpm_cdc.wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \gnxpm_cdc.wr_pntr_bin_reg[7]\(5)
    );
\gnxpm_cdc.wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \gnxpm_cdc.wr_pntr_bin_reg[7]\(6)
    );
\gnxpm_cdc.wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \gnxpm_cdc.wr_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_synchronizer_ff__parameterized3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_synchronizer_ff__parameterized3\ : entity is "synchronizer_ff";
end \sampler_0_synchronizer_ff__parameterized3\;

architecture STRUCTURE of \sampler_0_synchronizer_ff__parameterized3\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \out\(0) <= Q_reg(8);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => D(8),
      Q => Q_reg(8)
    );
\gnxpm_cdc.rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0\,
      I3 => Q_reg(3),
      I4 => Q_reg(2),
      I5 => Q_reg(8),
      O => \gnxpm_cdc.rd_pntr_bin_reg[7]\(0)
    );
\gnxpm_cdc.rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0\,
      I1 => Q_reg(3),
      I2 => Q_reg(2),
      I3 => Q_reg(8),
      I4 => Q_reg(1),
      O => \gnxpm_cdc.rd_pntr_bin_reg[7]\(1)
    );
\gnxpm_cdc.rd_pntr_bin[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(5),
      I3 => Q_reg(4),
      O => \gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0\
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \gnxpm_cdc.rd_pntr_bin_reg[7]\(2)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \gnxpm_cdc.rd_pntr_bin_reg[7]\(3)
    );
\gnxpm_cdc.rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \gnxpm_cdc.rd_pntr_bin_reg[7]\(4)
    );
\gnxpm_cdc.rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \gnxpm_cdc.rd_pntr_bin_reg[7]\(5)
    );
\gnxpm_cdc.rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \gnxpm_cdc.rd_pntr_bin_reg[7]\(6)
    );
\gnxpm_cdc.rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \gnxpm_cdc.rd_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_wr_bin_cntr : entity is "wr_bin_cntr";
end sampler_0_wr_bin_cntr;

architecture STRUCTURE of sampler_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair1201";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair1201";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair1199";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair1199";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair1200";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair1200";
begin
  Q(0) <= \^q\(0);
  \gic0.gc0.count_d1_reg[8]_0\(0) <= \^gic0.gc0.count_d1_reg[8]_0\(0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => \plusOp__0\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => wr_pntr_plus2(6),
      O => \plusOp__0\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => \plusOp__0\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => wr_pntr_plus2(7),
      I3 => \^gic0.gc0.count_d1_reg[8]_0\(0),
      O => \plusOp__0\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => \out\(0),
      Q => p_13_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => wr_pntr_plus2(1),
      Q => p_13_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => wr_pntr_plus2(2),
      Q => p_13_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => wr_pntr_plus2(3),
      Q => p_13_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => wr_pntr_plus2(4),
      Q => p_13_out(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => wr_pntr_plus2(5),
      Q => p_13_out(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => wr_pntr_plus2(6),
      Q => p_13_out(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => wr_pntr_plus2(7),
      Q => p_13_out(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => p_13_out(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => p_13_out(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => p_13_out(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => p_13_out(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => p_13_out(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => p_13_out(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => p_13_out(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => p_13_out(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \^q\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \plusOp__0\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => \out\(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus2(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \plusOp__0\(5),
      Q => wr_pntr_plus2(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \plusOp__0\(6),
      Q => wr_pntr_plus2(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \plusOp__0\(7),
      Q => wr_pntr_plus2(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \out\(0),
      D => \plusOp__0\(8),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(0),
      I1 => RD_PNTR_WR(0),
      I2 => p_13_out(1),
      I3 => RD_PNTR_WR(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => RD_PNTR_WR(0),
      I2 => wr_pntr_plus2(1),
      I3 => RD_PNTR_WR(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(2),
      I1 => RD_PNTR_WR(2),
      I2 => p_13_out(3),
      I3 => RD_PNTR_WR(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => RD_PNTR_WR(2),
      I2 => wr_pntr_plus2(3),
      I3 => RD_PNTR_WR(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(4),
      I1 => RD_PNTR_WR(4),
      I2 => p_13_out(5),
      I3 => RD_PNTR_WR(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => RD_PNTR_WR(4),
      I2 => wr_pntr_plus2(5),
      I3 => RD_PNTR_WR(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(6),
      I1 => RD_PNTR_WR(6),
      I2 => p_13_out(7),
      I3 => RD_PNTR_WR(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => RD_PNTR_WR(6),
      I2 => wr_pntr_plus2(7),
      I3 => RD_PNTR_WR(7),
      O => v1_reg_0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_wr_bin_cntr__parameterized0\ is
  port (
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \sampler_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \sampler_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gcc0.gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair1209";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair1209";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair1206";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair1206";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair1208";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair1208";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair1207";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[9]_i_1\ : label is "soft_lutpair1207";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(3),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_12_out(3),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      I3 => p_12_out(2),
      I4 => p_12_out(4),
      I5 => p_12_out(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[9]_i_2_n_0\,
      I1 => p_12_out(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[9]_i_2_n_0\,
      I1 => p_12_out(6),
      I2 => p_12_out(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(6),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      I2 => p_12_out(7),
      I3 => p_12_out(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(7),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      I2 => p_12_out(6),
      I3 => p_12_out(8),
      I4 => p_12_out(9),
      O => \plusOp__0\(9)
    );
\gcc0.gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_12_out(5),
      I1 => p_12_out(3),
      I2 => p_12_out(1),
      I3 => p_12_out(0),
      I4 => p_12_out(2),
      I5 => p_12_out(4),
      O => \gcc0.gc0.count[9]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(5),
      Q => \^q\(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(6),
      Q => \^q\(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(7),
      Q => \^q\(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(8),
      Q => \^q\(8)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_12_out(9),
      Q => \^q\(9)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => p_12_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(5),
      Q => p_12_out(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(6),
      Q => p_12_out(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(7),
      Q => p_12_out(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(9),
      Q => p_12_out(9)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[9]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[9]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_reg[9]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_reg[9]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \gc0.count_d1_reg[9]\(0),
      I2 => p_12_out(1),
      I3 => \gc0.count_d1_reg[9]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[9]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[9]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[9]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_reg[9]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(2),
      I1 => \gc0.count_d1_reg[9]\(2),
      I2 => p_12_out(3),
      I3 => \gc0.count_d1_reg[9]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[9]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[9]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[9]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_reg[9]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_reg[9]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \gc0.count_d1_reg[9]\(4),
      I2 => p_12_out(5),
      I3 => \gc0.count_d1_reg[9]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[9]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[9]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[9]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[9]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_reg[9]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_reg[9]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(6),
      I1 => \gc0.count_d1_reg[9]\(6),
      I2 => p_12_out(7),
      I3 => \gc0.count_d1_reg[9]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[9]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[9]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[9]\(8),
      I2 => \^q\(9),
      I3 => \gc0.count_d1_reg[9]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_reg[9]\(8),
      I2 => \^q\(9),
      I3 => \gc0.count_reg[9]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \gc0.count_d1_reg[9]\(8),
      I2 => p_12_out(9),
      I3 => \gc0.count_d1_reg[9]\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[9]\(8),
      I2 => \^q\(9),
      I3 => \gc0.count_d1_reg[9]\(9),
      O => ram_empty_i_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_n_x_serdes_7_to_1_diff_ddr is
  port (
    clkout1_p : out STD_LOGIC;
    clkout1_n : out STD_LOGIC;
    dataout1_p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dataout1_n : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clockb2 : out STD_LOGIC;
    txclk : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txmit_ref_clk : in STD_LOGIC;
    clockb2_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_n_x_serdes_7_to_1_diff_ddr : entity is "n_x_serdes_7_to_1_diff_ddr";
end sampler_0_n_x_serdes_7_to_1_diff_ddr;

architecture STRUCTURE of sampler_0_n_x_serdes_7_to_1_diff_ddr is
begin
\loop0[0].dataout\: entity work.sampler_0_serdes_7_to_1_diff_ddr
     port map (
      AR(0) => AR(0),
      CLK => CLK,
      D(27 downto 0) => D(27 downto 0),
      clkout1_n => clkout1_n,
      clkout1_p => clkout1_p,
      clockb2 => clockb2,
      clockb2_reg_0 => clockb2_reg,
      dataout1_n(3 downto 0) => dataout1_n(3 downto 0),
      dataout1_p(3 downto 0) => dataout1_p(3 downto 0),
      txclk => txclk,
      txmit_ref_clk => txmit_ref_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_sample_compress is
  port (
    din : out STD_LOGIC_VECTOR ( 271 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_hold_reg : out STD_LOGIC;
    sample_clk : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    wr_en_hold_reg_0 : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_sample_compress : entity is "sample_compress";
end sampler_0_sample_compress;

architecture STRUCTURE of sampler_0_sample_compress is
  signal cmp_result0 : STD_LOGIC;
  signal cmp_result00_out : STD_LOGIC;
  signal cmp_result03_out : STD_LOGIC;
  signal data_diff : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_diff[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_diff[0]_i_5_n_0\ : STD_LOGIC;
  signal \data_diff[0]_i_6_n_0\ : STD_LOGIC;
  signal \data_diff[0]_i_7_n_0\ : STD_LOGIC;
  signal \data_diff[0]_i_8_n_0\ : STD_LOGIC;
  signal \data_diff[0]_i_9_n_0\ : STD_LOGIC;
  signal \data_diff[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_diff[1]_i_5_n_0\ : STD_LOGIC;
  signal \data_diff[1]_i_6_n_0\ : STD_LOGIC;
  signal \data_diff[1]_i_7_n_0\ : STD_LOGIC;
  signal \data_diff[1]_i_8_n_0\ : STD_LOGIC;
  signal \data_diff[1]_i_9_n_0\ : STD_LOGIC;
  signal \data_diff[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_diff[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_diff[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_diff[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_diff[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_diff[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_diff_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \data_diff_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \data_diff_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_diff_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \data_diff_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \data_diff_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal data_diff_reg_c_n_0 : STD_LOGIC;
  signal \data_pipeline[10]_14\ : STD_LOGIC_VECTOR ( 175 downto 160 );
  signal \data_pipeline[11]_16\ : STD_LOGIC_VECTOR ( 191 downto 176 );
  signal \data_pipeline[12]_18\ : STD_LOGIC_VECTOR ( 207 downto 192 );
  signal \data_pipeline[13]_20\ : STD_LOGIC_VECTOR ( 223 downto 208 );
  signal \data_pipeline[14]_22\ : STD_LOGIC_VECTOR ( 239 downto 224 );
  signal \data_pipeline[15]_24\ : STD_LOGIC_VECTOR ( 255 downto 240 );
  signal \data_pipeline[1]_26\ : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \data_pipeline[2]_29\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \data_pipeline[3]_31\ : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal \data_pipeline[4]_2\ : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal \data_pipeline[5]_4\ : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal \data_pipeline[6]_6\ : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal \data_pipeline[7]_8\ : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal \data_pipeline[8]_10\ : STD_LOGIC_VECTOR ( 143 downto 128 );
  signal \data_pipeline[9]_12\ : STD_LOGIC_VECTOR ( 159 downto 144 );
  signal \data_reduced_pipeline[10]_39\ : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal \data_reduced_pipeline[11]_40\ : STD_LOGIC_VECTOR ( 175 downto 0 );
  signal \data_reduced_pipeline[12]_41\ : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal \data_reduced_pipeline[13]_42\ : STD_LOGIC_VECTOR ( 207 downto 0 );
  signal \data_reduced_pipeline[14]_43\ : STD_LOGIC_VECTOR ( 223 downto 0 );
  signal \data_reduced_pipeline[15]_44\ : STD_LOGIC_VECTOR ( 239 downto 0 );
  signal \data_reduced_pipeline[1]_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_reduced_pipeline[2]_30\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_reduced_pipeline[3]_32\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \data_reduced_pipeline[4]_33\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \data_reduced_pipeline[5]_34\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \data_reduced_pipeline[6]_35\ : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal \data_reduced_pipeline[7]_36\ : STD_LOGIC_VECTOR ( 111 downto 0 );
  signal \data_reduced_pipeline[8]_37\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \data_reduced_pipeline[9]_38\ : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal \data_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_store_reg_n_0_[9]\ : STD_LOGIC;
  signal \diff_pipeline[10]_13\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \diff_pipeline[11]_15\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \diff_pipeline[12]_17\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \diff_pipeline[13]_19\ : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \diff_pipeline[14]_21\ : STD_LOGIC_VECTOR ( 14 downto 13 );
  signal \diff_pipeline[15]_23\ : STD_LOGIC_VECTOR ( 15 downto 13 );
  signal \diff_pipeline[1]_25\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \diff_pipeline[2]_28\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \diff_pipeline[3]_0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \diff_pipeline[4]_1\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \diff_pipeline[5]_3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \diff_pipeline[6]_5\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \diff_pipeline[7]_7\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \diff_pipeline[8]_9\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \diff_pipeline[9]_11\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \gen_reduce[0].reduce_n_0\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_1\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_10\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_11\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_12\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_13\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_14\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_15\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_16\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_2\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_3\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_4\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_5\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_6\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_7\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_8\ : STD_LOGIC;
  signal \gen_reduce[0].reduce_n_9\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_17\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[10].reduce_n_67\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_17\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_67\ : STD_LOGIC;
  signal \gen_reduce[11].reduce_n_68\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_1\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_67\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_68\ : STD_LOGIC;
  signal \gen_reduce[12].reduce_n_69\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_2\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[13].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[14].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[15].reduce_n_272\ : STD_LOGIC;
  signal \gen_reduce[15].reduce_n_275\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_0\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_1\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_10\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_11\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_12\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_13\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_14\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_15\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_16\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_17\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_2\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_3\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_4\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_5\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_6\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_7\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_8\ : STD_LOGIC;
  signal \gen_reduce[1].reduce_n_9\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_1\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_10\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_11\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_12\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_13\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_14\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_15\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_16\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_17\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_2\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_3\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_4\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_5\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_6\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_7\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_8\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_9\ : STD_LOGIC;
  signal \gen_reduce[2].reduce_n_99\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_17\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[3].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_1\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[4].reduce_n_67\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_1\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[5].reduce_n_67\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_1\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[6].reduce_n_67\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_1\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[7].reduce_n_67\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_17\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[8].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_1\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_18\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_19\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_20\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_21\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_22\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_228\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_23\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_24\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_25\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_26\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_27\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_28\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_29\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_30\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_31\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_32\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_33\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_34\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_35\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_36\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_37\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_38\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_39\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_40\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_41\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_42\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_43\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_44\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_45\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_46\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_47\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_48\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_49\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_50\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_51\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_52\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_53\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_54\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_55\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_56\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_57\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_58\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_59\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_60\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_61\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_62\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_63\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_64\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_65\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_66\ : STD_LOGIC;
  signal \gen_reduce[9].reduce_n_67\ : STD_LOGIC;
  signal gen_reduce_c_0_n_0 : STD_LOGIC;
  signal gen_reduce_c_10_n_0 : STD_LOGIC;
  signal gen_reduce_c_11_n_0 : STD_LOGIC;
  signal gen_reduce_c_12_n_0 : STD_LOGIC;
  signal gen_reduce_c_1_n_0 : STD_LOGIC;
  signal gen_reduce_c_2_n_0 : STD_LOGIC;
  signal gen_reduce_c_3_n_0 : STD_LOGIC;
  signal gen_reduce_c_4_n_0 : STD_LOGIC;
  signal gen_reduce_c_5_n_0 : STD_LOGIC;
  signal gen_reduce_c_6_n_0 : STD_LOGIC;
  signal gen_reduce_c_7_n_0 : STD_LOGIC;
  signal gen_reduce_c_8_n_0 : STD_LOGIC;
  signal gen_reduce_c_9_n_0 : STD_LOGIC;
  signal gen_reduce_c_n_0 : STD_LOGIC;
  signal \gen_reduce_gate__0_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__100_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__101_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__102_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__103_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__104_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__105_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__106_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__107_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__108_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__109_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__10_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__110_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__111_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__112_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__113_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__114_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__115_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__116_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__117_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__118_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__119_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__119_rep_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__11_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__120_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__121_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__122_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__123_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__124_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__125_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__126_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__127_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__128_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__129_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__12_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__130_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__131_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__132_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__133_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__134_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__135_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__136_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__136_rep_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__137_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__138_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__139_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__13_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__140_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__141_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__142_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__143_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__144_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__145_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__146_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__147_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__148_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__149_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__14_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__150_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__151_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__152_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__153_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__153_rep_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__154_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__155_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__156_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__157_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__158_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__159_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__15_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__160_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__161_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__162_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__163_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__164_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__165_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__166_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__167_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__168_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__169_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__16_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__170_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__170_rep_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__171_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__172_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__173_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__174_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__175_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__176_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__177_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__178_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__179_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__17_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__180_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__181_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__182_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__183_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__184_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__185_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__186_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__187_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__187_rep__0_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__187_rep_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__188_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__189_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__18_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__190_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__191_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__192_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__193_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__194_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__195_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__196_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__197_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__198_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__199_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__19_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__1_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__200_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__201_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__202_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__203_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__204_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__205_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__206_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__207_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__208_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__209_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__20_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__210_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__211_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__212_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__213_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__214_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__215_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__216_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__21_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__22_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__23_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__24_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__25_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__26_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__27_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__28_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__29_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__2_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__30_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__31_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__32_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__33_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__34_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__35_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__36_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__37_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__38_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__39_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__3_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__40_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__41_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__42_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__43_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__44_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__45_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__46_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__47_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__48_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__49_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__4_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__50_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__51_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__52_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__53_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__54_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__55_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__56_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__57_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__58_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__59_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__5_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__60_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__61_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__62_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__63_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__64_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__65_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__66_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__67_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__68_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__69_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__6_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__70_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__71_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__72_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__73_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__74_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__75_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__76_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__77_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__78_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__79_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__7_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__80_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__81_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__82_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__83_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__84_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__85_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__86_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__87_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__88_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__89_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__8_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__90_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__91_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__92_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__93_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__94_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__95_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__96_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__97_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__98_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__99_n_0\ : STD_LOGIC;
  signal \gen_reduce_gate__9_n_0\ : STD_LOGIC;
  signal gen_reduce_gate_n_0 : STD_LOGIC;
  signal keyframe_next : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in10_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in13_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in16_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in19_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in22_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in25_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in28_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in31_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in34_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in37_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in40_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in7_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_data_diff_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_diff_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_diff_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_diff[0]_i_1\ : label is "soft_lutpair1187";
  attribute SOFT_HLUTNM of \data_diff[1]_i_1\ : label is "soft_lutpair1187";
  attribute SOFT_HLUTNM of gen_reduce_gate : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \gen_reduce_gate__0\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \gen_reduce_gate__1\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \gen_reduce_gate__10\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \gen_reduce_gate__100\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \gen_reduce_gate__101\ : label is "soft_lutpair1132";
  attribute SOFT_HLUTNM of \gen_reduce_gate__102\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \gen_reduce_gate__103\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \gen_reduce_gate__104\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \gen_reduce_gate__105\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \gen_reduce_gate__106\ : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \gen_reduce_gate__107\ : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \gen_reduce_gate__108\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \gen_reduce_gate__109\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \gen_reduce_gate__11\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \gen_reduce_gate__110\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \gen_reduce_gate__111\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \gen_reduce_gate__112\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \gen_reduce_gate__113\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \gen_reduce_gate__114\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \gen_reduce_gate__115\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \gen_reduce_gate__116\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \gen_reduce_gate__117\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \gen_reduce_gate__118\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \gen_reduce_gate__119\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \gen_reduce_gate__12\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \gen_reduce_gate__120\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \gen_reduce_gate__121\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \gen_reduce_gate__122\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \gen_reduce_gate__123\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \gen_reduce_gate__124\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \gen_reduce_gate__125\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \gen_reduce_gate__126\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \gen_reduce_gate__127\ : label is "soft_lutpair1146";
  attribute SOFT_HLUTNM of \gen_reduce_gate__128\ : label is "soft_lutpair1146";
  attribute SOFT_HLUTNM of \gen_reduce_gate__129\ : label is "soft_lutpair1147";
  attribute SOFT_HLUTNM of \gen_reduce_gate__13\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \gen_reduce_gate__130\ : label is "soft_lutpair1147";
  attribute SOFT_HLUTNM of \gen_reduce_gate__131\ : label is "soft_lutpair1148";
  attribute SOFT_HLUTNM of \gen_reduce_gate__132\ : label is "soft_lutpair1148";
  attribute SOFT_HLUTNM of \gen_reduce_gate__133\ : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of \gen_reduce_gate__134\ : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of \gen_reduce_gate__135\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \gen_reduce_gate__136\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \gen_reduce_gate__137\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \gen_reduce_gate__138\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \gen_reduce_gate__139\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \gen_reduce_gate__14\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \gen_reduce_gate__140\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \gen_reduce_gate__141\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \gen_reduce_gate__142\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \gen_reduce_gate__143\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \gen_reduce_gate__144\ : label is "soft_lutpair1155";
  attribute SOFT_HLUTNM of \gen_reduce_gate__145\ : label is "soft_lutpair1155";
  attribute SOFT_HLUTNM of \gen_reduce_gate__146\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \gen_reduce_gate__147\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \gen_reduce_gate__148\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of \gen_reduce_gate__149\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of \gen_reduce_gate__15\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \gen_reduce_gate__150\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \gen_reduce_gate__151\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \gen_reduce_gate__152\ : label is "soft_lutpair1159";
  attribute SOFT_HLUTNM of \gen_reduce_gate__153\ : label is "soft_lutpair1160";
  attribute SOFT_HLUTNM of \gen_reduce_gate__154\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \gen_reduce_gate__155\ : label is "soft_lutpair1161";
  attribute SOFT_HLUTNM of \gen_reduce_gate__156\ : label is "soft_lutpair1161";
  attribute SOFT_HLUTNM of \gen_reduce_gate__157\ : label is "soft_lutpair1162";
  attribute SOFT_HLUTNM of \gen_reduce_gate__158\ : label is "soft_lutpair1162";
  attribute SOFT_HLUTNM of \gen_reduce_gate__159\ : label is "soft_lutpair1163";
  attribute SOFT_HLUTNM of \gen_reduce_gate__16\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \gen_reduce_gate__160\ : label is "soft_lutpair1163";
  attribute SOFT_HLUTNM of \gen_reduce_gate__161\ : label is "soft_lutpair1164";
  attribute SOFT_HLUTNM of \gen_reduce_gate__162\ : label is "soft_lutpair1164";
  attribute SOFT_HLUTNM of \gen_reduce_gate__163\ : label is "soft_lutpair1165";
  attribute SOFT_HLUTNM of \gen_reduce_gate__164\ : label is "soft_lutpair1165";
  attribute SOFT_HLUTNM of \gen_reduce_gate__165\ : label is "soft_lutpair1166";
  attribute SOFT_HLUTNM of \gen_reduce_gate__166\ : label is "soft_lutpair1166";
  attribute SOFT_HLUTNM of \gen_reduce_gate__167\ : label is "soft_lutpair1167";
  attribute SOFT_HLUTNM of \gen_reduce_gate__168\ : label is "soft_lutpair1167";
  attribute SOFT_HLUTNM of \gen_reduce_gate__169\ : label is "soft_lutpair1168";
  attribute SOFT_HLUTNM of \gen_reduce_gate__17\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \gen_reduce_gate__170\ : label is "soft_lutpair1169";
  attribute SOFT_HLUTNM of \gen_reduce_gate__171\ : label is "soft_lutpair1160";
  attribute SOFT_HLUTNM of \gen_reduce_gate__172\ : label is "soft_lutpair1170";
  attribute SOFT_HLUTNM of \gen_reduce_gate__173\ : label is "soft_lutpair1170";
  attribute SOFT_HLUTNM of \gen_reduce_gate__174\ : label is "soft_lutpair1171";
  attribute SOFT_HLUTNM of \gen_reduce_gate__175\ : label is "soft_lutpair1171";
  attribute SOFT_HLUTNM of \gen_reduce_gate__176\ : label is "soft_lutpair1172";
  attribute SOFT_HLUTNM of \gen_reduce_gate__177\ : label is "soft_lutpair1172";
  attribute SOFT_HLUTNM of \gen_reduce_gate__178\ : label is "soft_lutpair1173";
  attribute SOFT_HLUTNM of \gen_reduce_gate__179\ : label is "soft_lutpair1173";
  attribute SOFT_HLUTNM of \gen_reduce_gate__18\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \gen_reduce_gate__180\ : label is "soft_lutpair1174";
  attribute SOFT_HLUTNM of \gen_reduce_gate__181\ : label is "soft_lutpair1174";
  attribute SOFT_HLUTNM of \gen_reduce_gate__182\ : label is "soft_lutpair1175";
  attribute SOFT_HLUTNM of \gen_reduce_gate__183\ : label is "soft_lutpair1175";
  attribute SOFT_HLUTNM of \gen_reduce_gate__184\ : label is "soft_lutpair1176";
  attribute SOFT_HLUTNM of \gen_reduce_gate__185\ : label is "soft_lutpair1176";
  attribute SOFT_HLUTNM of \gen_reduce_gate__186\ : label is "soft_lutpair1177";
  attribute SOFT_HLUTNM of \gen_reduce_gate__187\ : label is "soft_lutpair1178";
  attribute SOFT_HLUTNM of \gen_reduce_gate__188\ : label is "soft_lutpair1169";
  attribute SOFT_HLUTNM of \gen_reduce_gate__189\ : label is "soft_lutpair1179";
  attribute SOFT_HLUTNM of \gen_reduce_gate__19\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \gen_reduce_gate__190\ : label is "soft_lutpair1179";
  attribute SOFT_HLUTNM of \gen_reduce_gate__191\ : label is "soft_lutpair1180";
  attribute SOFT_HLUTNM of \gen_reduce_gate__192\ : label is "soft_lutpair1180";
  attribute SOFT_HLUTNM of \gen_reduce_gate__193\ : label is "soft_lutpair1181";
  attribute SOFT_HLUTNM of \gen_reduce_gate__194\ : label is "soft_lutpair1181";
  attribute SOFT_HLUTNM of \gen_reduce_gate__195\ : label is "soft_lutpair1182";
  attribute SOFT_HLUTNM of \gen_reduce_gate__196\ : label is "soft_lutpair1182";
  attribute SOFT_HLUTNM of \gen_reduce_gate__197\ : label is "soft_lutpair1183";
  attribute SOFT_HLUTNM of \gen_reduce_gate__198\ : label is "soft_lutpair1183";
  attribute SOFT_HLUTNM of \gen_reduce_gate__199\ : label is "soft_lutpair1184";
  attribute SOFT_HLUTNM of \gen_reduce_gate__2\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \gen_reduce_gate__20\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \gen_reduce_gate__200\ : label is "soft_lutpair1184";
  attribute SOFT_HLUTNM of \gen_reduce_gate__201\ : label is "soft_lutpair1185";
  attribute SOFT_HLUTNM of \gen_reduce_gate__202\ : label is "soft_lutpair1185";
  attribute SOFT_HLUTNM of \gen_reduce_gate__203\ : label is "soft_lutpair1186";
  attribute SOFT_HLUTNM of \gen_reduce_gate__204\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \gen_reduce_gate__205\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \gen_reduce_gate__206\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \gen_reduce_gate__207\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \gen_reduce_gate__208\ : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \gen_reduce_gate__209\ : label is "soft_lutpair1132";
  attribute SOFT_HLUTNM of \gen_reduce_gate__21\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \gen_reduce_gate__210\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \gen_reduce_gate__211\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \gen_reduce_gate__212\ : label is "soft_lutpair1159";
  attribute SOFT_HLUTNM of \gen_reduce_gate__213\ : label is "soft_lutpair1168";
  attribute SOFT_HLUTNM of \gen_reduce_gate__214\ : label is "soft_lutpair1177";
  attribute SOFT_HLUTNM of \gen_reduce_gate__215\ : label is "soft_lutpair1186";
  attribute SOFT_HLUTNM of \gen_reduce_gate__216\ : label is "soft_lutpair1178";
  attribute SOFT_HLUTNM of \gen_reduce_gate__22\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \gen_reduce_gate__23\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \gen_reduce_gate__24\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \gen_reduce_gate__25\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \gen_reduce_gate__26\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \gen_reduce_gate__27\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \gen_reduce_gate__28\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \gen_reduce_gate__29\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \gen_reduce_gate__3\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \gen_reduce_gate__30\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \gen_reduce_gate__31\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \gen_reduce_gate__32\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \gen_reduce_gate__33\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \gen_reduce_gate__34\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \gen_reduce_gate__35\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \gen_reduce_gate__36\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \gen_reduce_gate__37\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \gen_reduce_gate__38\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \gen_reduce_gate__39\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \gen_reduce_gate__4\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \gen_reduce_gate__40\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \gen_reduce_gate__41\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \gen_reduce_gate__42\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \gen_reduce_gate__43\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \gen_reduce_gate__44\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \gen_reduce_gate__45\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \gen_reduce_gate__46\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \gen_reduce_gate__47\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \gen_reduce_gate__48\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \gen_reduce_gate__49\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \gen_reduce_gate__5\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \gen_reduce_gate__50\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \gen_reduce_gate__51\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \gen_reduce_gate__52\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \gen_reduce_gate__53\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \gen_reduce_gate__54\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \gen_reduce_gate__55\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \gen_reduce_gate__56\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \gen_reduce_gate__57\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \gen_reduce_gate__58\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \gen_reduce_gate__59\ : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of \gen_reduce_gate__6\ : label is "soft_lutpair1082";
  attribute SOFT_HLUTNM of \gen_reduce_gate__60\ : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of \gen_reduce_gate__61\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \gen_reduce_gate__62\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \gen_reduce_gate__63\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \gen_reduce_gate__64\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \gen_reduce_gate__65\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \gen_reduce_gate__66\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \gen_reduce_gate__67\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \gen_reduce_gate__68\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \gen_reduce_gate__69\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \gen_reduce_gate__7\ : label is "soft_lutpair1082";
  attribute SOFT_HLUTNM of \gen_reduce_gate__70\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \gen_reduce_gate__71\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \gen_reduce_gate__72\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \gen_reduce_gate__73\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \gen_reduce_gate__74\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \gen_reduce_gate__75\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \gen_reduce_gate__76\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \gen_reduce_gate__77\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \gen_reduce_gate__78\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \gen_reduce_gate__79\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \gen_reduce_gate__8\ : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \gen_reduce_gate__80\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \gen_reduce_gate__81\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \gen_reduce_gate__82\ : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of \gen_reduce_gate__83\ : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of \gen_reduce_gate__84\ : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \gen_reduce_gate__85\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \gen_reduce_gate__86\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \gen_reduce_gate__87\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \gen_reduce_gate__88\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \gen_reduce_gate__89\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \gen_reduce_gate__9\ : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \gen_reduce_gate__90\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \gen_reduce_gate__91\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \gen_reduce_gate__92\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \gen_reduce_gate__93\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \gen_reduce_gate__94\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \gen_reduce_gate__95\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \gen_reduce_gate__96\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \gen_reduce_gate__97\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \gen_reduce_gate__98\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \gen_reduce_gate__99\ : label is "soft_lutpair1131";
begin
\data_diff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result0,
      I1 => keyframe_next,
      O => p_0_in(0)
    );
\data_diff[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_store_reg_n_0_[15]\,
      I1 => data_in(15),
      O => \data_diff[0]_i_4_n_0\
    );
\data_diff[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(12),
      I1 => \data_store_reg_n_0_[12]\,
      I2 => \data_store_reg_n_0_[14]\,
      I3 => data_in(14),
      I4 => \data_store_reg_n_0_[13]\,
      I5 => data_in(13),
      O => \data_diff[0]_i_5_n_0\
    );
\data_diff[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(9),
      I1 => \data_store_reg_n_0_[9]\,
      I2 => \data_store_reg_n_0_[11]\,
      I3 => data_in(11),
      I4 => \data_store_reg_n_0_[10]\,
      I5 => data_in(10),
      O => \data_diff[0]_i_6_n_0\
    );
\data_diff[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(6),
      I1 => \data_store_reg_n_0_[6]\,
      I2 => \data_store_reg_n_0_[8]\,
      I3 => data_in(8),
      I4 => \data_store_reg_n_0_[7]\,
      I5 => data_in(7),
      O => \data_diff[0]_i_7_n_0\
    );
\data_diff[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(3),
      I1 => \data_store_reg_n_0_[3]\,
      I2 => \data_store_reg_n_0_[5]\,
      I3 => data_in(5),
      I4 => \data_store_reg_n_0_[4]\,
      I5 => data_in(4),
      O => \data_diff[0]_i_8_n_0\
    );
\data_diff[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(0),
      I1 => \data_store_reg_n_0_[0]\,
      I2 => \data_store_reg_n_0_[2]\,
      I3 => data_in(2),
      I4 => \data_store_reg_n_0_[1]\,
      I5 => data_in(1),
      O => \data_diff[0]_i_9_n_0\
    );
\data_diff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result00_out,
      I1 => keyframe_next,
      O => p_0_in(1)
    );
\data_diff[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => data_in(31),
      O => \data_diff[1]_i_4_n_0\
    );
\data_diff[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(28),
      I1 => \p_0_in__0\(12),
      I2 => \p_0_in__0\(14),
      I3 => data_in(30),
      I4 => \p_0_in__0\(13),
      I5 => data_in(29),
      O => \data_diff[1]_i_5_n_0\
    );
\data_diff[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(25),
      I1 => \p_0_in__0\(9),
      I2 => \p_0_in__0\(11),
      I3 => data_in(27),
      I4 => \p_0_in__0\(10),
      I5 => data_in(26),
      O => \data_diff[1]_i_6_n_0\
    );
\data_diff[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(22),
      I1 => \p_0_in__0\(6),
      I2 => \p_0_in__0\(8),
      I3 => data_in(24),
      I4 => \p_0_in__0\(7),
      I5 => data_in(23),
      O => \data_diff[1]_i_7_n_0\
    );
\data_diff[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(19),
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(5),
      I3 => data_in(21),
      I4 => \p_0_in__0\(4),
      I5 => data_in(20),
      O => \data_diff[1]_i_8_n_0\
    );
\data_diff[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(16),
      I1 => \p_0_in__0\(0),
      I2 => \p_0_in__0\(2),
      I3 => data_in(18),
      I4 => \p_0_in__0\(1),
      I5 => data_in(17),
      O => \data_diff[1]_i_9_n_0\
    );
\data_diff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmp_result03_out,
      I1 => keyframe_next,
      O => p_0_in(2)
    );
\data_diff[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in1_in(15),
      I1 => data_in(47),
      O => \data_diff[2]_i_4_n_0\
    );
\data_diff[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(44),
      I1 => p_0_in1_in(12),
      I2 => p_0_in1_in(14),
      I3 => data_in(46),
      I4 => p_0_in1_in(13),
      I5 => data_in(45),
      O => \data_diff[2]_i_5_n_0\
    );
\data_diff[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(41),
      I1 => p_0_in1_in(9),
      I2 => p_0_in1_in(11),
      I3 => data_in(43),
      I4 => p_0_in1_in(10),
      I5 => data_in(42),
      O => \data_diff[2]_i_6_n_0\
    );
\data_diff[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(38),
      I1 => p_0_in1_in(6),
      I2 => p_0_in1_in(8),
      I3 => data_in(40),
      I4 => p_0_in1_in(7),
      I5 => data_in(39),
      O => \data_diff[2]_i_7_n_0\
    );
\data_diff[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(35),
      I1 => p_0_in1_in(3),
      I2 => p_0_in1_in(5),
      I3 => data_in(37),
      I4 => p_0_in1_in(4),
      I5 => data_in(36),
      O => \data_diff[2]_i_8_n_0\
    );
\data_diff[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_in(32),
      I1 => p_0_in1_in(0),
      I2 => p_0_in1_in(2),
      I3 => data_in(34),
      I4 => p_0_in1_in(1),
      I5 => data_in(33),
      O => \data_diff[2]_i_9_n_0\
    );
\data_diff_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => p_0_in(0),
      Q => data_diff(0)
    );
\data_diff_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_reg[0]_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result0,
      CO(0) => \data_diff_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff[0]_i_4_n_0\,
      S(0) => \data_diff[0]_i_5_n_0\
    );
\data_diff_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_reg[0]_i_3_n_0\,
      CO(2) => \data_diff_reg[0]_i_3_n_1\,
      CO(1) => \data_diff_reg[0]_i_3_n_2\,
      CO(0) => \data_diff_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff[0]_i_6_n_0\,
      S(2) => \data_diff[0]_i_7_n_0\,
      S(1) => \data_diff[0]_i_8_n_0\,
      S(0) => \data_diff[0]_i_9_n_0\
    );
\data_diff_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => p_0_in(1),
      Q => data_diff(1)
    );
\data_diff_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_reg[1]_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_reg[1]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result00_out,
      CO(0) => \data_diff_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff[1]_i_4_n_0\,
      S(0) => \data_diff[1]_i_5_n_0\
    );
\data_diff_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_reg[1]_i_3_n_0\,
      CO(2) => \data_diff_reg[1]_i_3_n_1\,
      CO(1) => \data_diff_reg[1]_i_3_n_2\,
      CO(0) => \data_diff_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff[1]_i_6_n_0\,
      S(2) => \data_diff[1]_i_7_n_0\,
      S(1) => \data_diff[1]_i_8_n_0\,
      S(0) => \data_diff[1]_i_9_n_0\
    );
\data_diff_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => p_0_in(2),
      Q => data_diff(2)
    );
\data_diff_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_diff_reg[2]_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_diff_reg[2]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp_result03_out,
      CO(0) => \data_diff_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_data_diff_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_diff[2]_i_4_n_0\,
      S(0) => \data_diff[2]_i_5_n_0\
    );
\data_diff_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_diff_reg[2]_i_3_n_0\,
      CO(2) => \data_diff_reg[2]_i_3_n_1\,
      CO(1) => \data_diff_reg[2]_i_3_n_2\,
      CO(0) => \data_diff_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_data_diff_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_diff[2]_i_6_n_0\,
      S(2) => \data_diff[2]_i_7_n_0\,
      S(1) => \data_diff[2]_i_8_n_0\,
      S(0) => \data_diff[2]_i_9_n_0\
    );
data_diff_reg_c: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => '1',
      Q => data_diff_reg_c_n_0
    );
\data_store_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(0),
      Q => \data_store_reg_n_0_[0]\,
      R => '0'
    );
\data_store_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(100),
      Q => p_0_in13_in(4),
      R => '0'
    );
\data_store_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(101),
      Q => p_0_in13_in(5),
      R => '0'
    );
\data_store_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(102),
      Q => p_0_in13_in(6),
      R => '0'
    );
\data_store_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(103),
      Q => p_0_in13_in(7),
      R => '0'
    );
\data_store_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(104),
      Q => p_0_in13_in(8),
      R => '0'
    );
\data_store_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(105),
      Q => p_0_in13_in(9),
      R => '0'
    );
\data_store_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(106),
      Q => p_0_in13_in(10),
      R => '0'
    );
\data_store_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(107),
      Q => p_0_in13_in(11),
      R => '0'
    );
\data_store_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(108),
      Q => p_0_in13_in(12),
      R => '0'
    );
\data_store_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(109),
      Q => p_0_in13_in(13),
      R => '0'
    );
\data_store_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(10),
      Q => \data_store_reg_n_0_[10]\,
      R => '0'
    );
\data_store_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(110),
      Q => p_0_in13_in(14),
      R => '0'
    );
\data_store_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(111),
      Q => p_0_in13_in(15),
      R => '0'
    );
\data_store_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(112),
      Q => p_0_in16_in(0),
      R => '0'
    );
\data_store_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(113),
      Q => p_0_in16_in(1),
      R => '0'
    );
\data_store_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(114),
      Q => p_0_in16_in(2),
      R => '0'
    );
\data_store_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(115),
      Q => p_0_in16_in(3),
      R => '0'
    );
\data_store_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(116),
      Q => p_0_in16_in(4),
      R => '0'
    );
\data_store_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(117),
      Q => p_0_in16_in(5),
      R => '0'
    );
\data_store_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(118),
      Q => p_0_in16_in(6),
      R => '0'
    );
\data_store_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(119),
      Q => p_0_in16_in(7),
      R => '0'
    );
\data_store_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(11),
      Q => \data_store_reg_n_0_[11]\,
      R => '0'
    );
\data_store_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(120),
      Q => p_0_in16_in(8),
      R => '0'
    );
\data_store_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(121),
      Q => p_0_in16_in(9),
      R => '0'
    );
\data_store_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(122),
      Q => p_0_in16_in(10),
      R => '0'
    );
\data_store_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(123),
      Q => p_0_in16_in(11),
      R => '0'
    );
\data_store_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(124),
      Q => p_0_in16_in(12),
      R => '0'
    );
\data_store_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(125),
      Q => p_0_in16_in(13),
      R => '0'
    );
\data_store_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(126),
      Q => p_0_in16_in(14),
      R => '0'
    );
\data_store_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(127),
      Q => p_0_in16_in(15),
      R => '0'
    );
\data_store_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(128),
      Q => p_0_in19_in(0),
      R => '0'
    );
\data_store_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(129),
      Q => p_0_in19_in(1),
      R => '0'
    );
\data_store_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(12),
      Q => \data_store_reg_n_0_[12]\,
      R => '0'
    );
\data_store_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(130),
      Q => p_0_in19_in(2),
      R => '0'
    );
\data_store_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(131),
      Q => p_0_in19_in(3),
      R => '0'
    );
\data_store_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(132),
      Q => p_0_in19_in(4),
      R => '0'
    );
\data_store_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(133),
      Q => p_0_in19_in(5),
      R => '0'
    );
\data_store_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(134),
      Q => p_0_in19_in(6),
      R => '0'
    );
\data_store_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(135),
      Q => p_0_in19_in(7),
      R => '0'
    );
\data_store_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(136),
      Q => p_0_in19_in(8),
      R => '0'
    );
\data_store_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(137),
      Q => p_0_in19_in(9),
      R => '0'
    );
\data_store_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(138),
      Q => p_0_in19_in(10),
      R => '0'
    );
\data_store_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(139),
      Q => p_0_in19_in(11),
      R => '0'
    );
\data_store_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(13),
      Q => \data_store_reg_n_0_[13]\,
      R => '0'
    );
\data_store_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(140),
      Q => p_0_in19_in(12),
      R => '0'
    );
\data_store_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(141),
      Q => p_0_in19_in(13),
      R => '0'
    );
\data_store_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(142),
      Q => p_0_in19_in(14),
      R => '0'
    );
\data_store_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(143),
      Q => p_0_in19_in(15),
      R => '0'
    );
\data_store_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(144),
      Q => p_0_in22_in(0),
      R => '0'
    );
\data_store_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(145),
      Q => p_0_in22_in(1),
      R => '0'
    );
\data_store_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(146),
      Q => p_0_in22_in(2),
      R => '0'
    );
\data_store_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(147),
      Q => p_0_in22_in(3),
      R => '0'
    );
\data_store_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(148),
      Q => p_0_in22_in(4),
      R => '0'
    );
\data_store_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(149),
      Q => p_0_in22_in(5),
      R => '0'
    );
\data_store_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(14),
      Q => \data_store_reg_n_0_[14]\,
      R => '0'
    );
\data_store_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(150),
      Q => p_0_in22_in(6),
      R => '0'
    );
\data_store_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(151),
      Q => p_0_in22_in(7),
      R => '0'
    );
\data_store_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(152),
      Q => p_0_in22_in(8),
      R => '0'
    );
\data_store_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(153),
      Q => p_0_in22_in(9),
      R => '0'
    );
\data_store_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(154),
      Q => p_0_in22_in(10),
      R => '0'
    );
\data_store_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(155),
      Q => p_0_in22_in(11),
      R => '0'
    );
\data_store_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(156),
      Q => p_0_in22_in(12),
      R => '0'
    );
\data_store_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(157),
      Q => p_0_in22_in(13),
      R => '0'
    );
\data_store_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(158),
      Q => p_0_in22_in(14),
      R => '0'
    );
\data_store_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(159),
      Q => p_0_in22_in(15),
      R => '0'
    );
\data_store_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(15),
      Q => \data_store_reg_n_0_[15]\,
      R => '0'
    );
\data_store_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(160),
      Q => p_0_in25_in(0),
      R => '0'
    );
\data_store_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(161),
      Q => p_0_in25_in(1),
      R => '0'
    );
\data_store_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(162),
      Q => p_0_in25_in(2),
      R => '0'
    );
\data_store_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(163),
      Q => p_0_in25_in(3),
      R => '0'
    );
\data_store_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(164),
      Q => p_0_in25_in(4),
      R => '0'
    );
\data_store_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(165),
      Q => p_0_in25_in(5),
      R => '0'
    );
\data_store_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(166),
      Q => p_0_in25_in(6),
      R => '0'
    );
\data_store_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(167),
      Q => p_0_in25_in(7),
      R => '0'
    );
\data_store_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(168),
      Q => p_0_in25_in(8),
      R => '0'
    );
\data_store_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(169),
      Q => p_0_in25_in(9),
      R => '0'
    );
\data_store_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(16),
      Q => \p_0_in__0\(0),
      R => '0'
    );
\data_store_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(170),
      Q => p_0_in25_in(10),
      R => '0'
    );
\data_store_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(171),
      Q => p_0_in25_in(11),
      R => '0'
    );
\data_store_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(172),
      Q => p_0_in25_in(12),
      R => '0'
    );
\data_store_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(173),
      Q => p_0_in25_in(13),
      R => '0'
    );
\data_store_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(174),
      Q => p_0_in25_in(14),
      R => '0'
    );
\data_store_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(175),
      Q => p_0_in25_in(15),
      R => '0'
    );
\data_store_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(176),
      Q => p_0_in28_in(0),
      R => '0'
    );
\data_store_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(177),
      Q => p_0_in28_in(1),
      R => '0'
    );
\data_store_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(178),
      Q => p_0_in28_in(2),
      R => '0'
    );
\data_store_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(179),
      Q => p_0_in28_in(3),
      R => '0'
    );
\data_store_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(17),
      Q => \p_0_in__0\(1),
      R => '0'
    );
\data_store_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(180),
      Q => p_0_in28_in(4),
      R => '0'
    );
\data_store_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(181),
      Q => p_0_in28_in(5),
      R => '0'
    );
\data_store_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(182),
      Q => p_0_in28_in(6),
      R => '0'
    );
\data_store_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(183),
      Q => p_0_in28_in(7),
      R => '0'
    );
\data_store_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(184),
      Q => p_0_in28_in(8),
      R => '0'
    );
\data_store_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(185),
      Q => p_0_in28_in(9),
      R => '0'
    );
\data_store_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(186),
      Q => p_0_in28_in(10),
      R => '0'
    );
\data_store_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(187),
      Q => p_0_in28_in(11),
      R => '0'
    );
\data_store_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(188),
      Q => p_0_in28_in(12),
      R => '0'
    );
\data_store_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(189),
      Q => p_0_in28_in(13),
      R => '0'
    );
\data_store_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(18),
      Q => \p_0_in__0\(2),
      R => '0'
    );
\data_store_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(190),
      Q => p_0_in28_in(14),
      R => '0'
    );
\data_store_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(191),
      Q => p_0_in28_in(15),
      R => '0'
    );
\data_store_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(192),
      Q => p_0_in31_in(0),
      R => '0'
    );
\data_store_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(193),
      Q => p_0_in31_in(1),
      R => '0'
    );
\data_store_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(194),
      Q => p_0_in31_in(2),
      R => '0'
    );
\data_store_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(195),
      Q => p_0_in31_in(3),
      R => '0'
    );
\data_store_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(196),
      Q => p_0_in31_in(4),
      R => '0'
    );
\data_store_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(197),
      Q => p_0_in31_in(5),
      R => '0'
    );
\data_store_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(198),
      Q => p_0_in31_in(6),
      R => '0'
    );
\data_store_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(199),
      Q => p_0_in31_in(7),
      R => '0'
    );
\data_store_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(19),
      Q => \p_0_in__0\(3),
      R => '0'
    );
\data_store_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(1),
      Q => \data_store_reg_n_0_[1]\,
      R => '0'
    );
\data_store_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(200),
      Q => p_0_in31_in(8),
      R => '0'
    );
\data_store_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(201),
      Q => p_0_in31_in(9),
      R => '0'
    );
\data_store_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(202),
      Q => p_0_in31_in(10),
      R => '0'
    );
\data_store_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(203),
      Q => p_0_in31_in(11),
      R => '0'
    );
\data_store_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(204),
      Q => p_0_in31_in(12),
      R => '0'
    );
\data_store_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(205),
      Q => p_0_in31_in(13),
      R => '0'
    );
\data_store_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(206),
      Q => p_0_in31_in(14),
      R => '0'
    );
\data_store_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(207),
      Q => p_0_in31_in(15),
      R => '0'
    );
\data_store_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(208),
      Q => p_0_in34_in(0),
      R => '0'
    );
\data_store_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(209),
      Q => p_0_in34_in(1),
      R => '0'
    );
\data_store_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(20),
      Q => \p_0_in__0\(4),
      R => '0'
    );
\data_store_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(210),
      Q => p_0_in34_in(2),
      R => '0'
    );
\data_store_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(211),
      Q => p_0_in34_in(3),
      R => '0'
    );
\data_store_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(212),
      Q => p_0_in34_in(4),
      R => '0'
    );
\data_store_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(213),
      Q => p_0_in34_in(5),
      R => '0'
    );
\data_store_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(214),
      Q => p_0_in34_in(6),
      R => '0'
    );
\data_store_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(215),
      Q => p_0_in34_in(7),
      R => '0'
    );
\data_store_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(216),
      Q => p_0_in34_in(8),
      R => '0'
    );
\data_store_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(217),
      Q => p_0_in34_in(9),
      R => '0'
    );
\data_store_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(218),
      Q => p_0_in34_in(10),
      R => '0'
    );
\data_store_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(219),
      Q => p_0_in34_in(11),
      R => '0'
    );
\data_store_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(21),
      Q => \p_0_in__0\(5),
      R => '0'
    );
\data_store_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(220),
      Q => p_0_in34_in(12),
      R => '0'
    );
\data_store_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(221),
      Q => p_0_in34_in(13),
      R => '0'
    );
\data_store_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(222),
      Q => p_0_in34_in(14),
      R => '0'
    );
\data_store_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(223),
      Q => p_0_in34_in(15),
      R => '0'
    );
\data_store_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(224),
      Q => p_0_in37_in(0),
      R => '0'
    );
\data_store_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(225),
      Q => p_0_in37_in(1),
      R => '0'
    );
\data_store_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(226),
      Q => p_0_in37_in(2),
      R => '0'
    );
\data_store_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(227),
      Q => p_0_in37_in(3),
      R => '0'
    );
\data_store_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(228),
      Q => p_0_in37_in(4),
      R => '0'
    );
\data_store_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(229),
      Q => p_0_in37_in(5),
      R => '0'
    );
\data_store_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(22),
      Q => \p_0_in__0\(6),
      R => '0'
    );
\data_store_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(230),
      Q => p_0_in37_in(6),
      R => '0'
    );
\data_store_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(231),
      Q => p_0_in37_in(7),
      R => '0'
    );
\data_store_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(232),
      Q => p_0_in37_in(8),
      R => '0'
    );
\data_store_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(233),
      Q => p_0_in37_in(9),
      R => '0'
    );
\data_store_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(234),
      Q => p_0_in37_in(10),
      R => '0'
    );
\data_store_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(235),
      Q => p_0_in37_in(11),
      R => '0'
    );
\data_store_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(236),
      Q => p_0_in37_in(12),
      R => '0'
    );
\data_store_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(237),
      Q => p_0_in37_in(13),
      R => '0'
    );
\data_store_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(238),
      Q => p_0_in37_in(14),
      R => '0'
    );
\data_store_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(239),
      Q => p_0_in37_in(15),
      R => '0'
    );
\data_store_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(23),
      Q => \p_0_in__0\(7),
      R => '0'
    );
\data_store_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(240),
      Q => p_0_in40_in(0),
      R => '0'
    );
\data_store_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(241),
      Q => p_0_in40_in(1),
      R => '0'
    );
\data_store_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(242),
      Q => p_0_in40_in(2),
      R => '0'
    );
\data_store_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(243),
      Q => p_0_in40_in(3),
      R => '0'
    );
\data_store_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(244),
      Q => p_0_in40_in(4),
      R => '0'
    );
\data_store_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(245),
      Q => p_0_in40_in(5),
      R => '0'
    );
\data_store_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(246),
      Q => p_0_in40_in(6),
      R => '0'
    );
\data_store_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(247),
      Q => p_0_in40_in(7),
      R => '0'
    );
\data_store_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(248),
      Q => p_0_in40_in(8),
      R => '0'
    );
\data_store_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(249),
      Q => p_0_in40_in(9),
      R => '0'
    );
\data_store_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(24),
      Q => \p_0_in__0\(8),
      R => '0'
    );
\data_store_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(250),
      Q => p_0_in40_in(10),
      R => '0'
    );
\data_store_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(251),
      Q => p_0_in40_in(11),
      R => '0'
    );
\data_store_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(252),
      Q => p_0_in40_in(12),
      R => '0'
    );
\data_store_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(253),
      Q => p_0_in40_in(13),
      R => '0'
    );
\data_store_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(254),
      Q => p_0_in40_in(14),
      R => '0'
    );
\data_store_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(255),
      Q => p_0_in40_in(15),
      R => '0'
    );
\data_store_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(25),
      Q => \p_0_in__0\(9),
      R => '0'
    );
\data_store_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(26),
      Q => \p_0_in__0\(10),
      R => '0'
    );
\data_store_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(27),
      Q => \p_0_in__0\(11),
      R => '0'
    );
\data_store_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(28),
      Q => \p_0_in__0\(12),
      R => '0'
    );
\data_store_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(29),
      Q => \p_0_in__0\(13),
      R => '0'
    );
\data_store_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(2),
      Q => \data_store_reg_n_0_[2]\,
      R => '0'
    );
\data_store_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(30),
      Q => \p_0_in__0\(14),
      R => '0'
    );
\data_store_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(31),
      Q => \p_0_in__0\(15),
      R => '0'
    );
\data_store_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(32),
      Q => p_0_in1_in(0),
      R => '0'
    );
\data_store_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(33),
      Q => p_0_in1_in(1),
      R => '0'
    );
\data_store_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(34),
      Q => p_0_in1_in(2),
      R => '0'
    );
\data_store_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(35),
      Q => p_0_in1_in(3),
      R => '0'
    );
\data_store_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(36),
      Q => p_0_in1_in(4),
      R => '0'
    );
\data_store_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(37),
      Q => p_0_in1_in(5),
      R => '0'
    );
\data_store_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(38),
      Q => p_0_in1_in(6),
      R => '0'
    );
\data_store_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(39),
      Q => p_0_in1_in(7),
      R => '0'
    );
\data_store_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(3),
      Q => \data_store_reg_n_0_[3]\,
      R => '0'
    );
\data_store_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(40),
      Q => p_0_in1_in(8),
      R => '0'
    );
\data_store_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(41),
      Q => p_0_in1_in(9),
      R => '0'
    );
\data_store_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(42),
      Q => p_0_in1_in(10),
      R => '0'
    );
\data_store_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(43),
      Q => p_0_in1_in(11),
      R => '0'
    );
\data_store_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(44),
      Q => p_0_in1_in(12),
      R => '0'
    );
\data_store_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(45),
      Q => p_0_in1_in(13),
      R => '0'
    );
\data_store_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(46),
      Q => p_0_in1_in(14),
      R => '0'
    );
\data_store_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(47),
      Q => p_0_in1_in(15),
      R => '0'
    );
\data_store_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(48),
      Q => p_0_in4_in(0),
      R => '0'
    );
\data_store_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(49),
      Q => p_0_in4_in(1),
      R => '0'
    );
\data_store_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(4),
      Q => \data_store_reg_n_0_[4]\,
      R => '0'
    );
\data_store_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(50),
      Q => p_0_in4_in(2),
      R => '0'
    );
\data_store_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(51),
      Q => p_0_in4_in(3),
      R => '0'
    );
\data_store_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(52),
      Q => p_0_in4_in(4),
      R => '0'
    );
\data_store_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(53),
      Q => p_0_in4_in(5),
      R => '0'
    );
\data_store_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(54),
      Q => p_0_in4_in(6),
      R => '0'
    );
\data_store_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(55),
      Q => p_0_in4_in(7),
      R => '0'
    );
\data_store_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(56),
      Q => p_0_in4_in(8),
      R => '0'
    );
\data_store_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(57),
      Q => p_0_in4_in(9),
      R => '0'
    );
\data_store_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(58),
      Q => p_0_in4_in(10),
      R => '0'
    );
\data_store_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(59),
      Q => p_0_in4_in(11),
      R => '0'
    );
\data_store_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(5),
      Q => \data_store_reg_n_0_[5]\,
      R => '0'
    );
\data_store_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(60),
      Q => p_0_in4_in(12),
      R => '0'
    );
\data_store_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(61),
      Q => p_0_in4_in(13),
      R => '0'
    );
\data_store_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(62),
      Q => p_0_in4_in(14),
      R => '0'
    );
\data_store_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(63),
      Q => p_0_in4_in(15),
      R => '0'
    );
\data_store_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(64),
      Q => p_0_in7_in(0),
      R => '0'
    );
\data_store_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(65),
      Q => p_0_in7_in(1),
      R => '0'
    );
\data_store_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(66),
      Q => p_0_in7_in(2),
      R => '0'
    );
\data_store_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(67),
      Q => p_0_in7_in(3),
      R => '0'
    );
\data_store_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(68),
      Q => p_0_in7_in(4),
      R => '0'
    );
\data_store_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(69),
      Q => p_0_in7_in(5),
      R => '0'
    );
\data_store_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(6),
      Q => \data_store_reg_n_0_[6]\,
      R => '0'
    );
\data_store_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(70),
      Q => p_0_in7_in(6),
      R => '0'
    );
\data_store_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(71),
      Q => p_0_in7_in(7),
      R => '0'
    );
\data_store_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(72),
      Q => p_0_in7_in(8),
      R => '0'
    );
\data_store_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(73),
      Q => p_0_in7_in(9),
      R => '0'
    );
\data_store_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(74),
      Q => p_0_in7_in(10),
      R => '0'
    );
\data_store_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(75),
      Q => p_0_in7_in(11),
      R => '0'
    );
\data_store_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(76),
      Q => p_0_in7_in(12),
      R => '0'
    );
\data_store_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(77),
      Q => p_0_in7_in(13),
      R => '0'
    );
\data_store_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(78),
      Q => p_0_in7_in(14),
      R => '0'
    );
\data_store_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(79),
      Q => p_0_in7_in(15),
      R => '0'
    );
\data_store_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(7),
      Q => \data_store_reg_n_0_[7]\,
      R => '0'
    );
\data_store_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(80),
      Q => p_0_in10_in(0),
      R => '0'
    );
\data_store_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(81),
      Q => p_0_in10_in(1),
      R => '0'
    );
\data_store_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(82),
      Q => p_0_in10_in(2),
      R => '0'
    );
\data_store_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(83),
      Q => p_0_in10_in(3),
      R => '0'
    );
\data_store_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(84),
      Q => p_0_in10_in(4),
      R => '0'
    );
\data_store_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(85),
      Q => p_0_in10_in(5),
      R => '0'
    );
\data_store_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(86),
      Q => p_0_in10_in(6),
      R => '0'
    );
\data_store_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(87),
      Q => p_0_in10_in(7),
      R => '0'
    );
\data_store_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(88),
      Q => p_0_in10_in(8),
      R => '0'
    );
\data_store_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(89),
      Q => p_0_in10_in(9),
      R => '0'
    );
\data_store_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(8),
      Q => \data_store_reg_n_0_[8]\,
      R => '0'
    );
\data_store_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(90),
      Q => p_0_in10_in(10),
      R => '0'
    );
\data_store_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(91),
      Q => p_0_in10_in(11),
      R => '0'
    );
\data_store_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(92),
      Q => p_0_in10_in(12),
      R => '0'
    );
\data_store_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(93),
      Q => p_0_in10_in(13),
      R => '0'
    );
\data_store_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(94),
      Q => p_0_in10_in(14),
      R => '0'
    );
\data_store_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(95),
      Q => p_0_in10_in(15),
      R => '0'
    );
\data_store_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(96),
      Q => p_0_in13_in(0),
      R => '0'
    );
\data_store_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(97),
      Q => p_0_in13_in(1),
      R => '0'
    );
\data_store_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(98),
      Q => p_0_in13_in(2),
      R => '0'
    );
\data_store_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(99),
      Q => p_0_in13_in(3),
      R => '0'
    );
\data_store_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sample_clk,
      CE => '1',
      D => data_in(9),
      Q => \data_store_reg_n_0_[9]\,
      R => '0'
    );
\gen_reduce[0].reduce\: entity work.sampler_0_data_reduction
     port map (
      D(15) => \gen_reduce[0].reduce_n_1\,
      D(14) => \gen_reduce[0].reduce_n_2\,
      D(13) => \gen_reduce[0].reduce_n_3\,
      D(12) => \gen_reduce[0].reduce_n_4\,
      D(11) => \gen_reduce[0].reduce_n_5\,
      D(10) => \gen_reduce[0].reduce_n_6\,
      D(9) => \gen_reduce[0].reduce_n_7\,
      D(8) => \gen_reduce[0].reduce_n_8\,
      D(7) => \gen_reduce[0].reduce_n_9\,
      D(6) => \gen_reduce[0].reduce_n_10\,
      D(5) => \gen_reduce[0].reduce_n_11\,
      D(4) => \gen_reduce[0].reduce_n_12\,
      D(3) => \gen_reduce[0].reduce_n_13\,
      D(2) => \gen_reduce[0].reduce_n_14\,
      D(1) => \gen_reduce[0].reduce_n_15\,
      D(0) => \gen_reduce[0].reduce_n_16\,
      Q(63 downto 48) => p_0_in4_in(15 downto 0),
      Q(47 downto 32) => p_0_in1_in(15 downto 0),
      Q(31 downto 16) => \p_0_in__0\(15 downto 0),
      Q(15) => \data_store_reg_n_0_[15]\,
      Q(14) => \data_store_reg_n_0_[14]\,
      Q(13) => \data_store_reg_n_0_[13]\,
      Q(12) => \data_store_reg_n_0_[12]\,
      Q(11) => \data_store_reg_n_0_[11]\,
      Q(10) => \data_store_reg_n_0_[10]\,
      Q(9) => \data_store_reg_n_0_[9]\,
      Q(8) => \data_store_reg_n_0_[8]\,
      Q(7) => \data_store_reg_n_0_[7]\,
      Q(6) => \data_store_reg_n_0_[6]\,
      Q(5) => \data_store_reg_n_0_[5]\,
      Q(4) => \data_store_reg_n_0_[4]\,
      Q(3) => \data_store_reg_n_0_[3]\,
      Q(2) => \data_store_reg_n_0_[2]\,
      Q(1) => \data_store_reg_n_0_[1]\,
      Q(0) => \data_store_reg_n_0_[0]\,
      \data_diff_out_reg[2]_0\(1 downto 0) => \diff_pipeline[1]_25\(2 downto 1),
      \data_diff_out_reg[2]_1\ => \gen_reduce[0].reduce_n_35\,
      \data_diff_out_reg[3]_compressor_gen_reduce_c_0\ => \gen_reduce[0].reduce_n_0\,
      \data_diff_reg[2]\(2 downto 0) => data_diff(2 downto 0),
      data_in(15 downto 0) => data_in(63 downto 48),
      \data_out_reg[63]_0\(47 downto 0) => \data_pipeline[1]_26\(63 downto 16),
      \data_reduced_out_reg[31]\(15 downto 0) => \data_reduced_pipeline[1]_27\(15 downto 0),
      keyframe_next => keyframe_next,
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\ => \gen_reduce[2].reduce_n_99\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[10].reduce\: entity work.\sampler_0_data_reduction__parameterized9\
     port map (
      D(15) => \gen_reduce[10].reduce_n_52\,
      D(14) => \gen_reduce[10].reduce_n_53\,
      D(13) => \gen_reduce[10].reduce_n_54\,
      D(12) => \gen_reduce[10].reduce_n_55\,
      D(11) => \gen_reduce[10].reduce_n_56\,
      D(10) => \gen_reduce[10].reduce_n_57\,
      D(9) => \gen_reduce[10].reduce_n_58\,
      D(8) => \gen_reduce[10].reduce_n_59\,
      D(7) => \gen_reduce[10].reduce_n_60\,
      D(6) => \gen_reduce[10].reduce_n_61\,
      D(5) => \gen_reduce[10].reduce_n_62\,
      D(4) => \gen_reduce[10].reduce_n_63\,
      D(3) => \gen_reduce[10].reduce_n_64\,
      D(2) => \gen_reduce[10].reduce_n_65\,
      D(1) => \gen_reduce[10].reduce_n_66\,
      D(0) => \gen_reduce[10].reduce_n_67\,
      Q(15 downto 0) => p_0_in34_in(15 downto 0),
      \data_diff_out_reg[11]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__119_n_0\,
      \data_diff_out_reg[11]_compressor_gen_reduce_c_8_0\ => \gen_reduce_gate__119_rep_n_0\,
      \data_diff_out_reg[12]_rep\ => \gen_reduce[10].reduce_n_17\,
      \data_diff_out_reg[13]_compressor_gen_reduce_c_10\ => \gen_reduce[10].reduce_n_34\,
      data_in(15 downto 0) => data_in(223 downto 208),
      \data_out_reg[176]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__135_n_0\,
      \data_out_reg[177]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__134_n_0\,
      \data_out_reg[178]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__133_n_0\,
      \data_out_reg[179]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__132_n_0\,
      \data_out_reg[180]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__131_n_0\,
      \data_out_reg[181]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__130_n_0\,
      \data_out_reg[182]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__129_n_0\,
      \data_out_reg[183]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__128_n_0\,
      \data_out_reg[184]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__127_n_0\,
      \data_out_reg[185]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__126_n_0\,
      \data_out_reg[186]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__125_n_0\,
      \data_out_reg[187]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__124_n_0\,
      \data_out_reg[188]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__123_n_0\,
      \data_out_reg[189]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__122_n_0\,
      \data_out_reg[190]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__121_n_0\,
      \data_out_reg[191]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__120_n_0\,
      \data_out_reg[192]\ => \gen_reduce[10].reduce_n_33\,
      \data_out_reg[193]\ => \gen_reduce[10].reduce_n_32\,
      \data_out_reg[194]\ => \gen_reduce[10].reduce_n_31\,
      \data_out_reg[195]\ => \gen_reduce[10].reduce_n_30\,
      \data_out_reg[196]\ => \gen_reduce[10].reduce_n_29\,
      \data_out_reg[197]\ => \gen_reduce[10].reduce_n_28\,
      \data_out_reg[198]\ => \gen_reduce[10].reduce_n_27\,
      \data_out_reg[199]\ => \gen_reduce[10].reduce_n_26\,
      \data_out_reg[200]\ => \gen_reduce[10].reduce_n_25\,
      \data_out_reg[201]\ => \gen_reduce[10].reduce_n_24\,
      \data_out_reg[202]\ => \gen_reduce[10].reduce_n_23\,
      \data_out_reg[203]\ => \gen_reduce[10].reduce_n_22\,
      \data_out_reg[204]\ => \gen_reduce[10].reduce_n_21\,
      \data_out_reg[205]\ => \gen_reduce[10].reduce_n_20\,
      \data_out_reg[206]\ => \gen_reduce[10].reduce_n_19\,
      \data_out_reg[207]\ => \gen_reduce[10].reduce_n_18\,
      \data_out_reg[208]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_50\,
      \data_out_reg[209]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_49\,
      \data_out_reg[210]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_48\,
      \data_out_reg[211]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_47\,
      \data_out_reg[212]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_46\,
      \data_out_reg[213]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_45\,
      \data_out_reg[214]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_44\,
      \data_out_reg[215]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_43\,
      \data_out_reg[216]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_42\,
      \data_out_reg[217]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_41\,
      \data_out_reg[218]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_40\,
      \data_out_reg[219]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_39\,
      \data_out_reg[220]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_38\,
      \data_out_reg[221]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_37\,
      \data_out_reg[222]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_36\,
      \data_out_reg[223]_compressor_gen_reduce_c_9\ => \gen_reduce[10].reduce_n_35\,
      \data_pipeline[10]_14\(15 downto 0) => \data_pipeline[10]_14\(175 downto 160),
      \data_pipeline[11]_16\(15 downto 0) => \data_pipeline[11]_16\(191 downto 176),
      data_reduced_out(175 downto 0) => \data_reduced_pipeline[11]_40\(175 downto 0),
      \data_reduced_out_reg[159]_0\(159 downto 0) => \data_reduced_pipeline[10]_39\(159 downto 0),
      \data_reduced_out_reg[159]_1\(15) => \gen_reduce[9].reduce_n_52\,
      \data_reduced_out_reg[159]_1\(14) => \gen_reduce[9].reduce_n_53\,
      \data_reduced_out_reg[159]_1\(13) => \gen_reduce[9].reduce_n_54\,
      \data_reduced_out_reg[159]_1\(12) => \gen_reduce[9].reduce_n_55\,
      \data_reduced_out_reg[159]_1\(11) => \gen_reduce[9].reduce_n_56\,
      \data_reduced_out_reg[159]_1\(10) => \gen_reduce[9].reduce_n_57\,
      \data_reduced_out_reg[159]_1\(9) => \gen_reduce[9].reduce_n_58\,
      \data_reduced_out_reg[159]_1\(8) => \gen_reduce[9].reduce_n_59\,
      \data_reduced_out_reg[159]_1\(7) => \gen_reduce[9].reduce_n_60\,
      \data_reduced_out_reg[159]_1\(6) => \gen_reduce[9].reduce_n_61\,
      \data_reduced_out_reg[159]_1\(5) => \gen_reduce[9].reduce_n_62\,
      \data_reduced_out_reg[159]_1\(4) => \gen_reduce[9].reduce_n_63\,
      \data_reduced_out_reg[159]_1\(3) => \gen_reduce[9].reduce_n_64\,
      \data_reduced_out_reg[159]_1\(2) => \gen_reduce[9].reduce_n_65\,
      \data_reduced_out_reg[159]_1\(1) => \gen_reduce[9].reduce_n_66\,
      \data_reduced_out_reg[159]_1\(0) => \gen_reduce[9].reduce_n_67\,
      \data_reduced_out_reg[180]\ => \gen_reduce[10].reduce_n_51\,
      \data_store_reg[192]\ => \gen_reduce[9].reduce_n_51\,
      \data_store_reg[193]\ => \gen_reduce[9].reduce_n_50\,
      \data_store_reg[194]\ => \gen_reduce[9].reduce_n_49\,
      \data_store_reg[195]\ => \gen_reduce[9].reduce_n_48\,
      \data_store_reg[196]\ => \gen_reduce[9].reduce_n_47\,
      \data_store_reg[197]\ => \gen_reduce[9].reduce_n_46\,
      \data_store_reg[198]\ => \gen_reduce[9].reduce_n_45\,
      \data_store_reg[199]\ => \gen_reduce[9].reduce_n_44\,
      \data_store_reg[200]\ => \gen_reduce[9].reduce_n_43\,
      \data_store_reg[201]\ => \gen_reduce[9].reduce_n_42\,
      \data_store_reg[202]\ => \gen_reduce[9].reduce_n_41\,
      \data_store_reg[203]\ => \gen_reduce[9].reduce_n_40\,
      \data_store_reg[204]\ => \gen_reduce[9].reduce_n_39\,
      \data_store_reg[205]\ => \gen_reduce[9].reduce_n_38\,
      \data_store_reg[206]\ => \gen_reduce[9].reduce_n_37\,
      \data_store_reg[207]\ => \gen_reduce[9].reduce_n_36\,
      \diff_pipeline[10]_13\(0) => \diff_pipeline[10]_13\(10),
      \diff_pipeline[11]_15\(0) => \diff_pipeline[11]_15\(11),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[9].reduce_n_35\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \gen_reduce[11].reduce_n_17\,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => \gen_reduce[9].reduce_n_1\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[11].reduce\: entity work.\sampler_0_data_reduction__parameterized10\
     port map (
      D(15) => \gen_reduce[11].reduce_n_53\,
      D(14) => \gen_reduce[11].reduce_n_54\,
      D(13) => \gen_reduce[11].reduce_n_55\,
      D(12) => \gen_reduce[11].reduce_n_56\,
      D(11) => \gen_reduce[11].reduce_n_57\,
      D(10) => \gen_reduce[11].reduce_n_58\,
      D(9) => \gen_reduce[11].reduce_n_59\,
      D(8) => \gen_reduce[11].reduce_n_60\,
      D(7) => \gen_reduce[11].reduce_n_61\,
      D(6) => \gen_reduce[11].reduce_n_62\,
      D(5) => \gen_reduce[11].reduce_n_63\,
      D(4) => \gen_reduce[11].reduce_n_64\,
      D(3) => \gen_reduce[11].reduce_n_65\,
      D(2) => \gen_reduce[11].reduce_n_66\,
      D(1) => \gen_reduce[11].reduce_n_67\,
      D(0) => \gen_reduce[11].reduce_n_68\,
      Q(15 downto 0) => p_0_in37_in(15 downto 0),
      \data_diff_out_reg[11]_rep\ => \gen_reduce[10].reduce_n_51\,
      \data_diff_out_reg[12]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__136_n_0\,
      \data_diff_out_reg[12]_compressor_gen_reduce_c_9_0\ => \gen_reduce_gate__136_rep_n_0\,
      \data_diff_out_reg[13]_rep\ => \gen_reduce[11].reduce_n_18\,
      \data_diff_out_reg[14]_compressor_gen_reduce_c_11\ => \gen_reduce[11].reduce_n_35\,
      data_in(15 downto 0) => data_in(239 downto 224),
      \data_out_reg[192]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__152_n_0\,
      \data_out_reg[193]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__151_n_0\,
      \data_out_reg[194]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__150_n_0\,
      \data_out_reg[195]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__149_n_0\,
      \data_out_reg[196]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__148_n_0\,
      \data_out_reg[197]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__147_n_0\,
      \data_out_reg[198]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__146_n_0\,
      \data_out_reg[199]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__145_n_0\,
      \data_out_reg[200]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__144_n_0\,
      \data_out_reg[201]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__143_n_0\,
      \data_out_reg[202]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__142_n_0\,
      \data_out_reg[203]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__141_n_0\,
      \data_out_reg[204]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__140_n_0\,
      \data_out_reg[205]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__139_n_0\,
      \data_out_reg[206]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__138_n_0\,
      \data_out_reg[207]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__137_n_0\,
      \data_out_reg[208]\ => \gen_reduce[11].reduce_n_34\,
      \data_out_reg[209]\ => \gen_reduce[11].reduce_n_33\,
      \data_out_reg[210]\ => \gen_reduce[11].reduce_n_32\,
      \data_out_reg[211]\ => \gen_reduce[11].reduce_n_31\,
      \data_out_reg[212]\ => \gen_reduce[11].reduce_n_30\,
      \data_out_reg[213]\ => \gen_reduce[11].reduce_n_29\,
      \data_out_reg[214]\ => \gen_reduce[11].reduce_n_28\,
      \data_out_reg[215]\ => \gen_reduce[11].reduce_n_27\,
      \data_out_reg[216]\ => \gen_reduce[11].reduce_n_26\,
      \data_out_reg[217]\ => \gen_reduce[11].reduce_n_25\,
      \data_out_reg[218]\ => \gen_reduce[11].reduce_n_24\,
      \data_out_reg[219]\ => \gen_reduce[11].reduce_n_23\,
      \data_out_reg[220]\ => \gen_reduce[11].reduce_n_22\,
      \data_out_reg[221]\ => \gen_reduce[11].reduce_n_21\,
      \data_out_reg[222]\ => \gen_reduce[11].reduce_n_20\,
      \data_out_reg[223]\ => \gen_reduce[11].reduce_n_19\,
      \data_out_reg[224]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_51\,
      \data_out_reg[225]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_50\,
      \data_out_reg[226]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_49\,
      \data_out_reg[227]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_48\,
      \data_out_reg[228]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_47\,
      \data_out_reg[229]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_46\,
      \data_out_reg[230]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_45\,
      \data_out_reg[231]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_44\,
      \data_out_reg[232]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_43\,
      \data_out_reg[233]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_42\,
      \data_out_reg[234]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_41\,
      \data_out_reg[235]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_40\,
      \data_out_reg[236]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_39\,
      \data_out_reg[237]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_38\,
      \data_out_reg[238]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_37\,
      \data_out_reg[239]_compressor_gen_reduce_c_10\ => \gen_reduce[11].reduce_n_36\,
      \data_pipeline[11]_16\(15 downto 0) => \data_pipeline[11]_16\(191 downto 176),
      \data_pipeline[12]_18\(15 downto 0) => \data_pipeline[12]_18\(207 downto 192),
      data_reduced_out(191 downto 0) => \data_reduced_pipeline[12]_41\(191 downto 0),
      \data_reduced_out_reg[0]_0\ => \gen_reduce[11].reduce_n_17\,
      \data_reduced_out_reg[175]_0\(175 downto 0) => \data_reduced_pipeline[11]_40\(175 downto 0),
      \data_reduced_out_reg[175]_1\(15) => \gen_reduce[10].reduce_n_52\,
      \data_reduced_out_reg[175]_1\(14) => \gen_reduce[10].reduce_n_53\,
      \data_reduced_out_reg[175]_1\(13) => \gen_reduce[10].reduce_n_54\,
      \data_reduced_out_reg[175]_1\(12) => \gen_reduce[10].reduce_n_55\,
      \data_reduced_out_reg[175]_1\(11) => \gen_reduce[10].reduce_n_56\,
      \data_reduced_out_reg[175]_1\(10) => \gen_reduce[10].reduce_n_57\,
      \data_reduced_out_reg[175]_1\(9) => \gen_reduce[10].reduce_n_58\,
      \data_reduced_out_reg[175]_1\(8) => \gen_reduce[10].reduce_n_59\,
      \data_reduced_out_reg[175]_1\(7) => \gen_reduce[10].reduce_n_60\,
      \data_reduced_out_reg[175]_1\(6) => \gen_reduce[10].reduce_n_61\,
      \data_reduced_out_reg[175]_1\(5) => \gen_reduce[10].reduce_n_62\,
      \data_reduced_out_reg[175]_1\(4) => \gen_reduce[10].reduce_n_63\,
      \data_reduced_out_reg[175]_1\(3) => \gen_reduce[10].reduce_n_64\,
      \data_reduced_out_reg[175]_1\(2) => \gen_reduce[10].reduce_n_65\,
      \data_reduced_out_reg[175]_1\(1) => \gen_reduce[10].reduce_n_66\,
      \data_reduced_out_reg[175]_1\(0) => \gen_reduce[10].reduce_n_67\,
      \data_reduced_out_reg[197]\ => \gen_reduce[11].reduce_n_52\,
      \data_store_reg[208]\ => \gen_reduce[10].reduce_n_50\,
      \data_store_reg[209]\ => \gen_reduce[10].reduce_n_49\,
      \data_store_reg[210]\ => \gen_reduce[10].reduce_n_48\,
      \data_store_reg[211]\ => \gen_reduce[10].reduce_n_47\,
      \data_store_reg[212]\ => \gen_reduce[10].reduce_n_46\,
      \data_store_reg[213]\ => \gen_reduce[10].reduce_n_45\,
      \data_store_reg[214]\ => \gen_reduce[10].reduce_n_44\,
      \data_store_reg[215]\ => \gen_reduce[10].reduce_n_43\,
      \data_store_reg[216]\ => \gen_reduce[10].reduce_n_42\,
      \data_store_reg[217]\ => \gen_reduce[10].reduce_n_41\,
      \data_store_reg[218]\ => \gen_reduce[10].reduce_n_40\,
      \data_store_reg[219]\ => \gen_reduce[10].reduce_n_39\,
      \data_store_reg[220]\ => \gen_reduce[10].reduce_n_38\,
      \data_store_reg[221]\ => \gen_reduce[10].reduce_n_37\,
      \data_store_reg[222]\ => \gen_reduce[10].reduce_n_36\,
      \data_store_reg[223]\ => \gen_reduce[10].reduce_n_35\,
      \diff_pipeline[11]_15\(0) => \diff_pipeline[11]_15\(11),
      \diff_pipeline[12]_17\(0) => \diff_pipeline[12]_17\(12),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[10].reduce_n_34\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \gen_reduce[12].reduce_n_18\,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[12].reduce\: entity work.\sampler_0_data_reduction__parameterized11\
     port map (
      D(15) => \gen_reduce[12].reduce_n_54\,
      D(14) => \gen_reduce[12].reduce_n_55\,
      D(13) => \gen_reduce[12].reduce_n_56\,
      D(12) => \gen_reduce[12].reduce_n_57\,
      D(11) => \gen_reduce[12].reduce_n_58\,
      D(10) => \gen_reduce[12].reduce_n_59\,
      D(9) => \gen_reduce[12].reduce_n_60\,
      D(8) => \gen_reduce[12].reduce_n_61\,
      D(7) => \gen_reduce[12].reduce_n_62\,
      D(6) => \gen_reduce[12].reduce_n_63\,
      D(5) => \gen_reduce[12].reduce_n_64\,
      D(4) => \gen_reduce[12].reduce_n_65\,
      D(3) => \gen_reduce[12].reduce_n_66\,
      D(2) => \gen_reduce[12].reduce_n_67\,
      D(1) => \gen_reduce[12].reduce_n_68\,
      D(0) => \gen_reduce[12].reduce_n_69\,
      Q(15 downto 0) => p_0_in40_in(15 downto 0),
      \data_diff_out_reg[12]_rep\ => \gen_reduce[11].reduce_n_52\,
      \data_diff_out_reg[13]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__153_n_0\,
      \data_diff_out_reg[13]_compressor_gen_reduce_c_10_0\ => \gen_reduce_gate__153_rep_n_0\,
      \data_diff_out_reg[14]_rep\ => \gen_reduce[12].reduce_n_19\,
      \data_diff_out_reg[15]_compressor_gen_reduce_c_12\ => \gen_reduce[12].reduce_n_36\,
      data_in(15 downto 0) => data_in(255 downto 240),
      \data_out_reg[208]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__169_n_0\,
      \data_out_reg[209]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__168_n_0\,
      \data_out_reg[210]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__167_n_0\,
      \data_out_reg[211]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__166_n_0\,
      \data_out_reg[212]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__165_n_0\,
      \data_out_reg[213]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__164_n_0\,
      \data_out_reg[214]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__163_n_0\,
      \data_out_reg[215]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__162_n_0\,
      \data_out_reg[216]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__161_n_0\,
      \data_out_reg[217]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__160_n_0\,
      \data_out_reg[218]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__159_n_0\,
      \data_out_reg[219]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__158_n_0\,
      \data_out_reg[220]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__157_n_0\,
      \data_out_reg[221]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__156_n_0\,
      \data_out_reg[222]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__155_n_0\,
      \data_out_reg[223]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__154_n_0\,
      \data_out_reg[224]\ => \gen_reduce[12].reduce_n_35\,
      \data_out_reg[225]\ => \gen_reduce[12].reduce_n_34\,
      \data_out_reg[226]\ => \gen_reduce[12].reduce_n_33\,
      \data_out_reg[227]\ => \gen_reduce[12].reduce_n_32\,
      \data_out_reg[228]\ => \gen_reduce[12].reduce_n_31\,
      \data_out_reg[229]\ => \gen_reduce[12].reduce_n_30\,
      \data_out_reg[230]\ => \gen_reduce[12].reduce_n_29\,
      \data_out_reg[231]\ => \gen_reduce[12].reduce_n_28\,
      \data_out_reg[232]\ => \gen_reduce[12].reduce_n_27\,
      \data_out_reg[233]\ => \gen_reduce[12].reduce_n_26\,
      \data_out_reg[234]\ => \gen_reduce[12].reduce_n_25\,
      \data_out_reg[235]\ => \gen_reduce[12].reduce_n_24\,
      \data_out_reg[236]\ => \gen_reduce[12].reduce_n_23\,
      \data_out_reg[237]\ => \gen_reduce[12].reduce_n_22\,
      \data_out_reg[238]\ => \gen_reduce[12].reduce_n_21\,
      \data_out_reg[239]\ => \gen_reduce[12].reduce_n_20\,
      \data_out_reg[240]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_52\,
      \data_out_reg[241]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_51\,
      \data_out_reg[242]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_50\,
      \data_out_reg[243]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_49\,
      \data_out_reg[244]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_48\,
      \data_out_reg[245]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_47\,
      \data_out_reg[246]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_46\,
      \data_out_reg[247]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_45\,
      \data_out_reg[248]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_44\,
      \data_out_reg[249]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_43\,
      \data_out_reg[250]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_42\,
      \data_out_reg[251]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_41\,
      \data_out_reg[252]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_40\,
      \data_out_reg[253]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_39\,
      \data_out_reg[254]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_38\,
      \data_out_reg[255]_compressor_gen_reduce_c_11\ => \gen_reduce[12].reduce_n_37\,
      \data_pipeline[12]_18\(15 downto 0) => \data_pipeline[12]_18\(207 downto 192),
      \data_pipeline[13]_20\(15 downto 0) => \data_pipeline[13]_20\(223 downto 208),
      data_reduced_out(207 downto 0) => \data_reduced_pipeline[13]_42\(207 downto 0),
      \data_reduced_out_reg[0]_0\ => \gen_reduce[12].reduce_n_18\,
      \data_reduced_out_reg[191]_0\(191 downto 0) => \data_reduced_pipeline[12]_41\(191 downto 0),
      \data_reduced_out_reg[191]_1\(15) => \gen_reduce[11].reduce_n_53\,
      \data_reduced_out_reg[191]_1\(14) => \gen_reduce[11].reduce_n_54\,
      \data_reduced_out_reg[191]_1\(13) => \gen_reduce[11].reduce_n_55\,
      \data_reduced_out_reg[191]_1\(12) => \gen_reduce[11].reduce_n_56\,
      \data_reduced_out_reg[191]_1\(11) => \gen_reduce[11].reduce_n_57\,
      \data_reduced_out_reg[191]_1\(10) => \gen_reduce[11].reduce_n_58\,
      \data_reduced_out_reg[191]_1\(9) => \gen_reduce[11].reduce_n_59\,
      \data_reduced_out_reg[191]_1\(8) => \gen_reduce[11].reduce_n_60\,
      \data_reduced_out_reg[191]_1\(7) => \gen_reduce[11].reduce_n_61\,
      \data_reduced_out_reg[191]_1\(6) => \gen_reduce[11].reduce_n_62\,
      \data_reduced_out_reg[191]_1\(5) => \gen_reduce[11].reduce_n_63\,
      \data_reduced_out_reg[191]_1\(4) => \gen_reduce[11].reduce_n_64\,
      \data_reduced_out_reg[191]_1\(3) => \gen_reduce[11].reduce_n_65\,
      \data_reduced_out_reg[191]_1\(2) => \gen_reduce[11].reduce_n_66\,
      \data_reduced_out_reg[191]_1\(1) => \gen_reduce[11].reduce_n_67\,
      \data_reduced_out_reg[191]_1\(0) => \gen_reduce[11].reduce_n_68\,
      \data_reduced_out_reg[213]\ => \gen_reduce[12].reduce_n_53\,
      \data_reduced_out_reg[47]_0\ => \gen_reduce[12].reduce_n_1\,
      \data_store_reg[224]\ => \gen_reduce[11].reduce_n_51\,
      \data_store_reg[225]\ => \gen_reduce[11].reduce_n_50\,
      \data_store_reg[226]\ => \gen_reduce[11].reduce_n_49\,
      \data_store_reg[227]\ => \gen_reduce[11].reduce_n_48\,
      \data_store_reg[228]\ => \gen_reduce[11].reduce_n_47\,
      \data_store_reg[229]\ => \gen_reduce[11].reduce_n_46\,
      \data_store_reg[230]\ => \gen_reduce[11].reduce_n_45\,
      \data_store_reg[231]\ => \gen_reduce[11].reduce_n_44\,
      \data_store_reg[232]\ => \gen_reduce[11].reduce_n_43\,
      \data_store_reg[233]\ => \gen_reduce[11].reduce_n_42\,
      \data_store_reg[234]\ => \gen_reduce[11].reduce_n_41\,
      \data_store_reg[235]\ => \gen_reduce[11].reduce_n_40\,
      \data_store_reg[236]\ => \gen_reduce[11].reduce_n_39\,
      \data_store_reg[237]\ => \gen_reduce[11].reduce_n_38\,
      \data_store_reg[238]\ => \gen_reduce[11].reduce_n_37\,
      \data_store_reg[239]\ => \gen_reduce[11].reduce_n_36\,
      \diff_pipeline[12]_17\(0) => \diff_pipeline[12]_17\(12),
      \diff_pipeline[13]_19\(0) => \diff_pipeline[13]_19\(13),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[11].reduce_n_35\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[13].reduce\: entity work.\sampler_0_data_reduction__parameterized12\
     port map (
      D(15) => \gen_reduce[13].reduce_n_50\,
      D(14) => \gen_reduce[13].reduce_n_51\,
      D(13) => \gen_reduce[13].reduce_n_52\,
      D(12) => \gen_reduce[13].reduce_n_53\,
      D(11) => \gen_reduce[13].reduce_n_54\,
      D(10) => \gen_reduce[13].reduce_n_55\,
      D(9) => \gen_reduce[13].reduce_n_56\,
      D(8) => \gen_reduce[13].reduce_n_57\,
      D(7) => \gen_reduce[13].reduce_n_58\,
      D(6) => \gen_reduce[13].reduce_n_59\,
      D(5) => \gen_reduce[13].reduce_n_60\,
      D(4) => \gen_reduce[13].reduce_n_61\,
      D(3) => \gen_reduce[13].reduce_n_62\,
      D(2) => \gen_reduce[13].reduce_n_63\,
      D(1) => \gen_reduce[13].reduce_n_64\,
      D(0) => \gen_reduce[13].reduce_n_65\,
      Q(0) => data_diff(0),
      data_diff_out(0) => \diff_pipeline[2]_28\(2),
      \data_diff_out_reg[0]_compressor_gen_reduce_c_12\ => \gen_reduce[13].reduce_n_48\,
      \data_diff_out_reg[10]_compressor_gen_reduce_c_2\ => \gen_reduce[13].reduce_n_38\,
      \data_diff_out_reg[11]_compressor_gen_reduce_c_1\ => \gen_reduce[13].reduce_n_37\,
      \data_diff_out_reg[12]_compressor_gen_reduce_c_0\ => \gen_reduce[13].reduce_n_36\,
      \data_diff_out_reg[13]_rep\ => \gen_reduce[12].reduce_n_53\,
      \data_diff_out_reg[14]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__170_n_0\,
      \data_diff_out_reg[14]_compressor_gen_reduce_c_11_0\ => \gen_reduce_gate__170_rep_n_0\,
      \data_diff_out_reg[15]_rep__0\ => \gen_reduce[13].reduce_n_19\,
      \data_diff_out_reg[1]\(0) => \diff_pipeline[1]_25\(1),
      \data_diff_out_reg[1]_compressor_gen_reduce_c_11\ => \gen_reduce[13].reduce_n_47\,
      \data_diff_out_reg[2]_compressor_gen_reduce_c_10\ => \gen_reduce[13].reduce_n_46\,
      \data_diff_out_reg[3]_compressor_gen_reduce_c_9\ => \gen_reduce[13].reduce_n_45\,
      \data_diff_out_reg[4]_compressor_gen_reduce_c_8\ => \gen_reduce[13].reduce_n_44\,
      \data_diff_out_reg[5]_compressor_gen_reduce_c_7\ => \gen_reduce[13].reduce_n_43\,
      \data_diff_out_reg[6]_compressor_gen_reduce_c_6\ => \gen_reduce[13].reduce_n_42\,
      \data_diff_out_reg[7]_compressor_gen_reduce_c_5\ => \gen_reduce[13].reduce_n_41\,
      \data_diff_out_reg[8]_compressor_gen_reduce_c_4\ => \gen_reduce[13].reduce_n_40\,
      \data_diff_out_reg[9]_compressor_gen_reduce_c_3\ => \gen_reduce[13].reduce_n_39\,
      \data_out_reg[224]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__186_n_0\,
      \data_out_reg[225]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__185_n_0\,
      \data_out_reg[226]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__184_n_0\,
      \data_out_reg[227]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__183_n_0\,
      \data_out_reg[228]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__182_n_0\,
      \data_out_reg[229]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__181_n_0\,
      \data_out_reg[230]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__180_n_0\,
      \data_out_reg[231]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__179_n_0\,
      \data_out_reg[232]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__178_n_0\,
      \data_out_reg[233]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__177_n_0\,
      \data_out_reg[234]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__176_n_0\,
      \data_out_reg[235]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__175_n_0\,
      \data_out_reg[236]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__174_n_0\,
      \data_out_reg[237]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__173_n_0\,
      \data_out_reg[238]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__172_n_0\,
      \data_out_reg[239]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__171_n_0\,
      \data_out_reg[240]\ => \gen_reduce[13].reduce_n_35\,
      \data_out_reg[241]\ => \gen_reduce[13].reduce_n_34\,
      \data_out_reg[242]\ => \gen_reduce[13].reduce_n_33\,
      \data_out_reg[243]\ => \gen_reduce[13].reduce_n_32\,
      \data_out_reg[244]\ => \gen_reduce[13].reduce_n_31\,
      \data_out_reg[245]\ => \gen_reduce[13].reduce_n_30\,
      \data_out_reg[246]\ => \gen_reduce[13].reduce_n_29\,
      \data_out_reg[247]\ => \gen_reduce[13].reduce_n_28\,
      \data_out_reg[248]\ => \gen_reduce[13].reduce_n_27\,
      \data_out_reg[249]\ => \gen_reduce[13].reduce_n_26\,
      \data_out_reg[250]\ => \gen_reduce[13].reduce_n_25\,
      \data_out_reg[251]\ => \gen_reduce[13].reduce_n_24\,
      \data_out_reg[252]\ => \gen_reduce[13].reduce_n_23\,
      \data_out_reg[253]\ => \gen_reduce[13].reduce_n_22\,
      \data_out_reg[254]\ => \gen_reduce[13].reduce_n_21\,
      \data_out_reg[255]\ => \gen_reduce[13].reduce_n_20\,
      \data_pipeline[13]_20\(15 downto 0) => \data_pipeline[13]_20\(223 downto 208),
      \data_pipeline[14]_22\(15 downto 0) => \data_pipeline[14]_22\(239 downto 224),
      data_reduced_out(223 downto 0) => \data_reduced_pipeline[14]_43\(223 downto 0),
      \data_reduced_out_reg[207]_0\(207 downto 0) => \data_reduced_pipeline[13]_42\(207 downto 0),
      \data_reduced_out_reg[207]_1\(15) => \gen_reduce[12].reduce_n_54\,
      \data_reduced_out_reg[207]_1\(14) => \gen_reduce[12].reduce_n_55\,
      \data_reduced_out_reg[207]_1\(13) => \gen_reduce[12].reduce_n_56\,
      \data_reduced_out_reg[207]_1\(12) => \gen_reduce[12].reduce_n_57\,
      \data_reduced_out_reg[207]_1\(11) => \gen_reduce[12].reduce_n_58\,
      \data_reduced_out_reg[207]_1\(10) => \gen_reduce[12].reduce_n_59\,
      \data_reduced_out_reg[207]_1\(9) => \gen_reduce[12].reduce_n_60\,
      \data_reduced_out_reg[207]_1\(8) => \gen_reduce[12].reduce_n_61\,
      \data_reduced_out_reg[207]_1\(7) => \gen_reduce[12].reduce_n_62\,
      \data_reduced_out_reg[207]_1\(6) => \gen_reduce[12].reduce_n_63\,
      \data_reduced_out_reg[207]_1\(5) => \gen_reduce[12].reduce_n_64\,
      \data_reduced_out_reg[207]_1\(4) => \gen_reduce[12].reduce_n_65\,
      \data_reduced_out_reg[207]_1\(3) => \gen_reduce[12].reduce_n_66\,
      \data_reduced_out_reg[207]_1\(2) => \gen_reduce[12].reduce_n_67\,
      \data_reduced_out_reg[207]_1\(1) => \gen_reduce[12].reduce_n_68\,
      \data_reduced_out_reg[207]_1\(0) => \gen_reduce[12].reduce_n_69\,
      \data_reduced_out_reg[230]\ => \gen_reduce[13].reduce_n_49\,
      \data_reduced_out_reg[46]_0\ => \gen_reduce[13].reduce_n_2\,
      \data_store_reg[240]\ => \gen_reduce[12].reduce_n_52\,
      \data_store_reg[241]\ => \gen_reduce[12].reduce_n_51\,
      \data_store_reg[242]\ => \gen_reduce[12].reduce_n_50\,
      \data_store_reg[243]\ => \gen_reduce[12].reduce_n_49\,
      \data_store_reg[244]\ => \gen_reduce[12].reduce_n_48\,
      \data_store_reg[245]\ => \gen_reduce[12].reduce_n_47\,
      \data_store_reg[246]\ => \gen_reduce[12].reduce_n_46\,
      \data_store_reg[247]\ => \gen_reduce[12].reduce_n_45\,
      \data_store_reg[248]\ => \gen_reduce[12].reduce_n_44\,
      \data_store_reg[249]\ => \gen_reduce[12].reduce_n_43\,
      \data_store_reg[250]\ => \gen_reduce[12].reduce_n_42\,
      \data_store_reg[251]\ => \gen_reduce[12].reduce_n_41\,
      \data_store_reg[252]\ => \gen_reduce[12].reduce_n_40\,
      \data_store_reg[253]\ => \gen_reduce[12].reduce_n_39\,
      \data_store_reg[254]\ => \gen_reduce[12].reduce_n_38\,
      \data_store_reg[255]\ => \gen_reduce[12].reduce_n_37\,
      \diff_pipeline[10]_13\(0) => \diff_pipeline[10]_13\(10),
      \diff_pipeline[11]_15\(0) => \diff_pipeline[11]_15\(11),
      \diff_pipeline[12]_17\(0) => \diff_pipeline[12]_17\(12),
      \diff_pipeline[13]_19\(0) => \diff_pipeline[13]_19\(13),
      \diff_pipeline[14]_21\(1 downto 0) => \diff_pipeline[14]_21\(14 downto 13),
      \diff_pipeline[3]_0\(0) => \diff_pipeline[3]_0\(3),
      \diff_pipeline[4]_1\(0) => \diff_pipeline[4]_1\(4),
      \diff_pipeline[5]_3\(0) => \diff_pipeline[5]_3\(5),
      \diff_pipeline[6]_5\(0) => \diff_pipeline[6]_5\(6),
      \diff_pipeline[7]_7\(0) => \diff_pipeline[7]_7\(7),
      \diff_pipeline[8]_9\(0) => \diff_pipeline[8]_9\(8),
      \diff_pipeline[9]_11\(0) => \diff_pipeline[9]_11\(9),
      keyframe_next_reg => \gen_reduce[12].reduce_n_36\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\ => \gen_reduce[12].reduce_n_1\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[14].reduce\: entity work.\sampler_0_data_reduction__parameterized13\
     port map (
      D(15) => \gen_reduce[14].reduce_n_34\,
      D(14) => \gen_reduce[14].reduce_n_35\,
      D(13) => \gen_reduce[14].reduce_n_36\,
      D(12) => \gen_reduce[14].reduce_n_37\,
      D(11) => \gen_reduce[14].reduce_n_38\,
      D(10) => \gen_reduce[14].reduce_n_39\,
      D(9) => \gen_reduce[14].reduce_n_40\,
      D(8) => \gen_reduce[14].reduce_n_41\,
      D(7) => \gen_reduce[14].reduce_n_42\,
      D(6) => \gen_reduce[14].reduce_n_43\,
      D(5) => \gen_reduce[14].reduce_n_44\,
      D(4) => \gen_reduce[14].reduce_n_45\,
      D(3) => \gen_reduce[14].reduce_n_46\,
      D(2) => \gen_reduce[14].reduce_n_47\,
      D(1) => \gen_reduce[14].reduce_n_48\,
      D(0) => \gen_reduce[14].reduce_n_49\,
      \data_diff_out_reg[0]\ => \gen_reduce[14].reduce_n_31\,
      \data_diff_out_reg[10]\ => \gen_reduce[14].reduce_n_21\,
      \data_diff_out_reg[10]_0\ => \gen_reduce[13].reduce_n_38\,
      \data_diff_out_reg[11]\ => \gen_reduce[14].reduce_n_20\,
      \data_diff_out_reg[11]_0\ => \gen_reduce[13].reduce_n_37\,
      \data_diff_out_reg[12]\ => \gen_reduce[14].reduce_n_19\,
      \data_diff_out_reg[12]_0\ => \gen_reduce[13].reduce_n_36\,
      \data_diff_out_reg[14]_rep\ => \gen_reduce[13].reduce_n_49\,
      \data_diff_out_reg[15]_compressor_gen_reduce_c_12\ => \gen_reduce_gate__187_n_0\,
      \data_diff_out_reg[15]_compressor_gen_reduce_c_12_0\ => \gen_reduce_gate__187_rep_n_0\,
      \data_diff_out_reg[15]_compressor_gen_reduce_c_12_1\ => \gen_reduce_gate__187_rep__0_n_0\,
      \data_diff_out_reg[1]\ => \gen_reduce[14].reduce_n_30\,
      \data_diff_out_reg[1]_0\ => \gen_reduce[13].reduce_n_47\,
      \data_diff_out_reg[2]\ => \gen_reduce[14].reduce_n_29\,
      \data_diff_out_reg[2]_0\ => \gen_reduce[13].reduce_n_46\,
      \data_diff_out_reg[3]\ => \gen_reduce[14].reduce_n_28\,
      \data_diff_out_reg[3]_0\ => \gen_reduce[13].reduce_n_45\,
      \data_diff_out_reg[4]\ => \gen_reduce[14].reduce_n_27\,
      \data_diff_out_reg[4]_0\ => \gen_reduce[13].reduce_n_44\,
      \data_diff_out_reg[5]\ => \gen_reduce[14].reduce_n_26\,
      \data_diff_out_reg[5]_0\ => \gen_reduce[13].reduce_n_43\,
      \data_diff_out_reg[6]\ => \gen_reduce[14].reduce_n_25\,
      \data_diff_out_reg[6]_0\ => \gen_reduce[13].reduce_n_42\,
      \data_diff_out_reg[7]\ => \gen_reduce[14].reduce_n_24\,
      \data_diff_out_reg[7]_0\ => \gen_reduce[13].reduce_n_41\,
      \data_diff_out_reg[8]\ => \gen_reduce[14].reduce_n_23\,
      \data_diff_out_reg[8]_0\ => \gen_reduce[13].reduce_n_40\,
      \data_diff_out_reg[9]\ => \gen_reduce[14].reduce_n_22\,
      \data_diff_out_reg[9]_0\ => \gen_reduce[13].reduce_n_39\,
      \data_diff_reg[0]\ => \gen_reduce[13].reduce_n_48\,
      \data_out_reg[240]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__203_n_0\,
      \data_out_reg[241]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__202_n_0\,
      \data_out_reg[242]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__201_n_0\,
      \data_out_reg[243]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__200_n_0\,
      \data_out_reg[244]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__199_n_0\,
      \data_out_reg[245]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__198_n_0\,
      \data_out_reg[246]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__197_n_0\,
      \data_out_reg[247]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__196_n_0\,
      \data_out_reg[248]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__195_n_0\,
      \data_out_reg[249]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__194_n_0\,
      \data_out_reg[250]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__193_n_0\,
      \data_out_reg[251]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__192_n_0\,
      \data_out_reg[252]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__191_n_0\,
      \data_out_reg[253]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__190_n_0\,
      \data_out_reg[254]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__189_n_0\,
      \data_out_reg[255]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__188_n_0\,
      \data_pipeline[14]_22\(15 downto 0) => \data_pipeline[14]_22\(239 downto 224),
      \data_pipeline[15]_24\(15 downto 0) => \data_pipeline[15]_24\(255 downto 240),
      data_reduced_out(239 downto 0) => \data_reduced_pipeline[15]_44\(239 downto 0),
      \data_reduced_out_reg[128]_0\ => \gen_reduce[14].reduce_n_32\,
      \data_reduced_out_reg[223]_0\(223 downto 0) => \data_reduced_pipeline[14]_43\(223 downto 0),
      \data_reduced_out_reg[223]_1\(15) => \gen_reduce[13].reduce_n_50\,
      \data_reduced_out_reg[223]_1\(14) => \gen_reduce[13].reduce_n_51\,
      \data_reduced_out_reg[223]_1\(13) => \gen_reduce[13].reduce_n_52\,
      \data_reduced_out_reg[223]_1\(12) => \gen_reduce[13].reduce_n_53\,
      \data_reduced_out_reg[223]_1\(11) => \gen_reduce[13].reduce_n_54\,
      \data_reduced_out_reg[223]_1\(10) => \gen_reduce[13].reduce_n_55\,
      \data_reduced_out_reg[223]_1\(9) => \gen_reduce[13].reduce_n_56\,
      \data_reduced_out_reg[223]_1\(8) => \gen_reduce[13].reduce_n_57\,
      \data_reduced_out_reg[223]_1\(7) => \gen_reduce[13].reduce_n_58\,
      \data_reduced_out_reg[223]_1\(6) => \gen_reduce[13].reduce_n_59\,
      \data_reduced_out_reg[223]_1\(5) => \gen_reduce[13].reduce_n_60\,
      \data_reduced_out_reg[223]_1\(4) => \gen_reduce[13].reduce_n_61\,
      \data_reduced_out_reg[223]_1\(3) => \gen_reduce[13].reduce_n_62\,
      \data_reduced_out_reg[223]_1\(2) => \gen_reduce[13].reduce_n_63\,
      \data_reduced_out_reg[223]_1\(1) => \gen_reduce[13].reduce_n_64\,
      \data_reduced_out_reg[223]_1\(0) => \gen_reduce[13].reduce_n_65\,
      \data_reduced_out_reg[56]_0\ => \gen_reduce[14].reduce_n_33\,
      \diff_pipeline[14]_21\(1 downto 0) => \diff_pipeline[14]_21\(14 downto 13),
      \diff_pipeline[15]_23\(2 downto 0) => \diff_pipeline[15]_23\(15 downto 13),
      sample_clk => sample_clk,
      \state_reg[0]\ => \gen_reduce[15].reduce_n_275\,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => \gen_reduce[13].reduce_n_2\,
      \state_reg[0]_2\ => \gen_reduce[0].reduce_n_35\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[15].reduce\: entity work.\sampler_0_data_reduction__parameterized14\
     port map (
      D(15) => \gen_reduce[14].reduce_n_34\,
      D(14) => \gen_reduce[14].reduce_n_35\,
      D(13) => \gen_reduce[14].reduce_n_36\,
      D(12) => \gen_reduce[14].reduce_n_37\,
      D(11) => \gen_reduce[14].reduce_n_38\,
      D(10) => \gen_reduce[14].reduce_n_39\,
      D(9) => \gen_reduce[14].reduce_n_40\,
      D(8) => \gen_reduce[14].reduce_n_41\,
      D(7) => \gen_reduce[14].reduce_n_42\,
      D(6) => \gen_reduce[14].reduce_n_43\,
      D(5) => \gen_reduce[14].reduce_n_44\,
      D(4) => \gen_reduce[14].reduce_n_45\,
      D(3) => \gen_reduce[14].reduce_n_46\,
      D(2) => \gen_reduce[14].reduce_n_47\,
      D(1) => \gen_reduce[14].reduce_n_48\,
      D(0) => \gen_reduce[14].reduce_n_49\,
      \data_diff_out_reg[0]_compressor_gen_reduce_c_12\ => \gen_reduce_gate__216_n_0\,
      \data_diff_out_reg[10]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__206_n_0\,
      \data_diff_out_reg[11]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__205_n_0\,
      \data_diff_out_reg[12]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__204_n_0\,
      \data_diff_out_reg[15]_rep\ => \gen_reduce[14].reduce_n_32\,
      \data_diff_out_reg[15]_rep__0\ => \gen_reduce[14].reduce_n_33\,
      \data_diff_out_reg[1]_compressor_gen_reduce_c_11\ => \gen_reduce_gate__215_n_0\,
      \data_diff_out_reg[2]_compressor_gen_reduce_c_10\ => \gen_reduce_gate__214_n_0\,
      \data_diff_out_reg[3]_compressor_gen_reduce_c_9\ => \gen_reduce_gate__213_n_0\,
      \data_diff_out_reg[4]_compressor_gen_reduce_c_8\ => \gen_reduce_gate__212_n_0\,
      \data_diff_out_reg[5]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__211_n_0\,
      \data_diff_out_reg[6]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__210_n_0\,
      \data_diff_out_reg[7]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__209_n_0\,
      \data_diff_out_reg[8]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__208_n_0\,
      \data_diff_out_reg[9]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__207_n_0\,
      \data_pipeline[15]_24\(15 downto 0) => \data_pipeline[15]_24\(255 downto 240),
      data_reduced_out(239 downto 0) => \data_reduced_pipeline[15]_44\(239 downto 0),
      \data_reduced_out_reg[200]_0\ => \gen_reduce[15].reduce_n_275\,
      \data_reduced_out_reg[2]_0\ => \gen_reduce[15].reduce_n_272\,
      \diff_pipeline[15]_23\(2 downto 0) => \diff_pipeline[15]_23\(15 downto 13),
      din(271 downto 0) => din(271 downto 0),
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\ => \gen_reduce[0].reduce_n_35\,
      \state_reg[1]\ => \state_reg[1]\,
      wr_en => wr_en,
      wr_en_hold_reg => wr_en_hold_reg,
      wr_en_hold_reg_0 => wr_en_hold_reg_0
    );
\gen_reduce[1].reduce\: entity work.\sampler_0_data_reduction__parameterized0\
     port map (
      D(15) => \gen_reduce[1].reduce_n_18\,
      D(14) => \gen_reduce[1].reduce_n_19\,
      D(13) => \gen_reduce[1].reduce_n_20\,
      D(12) => \gen_reduce[1].reduce_n_21\,
      D(11) => \gen_reduce[1].reduce_n_22\,
      D(10) => \gen_reduce[1].reduce_n_23\,
      D(9) => \gen_reduce[1].reduce_n_24\,
      D(8) => \gen_reduce[1].reduce_n_25\,
      D(7) => \gen_reduce[1].reduce_n_26\,
      D(6) => \gen_reduce[1].reduce_n_27\,
      D(5) => \gen_reduce[1].reduce_n_28\,
      D(4) => \gen_reduce[1].reduce_n_29\,
      D(3) => \gen_reduce[1].reduce_n_30\,
      D(2) => \gen_reduce[1].reduce_n_31\,
      D(1) => \gen_reduce[1].reduce_n_32\,
      D(0) => \gen_reduce[1].reduce_n_33\,
      Q(15 downto 0) => p_0_in7_in(15 downto 0),
      data_diff_out(0) => \diff_pipeline[2]_28\(2),
      \data_diff_out_reg[2]_0\(1 downto 0) => \diff_pipeline[1]_25\(2 downto 1),
      \data_diff_out_reg[3]\ => \gen_reduce[1].reduce_n_0\,
      \data_diff_out_reg[4]_compressor_gen_reduce_c_1\ => \gen_reduce[1].reduce_n_1\,
      data_in(15 downto 0) => data_in(79 downto 64),
      data_out(31 downto 0) => \data_pipeline[2]_29\(63 downto 32),
      \data_out_reg[63]_0\(47 downto 0) => \data_pipeline[1]_26\(63 downto 16),
      \data_out_reg[64]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_17\,
      \data_out_reg[65]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_16\,
      \data_out_reg[66]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_15\,
      \data_out_reg[67]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_14\,
      \data_out_reg[68]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_13\,
      \data_out_reg[69]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_12\,
      \data_out_reg[70]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_11\,
      \data_out_reg[71]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_10\,
      \data_out_reg[72]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_9\,
      \data_out_reg[73]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_8\,
      \data_out_reg[74]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_7\,
      \data_out_reg[75]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_6\,
      \data_out_reg[76]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_5\,
      \data_out_reg[77]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_4\,
      \data_out_reg[78]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_3\,
      \data_out_reg[79]_compressor_gen_reduce_c_0\ => \gen_reduce[1].reduce_n_2\,
      data_reduced_out(31 downto 0) => \data_reduced_pipeline[2]_30\(31 downto 0),
      \data_reduced_out_reg[15]_0\(15 downto 0) => \data_reduced_pipeline[1]_27\(15 downto 0),
      \data_reduced_out_reg[15]_1\(15) => \gen_reduce[0].reduce_n_1\,
      \data_reduced_out_reg[15]_1\(14) => \gen_reduce[0].reduce_n_2\,
      \data_reduced_out_reg[15]_1\(13) => \gen_reduce[0].reduce_n_3\,
      \data_reduced_out_reg[15]_1\(12) => \gen_reduce[0].reduce_n_4\,
      \data_reduced_out_reg[15]_1\(11) => \gen_reduce[0].reduce_n_5\,
      \data_reduced_out_reg[15]_1\(10) => \gen_reduce[0].reduce_n_6\,
      \data_reduced_out_reg[15]_1\(9) => \gen_reduce[0].reduce_n_7\,
      \data_reduced_out_reg[15]_1\(8) => \gen_reduce[0].reduce_n_8\,
      \data_reduced_out_reg[15]_1\(7) => \gen_reduce[0].reduce_n_9\,
      \data_reduced_out_reg[15]_1\(6) => \gen_reduce[0].reduce_n_10\,
      \data_reduced_out_reg[15]_1\(5) => \gen_reduce[0].reduce_n_11\,
      \data_reduced_out_reg[15]_1\(4) => \gen_reduce[0].reduce_n_12\,
      \data_reduced_out_reg[15]_1\(3) => \gen_reduce[0].reduce_n_13\,
      \data_reduced_out_reg[15]_1\(2) => \gen_reduce[0].reduce_n_14\,
      \data_reduced_out_reg[15]_1\(1) => \gen_reduce[0].reduce_n_15\,
      \data_reduced_out_reg[15]_1\(0) => \gen_reduce[0].reduce_n_16\,
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[0].reduce_n_0\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \gen_reduce[0].reduce_n_35\,
      \state_reg[0]_0\ => \gen_reduce[2].reduce_n_99\
    );
\gen_reduce[2].reduce\: entity work.\sampler_0_data_reduction__parameterized1\
     port map (
      D(15) => \gen_reduce[2].reduce_n_35\,
      D(14) => \gen_reduce[2].reduce_n_36\,
      D(13) => \gen_reduce[2].reduce_n_37\,
      D(12) => \gen_reduce[2].reduce_n_38\,
      D(11) => \gen_reduce[2].reduce_n_39\,
      D(10) => \gen_reduce[2].reduce_n_40\,
      D(9) => \gen_reduce[2].reduce_n_41\,
      D(8) => \gen_reduce[2].reduce_n_42\,
      D(7) => \gen_reduce[2].reduce_n_43\,
      D(6) => \gen_reduce[2].reduce_n_44\,
      D(5) => \gen_reduce[2].reduce_n_45\,
      D(4) => \gen_reduce[2].reduce_n_46\,
      D(3) => \gen_reduce[2].reduce_n_47\,
      D(2) => \gen_reduce[2].reduce_n_48\,
      D(1) => \gen_reduce[2].reduce_n_49\,
      D(0) => \gen_reduce[2].reduce_n_50\,
      Q(15 downto 0) => p_0_in10_in(15 downto 0),
      data_diff_out(0) => \diff_pipeline[2]_28\(2),
      \data_diff_out_reg[3]_compressor_gen_reduce_c_0\ => gen_reduce_gate_n_0,
      \data_diff_out_reg[4]\ => \gen_reduce[2].reduce_n_1\,
      \data_diff_out_reg[5]_compressor_gen_reduce_c_2\ => \gen_reduce[2].reduce_n_18\,
      data_in(15 downto 0) => data_in(95 downto 80),
      data_out(15 downto 0) => \data_pipeline[3]_31\(63 downto 48),
      \data_out_reg[63]_0\(31 downto 0) => \data_pipeline[2]_29\(63 downto 32),
      \data_out_reg[64]\ => \gen_reduce[2].reduce_n_17\,
      \data_out_reg[65]\ => \gen_reduce[2].reduce_n_16\,
      \data_out_reg[66]\ => \gen_reduce[2].reduce_n_15\,
      \data_out_reg[67]\ => \gen_reduce[2].reduce_n_14\,
      \data_out_reg[68]\ => \gen_reduce[2].reduce_n_13\,
      \data_out_reg[69]\ => \gen_reduce[2].reduce_n_12\,
      \data_out_reg[70]\ => \gen_reduce[2].reduce_n_11\,
      \data_out_reg[71]\ => \gen_reduce[2].reduce_n_10\,
      \data_out_reg[72]\ => \gen_reduce[2].reduce_n_9\,
      \data_out_reg[73]\ => \gen_reduce[2].reduce_n_8\,
      \data_out_reg[74]\ => \gen_reduce[2].reduce_n_7\,
      \data_out_reg[75]\ => \gen_reduce[2].reduce_n_6\,
      \data_out_reg[76]\ => \gen_reduce[2].reduce_n_5\,
      \data_out_reg[77]\ => \gen_reduce[2].reduce_n_4\,
      \data_out_reg[78]\ => \gen_reduce[2].reduce_n_3\,
      \data_out_reg[79]\ => \gen_reduce[2].reduce_n_2\,
      \data_out_reg[80]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_34\,
      \data_out_reg[81]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_33\,
      \data_out_reg[82]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_32\,
      \data_out_reg[83]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_31\,
      \data_out_reg[84]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_30\,
      \data_out_reg[85]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_29\,
      \data_out_reg[86]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_28\,
      \data_out_reg[87]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_27\,
      \data_out_reg[88]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_26\,
      \data_out_reg[89]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_25\,
      \data_out_reg[90]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_24\,
      \data_out_reg[91]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_23\,
      \data_out_reg[92]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_22\,
      \data_out_reg[93]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_21\,
      \data_out_reg[94]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_20\,
      \data_out_reg[95]_compressor_gen_reduce_c_1\ => \gen_reduce[2].reduce_n_19\,
      data_reduced_out(47 downto 0) => \data_reduced_pipeline[3]_32\(47 downto 0),
      \data_reduced_out_reg[0]_0\ => \gen_reduce[2].reduce_n_99\,
      \data_reduced_out_reg[31]_0\(31 downto 0) => \data_reduced_pipeline[2]_30\(31 downto 0),
      \data_reduced_out_reg[31]_1\(15) => \gen_reduce[1].reduce_n_18\,
      \data_reduced_out_reg[31]_1\(14) => \gen_reduce[1].reduce_n_19\,
      \data_reduced_out_reg[31]_1\(13) => \gen_reduce[1].reduce_n_20\,
      \data_reduced_out_reg[31]_1\(12) => \gen_reduce[1].reduce_n_21\,
      \data_reduced_out_reg[31]_1\(11) => \gen_reduce[1].reduce_n_22\,
      \data_reduced_out_reg[31]_1\(10) => \gen_reduce[1].reduce_n_23\,
      \data_reduced_out_reg[31]_1\(9) => \gen_reduce[1].reduce_n_24\,
      \data_reduced_out_reg[31]_1\(8) => \gen_reduce[1].reduce_n_25\,
      \data_reduced_out_reg[31]_1\(7) => \gen_reduce[1].reduce_n_26\,
      \data_reduced_out_reg[31]_1\(6) => \gen_reduce[1].reduce_n_27\,
      \data_reduced_out_reg[31]_1\(5) => \gen_reduce[1].reduce_n_28\,
      \data_reduced_out_reg[31]_1\(4) => \gen_reduce[1].reduce_n_29\,
      \data_reduced_out_reg[31]_1\(3) => \gen_reduce[1].reduce_n_30\,
      \data_reduced_out_reg[31]_1\(2) => \gen_reduce[1].reduce_n_31\,
      \data_reduced_out_reg[31]_1\(1) => \gen_reduce[1].reduce_n_32\,
      \data_reduced_out_reg[31]_1\(0) => \gen_reduce[1].reduce_n_33\,
      \data_store_reg[64]\ => \gen_reduce[1].reduce_n_17\,
      \data_store_reg[65]\ => \gen_reduce[1].reduce_n_16\,
      \data_store_reg[66]\ => \gen_reduce[1].reduce_n_15\,
      \data_store_reg[67]\ => \gen_reduce[1].reduce_n_14\,
      \data_store_reg[68]\ => \gen_reduce[1].reduce_n_13\,
      \data_store_reg[69]\ => \gen_reduce[1].reduce_n_12\,
      \data_store_reg[70]\ => \gen_reduce[1].reduce_n_11\,
      \data_store_reg[71]\ => \gen_reduce[1].reduce_n_10\,
      \data_store_reg[72]\ => \gen_reduce[1].reduce_n_9\,
      \data_store_reg[73]\ => \gen_reduce[1].reduce_n_8\,
      \data_store_reg[74]\ => \gen_reduce[1].reduce_n_7\,
      \data_store_reg[75]\ => \gen_reduce[1].reduce_n_6\,
      \data_store_reg[76]\ => \gen_reduce[1].reduce_n_5\,
      \data_store_reg[77]\ => \gen_reduce[1].reduce_n_4\,
      \data_store_reg[78]\ => \gen_reduce[1].reduce_n_3\,
      \data_store_reg[79]\ => \gen_reduce[1].reduce_n_2\,
      \diff_pipeline[3]_0\(0) => \diff_pipeline[3]_0\(3),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[1].reduce_n_1\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \gen_reduce[4].reduce_n_1\,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[3].reduce\: entity work.\sampler_0_data_reduction__parameterized2\
     port map (
      D(15) => \gen_reduce[3].reduce_n_51\,
      D(14) => \gen_reduce[3].reduce_n_52\,
      D(13) => \gen_reduce[3].reduce_n_53\,
      D(12) => \gen_reduce[3].reduce_n_54\,
      D(11) => \gen_reduce[3].reduce_n_55\,
      D(10) => \gen_reduce[3].reduce_n_56\,
      D(9) => \gen_reduce[3].reduce_n_57\,
      D(8) => \gen_reduce[3].reduce_n_58\,
      D(7) => \gen_reduce[3].reduce_n_59\,
      D(6) => \gen_reduce[3].reduce_n_60\,
      D(5) => \gen_reduce[3].reduce_n_61\,
      D(4) => \gen_reduce[3].reduce_n_62\,
      D(3) => \gen_reduce[3].reduce_n_63\,
      D(2) => \gen_reduce[3].reduce_n_64\,
      D(1) => \gen_reduce[3].reduce_n_65\,
      D(0) => \gen_reduce[3].reduce_n_66\,
      Q(15 downto 0) => p_0_in13_in(15 downto 0),
      \data_diff_out_reg[4]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__0_n_0\,
      \data_diff_out_reg[5]\ => \gen_reduce[3].reduce_n_17\,
      \data_diff_out_reg[6]_compressor_gen_reduce_c_3\ => \gen_reduce[3].reduce_n_34\,
      data_in(15 downto 0) => data_in(111 downto 96),
      data_out(15 downto 0) => \data_pipeline[3]_31\(63 downto 48),
      \data_out_reg[100]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_46\,
      \data_out_reg[101]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_45\,
      \data_out_reg[102]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_44\,
      \data_out_reg[103]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_43\,
      \data_out_reg[104]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_42\,
      \data_out_reg[105]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_41\,
      \data_out_reg[106]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_40\,
      \data_out_reg[107]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_39\,
      \data_out_reg[108]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_38\,
      \data_out_reg[109]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_37\,
      \data_out_reg[110]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_36\,
      \data_out_reg[111]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_35\,
      \data_out_reg[64]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__16_n_0\,
      \data_out_reg[65]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__15_n_0\,
      \data_out_reg[66]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__14_n_0\,
      \data_out_reg[67]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__13_n_0\,
      \data_out_reg[68]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__12_n_0\,
      \data_out_reg[69]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__11_n_0\,
      \data_out_reg[70]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__10_n_0\,
      \data_out_reg[71]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__9_n_0\,
      \data_out_reg[72]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__8_n_0\,
      \data_out_reg[73]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__7_n_0\,
      \data_out_reg[74]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__6_n_0\,
      \data_out_reg[75]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__5_n_0\,
      \data_out_reg[76]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__4_n_0\,
      \data_out_reg[77]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__3_n_0\,
      \data_out_reg[78]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__2_n_0\,
      \data_out_reg[79]_compressor_gen_reduce_c_0\ => \gen_reduce_gate__1_n_0\,
      \data_out_reg[80]\ => \gen_reduce[3].reduce_n_33\,
      \data_out_reg[81]\ => \gen_reduce[3].reduce_n_32\,
      \data_out_reg[82]\ => \gen_reduce[3].reduce_n_31\,
      \data_out_reg[83]\ => \gen_reduce[3].reduce_n_30\,
      \data_out_reg[84]\ => \gen_reduce[3].reduce_n_29\,
      \data_out_reg[85]\ => \gen_reduce[3].reduce_n_28\,
      \data_out_reg[86]\ => \gen_reduce[3].reduce_n_27\,
      \data_out_reg[87]\ => \gen_reduce[3].reduce_n_26\,
      \data_out_reg[88]\ => \gen_reduce[3].reduce_n_25\,
      \data_out_reg[89]\ => \gen_reduce[3].reduce_n_24\,
      \data_out_reg[90]\ => \gen_reduce[3].reduce_n_23\,
      \data_out_reg[91]\ => \gen_reduce[3].reduce_n_22\,
      \data_out_reg[92]\ => \gen_reduce[3].reduce_n_21\,
      \data_out_reg[93]\ => \gen_reduce[3].reduce_n_20\,
      \data_out_reg[94]\ => \gen_reduce[3].reduce_n_19\,
      \data_out_reg[95]\ => \gen_reduce[3].reduce_n_18\,
      \data_out_reg[96]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_50\,
      \data_out_reg[97]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_49\,
      \data_out_reg[98]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_48\,
      \data_out_reg[99]_compressor_gen_reduce_c_2\ => \gen_reduce[3].reduce_n_47\,
      \data_pipeline[4]_2\(15 downto 0) => \data_pipeline[4]_2\(79 downto 64),
      data_reduced_out(63 downto 0) => \data_reduced_pipeline[4]_33\(63 downto 0),
      \data_reduced_out_reg[47]_0\(47 downto 0) => \data_reduced_pipeline[3]_32\(47 downto 0),
      \data_reduced_out_reg[47]_1\(15) => \gen_reduce[2].reduce_n_35\,
      \data_reduced_out_reg[47]_1\(14) => \gen_reduce[2].reduce_n_36\,
      \data_reduced_out_reg[47]_1\(13) => \gen_reduce[2].reduce_n_37\,
      \data_reduced_out_reg[47]_1\(12) => \gen_reduce[2].reduce_n_38\,
      \data_reduced_out_reg[47]_1\(11) => \gen_reduce[2].reduce_n_39\,
      \data_reduced_out_reg[47]_1\(10) => \gen_reduce[2].reduce_n_40\,
      \data_reduced_out_reg[47]_1\(9) => \gen_reduce[2].reduce_n_41\,
      \data_reduced_out_reg[47]_1\(8) => \gen_reduce[2].reduce_n_42\,
      \data_reduced_out_reg[47]_1\(7) => \gen_reduce[2].reduce_n_43\,
      \data_reduced_out_reg[47]_1\(6) => \gen_reduce[2].reduce_n_44\,
      \data_reduced_out_reg[47]_1\(5) => \gen_reduce[2].reduce_n_45\,
      \data_reduced_out_reg[47]_1\(4) => \gen_reduce[2].reduce_n_46\,
      \data_reduced_out_reg[47]_1\(3) => \gen_reduce[2].reduce_n_47\,
      \data_reduced_out_reg[47]_1\(2) => \gen_reduce[2].reduce_n_48\,
      \data_reduced_out_reg[47]_1\(1) => \gen_reduce[2].reduce_n_49\,
      \data_reduced_out_reg[47]_1\(0) => \gen_reduce[2].reduce_n_50\,
      \data_store_reg[80]\ => \gen_reduce[2].reduce_n_34\,
      \data_store_reg[81]\ => \gen_reduce[2].reduce_n_33\,
      \data_store_reg[82]\ => \gen_reduce[2].reduce_n_32\,
      \data_store_reg[83]\ => \gen_reduce[2].reduce_n_31\,
      \data_store_reg[84]\ => \gen_reduce[2].reduce_n_30\,
      \data_store_reg[85]\ => \gen_reduce[2].reduce_n_29\,
      \data_store_reg[86]\ => \gen_reduce[2].reduce_n_28\,
      \data_store_reg[87]\ => \gen_reduce[2].reduce_n_27\,
      \data_store_reg[88]\ => \gen_reduce[2].reduce_n_26\,
      \data_store_reg[89]\ => \gen_reduce[2].reduce_n_25\,
      \data_store_reg[90]\ => \gen_reduce[2].reduce_n_24\,
      \data_store_reg[91]\ => \gen_reduce[2].reduce_n_23\,
      \data_store_reg[92]\ => \gen_reduce[2].reduce_n_22\,
      \data_store_reg[93]\ => \gen_reduce[2].reduce_n_21\,
      \data_store_reg[94]\ => \gen_reduce[2].reduce_n_20\,
      \data_store_reg[95]\ => \gen_reduce[2].reduce_n_19\,
      \diff_pipeline[3]_0\(0) => \diff_pipeline[3]_0\(3),
      \diff_pipeline[4]_1\(0) => \diff_pipeline[4]_1\(4),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[2].reduce_n_18\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \gen_reduce[2].reduce_n_99\,
      \state_reg[0]_0\ => \gen_reduce[15].reduce_n_272\
    );
\gen_reduce[4].reduce\: entity work.\sampler_0_data_reduction__parameterized3\
     port map (
      D(15) => \gen_reduce[4].reduce_n_52\,
      D(14) => \gen_reduce[4].reduce_n_53\,
      D(13) => \gen_reduce[4].reduce_n_54\,
      D(12) => \gen_reduce[4].reduce_n_55\,
      D(11) => \gen_reduce[4].reduce_n_56\,
      D(10) => \gen_reduce[4].reduce_n_57\,
      D(9) => \gen_reduce[4].reduce_n_58\,
      D(8) => \gen_reduce[4].reduce_n_59\,
      D(7) => \gen_reduce[4].reduce_n_60\,
      D(6) => \gen_reduce[4].reduce_n_61\,
      D(5) => \gen_reduce[4].reduce_n_62\,
      D(4) => \gen_reduce[4].reduce_n_63\,
      D(3) => \gen_reduce[4].reduce_n_64\,
      D(2) => \gen_reduce[4].reduce_n_65\,
      D(1) => \gen_reduce[4].reduce_n_66\,
      D(0) => \gen_reduce[4].reduce_n_67\,
      Q(15 downto 0) => p_0_in16_in(15 downto 0),
      \data_diff_out_reg[5]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__17_n_0\,
      \data_diff_out_reg[6]\ => \gen_reduce[4].reduce_n_18\,
      \data_diff_out_reg[7]_compressor_gen_reduce_c_4\ => \gen_reduce[4].reduce_n_35\,
      data_in(15 downto 0) => data_in(127 downto 112),
      \data_out_reg[100]\ => \gen_reduce[4].reduce_n_30\,
      \data_out_reg[101]\ => \gen_reduce[4].reduce_n_29\,
      \data_out_reg[102]\ => \gen_reduce[4].reduce_n_28\,
      \data_out_reg[103]\ => \gen_reduce[4].reduce_n_27\,
      \data_out_reg[104]\ => \gen_reduce[4].reduce_n_26\,
      \data_out_reg[105]\ => \gen_reduce[4].reduce_n_25\,
      \data_out_reg[106]\ => \gen_reduce[4].reduce_n_24\,
      \data_out_reg[107]\ => \gen_reduce[4].reduce_n_23\,
      \data_out_reg[108]\ => \gen_reduce[4].reduce_n_22\,
      \data_out_reg[109]\ => \gen_reduce[4].reduce_n_21\,
      \data_out_reg[110]\ => \gen_reduce[4].reduce_n_20\,
      \data_out_reg[111]\ => \gen_reduce[4].reduce_n_19\,
      \data_out_reg[112]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_51\,
      \data_out_reg[113]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_50\,
      \data_out_reg[114]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_49\,
      \data_out_reg[115]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_48\,
      \data_out_reg[116]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_47\,
      \data_out_reg[117]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_46\,
      \data_out_reg[118]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_45\,
      \data_out_reg[119]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_44\,
      \data_out_reg[120]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_43\,
      \data_out_reg[121]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_42\,
      \data_out_reg[122]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_41\,
      \data_out_reg[123]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_40\,
      \data_out_reg[124]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_39\,
      \data_out_reg[125]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_38\,
      \data_out_reg[126]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_37\,
      \data_out_reg[127]_compressor_gen_reduce_c_3\ => \gen_reduce[4].reduce_n_36\,
      \data_out_reg[80]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__33_n_0\,
      \data_out_reg[81]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__32_n_0\,
      \data_out_reg[82]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__31_n_0\,
      \data_out_reg[83]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__30_n_0\,
      \data_out_reg[84]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__29_n_0\,
      \data_out_reg[85]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__28_n_0\,
      \data_out_reg[86]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__27_n_0\,
      \data_out_reg[87]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__26_n_0\,
      \data_out_reg[88]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__25_n_0\,
      \data_out_reg[89]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__24_n_0\,
      \data_out_reg[90]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__23_n_0\,
      \data_out_reg[91]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__22_n_0\,
      \data_out_reg[92]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__21_n_0\,
      \data_out_reg[93]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__20_n_0\,
      \data_out_reg[94]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__19_n_0\,
      \data_out_reg[95]_compressor_gen_reduce_c_1\ => \gen_reduce_gate__18_n_0\,
      \data_out_reg[96]\ => \gen_reduce[4].reduce_n_34\,
      \data_out_reg[97]\ => \gen_reduce[4].reduce_n_33\,
      \data_out_reg[98]\ => \gen_reduce[4].reduce_n_32\,
      \data_out_reg[99]\ => \gen_reduce[4].reduce_n_31\,
      \data_pipeline[4]_2\(15 downto 0) => \data_pipeline[4]_2\(79 downto 64),
      \data_pipeline[5]_4\(15 downto 0) => \data_pipeline[5]_4\(95 downto 80),
      data_reduced_out(79 downto 0) => \data_reduced_pipeline[5]_34\(79 downto 0),
      \data_reduced_out_reg[0]_0\ => \gen_reduce[4].reduce_n_1\,
      \data_reduced_out_reg[63]_0\(63 downto 0) => \data_reduced_pipeline[4]_33\(63 downto 0),
      \data_reduced_out_reg[63]_1\(15) => \gen_reduce[3].reduce_n_51\,
      \data_reduced_out_reg[63]_1\(14) => \gen_reduce[3].reduce_n_52\,
      \data_reduced_out_reg[63]_1\(13) => \gen_reduce[3].reduce_n_53\,
      \data_reduced_out_reg[63]_1\(12) => \gen_reduce[3].reduce_n_54\,
      \data_reduced_out_reg[63]_1\(11) => \gen_reduce[3].reduce_n_55\,
      \data_reduced_out_reg[63]_1\(10) => \gen_reduce[3].reduce_n_56\,
      \data_reduced_out_reg[63]_1\(9) => \gen_reduce[3].reduce_n_57\,
      \data_reduced_out_reg[63]_1\(8) => \gen_reduce[3].reduce_n_58\,
      \data_reduced_out_reg[63]_1\(7) => \gen_reduce[3].reduce_n_59\,
      \data_reduced_out_reg[63]_1\(6) => \gen_reduce[3].reduce_n_60\,
      \data_reduced_out_reg[63]_1\(5) => \gen_reduce[3].reduce_n_61\,
      \data_reduced_out_reg[63]_1\(4) => \gen_reduce[3].reduce_n_62\,
      \data_reduced_out_reg[63]_1\(3) => \gen_reduce[3].reduce_n_63\,
      \data_reduced_out_reg[63]_1\(2) => \gen_reduce[3].reduce_n_64\,
      \data_reduced_out_reg[63]_1\(1) => \gen_reduce[3].reduce_n_65\,
      \data_reduced_out_reg[63]_1\(0) => \gen_reduce[3].reduce_n_66\,
      \data_store_reg[100]\ => \gen_reduce[3].reduce_n_46\,
      \data_store_reg[101]\ => \gen_reduce[3].reduce_n_45\,
      \data_store_reg[102]\ => \gen_reduce[3].reduce_n_44\,
      \data_store_reg[103]\ => \gen_reduce[3].reduce_n_43\,
      \data_store_reg[104]\ => \gen_reduce[3].reduce_n_42\,
      \data_store_reg[105]\ => \gen_reduce[3].reduce_n_41\,
      \data_store_reg[106]\ => \gen_reduce[3].reduce_n_40\,
      \data_store_reg[107]\ => \gen_reduce[3].reduce_n_39\,
      \data_store_reg[108]\ => \gen_reduce[3].reduce_n_38\,
      \data_store_reg[109]\ => \gen_reduce[3].reduce_n_37\,
      \data_store_reg[110]\ => \gen_reduce[3].reduce_n_36\,
      \data_store_reg[111]\ => \gen_reduce[3].reduce_n_35\,
      \data_store_reg[96]\ => \gen_reduce[3].reduce_n_50\,
      \data_store_reg[97]\ => \gen_reduce[3].reduce_n_49\,
      \data_store_reg[98]\ => \gen_reduce[3].reduce_n_48\,
      \data_store_reg[99]\ => \gen_reduce[3].reduce_n_47\,
      \diff_pipeline[4]_1\(0) => \diff_pipeline[4]_1\(4),
      \diff_pipeline[5]_3\(0) => \diff_pipeline[5]_3\(5),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[3].reduce_n_34\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[5].reduce\: entity work.\sampler_0_data_reduction__parameterized4\
     port map (
      D(15) => \gen_reduce[5].reduce_n_52\,
      D(14) => \gen_reduce[5].reduce_n_53\,
      D(13) => \gen_reduce[5].reduce_n_54\,
      D(12) => \gen_reduce[5].reduce_n_55\,
      D(11) => \gen_reduce[5].reduce_n_56\,
      D(10) => \gen_reduce[5].reduce_n_57\,
      D(9) => \gen_reduce[5].reduce_n_58\,
      D(8) => \gen_reduce[5].reduce_n_59\,
      D(7) => \gen_reduce[5].reduce_n_60\,
      D(6) => \gen_reduce[5].reduce_n_61\,
      D(5) => \gen_reduce[5].reduce_n_62\,
      D(4) => \gen_reduce[5].reduce_n_63\,
      D(3) => \gen_reduce[5].reduce_n_64\,
      D(2) => \gen_reduce[5].reduce_n_65\,
      D(1) => \gen_reduce[5].reduce_n_66\,
      D(0) => \gen_reduce[5].reduce_n_67\,
      Q(15 downto 0) => p_0_in19_in(15 downto 0),
      \data_diff_out_reg[6]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__34_n_0\,
      \data_diff_out_reg[7]\ => \gen_reduce[5].reduce_n_18\,
      \data_diff_out_reg[8]_compressor_gen_reduce_c_5\ => \gen_reduce[5].reduce_n_35\,
      data_in(15 downto 0) => data_in(143 downto 128),
      \data_out_reg[100]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__46_n_0\,
      \data_out_reg[101]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__45_n_0\,
      \data_out_reg[102]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__44_n_0\,
      \data_out_reg[103]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__43_n_0\,
      \data_out_reg[104]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__42_n_0\,
      \data_out_reg[105]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__41_n_0\,
      \data_out_reg[106]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__40_n_0\,
      \data_out_reg[107]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__39_n_0\,
      \data_out_reg[108]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__38_n_0\,
      \data_out_reg[109]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__37_n_0\,
      \data_out_reg[110]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__36_n_0\,
      \data_out_reg[111]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__35_n_0\,
      \data_out_reg[112]\ => \gen_reduce[5].reduce_n_34\,
      \data_out_reg[113]\ => \gen_reduce[5].reduce_n_33\,
      \data_out_reg[114]\ => \gen_reduce[5].reduce_n_32\,
      \data_out_reg[115]\ => \gen_reduce[5].reduce_n_31\,
      \data_out_reg[116]\ => \gen_reduce[5].reduce_n_30\,
      \data_out_reg[117]\ => \gen_reduce[5].reduce_n_29\,
      \data_out_reg[118]\ => \gen_reduce[5].reduce_n_28\,
      \data_out_reg[119]\ => \gen_reduce[5].reduce_n_27\,
      \data_out_reg[120]\ => \gen_reduce[5].reduce_n_26\,
      \data_out_reg[121]\ => \gen_reduce[5].reduce_n_25\,
      \data_out_reg[122]\ => \gen_reduce[5].reduce_n_24\,
      \data_out_reg[123]\ => \gen_reduce[5].reduce_n_23\,
      \data_out_reg[124]\ => \gen_reduce[5].reduce_n_22\,
      \data_out_reg[125]\ => \gen_reduce[5].reduce_n_21\,
      \data_out_reg[126]\ => \gen_reduce[5].reduce_n_20\,
      \data_out_reg[127]\ => \gen_reduce[5].reduce_n_19\,
      \data_out_reg[128]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_51\,
      \data_out_reg[129]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_50\,
      \data_out_reg[130]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_49\,
      \data_out_reg[131]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_48\,
      \data_out_reg[132]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_47\,
      \data_out_reg[133]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_46\,
      \data_out_reg[134]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_45\,
      \data_out_reg[135]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_44\,
      \data_out_reg[136]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_43\,
      \data_out_reg[137]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_42\,
      \data_out_reg[138]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_41\,
      \data_out_reg[139]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_40\,
      \data_out_reg[140]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_39\,
      \data_out_reg[141]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_38\,
      \data_out_reg[142]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_37\,
      \data_out_reg[143]_compressor_gen_reduce_c_4\ => \gen_reduce[5].reduce_n_36\,
      \data_out_reg[96]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__50_n_0\,
      \data_out_reg[97]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__49_n_0\,
      \data_out_reg[98]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__48_n_0\,
      \data_out_reg[99]_compressor_gen_reduce_c_2\ => \gen_reduce_gate__47_n_0\,
      \data_pipeline[5]_4\(15 downto 0) => \data_pipeline[5]_4\(95 downto 80),
      \data_pipeline[6]_6\(15 downto 0) => \data_pipeline[6]_6\(111 downto 96),
      data_reduced_out(95 downto 0) => \data_reduced_pipeline[6]_35\(95 downto 0),
      \data_reduced_out_reg[23]_0\ => \gen_reduce[5].reduce_n_1\,
      \data_reduced_out_reg[79]_0\(79 downto 0) => \data_reduced_pipeline[5]_34\(79 downto 0),
      \data_reduced_out_reg[79]_1\(15) => \gen_reduce[4].reduce_n_52\,
      \data_reduced_out_reg[79]_1\(14) => \gen_reduce[4].reduce_n_53\,
      \data_reduced_out_reg[79]_1\(13) => \gen_reduce[4].reduce_n_54\,
      \data_reduced_out_reg[79]_1\(12) => \gen_reduce[4].reduce_n_55\,
      \data_reduced_out_reg[79]_1\(11) => \gen_reduce[4].reduce_n_56\,
      \data_reduced_out_reg[79]_1\(10) => \gen_reduce[4].reduce_n_57\,
      \data_reduced_out_reg[79]_1\(9) => \gen_reduce[4].reduce_n_58\,
      \data_reduced_out_reg[79]_1\(8) => \gen_reduce[4].reduce_n_59\,
      \data_reduced_out_reg[79]_1\(7) => \gen_reduce[4].reduce_n_60\,
      \data_reduced_out_reg[79]_1\(6) => \gen_reduce[4].reduce_n_61\,
      \data_reduced_out_reg[79]_1\(5) => \gen_reduce[4].reduce_n_62\,
      \data_reduced_out_reg[79]_1\(4) => \gen_reduce[4].reduce_n_63\,
      \data_reduced_out_reg[79]_1\(3) => \gen_reduce[4].reduce_n_64\,
      \data_reduced_out_reg[79]_1\(2) => \gen_reduce[4].reduce_n_65\,
      \data_reduced_out_reg[79]_1\(1) => \gen_reduce[4].reduce_n_66\,
      \data_reduced_out_reg[79]_1\(0) => \gen_reduce[4].reduce_n_67\,
      \data_store_reg[112]\ => \gen_reduce[4].reduce_n_51\,
      \data_store_reg[113]\ => \gen_reduce[4].reduce_n_50\,
      \data_store_reg[114]\ => \gen_reduce[4].reduce_n_49\,
      \data_store_reg[115]\ => \gen_reduce[4].reduce_n_48\,
      \data_store_reg[116]\ => \gen_reduce[4].reduce_n_47\,
      \data_store_reg[117]\ => \gen_reduce[4].reduce_n_46\,
      \data_store_reg[118]\ => \gen_reduce[4].reduce_n_45\,
      \data_store_reg[119]\ => \gen_reduce[4].reduce_n_44\,
      \data_store_reg[120]\ => \gen_reduce[4].reduce_n_43\,
      \data_store_reg[121]\ => \gen_reduce[4].reduce_n_42\,
      \data_store_reg[122]\ => \gen_reduce[4].reduce_n_41\,
      \data_store_reg[123]\ => \gen_reduce[4].reduce_n_40\,
      \data_store_reg[124]\ => \gen_reduce[4].reduce_n_39\,
      \data_store_reg[125]\ => \gen_reduce[4].reduce_n_38\,
      \data_store_reg[126]\ => \gen_reduce[4].reduce_n_37\,
      \data_store_reg[127]\ => \gen_reduce[4].reduce_n_36\,
      \diff_pipeline[5]_3\(0) => \diff_pipeline[5]_3\(5),
      \diff_pipeline[6]_5\(0) => \diff_pipeline[6]_5\(6),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[4].reduce_n_35\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\ => \gen_reduce[4].reduce_n_1\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[6].reduce\: entity work.\sampler_0_data_reduction__parameterized5\
     port map (
      D(15) => \gen_reduce[6].reduce_n_52\,
      D(14) => \gen_reduce[6].reduce_n_53\,
      D(13) => \gen_reduce[6].reduce_n_54\,
      D(12) => \gen_reduce[6].reduce_n_55\,
      D(11) => \gen_reduce[6].reduce_n_56\,
      D(10) => \gen_reduce[6].reduce_n_57\,
      D(9) => \gen_reduce[6].reduce_n_58\,
      D(8) => \gen_reduce[6].reduce_n_59\,
      D(7) => \gen_reduce[6].reduce_n_60\,
      D(6) => \gen_reduce[6].reduce_n_61\,
      D(5) => \gen_reduce[6].reduce_n_62\,
      D(4) => \gen_reduce[6].reduce_n_63\,
      D(3) => \gen_reduce[6].reduce_n_64\,
      D(2) => \gen_reduce[6].reduce_n_65\,
      D(1) => \gen_reduce[6].reduce_n_66\,
      D(0) => \gen_reduce[6].reduce_n_67\,
      Q(15 downto 0) => p_0_in22_in(15 downto 0),
      \data_diff_out_reg[7]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__51_n_0\,
      \data_diff_out_reg[8]\ => \gen_reduce[6].reduce_n_18\,
      \data_diff_out_reg[9]_compressor_gen_reduce_c_6\ => \gen_reduce[6].reduce_n_35\,
      data_in(15 downto 0) => data_in(159 downto 144),
      \data_out_reg[112]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__67_n_0\,
      \data_out_reg[113]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__66_n_0\,
      \data_out_reg[114]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__65_n_0\,
      \data_out_reg[115]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__64_n_0\,
      \data_out_reg[116]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__63_n_0\,
      \data_out_reg[117]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__62_n_0\,
      \data_out_reg[118]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__61_n_0\,
      \data_out_reg[119]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__60_n_0\,
      \data_out_reg[120]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__59_n_0\,
      \data_out_reg[121]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__58_n_0\,
      \data_out_reg[122]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__57_n_0\,
      \data_out_reg[123]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__56_n_0\,
      \data_out_reg[124]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__55_n_0\,
      \data_out_reg[125]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__54_n_0\,
      \data_out_reg[126]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__53_n_0\,
      \data_out_reg[127]_compressor_gen_reduce_c_3\ => \gen_reduce_gate__52_n_0\,
      \data_out_reg[128]\ => \gen_reduce[6].reduce_n_34\,
      \data_out_reg[129]\ => \gen_reduce[6].reduce_n_33\,
      \data_out_reg[130]\ => \gen_reduce[6].reduce_n_32\,
      \data_out_reg[131]\ => \gen_reduce[6].reduce_n_31\,
      \data_out_reg[132]\ => \gen_reduce[6].reduce_n_30\,
      \data_out_reg[133]\ => \gen_reduce[6].reduce_n_29\,
      \data_out_reg[134]\ => \gen_reduce[6].reduce_n_28\,
      \data_out_reg[135]\ => \gen_reduce[6].reduce_n_27\,
      \data_out_reg[136]\ => \gen_reduce[6].reduce_n_26\,
      \data_out_reg[137]\ => \gen_reduce[6].reduce_n_25\,
      \data_out_reg[138]\ => \gen_reduce[6].reduce_n_24\,
      \data_out_reg[139]\ => \gen_reduce[6].reduce_n_23\,
      \data_out_reg[140]\ => \gen_reduce[6].reduce_n_22\,
      \data_out_reg[141]\ => \gen_reduce[6].reduce_n_21\,
      \data_out_reg[142]\ => \gen_reduce[6].reduce_n_20\,
      \data_out_reg[143]\ => \gen_reduce[6].reduce_n_19\,
      \data_out_reg[144]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_51\,
      \data_out_reg[145]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_50\,
      \data_out_reg[146]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_49\,
      \data_out_reg[147]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_48\,
      \data_out_reg[148]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_47\,
      \data_out_reg[149]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_46\,
      \data_out_reg[150]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_45\,
      \data_out_reg[151]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_44\,
      \data_out_reg[152]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_43\,
      \data_out_reg[153]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_42\,
      \data_out_reg[154]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_41\,
      \data_out_reg[155]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_40\,
      \data_out_reg[156]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_39\,
      \data_out_reg[157]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_38\,
      \data_out_reg[158]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_37\,
      \data_out_reg[159]_compressor_gen_reduce_c_5\ => \gen_reduce[6].reduce_n_36\,
      \data_pipeline[6]_6\(15 downto 0) => \data_pipeline[6]_6\(111 downto 96),
      \data_pipeline[7]_8\(15 downto 0) => \data_pipeline[7]_8\(127 downto 112),
      data_reduced_out(111 downto 0) => \data_reduced_pipeline[7]_36\(111 downto 0),
      \data_reduced_out_reg[32]_0\ => \gen_reduce[6].reduce_n_1\,
      \data_reduced_out_reg[95]_0\(95 downto 0) => \data_reduced_pipeline[6]_35\(95 downto 0),
      \data_reduced_out_reg[95]_1\(15) => \gen_reduce[5].reduce_n_52\,
      \data_reduced_out_reg[95]_1\(14) => \gen_reduce[5].reduce_n_53\,
      \data_reduced_out_reg[95]_1\(13) => \gen_reduce[5].reduce_n_54\,
      \data_reduced_out_reg[95]_1\(12) => \gen_reduce[5].reduce_n_55\,
      \data_reduced_out_reg[95]_1\(11) => \gen_reduce[5].reduce_n_56\,
      \data_reduced_out_reg[95]_1\(10) => \gen_reduce[5].reduce_n_57\,
      \data_reduced_out_reg[95]_1\(9) => \gen_reduce[5].reduce_n_58\,
      \data_reduced_out_reg[95]_1\(8) => \gen_reduce[5].reduce_n_59\,
      \data_reduced_out_reg[95]_1\(7) => \gen_reduce[5].reduce_n_60\,
      \data_reduced_out_reg[95]_1\(6) => \gen_reduce[5].reduce_n_61\,
      \data_reduced_out_reg[95]_1\(5) => \gen_reduce[5].reduce_n_62\,
      \data_reduced_out_reg[95]_1\(4) => \gen_reduce[5].reduce_n_63\,
      \data_reduced_out_reg[95]_1\(3) => \gen_reduce[5].reduce_n_64\,
      \data_reduced_out_reg[95]_1\(2) => \gen_reduce[5].reduce_n_65\,
      \data_reduced_out_reg[95]_1\(1) => \gen_reduce[5].reduce_n_66\,
      \data_reduced_out_reg[95]_1\(0) => \gen_reduce[5].reduce_n_67\,
      \data_store_reg[128]\ => \gen_reduce[5].reduce_n_51\,
      \data_store_reg[129]\ => \gen_reduce[5].reduce_n_50\,
      \data_store_reg[130]\ => \gen_reduce[5].reduce_n_49\,
      \data_store_reg[131]\ => \gen_reduce[5].reduce_n_48\,
      \data_store_reg[132]\ => \gen_reduce[5].reduce_n_47\,
      \data_store_reg[133]\ => \gen_reduce[5].reduce_n_46\,
      \data_store_reg[134]\ => \gen_reduce[5].reduce_n_45\,
      \data_store_reg[135]\ => \gen_reduce[5].reduce_n_44\,
      \data_store_reg[136]\ => \gen_reduce[5].reduce_n_43\,
      \data_store_reg[137]\ => \gen_reduce[5].reduce_n_42\,
      \data_store_reg[138]\ => \gen_reduce[5].reduce_n_41\,
      \data_store_reg[139]\ => \gen_reduce[5].reduce_n_40\,
      \data_store_reg[140]\ => \gen_reduce[5].reduce_n_39\,
      \data_store_reg[141]\ => \gen_reduce[5].reduce_n_38\,
      \data_store_reg[142]\ => \gen_reduce[5].reduce_n_37\,
      \data_store_reg[143]\ => \gen_reduce[5].reduce_n_36\,
      \diff_pipeline[6]_5\(0) => \diff_pipeline[6]_5\(6),
      \diff_pipeline[7]_7\(0) => \diff_pipeline[7]_7\(7),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[5].reduce_n_35\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\ => \gen_reduce[5].reduce_n_1\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[7].reduce\: entity work.\sampler_0_data_reduction__parameterized6\
     port map (
      D(15) => \gen_reduce[7].reduce_n_52\,
      D(14) => \gen_reduce[7].reduce_n_53\,
      D(13) => \gen_reduce[7].reduce_n_54\,
      D(12) => \gen_reduce[7].reduce_n_55\,
      D(11) => \gen_reduce[7].reduce_n_56\,
      D(10) => \gen_reduce[7].reduce_n_57\,
      D(9) => \gen_reduce[7].reduce_n_58\,
      D(8) => \gen_reduce[7].reduce_n_59\,
      D(7) => \gen_reduce[7].reduce_n_60\,
      D(6) => \gen_reduce[7].reduce_n_61\,
      D(5) => \gen_reduce[7].reduce_n_62\,
      D(4) => \gen_reduce[7].reduce_n_63\,
      D(3) => \gen_reduce[7].reduce_n_64\,
      D(2) => \gen_reduce[7].reduce_n_65\,
      D(1) => \gen_reduce[7].reduce_n_66\,
      D(0) => \gen_reduce[7].reduce_n_67\,
      Q(15 downto 0) => p_0_in25_in(15 downto 0),
      \data_diff_out_reg[10]_compressor_gen_reduce_c_7\ => \gen_reduce[7].reduce_n_35\,
      \data_diff_out_reg[8]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__68_n_0\,
      \data_diff_out_reg[9]\ => \gen_reduce[7].reduce_n_18\,
      data_in(15 downto 0) => data_in(175 downto 160),
      \data_out_reg[128]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__84_n_0\,
      \data_out_reg[129]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__83_n_0\,
      \data_out_reg[130]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__82_n_0\,
      \data_out_reg[131]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__81_n_0\,
      \data_out_reg[132]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__80_n_0\,
      \data_out_reg[133]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__79_n_0\,
      \data_out_reg[134]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__78_n_0\,
      \data_out_reg[135]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__77_n_0\,
      \data_out_reg[136]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__76_n_0\,
      \data_out_reg[137]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__75_n_0\,
      \data_out_reg[138]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__74_n_0\,
      \data_out_reg[139]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__73_n_0\,
      \data_out_reg[140]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__72_n_0\,
      \data_out_reg[141]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__71_n_0\,
      \data_out_reg[142]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__70_n_0\,
      \data_out_reg[143]_compressor_gen_reduce_c_4\ => \gen_reduce_gate__69_n_0\,
      \data_out_reg[144]\ => \gen_reduce[7].reduce_n_34\,
      \data_out_reg[145]\ => \gen_reduce[7].reduce_n_33\,
      \data_out_reg[146]\ => \gen_reduce[7].reduce_n_32\,
      \data_out_reg[147]\ => \gen_reduce[7].reduce_n_31\,
      \data_out_reg[148]\ => \gen_reduce[7].reduce_n_30\,
      \data_out_reg[149]\ => \gen_reduce[7].reduce_n_29\,
      \data_out_reg[150]\ => \gen_reduce[7].reduce_n_28\,
      \data_out_reg[151]\ => \gen_reduce[7].reduce_n_27\,
      \data_out_reg[152]\ => \gen_reduce[7].reduce_n_26\,
      \data_out_reg[153]\ => \gen_reduce[7].reduce_n_25\,
      \data_out_reg[154]\ => \gen_reduce[7].reduce_n_24\,
      \data_out_reg[155]\ => \gen_reduce[7].reduce_n_23\,
      \data_out_reg[156]\ => \gen_reduce[7].reduce_n_22\,
      \data_out_reg[157]\ => \gen_reduce[7].reduce_n_21\,
      \data_out_reg[158]\ => \gen_reduce[7].reduce_n_20\,
      \data_out_reg[159]\ => \gen_reduce[7].reduce_n_19\,
      \data_out_reg[160]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_51\,
      \data_out_reg[161]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_50\,
      \data_out_reg[162]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_49\,
      \data_out_reg[163]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_48\,
      \data_out_reg[164]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_47\,
      \data_out_reg[165]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_46\,
      \data_out_reg[166]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_45\,
      \data_out_reg[167]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_44\,
      \data_out_reg[168]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_43\,
      \data_out_reg[169]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_42\,
      \data_out_reg[170]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_41\,
      \data_out_reg[171]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_40\,
      \data_out_reg[172]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_39\,
      \data_out_reg[173]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_38\,
      \data_out_reg[174]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_37\,
      \data_out_reg[175]_compressor_gen_reduce_c_6\ => \gen_reduce[7].reduce_n_36\,
      \data_pipeline[7]_8\(15 downto 0) => \data_pipeline[7]_8\(127 downto 112),
      \data_pipeline[8]_10\(15 downto 0) => \data_pipeline[8]_10\(143 downto 128),
      data_reduced_out(127 downto 0) => \data_reduced_pipeline[8]_37\(127 downto 0),
      \data_reduced_out_reg[111]_0\(111 downto 0) => \data_reduced_pipeline[7]_36\(111 downto 0),
      \data_reduced_out_reg[111]_1\(15) => \gen_reduce[6].reduce_n_52\,
      \data_reduced_out_reg[111]_1\(14) => \gen_reduce[6].reduce_n_53\,
      \data_reduced_out_reg[111]_1\(13) => \gen_reduce[6].reduce_n_54\,
      \data_reduced_out_reg[111]_1\(12) => \gen_reduce[6].reduce_n_55\,
      \data_reduced_out_reg[111]_1\(11) => \gen_reduce[6].reduce_n_56\,
      \data_reduced_out_reg[111]_1\(10) => \gen_reduce[6].reduce_n_57\,
      \data_reduced_out_reg[111]_1\(9) => \gen_reduce[6].reduce_n_58\,
      \data_reduced_out_reg[111]_1\(8) => \gen_reduce[6].reduce_n_59\,
      \data_reduced_out_reg[111]_1\(7) => \gen_reduce[6].reduce_n_60\,
      \data_reduced_out_reg[111]_1\(6) => \gen_reduce[6].reduce_n_61\,
      \data_reduced_out_reg[111]_1\(5) => \gen_reduce[6].reduce_n_62\,
      \data_reduced_out_reg[111]_1\(4) => \gen_reduce[6].reduce_n_63\,
      \data_reduced_out_reg[111]_1\(3) => \gen_reduce[6].reduce_n_64\,
      \data_reduced_out_reg[111]_1\(2) => \gen_reduce[6].reduce_n_65\,
      \data_reduced_out_reg[111]_1\(1) => \gen_reduce[6].reduce_n_66\,
      \data_reduced_out_reg[111]_1\(0) => \gen_reduce[6].reduce_n_67\,
      \data_reduced_out_reg[25]_0\ => \gen_reduce[7].reduce_n_1\,
      \data_store_reg[144]\ => \gen_reduce[6].reduce_n_51\,
      \data_store_reg[145]\ => \gen_reduce[6].reduce_n_50\,
      \data_store_reg[146]\ => \gen_reduce[6].reduce_n_49\,
      \data_store_reg[147]\ => \gen_reduce[6].reduce_n_48\,
      \data_store_reg[148]\ => \gen_reduce[6].reduce_n_47\,
      \data_store_reg[149]\ => \gen_reduce[6].reduce_n_46\,
      \data_store_reg[150]\ => \gen_reduce[6].reduce_n_45\,
      \data_store_reg[151]\ => \gen_reduce[6].reduce_n_44\,
      \data_store_reg[152]\ => \gen_reduce[6].reduce_n_43\,
      \data_store_reg[153]\ => \gen_reduce[6].reduce_n_42\,
      \data_store_reg[154]\ => \gen_reduce[6].reduce_n_41\,
      \data_store_reg[155]\ => \gen_reduce[6].reduce_n_40\,
      \data_store_reg[156]\ => \gen_reduce[6].reduce_n_39\,
      \data_store_reg[157]\ => \gen_reduce[6].reduce_n_38\,
      \data_store_reg[158]\ => \gen_reduce[6].reduce_n_37\,
      \data_store_reg[159]\ => \gen_reduce[6].reduce_n_36\,
      \diff_pipeline[7]_7\(0) => \diff_pipeline[7]_7\(7),
      \diff_pipeline[8]_9\(0) => \diff_pipeline[8]_9\(8),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[6].reduce_n_35\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\ => \gen_reduce[6].reduce_n_1\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[8].reduce\: entity work.\sampler_0_data_reduction__parameterized7\
     port map (
      D(15) => \gen_reduce[8].reduce_n_51\,
      D(14) => \gen_reduce[8].reduce_n_52\,
      D(13) => \gen_reduce[8].reduce_n_53\,
      D(12) => \gen_reduce[8].reduce_n_54\,
      D(11) => \gen_reduce[8].reduce_n_55\,
      D(10) => \gen_reduce[8].reduce_n_56\,
      D(9) => \gen_reduce[8].reduce_n_57\,
      D(8) => \gen_reduce[8].reduce_n_58\,
      D(7) => \gen_reduce[8].reduce_n_59\,
      D(6) => \gen_reduce[8].reduce_n_60\,
      D(5) => \gen_reduce[8].reduce_n_61\,
      D(4) => \gen_reduce[8].reduce_n_62\,
      D(3) => \gen_reduce[8].reduce_n_63\,
      D(2) => \gen_reduce[8].reduce_n_64\,
      D(1) => \gen_reduce[8].reduce_n_65\,
      D(0) => \gen_reduce[8].reduce_n_66\,
      Q(15 downto 0) => p_0_in28_in(15 downto 0),
      \data_diff_out_reg[10]\ => \gen_reduce[8].reduce_n_17\,
      \data_diff_out_reg[11]_compressor_gen_reduce_c_8\ => \gen_reduce[8].reduce_n_34\,
      \data_diff_out_reg[9]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__85_n_0\,
      data_in(15 downto 0) => data_in(191 downto 176),
      \data_out_reg[144]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__101_n_0\,
      \data_out_reg[145]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__100_n_0\,
      \data_out_reg[146]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__99_n_0\,
      \data_out_reg[147]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__98_n_0\,
      \data_out_reg[148]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__97_n_0\,
      \data_out_reg[149]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__96_n_0\,
      \data_out_reg[150]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__95_n_0\,
      \data_out_reg[151]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__94_n_0\,
      \data_out_reg[152]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__93_n_0\,
      \data_out_reg[153]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__92_n_0\,
      \data_out_reg[154]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__91_n_0\,
      \data_out_reg[155]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__90_n_0\,
      \data_out_reg[156]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__89_n_0\,
      \data_out_reg[157]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__88_n_0\,
      \data_out_reg[158]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__87_n_0\,
      \data_out_reg[159]_compressor_gen_reduce_c_5\ => \gen_reduce_gate__86_n_0\,
      \data_out_reg[160]\ => \gen_reduce[8].reduce_n_33\,
      \data_out_reg[161]\ => \gen_reduce[8].reduce_n_32\,
      \data_out_reg[162]\ => \gen_reduce[8].reduce_n_31\,
      \data_out_reg[163]\ => \gen_reduce[8].reduce_n_30\,
      \data_out_reg[164]\ => \gen_reduce[8].reduce_n_29\,
      \data_out_reg[165]\ => \gen_reduce[8].reduce_n_28\,
      \data_out_reg[166]\ => \gen_reduce[8].reduce_n_27\,
      \data_out_reg[167]\ => \gen_reduce[8].reduce_n_26\,
      \data_out_reg[168]\ => \gen_reduce[8].reduce_n_25\,
      \data_out_reg[169]\ => \gen_reduce[8].reduce_n_24\,
      \data_out_reg[170]\ => \gen_reduce[8].reduce_n_23\,
      \data_out_reg[171]\ => \gen_reduce[8].reduce_n_22\,
      \data_out_reg[172]\ => \gen_reduce[8].reduce_n_21\,
      \data_out_reg[173]\ => \gen_reduce[8].reduce_n_20\,
      \data_out_reg[174]\ => \gen_reduce[8].reduce_n_19\,
      \data_out_reg[175]\ => \gen_reduce[8].reduce_n_18\,
      \data_out_reg[176]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_50\,
      \data_out_reg[177]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_49\,
      \data_out_reg[178]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_48\,
      \data_out_reg[179]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_47\,
      \data_out_reg[180]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_46\,
      \data_out_reg[181]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_45\,
      \data_out_reg[182]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_44\,
      \data_out_reg[183]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_43\,
      \data_out_reg[184]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_42\,
      \data_out_reg[185]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_41\,
      \data_out_reg[186]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_40\,
      \data_out_reg[187]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_39\,
      \data_out_reg[188]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_38\,
      \data_out_reg[189]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_37\,
      \data_out_reg[190]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_36\,
      \data_out_reg[191]_compressor_gen_reduce_c_7\ => \gen_reduce[8].reduce_n_35\,
      \data_pipeline[8]_10\(15 downto 0) => \data_pipeline[8]_10\(143 downto 128),
      \data_pipeline[9]_12\(15 downto 0) => \data_pipeline[9]_12\(159 downto 144),
      data_reduced_out(143 downto 0) => \data_reduced_pipeline[9]_38\(143 downto 0),
      \data_reduced_out_reg[127]_0\(127 downto 0) => \data_reduced_pipeline[8]_37\(127 downto 0),
      \data_reduced_out_reg[127]_1\(15) => \gen_reduce[7].reduce_n_52\,
      \data_reduced_out_reg[127]_1\(14) => \gen_reduce[7].reduce_n_53\,
      \data_reduced_out_reg[127]_1\(13) => \gen_reduce[7].reduce_n_54\,
      \data_reduced_out_reg[127]_1\(12) => \gen_reduce[7].reduce_n_55\,
      \data_reduced_out_reg[127]_1\(11) => \gen_reduce[7].reduce_n_56\,
      \data_reduced_out_reg[127]_1\(10) => \gen_reduce[7].reduce_n_57\,
      \data_reduced_out_reg[127]_1\(9) => \gen_reduce[7].reduce_n_58\,
      \data_reduced_out_reg[127]_1\(8) => \gen_reduce[7].reduce_n_59\,
      \data_reduced_out_reg[127]_1\(7) => \gen_reduce[7].reduce_n_60\,
      \data_reduced_out_reg[127]_1\(6) => \gen_reduce[7].reduce_n_61\,
      \data_reduced_out_reg[127]_1\(5) => \gen_reduce[7].reduce_n_62\,
      \data_reduced_out_reg[127]_1\(4) => \gen_reduce[7].reduce_n_63\,
      \data_reduced_out_reg[127]_1\(3) => \gen_reduce[7].reduce_n_64\,
      \data_reduced_out_reg[127]_1\(2) => \gen_reduce[7].reduce_n_65\,
      \data_reduced_out_reg[127]_1\(1) => \gen_reduce[7].reduce_n_66\,
      \data_reduced_out_reg[127]_1\(0) => \gen_reduce[7].reduce_n_67\,
      \data_store_reg[160]\ => \gen_reduce[7].reduce_n_51\,
      \data_store_reg[161]\ => \gen_reduce[7].reduce_n_50\,
      \data_store_reg[162]\ => \gen_reduce[7].reduce_n_49\,
      \data_store_reg[163]\ => \gen_reduce[7].reduce_n_48\,
      \data_store_reg[164]\ => \gen_reduce[7].reduce_n_47\,
      \data_store_reg[165]\ => \gen_reduce[7].reduce_n_46\,
      \data_store_reg[166]\ => \gen_reduce[7].reduce_n_45\,
      \data_store_reg[167]\ => \gen_reduce[7].reduce_n_44\,
      \data_store_reg[168]\ => \gen_reduce[7].reduce_n_43\,
      \data_store_reg[169]\ => \gen_reduce[7].reduce_n_42\,
      \data_store_reg[170]\ => \gen_reduce[7].reduce_n_41\,
      \data_store_reg[171]\ => \gen_reduce[7].reduce_n_40\,
      \data_store_reg[172]\ => \gen_reduce[7].reduce_n_39\,
      \data_store_reg[173]\ => \gen_reduce[7].reduce_n_38\,
      \data_store_reg[174]\ => \gen_reduce[7].reduce_n_37\,
      \data_store_reg[175]\ => \gen_reduce[7].reduce_n_36\,
      \diff_pipeline[8]_9\(0) => \diff_pipeline[8]_9\(8),
      \diff_pipeline[9]_11\(0) => \diff_pipeline[9]_11\(9),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[7].reduce_n_35\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \gen_reduce[9].reduce_n_228\,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => \gen_reduce[7].reduce_n_1\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gen_reduce[9].reduce\: entity work.\sampler_0_data_reduction__parameterized8\
     port map (
      D(15) => \gen_reduce[8].reduce_n_51\,
      D(14) => \gen_reduce[8].reduce_n_52\,
      D(13) => \gen_reduce[8].reduce_n_53\,
      D(12) => \gen_reduce[8].reduce_n_54\,
      D(11) => \gen_reduce[8].reduce_n_55\,
      D(10) => \gen_reduce[8].reduce_n_56\,
      D(9) => \gen_reduce[8].reduce_n_57\,
      D(8) => \gen_reduce[8].reduce_n_58\,
      D(7) => \gen_reduce[8].reduce_n_59\,
      D(6) => \gen_reduce[8].reduce_n_60\,
      D(5) => \gen_reduce[8].reduce_n_61\,
      D(4) => \gen_reduce[8].reduce_n_62\,
      D(3) => \gen_reduce[8].reduce_n_63\,
      D(2) => \gen_reduce[8].reduce_n_64\,
      D(1) => \gen_reduce[8].reduce_n_65\,
      D(0) => \gen_reduce[8].reduce_n_66\,
      Q(15 downto 0) => p_0_in31_in(15 downto 0),
      \data_diff_out_reg[10]_compressor_gen_reduce_c_7\ => \gen_reduce_gate__102_n_0\,
      \data_diff_out_reg[11]_rep\ => \gen_reduce[9].reduce_n_18\,
      \data_diff_out_reg[12]_compressor_gen_reduce_c_9\ => \gen_reduce[9].reduce_n_35\,
      data_in(15 downto 0) => data_in(207 downto 192),
      \data_out_reg[160]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__118_n_0\,
      \data_out_reg[161]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__117_n_0\,
      \data_out_reg[162]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__116_n_0\,
      \data_out_reg[163]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__115_n_0\,
      \data_out_reg[164]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__114_n_0\,
      \data_out_reg[165]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__113_n_0\,
      \data_out_reg[166]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__112_n_0\,
      \data_out_reg[167]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__111_n_0\,
      \data_out_reg[168]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__110_n_0\,
      \data_out_reg[169]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__109_n_0\,
      \data_out_reg[170]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__108_n_0\,
      \data_out_reg[171]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__107_n_0\,
      \data_out_reg[172]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__106_n_0\,
      \data_out_reg[173]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__105_n_0\,
      \data_out_reg[174]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__104_n_0\,
      \data_out_reg[175]_compressor_gen_reduce_c_6\ => \gen_reduce_gate__103_n_0\,
      \data_out_reg[176]\ => \gen_reduce[9].reduce_n_34\,
      \data_out_reg[177]\ => \gen_reduce[9].reduce_n_33\,
      \data_out_reg[178]\ => \gen_reduce[9].reduce_n_32\,
      \data_out_reg[179]\ => \gen_reduce[9].reduce_n_31\,
      \data_out_reg[180]\ => \gen_reduce[9].reduce_n_30\,
      \data_out_reg[181]\ => \gen_reduce[9].reduce_n_29\,
      \data_out_reg[182]\ => \gen_reduce[9].reduce_n_28\,
      \data_out_reg[183]\ => \gen_reduce[9].reduce_n_27\,
      \data_out_reg[184]\ => \gen_reduce[9].reduce_n_26\,
      \data_out_reg[185]\ => \gen_reduce[9].reduce_n_25\,
      \data_out_reg[186]\ => \gen_reduce[9].reduce_n_24\,
      \data_out_reg[187]\ => \gen_reduce[9].reduce_n_23\,
      \data_out_reg[188]\ => \gen_reduce[9].reduce_n_22\,
      \data_out_reg[189]\ => \gen_reduce[9].reduce_n_21\,
      \data_out_reg[190]\ => \gen_reduce[9].reduce_n_20\,
      \data_out_reg[191]\ => \gen_reduce[9].reduce_n_19\,
      \data_out_reg[192]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_51\,
      \data_out_reg[193]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_50\,
      \data_out_reg[194]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_49\,
      \data_out_reg[195]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_48\,
      \data_out_reg[196]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_47\,
      \data_out_reg[197]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_46\,
      \data_out_reg[198]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_45\,
      \data_out_reg[199]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_44\,
      \data_out_reg[200]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_43\,
      \data_out_reg[201]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_42\,
      \data_out_reg[202]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_41\,
      \data_out_reg[203]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_40\,
      \data_out_reg[204]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_39\,
      \data_out_reg[205]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_38\,
      \data_out_reg[206]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_37\,
      \data_out_reg[207]_compressor_gen_reduce_c_8\ => \gen_reduce[9].reduce_n_36\,
      \data_pipeline[10]_14\(15 downto 0) => \data_pipeline[10]_14\(175 downto 160),
      \data_pipeline[9]_12\(15 downto 0) => \data_pipeline[9]_12\(159 downto 144),
      data_reduced_out(159 downto 0) => \data_reduced_pipeline[10]_39\(159 downto 0),
      \data_reduced_out_reg[0]_0\ => \gen_reduce[9].reduce_n_228\,
      \data_reduced_out_reg[143]_0\(143 downto 0) => \data_reduced_pipeline[9]_38\(143 downto 0),
      \data_reduced_out_reg[175]\(15) => \gen_reduce[9].reduce_n_52\,
      \data_reduced_out_reg[175]\(14) => \gen_reduce[9].reduce_n_53\,
      \data_reduced_out_reg[175]\(13) => \gen_reduce[9].reduce_n_54\,
      \data_reduced_out_reg[175]\(12) => \gen_reduce[9].reduce_n_55\,
      \data_reduced_out_reg[175]\(11) => \gen_reduce[9].reduce_n_56\,
      \data_reduced_out_reg[175]\(10) => \gen_reduce[9].reduce_n_57\,
      \data_reduced_out_reg[175]\(9) => \gen_reduce[9].reduce_n_58\,
      \data_reduced_out_reg[175]\(8) => \gen_reduce[9].reduce_n_59\,
      \data_reduced_out_reg[175]\(7) => \gen_reduce[9].reduce_n_60\,
      \data_reduced_out_reg[175]\(6) => \gen_reduce[9].reduce_n_61\,
      \data_reduced_out_reg[175]\(5) => \gen_reduce[9].reduce_n_62\,
      \data_reduced_out_reg[175]\(4) => \gen_reduce[9].reduce_n_63\,
      \data_reduced_out_reg[175]\(3) => \gen_reduce[9].reduce_n_64\,
      \data_reduced_out_reg[175]\(2) => \gen_reduce[9].reduce_n_65\,
      \data_reduced_out_reg[175]\(1) => \gen_reduce[9].reduce_n_66\,
      \data_reduced_out_reg[175]\(0) => \gen_reduce[9].reduce_n_67\,
      \data_reduced_out_reg[85]_0\ => \gen_reduce[9].reduce_n_1\,
      \data_store_reg[176]\ => \gen_reduce[8].reduce_n_50\,
      \data_store_reg[177]\ => \gen_reduce[8].reduce_n_49\,
      \data_store_reg[178]\ => \gen_reduce[8].reduce_n_48\,
      \data_store_reg[179]\ => \gen_reduce[8].reduce_n_47\,
      \data_store_reg[180]\ => \gen_reduce[8].reduce_n_46\,
      \data_store_reg[181]\ => \gen_reduce[8].reduce_n_45\,
      \data_store_reg[182]\ => \gen_reduce[8].reduce_n_44\,
      \data_store_reg[183]\ => \gen_reduce[8].reduce_n_43\,
      \data_store_reg[184]\ => \gen_reduce[8].reduce_n_42\,
      \data_store_reg[185]\ => \gen_reduce[8].reduce_n_41\,
      \data_store_reg[186]\ => \gen_reduce[8].reduce_n_40\,
      \data_store_reg[187]\ => \gen_reduce[8].reduce_n_39\,
      \data_store_reg[188]\ => \gen_reduce[8].reduce_n_38\,
      \data_store_reg[189]\ => \gen_reduce[8].reduce_n_37\,
      \data_store_reg[190]\ => \gen_reduce[8].reduce_n_36\,
      \data_store_reg[191]\ => \gen_reduce[8].reduce_n_35\,
      \diff_pipeline[10]_13\(0) => \diff_pipeline[10]_13\(10),
      \diff_pipeline[9]_11\(0) => \diff_pipeline[9]_11\(9),
      keyframe_next => keyframe_next,
      keyframe_next_reg => \gen_reduce[8].reduce_n_34\,
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[1]\ => \state_reg[1]\
    );
gen_reduce_c: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => data_diff_reg_c_n_0,
      Q => gen_reduce_c_n_0
    );
gen_reduce_c_0: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_n_0,
      Q => gen_reduce_c_0_n_0
    );
gen_reduce_c_1: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_0_n_0,
      Q => gen_reduce_c_1_n_0
    );
gen_reduce_c_10: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_9_n_0,
      Q => gen_reduce_c_10_n_0
    );
gen_reduce_c_11: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_10_n_0,
      Q => gen_reduce_c_11_n_0
    );
gen_reduce_c_12: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_11_n_0,
      Q => gen_reduce_c_12_n_0
    );
gen_reduce_c_2: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_1_n_0,
      Q => gen_reduce_c_2_n_0
    );
gen_reduce_c_3: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_2_n_0,
      Q => gen_reduce_c_3_n_0
    );
gen_reduce_c_4: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_3_n_0,
      Q => gen_reduce_c_4_n_0
    );
gen_reduce_c_5: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_4_n_0,
      Q => gen_reduce_c_5_n_0
    );
gen_reduce_c_6: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_5_n_0,
      Q => gen_reduce_c_6_n_0
    );
gen_reduce_c_7: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_6_n_0,
      Q => gen_reduce_c_7_n_0
    );
gen_reduce_c_8: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_7_n_0,
      Q => gen_reduce_c_8_n_0
    );
gen_reduce_c_9: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => \gen_reduce[0].reduce_n_35\,
      D => gen_reduce_c_8_n_0,
      Q => gen_reduce_c_9_n_0
    );
gen_reduce_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[1].reduce_n_0\,
      I1 => gen_reduce_c_0_n_0,
      O => gen_reduce_gate_n_0
    );
\gen_reduce_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_1\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__0_n_0\
    );
\gen_reduce_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_2\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__1_n_0\
    );
\gen_reduce_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_11\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__10_n_0\
    );
\gen_reduce_gate__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_33\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__100_n_0\
    );
\gen_reduce_gate__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_34\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__101_n_0\
    );
\gen_reduce_gate__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_17\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__102_n_0\
    );
\gen_reduce_gate__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_18\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__103_n_0\
    );
\gen_reduce_gate__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_19\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__104_n_0\
    );
\gen_reduce_gate__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_20\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__105_n_0\
    );
\gen_reduce_gate__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_21\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__106_n_0\
    );
\gen_reduce_gate__107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_22\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__107_n_0\
    );
\gen_reduce_gate__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_23\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__108_n_0\
    );
\gen_reduce_gate__109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_24\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__109_n_0\
    );
\gen_reduce_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_12\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__11_n_0\
    );
\gen_reduce_gate__110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_25\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__110_n_0\
    );
\gen_reduce_gate__111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_26\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__111_n_0\
    );
\gen_reduce_gate__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_27\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__112_n_0\
    );
\gen_reduce_gate__113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_28\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__113_n_0\
    );
\gen_reduce_gate__114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_29\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__114_n_0\
    );
\gen_reduce_gate__115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_30\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__115_n_0\
    );
\gen_reduce_gate__116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_31\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__116_n_0\
    );
\gen_reduce_gate__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_32\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__117_n_0\
    );
\gen_reduce_gate__118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[8].reduce_n_33\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__118_n_0\
    );
\gen_reduce_gate__119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_18\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__119_n_0\
    );
\gen_reduce_gate__119_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_18\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__119_rep_n_0\
    );
\gen_reduce_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_13\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__12_n_0\
    );
\gen_reduce_gate__120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_19\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__120_n_0\
    );
\gen_reduce_gate__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_20\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__121_n_0\
    );
\gen_reduce_gate__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_21\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__122_n_0\
    );
\gen_reduce_gate__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_22\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__123_n_0\
    );
\gen_reduce_gate__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_23\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__124_n_0\
    );
\gen_reduce_gate__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_24\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__125_n_0\
    );
\gen_reduce_gate__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_25\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__126_n_0\
    );
\gen_reduce_gate__127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_26\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__127_n_0\
    );
\gen_reduce_gate__128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_27\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__128_n_0\
    );
\gen_reduce_gate__129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_28\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__129_n_0\
    );
\gen_reduce_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_14\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__13_n_0\
    );
\gen_reduce_gate__130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_29\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__130_n_0\
    );
\gen_reduce_gate__131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_30\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__131_n_0\
    );
\gen_reduce_gate__132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_31\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__132_n_0\
    );
\gen_reduce_gate__133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_32\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__133_n_0\
    );
\gen_reduce_gate__134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_33\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__134_n_0\
    );
\gen_reduce_gate__135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[9].reduce_n_34\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__135_n_0\
    );
\gen_reduce_gate__136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_17\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__136_n_0\
    );
\gen_reduce_gate__136_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_17\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__136_rep_n_0\
    );
\gen_reduce_gate__137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_18\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__137_n_0\
    );
\gen_reduce_gate__138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_19\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__138_n_0\
    );
\gen_reduce_gate__139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_20\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__139_n_0\
    );
\gen_reduce_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_15\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__14_n_0\
    );
\gen_reduce_gate__140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_21\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__140_n_0\
    );
\gen_reduce_gate__141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_22\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__141_n_0\
    );
\gen_reduce_gate__142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_23\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__142_n_0\
    );
\gen_reduce_gate__143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_24\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__143_n_0\
    );
\gen_reduce_gate__144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_25\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__144_n_0\
    );
\gen_reduce_gate__145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_26\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__145_n_0\
    );
\gen_reduce_gate__146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_27\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__146_n_0\
    );
\gen_reduce_gate__147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_28\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__147_n_0\
    );
\gen_reduce_gate__148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_29\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__148_n_0\
    );
\gen_reduce_gate__149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_30\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__149_n_0\
    );
\gen_reduce_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_16\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__15_n_0\
    );
\gen_reduce_gate__150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_31\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__150_n_0\
    );
\gen_reduce_gate__151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_32\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__151_n_0\
    );
\gen_reduce_gate__152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[10].reduce_n_33\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__152_n_0\
    );
\gen_reduce_gate__153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_18\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__153_n_0\
    );
\gen_reduce_gate__153_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_18\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__153_rep_n_0\
    );
\gen_reduce_gate__154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_19\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__154_n_0\
    );
\gen_reduce_gate__155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_20\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__155_n_0\
    );
\gen_reduce_gate__156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_21\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__156_n_0\
    );
\gen_reduce_gate__157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_22\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__157_n_0\
    );
\gen_reduce_gate__158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_23\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__158_n_0\
    );
\gen_reduce_gate__159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_24\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__159_n_0\
    );
\gen_reduce_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_17\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__16_n_0\
    );
\gen_reduce_gate__160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_25\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__160_n_0\
    );
\gen_reduce_gate__161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_26\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__161_n_0\
    );
\gen_reduce_gate__162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_27\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__162_n_0\
    );
\gen_reduce_gate__163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_28\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__163_n_0\
    );
\gen_reduce_gate__164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_29\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__164_n_0\
    );
\gen_reduce_gate__165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_30\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__165_n_0\
    );
\gen_reduce_gate__166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_31\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__166_n_0\
    );
\gen_reduce_gate__167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_32\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__167_n_0\
    );
\gen_reduce_gate__168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_33\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__168_n_0\
    );
\gen_reduce_gate__169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[11].reduce_n_34\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__169_n_0\
    );
\gen_reduce_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_17\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__17_n_0\
    );
\gen_reduce_gate__170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_19\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__170_n_0\
    );
\gen_reduce_gate__170_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_19\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__170_rep_n_0\
    );
\gen_reduce_gate__171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_20\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__171_n_0\
    );
\gen_reduce_gate__172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_21\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__172_n_0\
    );
\gen_reduce_gate__173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_22\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__173_n_0\
    );
\gen_reduce_gate__174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_23\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__174_n_0\
    );
\gen_reduce_gate__175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_24\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__175_n_0\
    );
\gen_reduce_gate__176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_25\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__176_n_0\
    );
\gen_reduce_gate__177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_26\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__177_n_0\
    );
\gen_reduce_gate__178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_27\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__178_n_0\
    );
\gen_reduce_gate__179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_28\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__179_n_0\
    );
\gen_reduce_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_18\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__18_n_0\
    );
\gen_reduce_gate__180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_29\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__180_n_0\
    );
\gen_reduce_gate__181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_30\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__181_n_0\
    );
\gen_reduce_gate__182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_31\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__182_n_0\
    );
\gen_reduce_gate__183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_32\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__183_n_0\
    );
\gen_reduce_gate__184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_33\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__184_n_0\
    );
\gen_reduce_gate__185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_34\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__185_n_0\
    );
\gen_reduce_gate__186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[12].reduce_n_35\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__186_n_0\
    );
\gen_reduce_gate__187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_19\,
      I1 => gen_reduce_c_12_n_0,
      O => \gen_reduce_gate__187_n_0\
    );
\gen_reduce_gate__187_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_19\,
      I1 => gen_reduce_c_12_n_0,
      O => \gen_reduce_gate__187_rep_n_0\
    );
\gen_reduce_gate__187_rep__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_19\,
      I1 => gen_reduce_c_12_n_0,
      O => \gen_reduce_gate__187_rep__0_n_0\
    );
\gen_reduce_gate__188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_20\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__188_n_0\
    );
\gen_reduce_gate__189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_21\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__189_n_0\
    );
\gen_reduce_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_19\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__19_n_0\
    );
\gen_reduce_gate__190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_22\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__190_n_0\
    );
\gen_reduce_gate__191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_23\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__191_n_0\
    );
\gen_reduce_gate__192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_24\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__192_n_0\
    );
\gen_reduce_gate__193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_25\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__193_n_0\
    );
\gen_reduce_gate__194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_26\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__194_n_0\
    );
\gen_reduce_gate__195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_27\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__195_n_0\
    );
\gen_reduce_gate__196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_28\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__196_n_0\
    );
\gen_reduce_gate__197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_29\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__197_n_0\
    );
\gen_reduce_gate__198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_30\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__198_n_0\
    );
\gen_reduce_gate__199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_31\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__199_n_0\
    );
\gen_reduce_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_3\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__2_n_0\
    );
\gen_reduce_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_20\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__20_n_0\
    );
\gen_reduce_gate__200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_32\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__200_n_0\
    );
\gen_reduce_gate__201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_33\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__201_n_0\
    );
\gen_reduce_gate__202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_34\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__202_n_0\
    );
\gen_reduce_gate__203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[13].reduce_n_35\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__203_n_0\
    );
\gen_reduce_gate__204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_19\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__204_n_0\
    );
\gen_reduce_gate__205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_20\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__205_n_0\
    );
\gen_reduce_gate__206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_21\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__206_n_0\
    );
\gen_reduce_gate__207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_22\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__207_n_0\
    );
\gen_reduce_gate__208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_23\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__208_n_0\
    );
\gen_reduce_gate__209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_24\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__209_n_0\
    );
\gen_reduce_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_21\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__21_n_0\
    );
\gen_reduce_gate__210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_25\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__210_n_0\
    );
\gen_reduce_gate__211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_26\,
      I1 => gen_reduce_c_7_n_0,
      O => \gen_reduce_gate__211_n_0\
    );
\gen_reduce_gate__212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_27\,
      I1 => gen_reduce_c_8_n_0,
      O => \gen_reduce_gate__212_n_0\
    );
\gen_reduce_gate__213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_28\,
      I1 => gen_reduce_c_9_n_0,
      O => \gen_reduce_gate__213_n_0\
    );
\gen_reduce_gate__214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_29\,
      I1 => gen_reduce_c_10_n_0,
      O => \gen_reduce_gate__214_n_0\
    );
\gen_reduce_gate__215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_30\,
      I1 => gen_reduce_c_11_n_0,
      O => \gen_reduce_gate__215_n_0\
    );
\gen_reduce_gate__216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[14].reduce_n_31\,
      I1 => gen_reduce_c_12_n_0,
      O => \gen_reduce_gate__216_n_0\
    );
\gen_reduce_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_22\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__22_n_0\
    );
\gen_reduce_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_23\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__23_n_0\
    );
\gen_reduce_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_24\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__24_n_0\
    );
\gen_reduce_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_25\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__25_n_0\
    );
\gen_reduce_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_26\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__26_n_0\
    );
\gen_reduce_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_27\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__27_n_0\
    );
\gen_reduce_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_28\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__28_n_0\
    );
\gen_reduce_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_29\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__29_n_0\
    );
\gen_reduce_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_4\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__3_n_0\
    );
\gen_reduce_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_30\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__30_n_0\
    );
\gen_reduce_gate__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_31\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__31_n_0\
    );
\gen_reduce_gate__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_32\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__32_n_0\
    );
\gen_reduce_gate__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[3].reduce_n_33\,
      I1 => gen_reduce_c_1_n_0,
      O => \gen_reduce_gate__33_n_0\
    );
\gen_reduce_gate__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_18\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__34_n_0\
    );
\gen_reduce_gate__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_19\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__35_n_0\
    );
\gen_reduce_gate__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_20\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__36_n_0\
    );
\gen_reduce_gate__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_21\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__37_n_0\
    );
\gen_reduce_gate__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_22\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__38_n_0\
    );
\gen_reduce_gate__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_23\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__39_n_0\
    );
\gen_reduce_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_5\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__4_n_0\
    );
\gen_reduce_gate__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_24\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__40_n_0\
    );
\gen_reduce_gate__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_25\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__41_n_0\
    );
\gen_reduce_gate__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_26\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__42_n_0\
    );
\gen_reduce_gate__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_27\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__43_n_0\
    );
\gen_reduce_gate__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_28\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__44_n_0\
    );
\gen_reduce_gate__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_29\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__45_n_0\
    );
\gen_reduce_gate__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_30\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__46_n_0\
    );
\gen_reduce_gate__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_31\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__47_n_0\
    );
\gen_reduce_gate__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_32\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__48_n_0\
    );
\gen_reduce_gate__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_33\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__49_n_0\
    );
\gen_reduce_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_6\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__5_n_0\
    );
\gen_reduce_gate__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[4].reduce_n_34\,
      I1 => gen_reduce_c_2_n_0,
      O => \gen_reduce_gate__50_n_0\
    );
\gen_reduce_gate__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_18\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__51_n_0\
    );
\gen_reduce_gate__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_19\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__52_n_0\
    );
\gen_reduce_gate__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_20\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__53_n_0\
    );
\gen_reduce_gate__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_21\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__54_n_0\
    );
\gen_reduce_gate__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_22\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__55_n_0\
    );
\gen_reduce_gate__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_23\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__56_n_0\
    );
\gen_reduce_gate__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_24\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__57_n_0\
    );
\gen_reduce_gate__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_25\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__58_n_0\
    );
\gen_reduce_gate__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_26\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__59_n_0\
    );
\gen_reduce_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_7\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__6_n_0\
    );
\gen_reduce_gate__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_27\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__60_n_0\
    );
\gen_reduce_gate__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_28\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__61_n_0\
    );
\gen_reduce_gate__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_29\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__62_n_0\
    );
\gen_reduce_gate__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_30\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__63_n_0\
    );
\gen_reduce_gate__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_31\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__64_n_0\
    );
\gen_reduce_gate__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_32\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__65_n_0\
    );
\gen_reduce_gate__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_33\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__66_n_0\
    );
\gen_reduce_gate__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[5].reduce_n_34\,
      I1 => gen_reduce_c_3_n_0,
      O => \gen_reduce_gate__67_n_0\
    );
\gen_reduce_gate__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_18\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__68_n_0\
    );
\gen_reduce_gate__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_19\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__69_n_0\
    );
\gen_reduce_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_8\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__7_n_0\
    );
\gen_reduce_gate__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_20\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__70_n_0\
    );
\gen_reduce_gate__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_21\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__71_n_0\
    );
\gen_reduce_gate__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_22\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__72_n_0\
    );
\gen_reduce_gate__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_23\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__73_n_0\
    );
\gen_reduce_gate__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_24\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__74_n_0\
    );
\gen_reduce_gate__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_25\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__75_n_0\
    );
\gen_reduce_gate__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_26\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__76_n_0\
    );
\gen_reduce_gate__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_27\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__77_n_0\
    );
\gen_reduce_gate__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_28\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__78_n_0\
    );
\gen_reduce_gate__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_29\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__79_n_0\
    );
\gen_reduce_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_9\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__8_n_0\
    );
\gen_reduce_gate__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_30\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__80_n_0\
    );
\gen_reduce_gate__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_31\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__81_n_0\
    );
\gen_reduce_gate__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_32\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__82_n_0\
    );
\gen_reduce_gate__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_33\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__83_n_0\
    );
\gen_reduce_gate__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[6].reduce_n_34\,
      I1 => gen_reduce_c_4_n_0,
      O => \gen_reduce_gate__84_n_0\
    );
\gen_reduce_gate__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_18\,
      I1 => gen_reduce_c_6_n_0,
      O => \gen_reduce_gate__85_n_0\
    );
\gen_reduce_gate__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_19\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__86_n_0\
    );
\gen_reduce_gate__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_20\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__87_n_0\
    );
\gen_reduce_gate__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_21\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__88_n_0\
    );
\gen_reduce_gate__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_22\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__89_n_0\
    );
\gen_reduce_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[2].reduce_n_10\,
      I1 => gen_reduce_c_0_n_0,
      O => \gen_reduce_gate__9_n_0\
    );
\gen_reduce_gate__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_23\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__90_n_0\
    );
\gen_reduce_gate__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_24\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__91_n_0\
    );
\gen_reduce_gate__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_25\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__92_n_0\
    );
\gen_reduce_gate__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_26\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__93_n_0\
    );
\gen_reduce_gate__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_27\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__94_n_0\
    );
\gen_reduce_gate__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_28\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__95_n_0\
    );
\gen_reduce_gate__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_29\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__96_n_0\
    );
\gen_reduce_gate__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_30\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__97_n_0\
    );
\gen_reduce_gate__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_31\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__98_n_0\
    );
\gen_reduce_gate__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_reduce[7].reduce_n_32\,
      I1 => gen_reduce_c_5_n_0,
      O => \gen_reduce_gate__99_n_0\
    );
keyframe_next_reg: unisim.vcomponents.FDPE
     port map (
      C => sample_clk,
      CE => '1',
      D => '0',
      PRE => \gen_reduce[0].reduce_n_35\,
      Q => keyframe_next
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_blk_mem_gen_prim_width is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end sampler_0_blk_mem_gen_prim_width;

architecture STRUCTURE of sampler_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.sampler_0_blk_mem_gen_prim_wrapper
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \sampler_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\sampler_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \sampler_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\sampler_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \sampler_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\sampler_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \sampler_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\sampler_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \out\(0) => \out\(0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \sampler_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\sampler_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(19 downto 0) => din(19 downto 0),
      dout(19 downto 0) => dout(19 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \out\(0) => \out\(0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_clk_x_pntrs is
  port (
    ram_full_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc1.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc1.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_clk_x_pntrs : entity is "clk_x_pntrs";
end sampler_0_clk_x_pntrs;

architecture STRUCTURE of sampler_0_clk_x_pntrs is
  signal bin2gray : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\ : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_3_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_6_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[0]_i_1\ : label is "soft_lutpair1192";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[1]_i_1\ : label is "soft_lutpair1192";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[2]_i_1\ : label is "soft_lutpair1193";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[3]_i_1\ : label is "soft_lutpair1193";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[4]_i_1\ : label is "soft_lutpair1194";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[5]_i_1\ : label is "soft_lutpair1194";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[6]_i_1\ : label is "soft_lutpair1195";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[7]_i_1\ : label is "soft_lutpair1195";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[0]_i_1\ : label is "soft_lutpair1188";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[1]_i_1\ : label is "soft_lutpair1188";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1189";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1189";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[4]_i_1\ : label is "soft_lutpair1190";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[5]_i_1\ : label is "soft_lutpair1190";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[6]_i_1\ : label is "soft_lutpair1191";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[7]_i_1\ : label is "soft_lutpair1191";
begin
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(0),
      I1 => \gc1.count_d2_reg[8]\(0),
      I2 => p_22_out(1),
      I3 => \gc1.count_d2_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(0),
      I1 => \gc1.count_d1_reg[7]\(0),
      I2 => p_22_out(1),
      I3 => \gc1.count_d1_reg[7]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(0),
      I1 => \gc1.count_reg[7]\(0),
      I2 => p_22_out(1),
      I3 => \gc1.count_reg[7]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(2),
      I1 => \gc1.count_d2_reg[8]\(2),
      I2 => p_22_out(3),
      I3 => \gc1.count_d2_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(2),
      I1 => \gc1.count_d1_reg[7]\(2),
      I2 => p_22_out(3),
      I3 => \gc1.count_d1_reg[7]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(2),
      I1 => \gc1.count_reg[7]\(2),
      I2 => p_22_out(3),
      I3 => \gc1.count_reg[7]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(4),
      I1 => \gc1.count_d2_reg[8]\(4),
      I2 => p_22_out(5),
      I3 => \gc1.count_d2_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(4),
      I1 => \gc1.count_d1_reg[7]\(4),
      I2 => p_22_out(5),
      I3 => \gc1.count_d1_reg[7]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(4),
      I1 => \gc1.count_reg[7]\(4),
      I2 => p_22_out(5),
      I3 => \gc1.count_reg[7]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(6),
      I1 => \gc1.count_d2_reg[8]\(6),
      I2 => p_22_out(7),
      I3 => \gc1.count_d2_reg[8]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(6),
      I1 => \gc1.count_d1_reg[7]\(6),
      I2 => p_22_out(7),
      I3 => \gc1.count_d1_reg[7]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(6),
      I1 => \gc1.count_reg[7]\(6),
      I2 => p_22_out(7),
      I3 => \gc1.count_reg[7]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(8),
      I1 => Q(0),
      O => ram_full_i_reg
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(8),
      I1 => D(0),
      O => ram_full_i_reg_0
    );
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\sampler_0_synchronizer_ff__parameterized0\
     port map (
      D(8 downto 0) => p_3_out(8 downto 0),
      Q(8 downto 0) => wr_pntr_gc(8 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\sampler_0_synchronizer_ff__parameterized1\
     port map (
      AR(0) => AR(0),
      D(8 downto 0) => p_4_out(8 downto 0),
      Q(8 downto 0) => rd_pntr_gc(8 downto 0),
      wr_clk => wr_clk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\sampler_0_synchronizer_ff__parameterized2\
     port map (
      D(8 downto 0) => p_3_out(8 downto 0),
      \gnxpm_cdc.wr_pntr_bin_reg[7]\(7) => p_0_out,
      \gnxpm_cdc.wr_pntr_bin_reg[7]\(6 downto 0) => gray2bin(6 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_5_out(8),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\sampler_0_synchronizer_ff__parameterized3\
     port map (
      AR(0) => AR(0),
      D(8 downto 0) => p_4_out(8 downto 0),
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(7) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(6) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(5) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(4) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(3) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(2) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(1) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(0) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8\,
      \out\(0) => p_6_out(8),
      wr_clk => wr_clk
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8\,
      Q => RD_PNTR_WR(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7\,
      Q => RD_PNTR_WR(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6\,
      Q => RD_PNTR_WR(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5\,
      Q => RD_PNTR_WR(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4\,
      Q => RD_PNTR_WR(4)
    );
\gnxpm_cdc.rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3\,
      Q => RD_PNTR_WR(5)
    );
\gnxpm_cdc.rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2\,
      Q => RD_PNTR_WR(6)
    );
\gnxpm_cdc.rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1\,
      Q => RD_PNTR_WR(7)
    );
\gnxpm_cdc.rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => p_6_out(8),
      Q => p_23_out(8)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count_d2_reg[8]\(0),
      I1 => \gc1.count_d2_reg[8]\(1),
      O => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count_d2_reg[8]\(1),
      I1 => \gc1.count_d2_reg[8]\(2),
      O => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count_d2_reg[8]\(2),
      I1 => \gc1.count_d2_reg[8]\(3),
      O => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count_d2_reg[8]\(3),
      I1 => \gc1.count_d2_reg[8]\(4),
      O => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count_d2_reg[8]\(4),
      I1 => \gc1.count_d2_reg[8]\(5),
      O => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count_d2_reg[8]\(5),
      I1 => \gc1.count_d2_reg[8]\(6),
      O => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count_d2_reg[8]\(6),
      I1 => \gc1.count_d2_reg[8]\(7),
      O => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count_d2_reg[8]\(7),
      I1 => \gc1.count_d2_reg[8]\(8),
      O => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\,
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\,
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\,
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\,
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\,
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\,
      Q => rd_pntr_gc(5)
    );
\gnxpm_cdc.rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\,
      Q => rd_pntr_gc(6)
    );
\gnxpm_cdc.rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\,
      Q => rd_pntr_gc(7)
    );
\gnxpm_cdc.rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[8]\(8),
      Q => rd_pntr_gc(8)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(0),
      Q => p_22_out(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(1),
      Q => p_22_out(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(2),
      Q => p_22_out(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(3),
      Q => p_22_out(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(4),
      Q => p_22_out(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(5),
      Q => p_22_out(5)
    );
\gnxpm_cdc.wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(6),
      Q => p_22_out(6)
    );
\gnxpm_cdc.wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_out,
      Q => p_22_out(7)
    );
\gnxpm_cdc.wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_5_out(8),
      Q => WR_PNTR_RD(0)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(0),
      I1 => \gic0.gc0.count_d2_reg[8]\(1),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(1),
      I1 => \gic0.gc0.count_d2_reg[8]\(2),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(2),
      I1 => \gic0.gc0.count_d2_reg[8]\(3),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(3),
      I1 => \gic0.gc0.count_d2_reg[8]\(4),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(4),
      I1 => \gic0.gc0.count_d2_reg[8]\(5),
      O => bin2gray(4)
    );
\gnxpm_cdc.wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(5),
      I1 => \gic0.gc0.count_d2_reg[8]\(6),
      O => bin2gray(5)
    );
\gnxpm_cdc.wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(6),
      I1 => \gic0.gc0.count_d2_reg[8]\(7),
      O => bin2gray(6)
    );
\gnxpm_cdc.wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(7),
      I1 => \gic0.gc0.count_d2_reg[8]\(8),
      O => bin2gray(7)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(4),
      Q => wr_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(5),
      Q => wr_pntr_gc(5)
    );
\gnxpm_cdc.wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(6),
      Q => wr_pntr_gc(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(7),
      Q => wr_pntr_gc(7)
    );
\gnxpm_cdc.wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gic0.gc0.count_d2_reg[8]\(8),
      Q => wr_pntr_gc(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_rd_status_flags_as is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gv.ram_valid_d1_reg\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_reg[8]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_rd_status_flags_as : entity is "rd_status_flags_as";
end sampler_0_rd_status_flags_as;

architecture STRUCTURE of sampler_0_rd_status_flags_as is
  signal \^almost_empty\ : STD_LOGIC;
  signal c1_n_1 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  signal ram_empty_i0 : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  almost_empty <= \^almost_empty\;
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
c0: entity work.sampler_0_compare_10
     port map (
      comp1 => comp1,
      \gc1.count_d2_reg[8]\ => \gc1.count_d2_reg[8]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i0 => ram_empty_i0,
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.sampler_0_compare_11
     port map (
      almost_empty => \^almost_empty\,
      comp1 => comp1,
      comp2 => comp2,
      \gae.ram_almost_empty_i_reg\ => c1_n_1,
      \gc1.count_d1_reg[8]\ => \gc1.count_d1_reg[8]\,
      \out\ => ram_empty_fb_i,
      rd_en => rd_en,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gae.c2\: entity work.sampler_0_compare_12
     port map (
      comp2 => comp2,
      \gc1.count_reg[8]\ => \gc1.count_reg[8]\,
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gae.ram_almost_empty_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c1_n_1,
      PRE => AR(0),
      Q => \^almost_empty\
    );
\gc1.count_d1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
\gv.ram_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_i,
      O => \gv.ram_valid_d1_reg\
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gv.ram_valid_d1_reg\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end sampler_0_rd_status_flags_ss;

architecture STRUCTURE of sampler_0_rd_status_flags_ss is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
c1: entity work.\sampler_0_compare__parameterized0\
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
c2: entity work.\sampler_0_compare__parameterized1\
     port map (
      comp1 => comp1,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
\gc0.count_d1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
\gv.ram_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_i,
      O => \gv.ram_valid_d1_reg\
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc1.count_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end sampler_0_reset_blk_ramfifo;

architecture STRUCTURE of sampler_0_reset_blk_ramfifo is
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  \gc1.count_reg[0]\(2 downto 0) <= rd_rst_reg(2 downto 0);
  \out\(1 downto 0) <= wr_rst_reg(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_rst_reg(0),
      I1 => ram_empty_fb_i_reg,
      I2 => rd_en,
      O => tmp_ram_rd_en
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.sampler_0_synchronizer_ff_4
     port map (
      in0(0) => rd_rst_asreg,
      \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1\,
      \out\ => p_8_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.sampler_0_synchronizer_ff_5
     port map (
      in0(0) => wr_rst_asreg,
      \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1\,
      \out\ => p_9_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.sampler_0_synchronizer_ff_6
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
      in0(0) => rd_rst_asreg,
      \out\ => p_8_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.sampler_0_synchronizer_ff_7
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
      in0(0) => wr_rst_asreg,
      \out\ => p_9_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_reset_blk_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \sampler_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \sampler_0_reset_blk_ramfifo__parameterized0\ is
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  \gc0.count_reg[1]\(1) <= rd_rst_reg(2);
  \gc0.count_reg[1]\(0) <= rd_rst_reg(0);
  \out\(1 downto 0) <= wr_rst_reg(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_rst_reg(0),
      I1 => ram_empty_fb_i_reg,
      I2 => rd_en,
      O => tmp_ram_rd_en
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.sampler_0_synchronizer_ff
     port map (
      clk => clk,
      in0(0) => rd_rst_asreg,
      \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1\,
      \out\ => p_8_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.sampler_0_synchronizer_ff_1
     port map (
      clk => clk,
      in0(0) => wr_rst_asreg,
      \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1\,
      \out\ => p_9_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.sampler_0_synchronizer_ff_2
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
      clk => clk,
      in0(0) => rd_rst_asreg,
      \out\ => p_8_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.sampler_0_synchronizer_ff_3
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
      clk => clk,
      in0(0) => wr_rst_asreg,
      \out\ => p_9_out
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[8]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_wr_status_flags_as : entity is "wr_status_flags_as";
end sampler_0_wr_status_flags_as;

architecture STRUCTURE of sampler_0_wr_status_flags_as is
  signal c1_n_0 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c1: entity work.sampler_0_compare
     port map (
      comp2 => comp2,
      \gnxpm_cdc.rd_pntr_bin_reg[8]\ => \gnxpm_cdc.rd_pntr_bin_reg[8]\,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => c1_n_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
c2: entity work.sampler_0_compare_8
     port map (
      comp2 => comp2,
      \gnxpm_cdc.rd_pntr_bin_reg[8]\ => \gnxpm_cdc.rd_pntr_bin_reg[8]_0\,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \out\(0),
      D => c1_n_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \out\(0),
      D => c1_n_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end sampler_0_wr_status_flags_ss;

architecture STRUCTURE of sampler_0_wr_status_flags_ss is
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c0: entity work.\sampler_0_compare__parameterized2\
     port map (
      comp1 => comp1,
      \out\ => ram_full_fb_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_comb => ram_full_comb,
      rd_en => rd_en,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      wr_en => wr_en
    );
c1: entity work.\sampler_0_compare__parameterized3\
     port map (
      comp1 => comp1,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_serdes_7to1_ddr_tx_top is
  port (
    clkout1_p : out STD_LOGIC;
    clkout1_n : out STD_LOGIC;
    dataout1_p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dataout1_n : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pixel_clk : out STD_LOGIC;
    \tx_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txmit_ref_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_serdes_7to1_ddr_tx_top : entity is "serdes_7to1_ddr_tx_top";
end sampler_0_serdes_7to1_ddr_tx_top;

architecture STRUCTURE of sampler_0_serdes_7to1_ddr_tx_top is
  signal clear : STD_LOGIC;
  signal clkgen_n_0 : STD_LOGIC;
  signal clockb2 : STD_LOGIC;
  signal \^pixel_clk\ : STD_LOGIC;
  signal txclk : STD_LOGIC;
  signal txclk_div : STD_LOGIC;
begin
  pixel_clk <= \^pixel_clk\;
clkgen: entity work.sampler_0_clock_generator_pll_7_to_1_diff_ddr
     port map (
      AR(0) => clear,
      clockb2 => clockb2,
      clockb2_reg => clkgen_n_0,
      pixel_clk => \^pixel_clk\,
      txclk => txclk,
      txclk_div => txclk_div,
      txmit_ref_clk => txmit_ref_clk
    );
dataout: entity work.sampler_0_n_x_serdes_7_to_1_diff_ddr
     port map (
      AR(0) => clear,
      CLK => txclk_div,
      D(27 downto 0) => D(27 downto 0),
      clkout1_n => clkout1_n,
      clkout1_p => clkout1_p,
      clockb2 => clockb2,
      clockb2_reg => clkgen_n_0,
      dataout1_n(3 downto 0) => dataout1_n(3 downto 0),
      dataout1_p(3 downto 0) => dataout1_p(3 downto 0),
      txclk => txclk,
      txmit_ref_clk => \^pixel_clk\
    );
rst_logic: entity work.sampler_0_rstctrl_0
     port map (
      AR(0) => clear,
      Q(0) => Q(0),
      pixel_clk => \^pixel_clk\,
      \tx_state_reg[0]\ => \tx_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_blk_mem_gen_generic_cstr is
  port (
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 271 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end sampler_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of sampler_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.sampler_0_blk_mem_gen_prim_width
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\ramloop[1].ram.r\: entity work.\sampler_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(71 downto 0) => din(143 downto 72),
      dout(71 downto 0) => dout(143 downto 72),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\ramloop[2].ram.r\: entity work.\sampler_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(71 downto 0) => din(215 downto 144),
      dout(71 downto 0) => dout(215 downto 144),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\ramloop[3].ram.r\: entity work.\sampler_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(55 downto 0) => din(271 downto 216),
      dout(55 downto 0) => dout(271 downto 216),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \sampler_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\sampler_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \out\(0) => \out\(0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[1].ram.r\: entity work.\sampler_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(19 downto 0) => din(55 downto 36),
      dout(19 downto 0) => dout(55 downto 36),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \out\(0) => \out\(0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_rd_logic is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    valid : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc1.count_d2_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc1.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_rd_logic : entity is "rd_logic";
end sampler_0_rd_logic;

architecture STRUCTURE of sampler_0_rd_logic is
  signal \gras.rsts_n_3\ : STD_LOGIC;
  signal \gras.rsts_n_4\ : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
  signal rpntr_n_10 : STD_LOGIC;
  signal rpntr_n_11 : STD_LOGIC;
begin
\gras.rsts\: entity work.sampler_0_rd_status_flags_as
     port map (
      AR(0) => AR(0),
      E(0) => \gras.rsts_n_3\,
      almost_empty => almost_empty,
      empty => empty,
      \gc1.count_d1_reg[8]\ => rpntr_n_10,
      \gc1.count_d2_reg[8]\ => rpntr_n_0,
      \gc1.count_reg[8]\ => rpntr_n_11,
      \gv.ram_valid_d1_reg\ => \gras.rsts_n_4\,
      \out\ => \out\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
\grhf.rhf\: entity work.sampler_0_rd_handshaking_flags_9
     port map (
      AR(0) => AR(0),
      ram_empty_i_reg => \gras.rsts_n_4\,
      rd_clk => rd_clk,
      valid => valid
    );
rpntr: entity work.sampler_0_rd_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \gras.rsts_n_3\,
      Q(8 downto 0) => Q(8 downto 0),
      WR_PNTR_RD(0) => WR_PNTR_RD(0),
      \gae.ram_almost_empty_i_reg\ => rpntr_n_10,
      \gae.ram_almost_empty_i_reg_0\ => rpntr_n_11,
      \gc1.count_d1_reg[7]_0\(7 downto 0) => \gc1.count_d1_reg[7]\(7 downto 0),
      \gc1.count_d2_reg[7]_0\(7 downto 0) => \gc1.count_d2_reg[7]\(7 downto 0),
      ram_empty_fb_i_reg => rpntr_n_0,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_rd_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \sampler_0_rd_logic__parameterized0\;

architecture STRUCTURE of \sampler_0_rd_logic__parameterized0\ is
  signal \grss.rsts_n_2\ : STD_LOGIC;
  signal \grss.rsts_n_3\ : STD_LOGIC;
begin
\grhf.rhf\: entity work.sampler_0_rd_handshaking_flags
     port map (
      AR(0) => AR(0),
      clk => clk,
      ram_empty_i_reg => \grss.rsts_n_3\,
      valid => valid
    );
\grss.rsts\: entity work.sampler_0_rd_status_flags_ss
     port map (
      AR(0) => AR(0),
      E(0) => \grss.rsts_n_2\,
      clk => clk,
      empty => empty,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gv.ram_valid_d1_reg\ => \grss.rsts_n_3\,
      \out\ => \out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.\sampler_0_rd_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
      E(0) => \grss.rsts_n_2\,
      Q(9 downto 0) => Q(9 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_wr_logic is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[8]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[8]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_wr_logic : entity is "wr_logic";
end sampler_0_wr_logic;

architecture STRUCTURE of sampler_0_wr_logic is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gic0.gc0.count_d1_reg[8]\ : STD_LOGIC;
begin
  \gic0.gc0.count_d1_reg[8]\ <= \^gic0.gc0.count_d1_reg[8]\;
\gwas.wsts\: entity work.sampler_0_wr_status_flags_as
     port map (
      E(0) => \^gic0.gc0.count_d1_reg[8]\,
      full => full,
      \gnxpm_cdc.rd_pntr_bin_reg[8]\ => \gnxpm_cdc.rd_pntr_bin_reg[8]\,
      \gnxpm_cdc.rd_pntr_bin_reg[8]_0\ => \gnxpm_cdc.rd_pntr_bin_reg[8]_0\,
      \out\(0) => \out\(0),
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.sampler_0_wr_bin_cntr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => \^gic0.gc0.count_d1_reg[8]\,
      Q(0) => Q(0),
      RD_PNTR_WR(7 downto 0) => RD_PNTR_WR(7 downto 0),
      \gic0.gc0.count_d1_reg[8]_0\(0) => \gic0.gc0.count_d1_reg[8]_0\(0),
      \out\(0) => \out\(1),
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_wr_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \sampler_0_wr_logic__parameterized0\;

architecture STRUCTURE of \sampler_0_wr_logic__parameterized0\ is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  WEA(0) <= \^wea\(0);
\gwss.wsts\: entity work.sampler_0_wr_status_flags_ss
     port map (
      E(0) => \^wea\(0),
      clk => clk,
      full => full,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      rd_en => rd_en,
      v1_reg(4 downto 0) => \c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \c1/v1_reg\(4 downto 0),
      wr_en => wr_en
    );
wpntr: entity work.\sampler_0_wr_bin_cntr__parameterized0\
     port map (
      E(0) => \^wea\(0),
      Q(9 downto 0) => Q(9 downto 0),
      clk => clk,
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gc0.count_reg[9]\(9 downto 0) => \gc0.count_reg[9]\(9 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(1),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      ram_empty_i_reg_3 => ram_empty_i_reg_3,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(4 downto 0) => \c0/v1_reg\(4 downto 0),
      v1_reg_1(4 downto 0) => \c1/v1_reg\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_blk_mem_gen_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 271 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end sampler_0_blk_mem_gen_top;

architecture STRUCTURE of sampler_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.sampler_0_blk_mem_gen_generic_cstr
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 0) => dout(271 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_top__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \sampler_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\sampler_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \out\(0) => \out\(0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_blk_mem_gen_v8_3_5_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 271 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_blk_mem_gen_v8_3_5_synth : entity is "blk_mem_gen_v8_3_5_synth";
end sampler_0_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of sampler_0_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.sampler_0_blk_mem_gen_top
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 0) => dout(271 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_v8_3_5_synth__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_v8_3_5_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_5_synth";
end \sampler_0_blk_mem_gen_v8_3_5_synth__parameterized0\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_v8_3_5_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\sampler_0_blk_mem_gen_top__parameterized0\
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \out\(0) => \out\(0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_blk_mem_gen_v8_3_5 is
  port (
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 271 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_blk_mem_gen_v8_3_5 : entity is "blk_mem_gen_v8_3_5";
end sampler_0_blk_mem_gen_v8_3_5;

architecture STRUCTURE of sampler_0_blk_mem_gen_v8_3_5 is
begin
inst_blk_mem_gen: entity work.sampler_0_blk_mem_gen_v8_3_5_synth
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 0) => dout(271 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_blk_mem_gen_v8_3_5__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_blk_mem_gen_v8_3_5__parameterized1\ : entity is "blk_mem_gen_v8_3_5";
end \sampler_0_blk_mem_gen_v8_3_5__parameterized1\;

architecture STRUCTURE of \sampler_0_blk_mem_gen_v8_3_5__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\sampler_0_blk_mem_gen_v8_3_5_synth__parameterized0\
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \out\(0) => \out\(0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 271 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_memory : entity is "memory";
end sampler_0_memory;

architecture STRUCTURE of sampler_0_memory is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.sampler_0_blk_mem_gen_v8_3_5
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 0) => dout(271 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\(0) => \out\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_memory__parameterized0\ : entity is "memory";
end \sampler_0_memory__parameterized0\;

architecture STRUCTURE of \sampler_0_memory__parameterized0\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\sampler_0_blk_mem_gen_v8_3_5__parameterized1\
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \out\(0) => \out\(0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 271 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end sampler_0_fifo_generator_ramfifo;

architecture STRUCTURE of sampler_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gras.rsts/gae.c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_22_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_23_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.sampler_0_clk_x_pntrs
     port map (
      AR(0) => rst_full_ff_i,
      D(0) => wr_pntr_plus2(8),
      Q(0) => p_13_out(8),
      RD_PNTR_WR(7 downto 0) => p_23_out(7 downto 0),
      WR_PNTR_RD(0) => p_22_out(8),
      \gc1.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gc1.count_d2_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gc1.count_reg[7]\(7 downto 0) => rd_pntr_plus2(7 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => rd_rst_i(1),
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gras.rsts/gae.c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.sampler_0_rd_logic
     port map (
      AR(0) => rd_rst_i(2),
      Q(8 downto 0) => p_0_out(8 downto 0),
      WR_PNTR_RD(0) => p_22_out(8),
      almost_empty => almost_empty,
      empty => empty,
      \gc1.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus2(7 downto 0),
      \gc1.count_d2_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \out\ => p_2_out,
      rd_clk => rd_clk,
      rd_en => rd_en,
      v1_reg(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gras.rsts/gae.c2/v1_reg\(3 downto 0),
      valid => valid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.sampler_0_wr_logic
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_12_out(8 downto 0),
      Q(0) => p_13_out(8),
      RD_PNTR_WR(7 downto 0) => p_23_out(7 downto 0),
      full => full,
      \gic0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      \gic0.gc0.count_d1_reg[8]_0\(0) => wr_pntr_plus2(8),
      \gnxpm_cdc.rd_pntr_bin_reg[8]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \gnxpm_cdc.rd_pntr_bin_reg[8]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      \out\(1) => wr_rst_i(1),
      \out\(0) => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.sampler_0_memory
     port map (
      Q(8 downto 0) => p_0_out(8 downto 0),
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 0) => dout(271 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \out\(0) => rd_rst_i(0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.sampler_0_reset_blk_ramfifo
     port map (
      \gc1.count_reg[0]\(2 downto 0) => rd_rst_i(2 downto 0),
      \out\(1) => wr_rst_i(1),
      \out\(0) => rst_full_ff_i,
      ram_empty_fb_i_reg => p_2_out,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \sampler_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \sampler_0_fifo_generator_ramfifo__parameterized0\ is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\sampler_0_rd_logic__parameterized0\
     port map (
      AR(0) => rd_rst_i(2),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => p_0_out(9 downto 0),
      Q(9 downto 0) => rd_pntr_plus1(9 downto 0),
      clk => clk,
      empty => empty,
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      v1_reg(4 downto 0) => \grss.rsts/c2/v1_reg\(4 downto 0),
      valid => valid,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\sampler_0_wr_logic__parameterized0\
     port map (
      Q(9 downto 0) => p_11_out(9 downto 0),
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[9]\(9 downto 0) => p_0_out(9 downto 0),
      \gc0.count_reg[9]\(9 downto 0) => rd_pntr_plus1(9 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(1) => wr_rst_i(1),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => rst_full_ff_i,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_18\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_20\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_21\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_22\,
      rd_en => rd_en,
      v1_reg(4 downto 0) => \grss.rsts/c2/v1_reg\(4 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\sampler_0_memory__parameterized0\
     port map (
      Q(9 downto 0) => p_11_out(9 downto 0),
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      clk => clk,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => p_0_out(9 downto 0),
      \out\(0) => rd_rst_i(0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.\sampler_0_reset_blk_ramfifo__parameterized0\
     port map (
      clk => clk,
      \gc0.count_reg[1]\(1) => rd_rst_i(2),
      \gc0.count_reg[1]\(0) => rd_rst_i(0),
      \out\(1) => wr_rst_i(1),
      \out\(0) => rst_full_ff_i,
      ram_empty_fb_i_reg => p_2_out,
      rd_en => rd_en,
      rst => rst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 271 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_fifo_generator_top : entity is "fifo_generator_top";
end sampler_0_fifo_generator_top;

architecture STRUCTURE of sampler_0_fifo_generator_top is
begin
\grf.rf\: entity work.sampler_0_fifo_generator_ramfifo
     port map (
      almost_empty => almost_empty,
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 0) => dout(271 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      valid => valid,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_fifo_generator_top__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \sampler_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \sampler_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\sampler_0_fifo_generator_ramfifo__parameterized0\
     port map (
      clk => clk,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      valid => valid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_fifo_generator_v13_1_3_synth is
  port (
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 271 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_fifo_generator_v13_1_3_synth : entity is "fifo_generator_v13_1_3_synth";
end sampler_0_fifo_generator_v13_1_3_synth;

architecture STRUCTURE of sampler_0_fifo_generator_v13_1_3_synth is
begin
\gconvfifo.rf\: entity work.sampler_0_fifo_generator_top
     port map (
      almost_empty => almost_empty,
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 0) => dout(271 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      valid => valid,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_fifo_generator_v13_1_3_synth__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_fifo_generator_v13_1_3_synth__parameterized0\ : entity is "fifo_generator_v13_1_3_synth";
end \sampler_0_fifo_generator_v13_1_3_synth__parameterized0\;

architecture STRUCTURE of \sampler_0_fifo_generator_v13_1_3_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\sampler_0_fifo_generator_top__parameterized0\
     port map (
      clk => clk,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      valid => valid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_fifo_generator_v13_1_3 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 271 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of sampler_0_fifo_generator_v13_1_3 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 272;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of sampler_0_fifo_generator_v13_1_3 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 272;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of sampler_0_fifo_generator_v13_1_3 : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of sampler_0_fifo_generator_v13_1_3 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of sampler_0_fifo_generator_v13_1_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of sampler_0_fifo_generator_v13_1_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of sampler_0_fifo_generator_v13_1_3 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of sampler_0_fifo_generator_v13_1_3 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of sampler_0_fifo_generator_v13_1_3 : entity is 509;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of sampler_0_fifo_generator_v13_1_3 : entity is 508;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of sampler_0_fifo_generator_v13_1_3 : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of sampler_0_fifo_generator_v13_1_3 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of sampler_0_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of sampler_0_fifo_generator_v13_1_3 : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of sampler_0_fifo_generator_v13_1_3 : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of sampler_0_fifo_generator_v13_1_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of sampler_0_fifo_generator_v13_1_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of sampler_0_fifo_generator_v13_1_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of sampler_0_fifo_generator_v13_1_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of sampler_0_fifo_generator_v13_1_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of sampler_0_fifo_generator_v13_1_3 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of sampler_0_fifo_generator_v13_1_3 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_fifo_generator_v13_1_3 : entity is "fifo_generator_v13_1_3";
end sampler_0_fifo_generator_v13_1_3;

architecture STRUCTURE of sampler_0_fifo_generator_v13_1_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.sampler_0_fifo_generator_v13_1_3_synth
     port map (
      almost_empty => almost_empty,
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 0) => dout(271 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      valid => valid,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sampler_0_fifo_generator_v13_1_3__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 56;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 56;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sampler_0_fifo_generator_v13_1_3__parameterized1\ : entity is "fifo_generator_v13_1_3";
end \sampler_0_fifo_generator_v13_1_3__parameterized1\;

architecture STRUCTURE of \sampler_0_fifo_generator_v13_1_3__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\sampler_0_fifo_generator_v13_1_3_synth__parameterized0\
     port map (
      clk => clk,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      valid => valid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_sample_fifo_0 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 271 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 271 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sampler_0_sample_fifo_0 : entity is "sample_fifo_0,fifo_generator_v13_1_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sampler_0_sample_fifo_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_sample_fifo_0 : entity is "sample_fifo_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sampler_0_sample_fifo_0 : entity is "fifo_generator_v13_1_3,Vivado 2016.4";
end sampler_0_sample_fifo_0;

architecture STRUCTURE of sampler_0_sample_fifo_0 is
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 272;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 272;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 509;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 508;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
begin
U0: entity work.sampler_0_fifo_generator_v13_1_3
     port map (
      almost_empty => almost_empty,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 0) => dout(271 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_txmit_fifo is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sampler_0_txmit_fifo : entity is "txmit_fifo,fifo_generator_v13_1_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sampler_0_txmit_fifo : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_txmit_fifo : entity is "txmit_fifo";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sampler_0_txmit_fifo : entity is "fifo_generator_v13_1_3,Vivado 2016.4";
end sampler_0_txmit_fifo;

architecture STRUCTURE of sampler_0_txmit_fifo is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 56;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 56;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
begin
U0: entity work.\sampler_0_fifo_generator_v13_1_3__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_packetizer is
  port (
    wr_en_hold_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sample_clk : in STD_LOGIC;
    pixel_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 271 downto 0 );
    wr_en : in STD_LOGIC;
    \shifter_reg[2]\ : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_packetizer : entity is "packetizer";
end sampler_0_packetizer;

architecture STRUCTURE of sampler_0_packetizer is
  signal bos : STD_LOGIC;
  signal data_dly1 : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal data_from_fifo : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal \data_remain[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[100]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[101]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[102]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[103]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[104]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[105]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[106]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[107]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[108]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[109]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[110]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[111]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[112]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[113]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[114]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[115]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[116]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[117]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[118]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[119]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[120]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[121]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[122]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[123]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[124]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[125]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[126]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[127]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[128]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[129]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[130]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[131]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[132]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[133]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[134]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[135]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[136]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[137]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[138]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[139]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[140]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[141]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[142]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[143]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[144]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[145]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[146]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[147]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[148]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[149]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[150]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[151]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[152]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[153]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[154]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[155]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[156]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[157]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[158]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[159]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[160]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[161]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[162]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[163]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[164]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[165]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[166]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[167]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[168]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[169]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[170]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[171]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[172]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[173]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[174]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[175]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[223]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[64]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[65]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[66]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[68]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[69]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[70]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[71]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[72]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[73]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[74]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[75]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[76]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[77]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[78]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[79]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[80]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[81]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[82]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[83]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[84]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[85]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[86]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[87]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[88]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[89]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[90]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[91]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[92]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[93]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[94]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[95]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[96]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[97]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[98]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[99]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[100]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[101]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[102]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[103]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[104]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[105]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[106]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[107]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[108]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[109]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[110]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[111]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[112]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[113]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[114]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[115]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[116]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[117]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[118]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[119]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[120]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[121]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[122]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[123]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[124]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[125]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[126]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[127]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[128]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[129]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[130]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[131]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[132]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[133]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[134]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[135]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[136]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[137]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[138]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[139]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[140]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[141]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[142]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[143]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[144]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[145]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[146]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[147]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[148]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[149]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[150]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[151]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[152]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[153]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[154]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[155]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[156]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[157]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[158]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[159]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[160]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[161]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[162]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[163]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[164]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[165]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[166]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[167]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[168]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[169]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[170]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[171]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[172]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[173]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[174]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[175]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[176]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[177]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[178]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[179]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[180]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[181]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[182]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[183]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[184]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[185]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[186]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[187]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[188]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[189]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[190]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[191]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[192]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[193]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[194]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[195]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[196]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[197]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[198]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[199]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[200]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[201]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[202]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[203]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[204]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[205]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[206]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[207]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[208]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[209]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[210]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[211]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[212]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[213]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[214]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[215]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[216]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[217]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[218]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[219]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[220]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[221]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[222]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[223]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[68]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[69]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[70]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[71]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[72]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[73]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[74]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[75]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[76]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[77]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[78]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[79]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[80]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[82]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[83]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[84]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[85]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[86]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[87]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[88]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[89]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[90]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[91]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[92]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[93]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[94]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[95]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[96]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[97]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[98]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[99]\ : STD_LOGIC;
  signal \data_remain_reg_n_0_[9]\ : STD_LOGIC;
  signal diff_bit_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal diff_bit_cnt_dly1 : STD_LOGIC;
  signal \diff_bit_cnt_dly1_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_bit_cnt_dly1_reg_n_0_[4]\ : STD_LOGIC;
  signal diff_bit_cnt_remain : STD_LOGIC;
  signal \diff_bit_cnt_remain[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_remain[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_remain[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_remain[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_remain[3]_i_2_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_remain[4]_i_2_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_remain[4]_i_3_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_remain[4]_i_4_n_0\ : STD_LOGIC;
  signal \diff_bit_cnt_remain_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_bit_cnt_remain_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_bit_cnt_remain_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_bit_cnt_remain_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_bit_cnt_remain_reg_n_0_[4]\ : STD_LOGIC;
  signal diff_dly1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal idle_packet : STD_LOGIC;
  signal idle_packet_i_1_n_0 : STD_LOGIC;
  signal nop_packet : STD_LOGIC;
  signal nop_packet_i_1_n_0 : STD_LOGIC;
  signal packet : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal packet_available : STD_LOGIC;
  signal packet_available_i_1_n_0 : STD_LOGIC;
  signal packet_fifo_empty : STD_LOGIC;
  signal packet_out : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \packet_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \packet_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \packet_state[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \packet_state_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \packet_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \packet_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \packet_type[4]_i_1_n_0\ : STD_LOGIC;
  signal \packet_type[5]_i_1_n_0\ : STD_LOGIC;
  signal \packet_type[5]_i_2_n_0\ : STD_LOGIC;
  signal payload : STD_LOGIC;
  signal \payload[0]_i_1_n_0\ : STD_LOGIC;
  signal \payload[10]_i_1_n_0\ : STD_LOGIC;
  signal \payload[11]_i_1_n_0\ : STD_LOGIC;
  signal \payload[12]_i_1_n_0\ : STD_LOGIC;
  signal \payload[13]_i_1_n_0\ : STD_LOGIC;
  signal \payload[14]_i_1_n_0\ : STD_LOGIC;
  signal \payload[15]_i_1_n_0\ : STD_LOGIC;
  signal \payload[16]_i_1_n_0\ : STD_LOGIC;
  signal \payload[17]_i_1_n_0\ : STD_LOGIC;
  signal \payload[18]_i_1_n_0\ : STD_LOGIC;
  signal \payload[19]_i_1_n_0\ : STD_LOGIC;
  signal \payload[1]_i_1_n_0\ : STD_LOGIC;
  signal \payload[20]_i_1_n_0\ : STD_LOGIC;
  signal \payload[21]_i_1_n_0\ : STD_LOGIC;
  signal \payload[22]_i_1_n_0\ : STD_LOGIC;
  signal \payload[23]_i_1_n_0\ : STD_LOGIC;
  signal \payload[24]_i_1_n_0\ : STD_LOGIC;
  signal \payload[25]_i_1_n_0\ : STD_LOGIC;
  signal \payload[26]_i_1_n_0\ : STD_LOGIC;
  signal \payload[27]_i_1_n_0\ : STD_LOGIC;
  signal \payload[28]_i_1_n_0\ : STD_LOGIC;
  signal \payload[29]_i_1_n_0\ : STD_LOGIC;
  signal \payload[2]_i_1_n_0\ : STD_LOGIC;
  signal \payload[30]_i_1_n_0\ : STD_LOGIC;
  signal \payload[31]_i_1_n_0\ : STD_LOGIC;
  signal \payload[32]_i_1_n_0\ : STD_LOGIC;
  signal \payload[33]_i_1_n_0\ : STD_LOGIC;
  signal \payload[34]_i_1_n_0\ : STD_LOGIC;
  signal \payload[35]_i_1_n_0\ : STD_LOGIC;
  signal \payload[36]_i_1_n_0\ : STD_LOGIC;
  signal \payload[37]_i_1_n_0\ : STD_LOGIC;
  signal \payload[38]_i_1_n_0\ : STD_LOGIC;
  signal \payload[39]_i_1_n_0\ : STD_LOGIC;
  signal \payload[3]_i_1_n_0\ : STD_LOGIC;
  signal \payload[40]_i_1_n_0\ : STD_LOGIC;
  signal \payload[41]_i_1_n_0\ : STD_LOGIC;
  signal \payload[42]_i_1_n_0\ : STD_LOGIC;
  signal \payload[43]_i_1_n_0\ : STD_LOGIC;
  signal \payload[44]_i_1_n_0\ : STD_LOGIC;
  signal \payload[45]_i_1_n_0\ : STD_LOGIC;
  signal \payload[46]_i_1_n_0\ : STD_LOGIC;
  signal \payload[47]_i_2_n_0\ : STD_LOGIC;
  signal \payload[4]_i_1_n_0\ : STD_LOGIC;
  signal \payload[5]_i_1_n_0\ : STD_LOGIC;
  signal \payload[6]_i_1_n_0\ : STD_LOGIC;
  signal \payload[7]_i_1_n_0\ : STD_LOGIC;
  signal \payload[8]_i_1_n_0\ : STD_LOGIC;
  signal \payload[9]_i_1_n_0\ : STD_LOGIC;
  signal rd_en : STD_LOGIC;
  signal rd_valid : STD_LOGIC;
  signal rd_valid_dly1 : STD_LOGIC;
  signal rd_valid_dly1_i_1_n_0 : STD_LOGIC;
  signal running : STD_LOGIC;
  signal sample_fifo_i_6_n_0 : STD_LOGIC;
  signal sample_fifo_n_256 : STD_LOGIC;
  signal sample_fifo_n_257 : STD_LOGIC;
  signal sample_fifo_n_258 : STD_LOGIC;
  signal sample_fifo_n_259 : STD_LOGIC;
  signal sample_fifo_n_260 : STD_LOGIC;
  signal sample_fifo_n_261 : STD_LOGIC;
  signal sample_fifo_n_262 : STD_LOGIC;
  signal sample_fifo_n_263 : STD_LOGIC;
  signal sample_fifo_n_264 : STD_LOGIC;
  signal sample_fifo_n_265 : STD_LOGIC;
  signal sample_fifo_n_266 : STD_LOGIC;
  signal sample_fifo_n_267 : STD_LOGIC;
  signal sample_fifo_n_268 : STD_LOGIC;
  signal sample_fifo_n_269 : STD_LOGIC;
  signal sample_fifo_n_270 : STD_LOGIC;
  signal sample_fifo_n_271 : STD_LOGIC;
  signal sample_running_sync : STD_LOGIC;
  signal sample_running_txclk : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txmit_fifo_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_sample_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_sample_fifo_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_sample_fifo_full_UNCONNECTED : STD_LOGIC;
  signal NLW_txmit_fifo_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_txmit_fifo_inst_valid_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_remain[100]_i_1\ : label is "soft_lutpair1255";
  attribute SOFT_HLUTNM of \data_remain[101]_i_1\ : label is "soft_lutpair1255";
  attribute SOFT_HLUTNM of \data_remain[102]_i_1\ : label is "soft_lutpair1254";
  attribute SOFT_HLUTNM of \data_remain[103]_i_1\ : label is "soft_lutpair1254";
  attribute SOFT_HLUTNM of \data_remain[104]_i_1\ : label is "soft_lutpair1253";
  attribute SOFT_HLUTNM of \data_remain[105]_i_1\ : label is "soft_lutpair1253";
  attribute SOFT_HLUTNM of \data_remain[106]_i_1\ : label is "soft_lutpair1252";
  attribute SOFT_HLUTNM of \data_remain[107]_i_1\ : label is "soft_lutpair1251";
  attribute SOFT_HLUTNM of \data_remain[108]_i_1\ : label is "soft_lutpair1250";
  attribute SOFT_HLUTNM of \data_remain[109]_i_1\ : label is "soft_lutpair1249";
  attribute SOFT_HLUTNM of \data_remain[10]_i_1\ : label is "soft_lutpair1300";
  attribute SOFT_HLUTNM of \data_remain[110]_i_1\ : label is "soft_lutpair1248";
  attribute SOFT_HLUTNM of \data_remain[111]_i_1\ : label is "soft_lutpair1247";
  attribute SOFT_HLUTNM of \data_remain[112]_i_1\ : label is "soft_lutpair1246";
  attribute SOFT_HLUTNM of \data_remain[113]_i_1\ : label is "soft_lutpair1245";
  attribute SOFT_HLUTNM of \data_remain[114]_i_1\ : label is "soft_lutpair1244";
  attribute SOFT_HLUTNM of \data_remain[115]_i_1\ : label is "soft_lutpair1252";
  attribute SOFT_HLUTNM of \data_remain[116]_i_1\ : label is "soft_lutpair1242";
  attribute SOFT_HLUTNM of \data_remain[117]_i_1\ : label is "soft_lutpair1241";
  attribute SOFT_HLUTNM of \data_remain[118]_i_1\ : label is "soft_lutpair1240";
  attribute SOFT_HLUTNM of \data_remain[119]_i_1\ : label is "soft_lutpair1243";
  attribute SOFT_HLUTNM of \data_remain[11]_i_1\ : label is "soft_lutpair1299";
  attribute SOFT_HLUTNM of \data_remain[120]_i_1\ : label is "soft_lutpair1238";
  attribute SOFT_HLUTNM of \data_remain[121]_i_1\ : label is "soft_lutpair1237";
  attribute SOFT_HLUTNM of \data_remain[122]_i_1\ : label is "soft_lutpair1236";
  attribute SOFT_HLUTNM of \data_remain[123]_i_1\ : label is "soft_lutpair1235";
  attribute SOFT_HLUTNM of \data_remain[124]_i_1\ : label is "soft_lutpair1234";
  attribute SOFT_HLUTNM of \data_remain[125]_i_1\ : label is "soft_lutpair1233";
  attribute SOFT_HLUTNM of \data_remain[126]_i_1\ : label is "soft_lutpair1232";
  attribute SOFT_HLUTNM of \data_remain[127]_i_1\ : label is "soft_lutpair1231";
  attribute SOFT_HLUTNM of \data_remain[128]_i_1\ : label is "soft_lutpair1230";
  attribute SOFT_HLUTNM of \data_remain[129]_i_1\ : label is "soft_lutpair1239";
  attribute SOFT_HLUTNM of \data_remain[12]_i_1\ : label is "soft_lutpair1299";
  attribute SOFT_HLUTNM of \data_remain[130]_i_1\ : label is "soft_lutpair1228";
  attribute SOFT_HLUTNM of \data_remain[131]_i_1\ : label is "soft_lutpair1229";
  attribute SOFT_HLUTNM of \data_remain[132]_i_1\ : label is "soft_lutpair1226";
  attribute SOFT_HLUTNM of \data_remain[133]_i_1\ : label is "soft_lutpair1225";
  attribute SOFT_HLUTNM of \data_remain[134]_i_1\ : label is "soft_lutpair1224";
  attribute SOFT_HLUTNM of \data_remain[135]_i_1\ : label is "soft_lutpair1223";
  attribute SOFT_HLUTNM of \data_remain[136]_i_1\ : label is "soft_lutpair1227";
  attribute SOFT_HLUTNM of \data_remain[137]_i_1\ : label is "soft_lutpair1222";
  attribute SOFT_HLUTNM of \data_remain[138]_i_1\ : label is "soft_lutpair1220";
  attribute SOFT_HLUTNM of \data_remain[139]_i_1\ : label is "soft_lutpair1221";
  attribute SOFT_HLUTNM of \data_remain[13]_i_1\ : label is "soft_lutpair1298";
  attribute SOFT_HLUTNM of \data_remain[140]_i_1\ : label is "soft_lutpair1218";
  attribute SOFT_HLUTNM of \data_remain[141]_i_1\ : label is "soft_lutpair1219";
  attribute SOFT_HLUTNM of \data_remain[142]_i_1\ : label is "soft_lutpair1251";
  attribute SOFT_HLUTNM of \data_remain[143]_i_1\ : label is "soft_lutpair1250";
  attribute SOFT_HLUTNM of \data_remain[144]_i_1\ : label is "soft_lutpair1249";
  attribute SOFT_HLUTNM of \data_remain[145]_i_1\ : label is "soft_lutpair1248";
  attribute SOFT_HLUTNM of \data_remain[146]_i_1\ : label is "soft_lutpair1247";
  attribute SOFT_HLUTNM of \data_remain[147]_i_1\ : label is "soft_lutpair1246";
  attribute SOFT_HLUTNM of \data_remain[148]_i_1\ : label is "soft_lutpair1245";
  attribute SOFT_HLUTNM of \data_remain[149]_i_1\ : label is "soft_lutpair1244";
  attribute SOFT_HLUTNM of \data_remain[14]_i_1\ : label is "soft_lutpair1298";
  attribute SOFT_HLUTNM of \data_remain[150]_i_1\ : label is "soft_lutpair1243";
  attribute SOFT_HLUTNM of \data_remain[151]_i_1\ : label is "soft_lutpair1242";
  attribute SOFT_HLUTNM of \data_remain[152]_i_1\ : label is "soft_lutpair1241";
  attribute SOFT_HLUTNM of \data_remain[153]_i_1\ : label is "soft_lutpair1240";
  attribute SOFT_HLUTNM of \data_remain[154]_i_1\ : label is "soft_lutpair1239";
  attribute SOFT_HLUTNM of \data_remain[155]_i_1\ : label is "soft_lutpair1238";
  attribute SOFT_HLUTNM of \data_remain[156]_i_1\ : label is "soft_lutpair1237";
  attribute SOFT_HLUTNM of \data_remain[157]_i_1\ : label is "soft_lutpair1236";
  attribute SOFT_HLUTNM of \data_remain[158]_i_1\ : label is "soft_lutpair1235";
  attribute SOFT_HLUTNM of \data_remain[159]_i_1\ : label is "soft_lutpair1234";
  attribute SOFT_HLUTNM of \data_remain[15]_i_1\ : label is "soft_lutpair1297";
  attribute SOFT_HLUTNM of \data_remain[160]_i_1\ : label is "soft_lutpair1233";
  attribute SOFT_HLUTNM of \data_remain[161]_i_1\ : label is "soft_lutpair1232";
  attribute SOFT_HLUTNM of \data_remain[162]_i_1\ : label is "soft_lutpair1231";
  attribute SOFT_HLUTNM of \data_remain[163]_i_1\ : label is "soft_lutpair1230";
  attribute SOFT_HLUTNM of \data_remain[164]_i_1\ : label is "soft_lutpair1229";
  attribute SOFT_HLUTNM of \data_remain[165]_i_1\ : label is "soft_lutpair1228";
  attribute SOFT_HLUTNM of \data_remain[166]_i_1\ : label is "soft_lutpair1227";
  attribute SOFT_HLUTNM of \data_remain[167]_i_1\ : label is "soft_lutpair1226";
  attribute SOFT_HLUTNM of \data_remain[168]_i_1\ : label is "soft_lutpair1225";
  attribute SOFT_HLUTNM of \data_remain[169]_i_1\ : label is "soft_lutpair1224";
  attribute SOFT_HLUTNM of \data_remain[16]_i_1\ : label is "soft_lutpair1297";
  attribute SOFT_HLUTNM of \data_remain[170]_i_1\ : label is "soft_lutpair1223";
  attribute SOFT_HLUTNM of \data_remain[171]_i_1\ : label is "soft_lutpair1222";
  attribute SOFT_HLUTNM of \data_remain[172]_i_1\ : label is "soft_lutpair1221";
  attribute SOFT_HLUTNM of \data_remain[173]_i_1\ : label is "soft_lutpair1220";
  attribute SOFT_HLUTNM of \data_remain[174]_i_1\ : label is "soft_lutpair1219";
  attribute SOFT_HLUTNM of \data_remain[175]_i_1\ : label is "soft_lutpair1218";
  attribute SOFT_HLUTNM of \data_remain[17]_i_1\ : label is "soft_lutpair1296";
  attribute SOFT_HLUTNM of \data_remain[18]_i_1\ : label is "soft_lutpair1296";
  attribute SOFT_HLUTNM of \data_remain[19]_i_1\ : label is "soft_lutpair1295";
  attribute SOFT_HLUTNM of \data_remain[1]_i_1\ : label is "soft_lutpair1304";
  attribute SOFT_HLUTNM of \data_remain[20]_i_1\ : label is "soft_lutpair1295";
  attribute SOFT_HLUTNM of \data_remain[21]_i_1\ : label is "soft_lutpair1294";
  attribute SOFT_HLUTNM of \data_remain[22]_i_1\ : label is "soft_lutpair1294";
  attribute SOFT_HLUTNM of \data_remain[23]_i_1\ : label is "soft_lutpair1293";
  attribute SOFT_HLUTNM of \data_remain[24]_i_1\ : label is "soft_lutpair1293";
  attribute SOFT_HLUTNM of \data_remain[25]_i_1\ : label is "soft_lutpair1292";
  attribute SOFT_HLUTNM of \data_remain[26]_i_1\ : label is "soft_lutpair1292";
  attribute SOFT_HLUTNM of \data_remain[27]_i_1\ : label is "soft_lutpair1291";
  attribute SOFT_HLUTNM of \data_remain[28]_i_1\ : label is "soft_lutpair1291";
  attribute SOFT_HLUTNM of \data_remain[29]_i_1\ : label is "soft_lutpair1290";
  attribute SOFT_HLUTNM of \data_remain[2]_i_1\ : label is "soft_lutpair1304";
  attribute SOFT_HLUTNM of \data_remain[30]_i_1\ : label is "soft_lutpair1290";
  attribute SOFT_HLUTNM of \data_remain[31]_i_1\ : label is "soft_lutpair1289";
  attribute SOFT_HLUTNM of \data_remain[32]_i_1\ : label is "soft_lutpair1289";
  attribute SOFT_HLUTNM of \data_remain[33]_i_1\ : label is "soft_lutpair1288";
  attribute SOFT_HLUTNM of \data_remain[34]_i_1\ : label is "soft_lutpair1288";
  attribute SOFT_HLUTNM of \data_remain[35]_i_1\ : label is "soft_lutpair1287";
  attribute SOFT_HLUTNM of \data_remain[36]_i_1\ : label is "soft_lutpair1287";
  attribute SOFT_HLUTNM of \data_remain[37]_i_1\ : label is "soft_lutpair1286";
  attribute SOFT_HLUTNM of \data_remain[38]_i_1\ : label is "soft_lutpair1286";
  attribute SOFT_HLUTNM of \data_remain[39]_i_1\ : label is "soft_lutpair1285";
  attribute SOFT_HLUTNM of \data_remain[3]_i_1\ : label is "soft_lutpair1303";
  attribute SOFT_HLUTNM of \data_remain[40]_i_1\ : label is "soft_lutpair1285";
  attribute SOFT_HLUTNM of \data_remain[41]_i_1\ : label is "soft_lutpair1284";
  attribute SOFT_HLUTNM of \data_remain[42]_i_1\ : label is "soft_lutpair1284";
  attribute SOFT_HLUTNM of \data_remain[43]_i_1\ : label is "soft_lutpair1283";
  attribute SOFT_HLUTNM of \data_remain[44]_i_1\ : label is "soft_lutpair1282";
  attribute SOFT_HLUTNM of \data_remain[45]_i_1\ : label is "soft_lutpair1283";
  attribute SOFT_HLUTNM of \data_remain[46]_i_1\ : label is "soft_lutpair1282";
  attribute SOFT_HLUTNM of \data_remain[47]_i_1\ : label is "soft_lutpair1281";
  attribute SOFT_HLUTNM of \data_remain[48]_i_1\ : label is "soft_lutpair1281";
  attribute SOFT_HLUTNM of \data_remain[49]_i_1\ : label is "soft_lutpair1280";
  attribute SOFT_HLUTNM of \data_remain[4]_i_1\ : label is "soft_lutpair1303";
  attribute SOFT_HLUTNM of \data_remain[50]_i_1\ : label is "soft_lutpair1280";
  attribute SOFT_HLUTNM of \data_remain[51]_i_1\ : label is "soft_lutpair1279";
  attribute SOFT_HLUTNM of \data_remain[52]_i_1\ : label is "soft_lutpair1279";
  attribute SOFT_HLUTNM of \data_remain[53]_i_1\ : label is "soft_lutpair1278";
  attribute SOFT_HLUTNM of \data_remain[54]_i_1\ : label is "soft_lutpair1278";
  attribute SOFT_HLUTNM of \data_remain[55]_i_1\ : label is "soft_lutpair1277";
  attribute SOFT_HLUTNM of \data_remain[56]_i_1\ : label is "soft_lutpair1277";
  attribute SOFT_HLUTNM of \data_remain[57]_i_1\ : label is "soft_lutpair1276";
  attribute SOFT_HLUTNM of \data_remain[58]_i_1\ : label is "soft_lutpair1276";
  attribute SOFT_HLUTNM of \data_remain[59]_i_1\ : label is "soft_lutpair1275";
  attribute SOFT_HLUTNM of \data_remain[5]_i_1\ : label is "soft_lutpair1302";
  attribute SOFT_HLUTNM of \data_remain[60]_i_1\ : label is "soft_lutpair1275";
  attribute SOFT_HLUTNM of \data_remain[61]_i_1\ : label is "soft_lutpair1274";
  attribute SOFT_HLUTNM of \data_remain[62]_i_1\ : label is "soft_lutpair1274";
  attribute SOFT_HLUTNM of \data_remain[63]_i_1\ : label is "soft_lutpair1273";
  attribute SOFT_HLUTNM of \data_remain[64]_i_1\ : label is "soft_lutpair1273";
  attribute SOFT_HLUTNM of \data_remain[65]_i_1\ : label is "soft_lutpair1272";
  attribute SOFT_HLUTNM of \data_remain[66]_i_1\ : label is "soft_lutpair1272";
  attribute SOFT_HLUTNM of \data_remain[68]_i_1\ : label is "soft_lutpair1271";
  attribute SOFT_HLUTNM of \data_remain[69]_i_1\ : label is "soft_lutpair1271";
  attribute SOFT_HLUTNM of \data_remain[6]_i_1\ : label is "soft_lutpair1302";
  attribute SOFT_HLUTNM of \data_remain[70]_i_1\ : label is "soft_lutpair1270";
  attribute SOFT_HLUTNM of \data_remain[71]_i_1\ : label is "soft_lutpair1270";
  attribute SOFT_HLUTNM of \data_remain[72]_i_1\ : label is "soft_lutpair1269";
  attribute SOFT_HLUTNM of \data_remain[73]_i_1\ : label is "soft_lutpair1269";
  attribute SOFT_HLUTNM of \data_remain[74]_i_1\ : label is "soft_lutpair1268";
  attribute SOFT_HLUTNM of \data_remain[75]_i_1\ : label is "soft_lutpair1268";
  attribute SOFT_HLUTNM of \data_remain[76]_i_1\ : label is "soft_lutpair1267";
  attribute SOFT_HLUTNM of \data_remain[77]_i_1\ : label is "soft_lutpair1267";
  attribute SOFT_HLUTNM of \data_remain[78]_i_1\ : label is "soft_lutpair1266";
  attribute SOFT_HLUTNM of \data_remain[79]_i_1\ : label is "soft_lutpair1266";
  attribute SOFT_HLUTNM of \data_remain[7]_i_1\ : label is "soft_lutpair1301";
  attribute SOFT_HLUTNM of \data_remain[80]_i_1\ : label is "soft_lutpair1265";
  attribute SOFT_HLUTNM of \data_remain[81]_i_1\ : label is "soft_lutpair1265";
  attribute SOFT_HLUTNM of \data_remain[82]_i_1\ : label is "soft_lutpair1264";
  attribute SOFT_HLUTNM of \data_remain[83]_i_1\ : label is "soft_lutpair1264";
  attribute SOFT_HLUTNM of \data_remain[84]_i_1\ : label is "soft_lutpair1263";
  attribute SOFT_HLUTNM of \data_remain[85]_i_1\ : label is "soft_lutpair1263";
  attribute SOFT_HLUTNM of \data_remain[86]_i_1\ : label is "soft_lutpair1262";
  attribute SOFT_HLUTNM of \data_remain[87]_i_1\ : label is "soft_lutpair1262";
  attribute SOFT_HLUTNM of \data_remain[88]_i_1\ : label is "soft_lutpair1261";
  attribute SOFT_HLUTNM of \data_remain[89]_i_1\ : label is "soft_lutpair1261";
  attribute SOFT_HLUTNM of \data_remain[8]_i_1\ : label is "soft_lutpair1301";
  attribute SOFT_HLUTNM of \data_remain[90]_i_1\ : label is "soft_lutpair1260";
  attribute SOFT_HLUTNM of \data_remain[91]_i_1\ : label is "soft_lutpair1260";
  attribute SOFT_HLUTNM of \data_remain[92]_i_1\ : label is "soft_lutpair1259";
  attribute SOFT_HLUTNM of \data_remain[93]_i_1\ : label is "soft_lutpair1259";
  attribute SOFT_HLUTNM of \data_remain[94]_i_1\ : label is "soft_lutpair1258";
  attribute SOFT_HLUTNM of \data_remain[95]_i_1\ : label is "soft_lutpair1258";
  attribute SOFT_HLUTNM of \data_remain[96]_i_1\ : label is "soft_lutpair1257";
  attribute SOFT_HLUTNM of \data_remain[97]_i_1\ : label is "soft_lutpair1257";
  attribute SOFT_HLUTNM of \data_remain[98]_i_1\ : label is "soft_lutpair1256";
  attribute SOFT_HLUTNM of \data_remain[99]_i_1\ : label is "soft_lutpair1256";
  attribute SOFT_HLUTNM of \data_remain[9]_i_1\ : label is "soft_lutpair1300";
  attribute SOFT_HLUTNM of \diff_bit_cnt_remain[0]_i_1\ : label is "soft_lutpair1217";
  attribute SOFT_HLUTNM of \diff_bit_cnt_remain[1]_i_1\ : label is "soft_lutpair1217";
  attribute SOFT_HLUTNM of \diff_bit_cnt_remain[3]_i_2\ : label is "soft_lutpair1215";
  attribute SOFT_HLUTNM of \diff_bit_cnt_remain[4]_i_4\ : label is "soft_lutpair1215";
  attribute SOFT_HLUTNM of idle_packet_i_1 : label is "soft_lutpair1216";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \packet_state_reg[1]\ : label is "packet_state_reg[1]";
  attribute ORIG_CELL_NAME of \packet_state_reg[1]_rep\ : label is "packet_state_reg[1]";
  attribute SOFT_HLUTNM of \payload[0]_i_1\ : label is "soft_lutpair1328";
  attribute SOFT_HLUTNM of \payload[10]_i_1\ : label is "soft_lutpair1323";
  attribute SOFT_HLUTNM of \payload[11]_i_1\ : label is "soft_lutpair1323";
  attribute SOFT_HLUTNM of \payload[12]_i_1\ : label is "soft_lutpair1322";
  attribute SOFT_HLUTNM of \payload[13]_i_1\ : label is "soft_lutpair1322";
  attribute SOFT_HLUTNM of \payload[14]_i_1\ : label is "soft_lutpair1321";
  attribute SOFT_HLUTNM of \payload[15]_i_1\ : label is "soft_lutpair1321";
  attribute SOFT_HLUTNM of \payload[16]_i_1\ : label is "soft_lutpair1320";
  attribute SOFT_HLUTNM of \payload[17]_i_1\ : label is "soft_lutpair1320";
  attribute SOFT_HLUTNM of \payload[18]_i_1\ : label is "soft_lutpair1319";
  attribute SOFT_HLUTNM of \payload[19]_i_1\ : label is "soft_lutpair1319";
  attribute SOFT_HLUTNM of \payload[1]_i_1\ : label is "soft_lutpair1328";
  attribute SOFT_HLUTNM of \payload[20]_i_1\ : label is "soft_lutpair1318";
  attribute SOFT_HLUTNM of \payload[21]_i_1\ : label is "soft_lutpair1318";
  attribute SOFT_HLUTNM of \payload[22]_i_1\ : label is "soft_lutpair1317";
  attribute SOFT_HLUTNM of \payload[23]_i_1\ : label is "soft_lutpair1317";
  attribute SOFT_HLUTNM of \payload[24]_i_1\ : label is "soft_lutpair1316";
  attribute SOFT_HLUTNM of \payload[25]_i_1\ : label is "soft_lutpair1316";
  attribute SOFT_HLUTNM of \payload[26]_i_1\ : label is "soft_lutpair1315";
  attribute SOFT_HLUTNM of \payload[27]_i_1\ : label is "soft_lutpair1315";
  attribute SOFT_HLUTNM of \payload[28]_i_1\ : label is "soft_lutpair1314";
  attribute SOFT_HLUTNM of \payload[29]_i_1\ : label is "soft_lutpair1314";
  attribute SOFT_HLUTNM of \payload[2]_i_1\ : label is "soft_lutpair1327";
  attribute SOFT_HLUTNM of \payload[30]_i_1\ : label is "soft_lutpair1313";
  attribute SOFT_HLUTNM of \payload[31]_i_1\ : label is "soft_lutpair1313";
  attribute SOFT_HLUTNM of \payload[32]_i_1\ : label is "soft_lutpair1312";
  attribute SOFT_HLUTNM of \payload[33]_i_1\ : label is "soft_lutpair1312";
  attribute SOFT_HLUTNM of \payload[34]_i_1\ : label is "soft_lutpair1311";
  attribute SOFT_HLUTNM of \payload[35]_i_1\ : label is "soft_lutpair1311";
  attribute SOFT_HLUTNM of \payload[36]_i_1\ : label is "soft_lutpair1310";
  attribute SOFT_HLUTNM of \payload[37]_i_1\ : label is "soft_lutpair1310";
  attribute SOFT_HLUTNM of \payload[38]_i_1\ : label is "soft_lutpair1309";
  attribute SOFT_HLUTNM of \payload[39]_i_1\ : label is "soft_lutpair1309";
  attribute SOFT_HLUTNM of \payload[3]_i_1\ : label is "soft_lutpair1327";
  attribute SOFT_HLUTNM of \payload[40]_i_1\ : label is "soft_lutpair1308";
  attribute SOFT_HLUTNM of \payload[41]_i_1\ : label is "soft_lutpair1308";
  attribute SOFT_HLUTNM of \payload[42]_i_1\ : label is "soft_lutpair1307";
  attribute SOFT_HLUTNM of \payload[43]_i_1\ : label is "soft_lutpair1307";
  attribute SOFT_HLUTNM of \payload[44]_i_1\ : label is "soft_lutpair1306";
  attribute SOFT_HLUTNM of \payload[45]_i_1\ : label is "soft_lutpair1306";
  attribute SOFT_HLUTNM of \payload[46]_i_1\ : label is "soft_lutpair1305";
  attribute SOFT_HLUTNM of \payload[47]_i_2\ : label is "soft_lutpair1305";
  attribute SOFT_HLUTNM of \payload[4]_i_1\ : label is "soft_lutpair1326";
  attribute SOFT_HLUTNM of \payload[5]_i_1\ : label is "soft_lutpair1326";
  attribute SOFT_HLUTNM of \payload[6]_i_1\ : label is "soft_lutpair1325";
  attribute SOFT_HLUTNM of \payload[7]_i_1\ : label is "soft_lutpair1325";
  attribute SOFT_HLUTNM of \payload[8]_i_1\ : label is "soft_lutpair1324";
  attribute SOFT_HLUTNM of \payload[9]_i_1\ : label is "soft_lutpair1324";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sample_fifo : label is "sample_fifo_0,fifo_generator_v13_1_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of sample_fifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of sample_fifo : label is "fifo_generator_v13_1_3,Vivado 2016.4";
  attribute CHECK_LICENSE_TYPE of txmit_fifo_inst : label is "txmit_fifo,fifo_generator_v13_1_3,{}";
  attribute downgradeipidentifiedwarnings of txmit_fifo_inst : label is "yes";
  attribute x_core_info of txmit_fifo_inst : label is "fifo_generator_v13_1_3,Vivado 2016.4";
  attribute SOFT_HLUTNM of txmit_fifo_inst_i_1 : label is "soft_lutpair1216";
begin
counter: entity work.sampler_0_bit_counter
     port map (
      D(4 downto 0) => diff_bit_cnt(4 downto 0),
      dout(15) => sample_fifo_n_256,
      dout(14) => sample_fifo_n_257,
      dout(13) => sample_fifo_n_258,
      dout(12) => sample_fifo_n_259,
      dout(11) => sample_fifo_n_260,
      dout(10) => sample_fifo_n_261,
      dout(9) => sample_fifo_n_262,
      dout(8) => sample_fifo_n_263,
      dout(7) => sample_fifo_n_264,
      dout(6) => sample_fifo_n_265,
      dout(5) => sample_fifo_n_266,
      dout(4) => sample_fifo_n_267,
      dout(3) => sample_fifo_n_268,
      dout(2) => sample_fifo_n_269,
      dout(1) => sample_fifo_n_270,
      dout(0) => sample_fifo_n_271
    );
\data_dly1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(0),
      Q => data_dly1(0),
      R => '0'
    );
\data_dly1_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(100),
      Q => data_dly1(100),
      R => '0'
    );
\data_dly1_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(101),
      Q => data_dly1(101),
      R => '0'
    );
\data_dly1_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(102),
      Q => data_dly1(102),
      R => '0'
    );
\data_dly1_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(103),
      Q => data_dly1(103),
      R => '0'
    );
\data_dly1_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(104),
      Q => data_dly1(104),
      R => '0'
    );
\data_dly1_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(105),
      Q => data_dly1(105),
      R => '0'
    );
\data_dly1_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(106),
      Q => data_dly1(106),
      R => '0'
    );
\data_dly1_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(107),
      Q => data_dly1(107),
      R => '0'
    );
\data_dly1_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(108),
      Q => data_dly1(108),
      R => '0'
    );
\data_dly1_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(109),
      Q => data_dly1(109),
      R => '0'
    );
\data_dly1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(10),
      Q => data_dly1(10),
      R => '0'
    );
\data_dly1_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(110),
      Q => data_dly1(110),
      R => '0'
    );
\data_dly1_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(111),
      Q => data_dly1(111),
      R => '0'
    );
\data_dly1_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(112),
      Q => data_dly1(112),
      R => '0'
    );
\data_dly1_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(113),
      Q => data_dly1(113),
      R => '0'
    );
\data_dly1_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(114),
      Q => data_dly1(114),
      R => '0'
    );
\data_dly1_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(115),
      Q => data_dly1(115),
      R => '0'
    );
\data_dly1_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(116),
      Q => data_dly1(116),
      R => '0'
    );
\data_dly1_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(117),
      Q => data_dly1(117),
      R => '0'
    );
\data_dly1_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(118),
      Q => data_dly1(118),
      R => '0'
    );
\data_dly1_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(119),
      Q => data_dly1(119),
      R => '0'
    );
\data_dly1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(11),
      Q => data_dly1(11),
      R => '0'
    );
\data_dly1_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(120),
      Q => data_dly1(120),
      R => '0'
    );
\data_dly1_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(121),
      Q => data_dly1(121),
      R => '0'
    );
\data_dly1_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(122),
      Q => data_dly1(122),
      R => '0'
    );
\data_dly1_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(123),
      Q => data_dly1(123),
      R => '0'
    );
\data_dly1_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(124),
      Q => data_dly1(124),
      R => '0'
    );
\data_dly1_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(125),
      Q => data_dly1(125),
      R => '0'
    );
\data_dly1_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(126),
      Q => data_dly1(126),
      R => '0'
    );
\data_dly1_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(127),
      Q => data_dly1(127),
      R => '0'
    );
\data_dly1_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(128),
      Q => data_dly1(128),
      R => '0'
    );
\data_dly1_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(129),
      Q => data_dly1(129),
      R => '0'
    );
\data_dly1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(12),
      Q => data_dly1(12),
      R => '0'
    );
\data_dly1_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(130),
      Q => data_dly1(130),
      R => '0'
    );
\data_dly1_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(131),
      Q => data_dly1(131),
      R => '0'
    );
\data_dly1_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(132),
      Q => data_dly1(132),
      R => '0'
    );
\data_dly1_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(133),
      Q => data_dly1(133),
      R => '0'
    );
\data_dly1_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(134),
      Q => data_dly1(134),
      R => '0'
    );
\data_dly1_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(135),
      Q => data_dly1(135),
      R => '0'
    );
\data_dly1_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(136),
      Q => data_dly1(136),
      R => '0'
    );
\data_dly1_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(137),
      Q => data_dly1(137),
      R => '0'
    );
\data_dly1_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(138),
      Q => data_dly1(138),
      R => '0'
    );
\data_dly1_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(139),
      Q => data_dly1(139),
      R => '0'
    );
\data_dly1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(13),
      Q => data_dly1(13),
      R => '0'
    );
\data_dly1_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(140),
      Q => data_dly1(140),
      R => '0'
    );
\data_dly1_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(141),
      Q => data_dly1(141),
      R => '0'
    );
\data_dly1_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(142),
      Q => data_dly1(142),
      R => '0'
    );
\data_dly1_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(143),
      Q => data_dly1(143),
      R => '0'
    );
\data_dly1_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(144),
      Q => data_dly1(144),
      R => '0'
    );
\data_dly1_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(145),
      Q => data_dly1(145),
      R => '0'
    );
\data_dly1_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(146),
      Q => data_dly1(146),
      R => '0'
    );
\data_dly1_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(147),
      Q => data_dly1(147),
      R => '0'
    );
\data_dly1_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(148),
      Q => data_dly1(148),
      R => '0'
    );
\data_dly1_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(149),
      Q => data_dly1(149),
      R => '0'
    );
\data_dly1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(14),
      Q => data_dly1(14),
      R => '0'
    );
\data_dly1_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(150),
      Q => data_dly1(150),
      R => '0'
    );
\data_dly1_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(151),
      Q => data_dly1(151),
      R => '0'
    );
\data_dly1_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(152),
      Q => data_dly1(152),
      R => '0'
    );
\data_dly1_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(153),
      Q => data_dly1(153),
      R => '0'
    );
\data_dly1_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(154),
      Q => data_dly1(154),
      R => '0'
    );
\data_dly1_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(155),
      Q => data_dly1(155),
      R => '0'
    );
\data_dly1_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(156),
      Q => data_dly1(156),
      R => '0'
    );
\data_dly1_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(157),
      Q => data_dly1(157),
      R => '0'
    );
\data_dly1_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(158),
      Q => data_dly1(158),
      R => '0'
    );
\data_dly1_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(159),
      Q => data_dly1(159),
      R => '0'
    );
\data_dly1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(15),
      Q => data_dly1(15),
      R => '0'
    );
\data_dly1_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(160),
      Q => data_dly1(160),
      R => '0'
    );
\data_dly1_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(161),
      Q => data_dly1(161),
      R => '0'
    );
\data_dly1_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(162),
      Q => data_dly1(162),
      R => '0'
    );
\data_dly1_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(163),
      Q => data_dly1(163),
      R => '0'
    );
\data_dly1_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(164),
      Q => data_dly1(164),
      R => '0'
    );
\data_dly1_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(165),
      Q => data_dly1(165),
      R => '0'
    );
\data_dly1_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(166),
      Q => data_dly1(166),
      R => '0'
    );
\data_dly1_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(167),
      Q => data_dly1(167),
      R => '0'
    );
\data_dly1_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(168),
      Q => data_dly1(168),
      R => '0'
    );
\data_dly1_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(169),
      Q => data_dly1(169),
      R => '0'
    );
\data_dly1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(16),
      Q => data_dly1(16),
      R => '0'
    );
\data_dly1_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(170),
      Q => data_dly1(170),
      R => '0'
    );
\data_dly1_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(171),
      Q => data_dly1(171),
      R => '0'
    );
\data_dly1_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(172),
      Q => data_dly1(172),
      R => '0'
    );
\data_dly1_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(173),
      Q => data_dly1(173),
      R => '0'
    );
\data_dly1_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(174),
      Q => data_dly1(174),
      R => '0'
    );
\data_dly1_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(175),
      Q => data_dly1(175),
      R => '0'
    );
\data_dly1_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(176),
      Q => data_dly1(176),
      R => '0'
    );
\data_dly1_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(177),
      Q => data_dly1(177),
      R => '0'
    );
\data_dly1_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(178),
      Q => data_dly1(178),
      R => '0'
    );
\data_dly1_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(179),
      Q => data_dly1(179),
      R => '0'
    );
\data_dly1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(17),
      Q => data_dly1(17),
      R => '0'
    );
\data_dly1_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(180),
      Q => data_dly1(180),
      R => '0'
    );
\data_dly1_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(181),
      Q => data_dly1(181),
      R => '0'
    );
\data_dly1_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(182),
      Q => data_dly1(182),
      R => '0'
    );
\data_dly1_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(183),
      Q => data_dly1(183),
      R => '0'
    );
\data_dly1_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(184),
      Q => data_dly1(184),
      R => '0'
    );
\data_dly1_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(185),
      Q => data_dly1(185),
      R => '0'
    );
\data_dly1_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(186),
      Q => data_dly1(186),
      R => '0'
    );
\data_dly1_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(187),
      Q => data_dly1(187),
      R => '0'
    );
\data_dly1_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(188),
      Q => data_dly1(188),
      R => '0'
    );
\data_dly1_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(189),
      Q => data_dly1(189),
      R => '0'
    );
\data_dly1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(18),
      Q => data_dly1(18),
      R => '0'
    );
\data_dly1_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(190),
      Q => data_dly1(190),
      R => '0'
    );
\data_dly1_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(191),
      Q => data_dly1(191),
      R => '0'
    );
\data_dly1_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(192),
      Q => data_dly1(192),
      R => '0'
    );
\data_dly1_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(193),
      Q => data_dly1(193),
      R => '0'
    );
\data_dly1_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(194),
      Q => data_dly1(194),
      R => '0'
    );
\data_dly1_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(195),
      Q => data_dly1(195),
      R => '0'
    );
\data_dly1_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(196),
      Q => data_dly1(196),
      R => '0'
    );
\data_dly1_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(197),
      Q => data_dly1(197),
      R => '0'
    );
\data_dly1_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(198),
      Q => data_dly1(198),
      R => '0'
    );
\data_dly1_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(199),
      Q => data_dly1(199),
      R => '0'
    );
\data_dly1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(19),
      Q => data_dly1(19),
      R => '0'
    );
\data_dly1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(1),
      Q => data_dly1(1),
      R => '0'
    );
\data_dly1_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(200),
      Q => data_dly1(200),
      R => '0'
    );
\data_dly1_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(201),
      Q => data_dly1(201),
      R => '0'
    );
\data_dly1_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(202),
      Q => data_dly1(202),
      R => '0'
    );
\data_dly1_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(203),
      Q => data_dly1(203),
      R => '0'
    );
\data_dly1_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(204),
      Q => data_dly1(204),
      R => '0'
    );
\data_dly1_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(205),
      Q => data_dly1(205),
      R => '0'
    );
\data_dly1_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(206),
      Q => data_dly1(206),
      R => '0'
    );
\data_dly1_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(207),
      Q => data_dly1(207),
      R => '0'
    );
\data_dly1_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(208),
      Q => data_dly1(208),
      R => '0'
    );
\data_dly1_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(209),
      Q => data_dly1(209),
      R => '0'
    );
\data_dly1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(20),
      Q => data_dly1(20),
      R => '0'
    );
\data_dly1_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(210),
      Q => data_dly1(210),
      R => '0'
    );
\data_dly1_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(211),
      Q => data_dly1(211),
      R => '0'
    );
\data_dly1_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(212),
      Q => data_dly1(212),
      R => '0'
    );
\data_dly1_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(213),
      Q => data_dly1(213),
      R => '0'
    );
\data_dly1_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(214),
      Q => data_dly1(214),
      R => '0'
    );
\data_dly1_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(215),
      Q => data_dly1(215),
      R => '0'
    );
\data_dly1_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(216),
      Q => data_dly1(216),
      R => '0'
    );
\data_dly1_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(217),
      Q => data_dly1(217),
      R => '0'
    );
\data_dly1_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(218),
      Q => data_dly1(218),
      R => '0'
    );
\data_dly1_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(219),
      Q => data_dly1(219),
      R => '0'
    );
\data_dly1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(21),
      Q => data_dly1(21),
      R => '0'
    );
\data_dly1_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(220),
      Q => data_dly1(220),
      R => '0'
    );
\data_dly1_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(221),
      Q => data_dly1(221),
      R => '0'
    );
\data_dly1_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(222),
      Q => data_dly1(222),
      R => '0'
    );
\data_dly1_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(223),
      Q => data_dly1(223),
      R => '0'
    );
\data_dly1_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(224),
      Q => data_dly1(224),
      R => '0'
    );
\data_dly1_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(225),
      Q => data_dly1(225),
      R => '0'
    );
\data_dly1_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(226),
      Q => data_dly1(226),
      R => '0'
    );
\data_dly1_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(227),
      Q => data_dly1(227),
      R => '0'
    );
\data_dly1_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(228),
      Q => data_dly1(228),
      R => '0'
    );
\data_dly1_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(229),
      Q => data_dly1(229),
      R => '0'
    );
\data_dly1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(22),
      Q => data_dly1(22),
      R => '0'
    );
\data_dly1_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(230),
      Q => data_dly1(230),
      R => '0'
    );
\data_dly1_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(231),
      Q => data_dly1(231),
      R => '0'
    );
\data_dly1_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(232),
      Q => data_dly1(232),
      R => '0'
    );
\data_dly1_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(233),
      Q => data_dly1(233),
      R => '0'
    );
\data_dly1_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(234),
      Q => data_dly1(234),
      R => '0'
    );
\data_dly1_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(235),
      Q => data_dly1(235),
      R => '0'
    );
\data_dly1_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(236),
      Q => data_dly1(236),
      R => '0'
    );
\data_dly1_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(237),
      Q => data_dly1(237),
      R => '0'
    );
\data_dly1_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(238),
      Q => data_dly1(238),
      R => '0'
    );
\data_dly1_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(239),
      Q => data_dly1(239),
      R => '0'
    );
\data_dly1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(23),
      Q => data_dly1(23),
      R => '0'
    );
\data_dly1_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(240),
      Q => data_dly1(240),
      R => '0'
    );
\data_dly1_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(241),
      Q => data_dly1(241),
      R => '0'
    );
\data_dly1_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(242),
      Q => data_dly1(242),
      R => '0'
    );
\data_dly1_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(243),
      Q => data_dly1(243),
      R => '0'
    );
\data_dly1_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(244),
      Q => data_dly1(244),
      R => '0'
    );
\data_dly1_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(245),
      Q => data_dly1(245),
      R => '0'
    );
\data_dly1_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(246),
      Q => data_dly1(246),
      R => '0'
    );
\data_dly1_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(247),
      Q => data_dly1(247),
      R => '0'
    );
\data_dly1_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(248),
      Q => data_dly1(248),
      R => '0'
    );
\data_dly1_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(249),
      Q => data_dly1(249),
      R => '0'
    );
\data_dly1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(24),
      Q => data_dly1(24),
      R => '0'
    );
\data_dly1_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(250),
      Q => data_dly1(250),
      R => '0'
    );
\data_dly1_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(251),
      Q => data_dly1(251),
      R => '0'
    );
\data_dly1_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(252),
      Q => data_dly1(252),
      R => '0'
    );
\data_dly1_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(253),
      Q => data_dly1(253),
      R => '0'
    );
\data_dly1_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(254),
      Q => data_dly1(254),
      R => '0'
    );
\data_dly1_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(255),
      Q => data_dly1(255),
      R => '0'
    );
\data_dly1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(25),
      Q => data_dly1(25),
      R => '0'
    );
\data_dly1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(26),
      Q => data_dly1(26),
      R => '0'
    );
\data_dly1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(27),
      Q => data_dly1(27),
      R => '0'
    );
\data_dly1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(28),
      Q => data_dly1(28),
      R => '0'
    );
\data_dly1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(29),
      Q => data_dly1(29),
      R => '0'
    );
\data_dly1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(2),
      Q => data_dly1(2),
      R => '0'
    );
\data_dly1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(30),
      Q => data_dly1(30),
      R => '0'
    );
\data_dly1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(31),
      Q => data_dly1(31),
      R => '0'
    );
\data_dly1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(32),
      Q => data_dly1(32),
      R => '0'
    );
\data_dly1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(33),
      Q => data_dly1(33),
      R => '0'
    );
\data_dly1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(34),
      Q => data_dly1(34),
      R => '0'
    );
\data_dly1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(35),
      Q => data_dly1(35),
      R => '0'
    );
\data_dly1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(36),
      Q => data_dly1(36),
      R => '0'
    );
\data_dly1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(37),
      Q => data_dly1(37),
      R => '0'
    );
\data_dly1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(38),
      Q => data_dly1(38),
      R => '0'
    );
\data_dly1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(39),
      Q => data_dly1(39),
      R => '0'
    );
\data_dly1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(3),
      Q => data_dly1(3),
      R => '0'
    );
\data_dly1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(40),
      Q => data_dly1(40),
      R => '0'
    );
\data_dly1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(41),
      Q => data_dly1(41),
      R => '0'
    );
\data_dly1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(42),
      Q => data_dly1(42),
      R => '0'
    );
\data_dly1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(43),
      Q => data_dly1(43),
      R => '0'
    );
\data_dly1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(44),
      Q => data_dly1(44),
      R => '0'
    );
\data_dly1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(45),
      Q => data_dly1(45),
      R => '0'
    );
\data_dly1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(46),
      Q => data_dly1(46),
      R => '0'
    );
\data_dly1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(47),
      Q => data_dly1(47),
      R => '0'
    );
\data_dly1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(48),
      Q => data_dly1(48),
      R => '0'
    );
\data_dly1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(49),
      Q => data_dly1(49),
      R => '0'
    );
\data_dly1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(4),
      Q => data_dly1(4),
      R => '0'
    );
\data_dly1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(50),
      Q => data_dly1(50),
      R => '0'
    );
\data_dly1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(51),
      Q => data_dly1(51),
      R => '0'
    );
\data_dly1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(52),
      Q => data_dly1(52),
      R => '0'
    );
\data_dly1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(53),
      Q => data_dly1(53),
      R => '0'
    );
\data_dly1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(54),
      Q => data_dly1(54),
      R => '0'
    );
\data_dly1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(55),
      Q => data_dly1(55),
      R => '0'
    );
\data_dly1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(56),
      Q => data_dly1(56),
      R => '0'
    );
\data_dly1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(57),
      Q => data_dly1(57),
      R => '0'
    );
\data_dly1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(58),
      Q => data_dly1(58),
      R => '0'
    );
\data_dly1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(59),
      Q => data_dly1(59),
      R => '0'
    );
\data_dly1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(5),
      Q => data_dly1(5),
      R => '0'
    );
\data_dly1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(60),
      Q => data_dly1(60),
      R => '0'
    );
\data_dly1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(61),
      Q => data_dly1(61),
      R => '0'
    );
\data_dly1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(62),
      Q => data_dly1(62),
      R => '0'
    );
\data_dly1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(63),
      Q => data_dly1(63),
      R => '0'
    );
\data_dly1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(64),
      Q => data_dly1(64),
      R => '0'
    );
\data_dly1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(65),
      Q => data_dly1(65),
      R => '0'
    );
\data_dly1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(66),
      Q => data_dly1(66),
      R => '0'
    );
\data_dly1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(67),
      Q => data_dly1(67),
      R => '0'
    );
\data_dly1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(68),
      Q => data_dly1(68),
      R => '0'
    );
\data_dly1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(69),
      Q => data_dly1(69),
      R => '0'
    );
\data_dly1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(6),
      Q => data_dly1(6),
      R => '0'
    );
\data_dly1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(70),
      Q => data_dly1(70),
      R => '0'
    );
\data_dly1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(71),
      Q => data_dly1(71),
      R => '0'
    );
\data_dly1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(72),
      Q => data_dly1(72),
      R => '0'
    );
\data_dly1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(73),
      Q => data_dly1(73),
      R => '0'
    );
\data_dly1_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(74),
      Q => data_dly1(74),
      R => '0'
    );
\data_dly1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(75),
      Q => data_dly1(75),
      R => '0'
    );
\data_dly1_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(76),
      Q => data_dly1(76),
      R => '0'
    );
\data_dly1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(77),
      Q => data_dly1(77),
      R => '0'
    );
\data_dly1_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(78),
      Q => data_dly1(78),
      R => '0'
    );
\data_dly1_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(79),
      Q => data_dly1(79),
      R => '0'
    );
\data_dly1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(7),
      Q => data_dly1(7),
      R => '0'
    );
\data_dly1_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(80),
      Q => data_dly1(80),
      R => '0'
    );
\data_dly1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(81),
      Q => data_dly1(81),
      R => '0'
    );
\data_dly1_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(82),
      Q => data_dly1(82),
      R => '0'
    );
\data_dly1_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(83),
      Q => data_dly1(83),
      R => '0'
    );
\data_dly1_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(84),
      Q => data_dly1(84),
      R => '0'
    );
\data_dly1_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(85),
      Q => data_dly1(85),
      R => '0'
    );
\data_dly1_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(86),
      Q => data_dly1(86),
      R => '0'
    );
\data_dly1_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(87),
      Q => data_dly1(87),
      R => '0'
    );
\data_dly1_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(88),
      Q => data_dly1(88),
      R => '0'
    );
\data_dly1_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(89),
      Q => data_dly1(89),
      R => '0'
    );
\data_dly1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(8),
      Q => data_dly1(8),
      R => '0'
    );
\data_dly1_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(90),
      Q => data_dly1(90),
      R => '0'
    );
\data_dly1_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(91),
      Q => data_dly1(91),
      R => '0'
    );
\data_dly1_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(92),
      Q => data_dly1(92),
      R => '0'
    );
\data_dly1_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(93),
      Q => data_dly1(93),
      R => '0'
    );
\data_dly1_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(94),
      Q => data_dly1(94),
      R => '0'
    );
\data_dly1_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(95),
      Q => data_dly1(95),
      R => '0'
    );
\data_dly1_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(96),
      Q => data_dly1(96),
      R => '0'
    );
\data_dly1_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(97),
      Q => data_dly1(97),
      R => '0'
    );
\data_dly1_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(98),
      Q => data_dly1(98),
      R => '0'
    );
\data_dly1_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(99),
      Q => data_dly1(99),
      R => '0'
    );
\data_dly1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => data_from_fifo(9),
      Q => data_dly1(9),
      R => '0'
    );
\data_remain[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[48]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(32),
      O => \data_remain[0]_i_1_n_0\
    );
\data_remain[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[148]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(132),
      O => \data_remain[100]_i_1_n_0\
    );
\data_remain[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[149]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(133),
      O => \data_remain[101]_i_1_n_0\
    );
\data_remain[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[150]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(134),
      O => \data_remain[102]_i_1_n_0\
    );
\data_remain[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[151]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(135),
      O => \data_remain[103]_i_1_n_0\
    );
\data_remain[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[152]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(136),
      O => \data_remain[104]_i_1_n_0\
    );
\data_remain[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[153]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(137),
      O => \data_remain[105]_i_1_n_0\
    );
\data_remain[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[154]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(138),
      O => \data_remain[106]_i_1_n_0\
    );
\data_remain[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[155]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(139),
      O => \data_remain[107]_i_1_n_0\
    );
\data_remain[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[156]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(140),
      O => \data_remain[108]_i_1_n_0\
    );
\data_remain[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[157]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(141),
      O => \data_remain[109]_i_1_n_0\
    );
\data_remain[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[58]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(42),
      O => \data_remain[10]_i_1_n_0\
    );
\data_remain[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[158]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(142),
      O => \data_remain[110]_i_1_n_0\
    );
\data_remain[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[159]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(143),
      O => \data_remain[111]_i_1_n_0\
    );
\data_remain[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[160]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(144),
      O => \data_remain[112]_i_1_n_0\
    );
\data_remain[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[161]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(145),
      O => \data_remain[113]_i_1_n_0\
    );
\data_remain[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[162]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(146),
      O => \data_remain[114]_i_1_n_0\
    );
\data_remain[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[163]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(147),
      O => \data_remain[115]_i_1_n_0\
    );
\data_remain[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[164]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(148),
      O => \data_remain[116]_i_1_n_0\
    );
\data_remain[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[165]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(149),
      O => \data_remain[117]_i_1_n_0\
    );
\data_remain[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[166]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(150),
      O => \data_remain[118]_i_1_n_0\
    );
\data_remain[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[167]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(151),
      O => \data_remain[119]_i_1_n_0\
    );
\data_remain[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[59]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(43),
      O => \data_remain[11]_i_1_n_0\
    );
\data_remain[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[168]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(152),
      O => \data_remain[120]_i_1_n_0\
    );
\data_remain[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[169]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(153),
      O => \data_remain[121]_i_1_n_0\
    );
\data_remain[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[170]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(154),
      O => \data_remain[122]_i_1_n_0\
    );
\data_remain[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[171]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(155),
      O => \data_remain[123]_i_1_n_0\
    );
\data_remain[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[172]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(156),
      O => \data_remain[124]_i_1_n_0\
    );
\data_remain[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[173]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(157),
      O => \data_remain[125]_i_1_n_0\
    );
\data_remain[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[174]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(158),
      O => \data_remain[126]_i_1_n_0\
    );
\data_remain[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[175]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(159),
      O => \data_remain[127]_i_1_n_0\
    );
\data_remain[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[176]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(160),
      O => \data_remain[128]_i_1_n_0\
    );
\data_remain[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[177]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(161),
      O => \data_remain[129]_i_1_n_0\
    );
\data_remain[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[60]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(44),
      O => \data_remain[12]_i_1_n_0\
    );
\data_remain[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[178]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(162),
      O => \data_remain[130]_i_1_n_0\
    );
\data_remain[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[179]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(163),
      O => \data_remain[131]_i_1_n_0\
    );
\data_remain[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[180]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(164),
      O => \data_remain[132]_i_1_n_0\
    );
\data_remain[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[181]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(165),
      O => \data_remain[133]_i_1_n_0\
    );
\data_remain[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[182]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(166),
      O => \data_remain[134]_i_1_n_0\
    );
\data_remain[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[183]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(167),
      O => \data_remain[135]_i_1_n_0\
    );
\data_remain[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[184]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(168),
      O => \data_remain[136]_i_1_n_0\
    );
\data_remain[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[185]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(169),
      O => \data_remain[137]_i_1_n_0\
    );
\data_remain[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[186]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(170),
      O => \data_remain[138]_i_1_n_0\
    );
\data_remain[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[187]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(171),
      O => \data_remain[139]_i_1_n_0\
    );
\data_remain[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[61]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(45),
      O => \data_remain[13]_i_1_n_0\
    );
\data_remain[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[188]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(172),
      O => \data_remain[140]_i_1_n_0\
    );
\data_remain[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[189]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(173),
      O => \data_remain[141]_i_1_n_0\
    );
\data_remain[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[190]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(174),
      O => \data_remain[142]_i_1_n_0\
    );
\data_remain[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[191]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(175),
      O => \data_remain[143]_i_1_n_0\
    );
\data_remain[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[192]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(176),
      O => \data_remain[144]_i_1_n_0\
    );
\data_remain[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[193]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(177),
      O => \data_remain[145]_i_1_n_0\
    );
\data_remain[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[194]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(178),
      O => \data_remain[146]_i_1_n_0\
    );
\data_remain[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[195]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(179),
      O => \data_remain[147]_i_1_n_0\
    );
\data_remain[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[196]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(180),
      O => \data_remain[148]_i_1_n_0\
    );
\data_remain[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[197]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(181),
      O => \data_remain[149]_i_1_n_0\
    );
\data_remain[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[62]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(46),
      O => \data_remain[14]_i_1_n_0\
    );
\data_remain[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[198]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(182),
      O => \data_remain[150]_i_1_n_0\
    );
\data_remain[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[199]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(183),
      O => \data_remain[151]_i_1_n_0\
    );
\data_remain[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[200]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(184),
      O => \data_remain[152]_i_1_n_0\
    );
\data_remain[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[201]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(185),
      O => \data_remain[153]_i_1_n_0\
    );
\data_remain[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[202]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(186),
      O => \data_remain[154]_i_1_n_0\
    );
\data_remain[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[203]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(187),
      O => \data_remain[155]_i_1_n_0\
    );
\data_remain[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[204]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(188),
      O => \data_remain[156]_i_1_n_0\
    );
\data_remain[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[205]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(189),
      O => \data_remain[157]_i_1_n_0\
    );
\data_remain[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[206]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(190),
      O => \data_remain[158]_i_1_n_0\
    );
\data_remain[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[207]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(191),
      O => \data_remain[159]_i_1_n_0\
    );
\data_remain[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[63]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(47),
      O => \data_remain[15]_i_1_n_0\
    );
\data_remain[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[208]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(192),
      O => \data_remain[160]_i_1_n_0\
    );
\data_remain[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[209]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(193),
      O => \data_remain[161]_i_1_n_0\
    );
\data_remain[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[210]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(194),
      O => \data_remain[162]_i_1_n_0\
    );
\data_remain[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[211]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(195),
      O => \data_remain[163]_i_1_n_0\
    );
\data_remain[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[212]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(196),
      O => \data_remain[164]_i_1_n_0\
    );
\data_remain[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[213]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(197),
      O => \data_remain[165]_i_1_n_0\
    );
\data_remain[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[214]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(198),
      O => \data_remain[166]_i_1_n_0\
    );
\data_remain[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[215]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(199),
      O => \data_remain[167]_i_1_n_0\
    );
\data_remain[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[216]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(200),
      O => \data_remain[168]_i_1_n_0\
    );
\data_remain[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[217]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(201),
      O => \data_remain[169]_i_1_n_0\
    );
\data_remain[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[64]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(48),
      O => \data_remain[16]_i_1_n_0\
    );
\data_remain[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[218]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(202),
      O => \data_remain[170]_i_1_n_0\
    );
\data_remain[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[219]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(203),
      O => \data_remain[171]_i_1_n_0\
    );
\data_remain[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[220]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(204),
      O => \data_remain[172]_i_1_n_0\
    );
\data_remain[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[221]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(205),
      O => \data_remain[173]_i_1_n_0\
    );
\data_remain[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[222]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(206),
      O => \data_remain[174]_i_1_n_0\
    );
\data_remain[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[223]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(207),
      O => \data_remain[175]_i_1_n_0\
    );
\data_remain[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[65]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(49),
      O => \data_remain[17]_i_1_n_0\
    );
\data_remain[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[66]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(50),
      O => \data_remain[18]_i_1_n_0\
    );
\data_remain[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[67]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(51),
      O => \data_remain[19]_i_1_n_0\
    );
\data_remain[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[49]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(33),
      O => \data_remain[1]_i_1_n_0\
    );
\data_remain[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[68]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(52),
      O => \data_remain[20]_i_1_n_0\
    );
\data_remain[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[69]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(53),
      O => \data_remain[21]_i_1_n_0\
    );
\data_remain[223]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \diff_bit_cnt_remain[4]_i_3_n_0\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => Q(0),
      I3 => \packet_state_reg_n_0_[0]\,
      O => \data_remain[223]_i_1_n_0\
    );
\data_remain[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[70]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(54),
      O => \data_remain[22]_i_1_n_0\
    );
\data_remain[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[71]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(55),
      O => \data_remain[23]_i_1_n_0\
    );
\data_remain[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[72]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(56),
      O => \data_remain[24]_i_1_n_0\
    );
\data_remain[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[73]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(57),
      O => \data_remain[25]_i_1_n_0\
    );
\data_remain[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[74]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(58),
      O => \data_remain[26]_i_1_n_0\
    );
\data_remain[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[75]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(59),
      O => \data_remain[27]_i_1_n_0\
    );
\data_remain[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[76]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(60),
      O => \data_remain[28]_i_1_n_0\
    );
\data_remain[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[77]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(61),
      O => \data_remain[29]_i_1_n_0\
    );
\data_remain[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[50]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(34),
      O => \data_remain[2]_i_1_n_0\
    );
\data_remain[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[78]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(62),
      O => \data_remain[30]_i_1_n_0\
    );
\data_remain[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[79]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(63),
      O => \data_remain[31]_i_1_n_0\
    );
\data_remain[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[80]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(64),
      O => \data_remain[32]_i_1_n_0\
    );
\data_remain[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[81]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(65),
      O => \data_remain[33]_i_1_n_0\
    );
\data_remain[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[82]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(66),
      O => \data_remain[34]_i_1_n_0\
    );
\data_remain[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[83]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(67),
      O => \data_remain[35]_i_1_n_0\
    );
\data_remain[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[84]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(68),
      O => \data_remain[36]_i_1_n_0\
    );
\data_remain[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[85]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(69),
      O => \data_remain[37]_i_1_n_0\
    );
\data_remain[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[86]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(70),
      O => \data_remain[38]_i_1_n_0\
    );
\data_remain[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[87]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(71),
      O => \data_remain[39]_i_1_n_0\
    );
\data_remain[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[51]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(35),
      O => \data_remain[3]_i_1_n_0\
    );
\data_remain[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[88]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(72),
      O => \data_remain[40]_i_1_n_0\
    );
\data_remain[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[89]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(73),
      O => \data_remain[41]_i_1_n_0\
    );
\data_remain[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[90]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(74),
      O => \data_remain[42]_i_1_n_0\
    );
\data_remain[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[91]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(75),
      O => \data_remain[43]_i_1_n_0\
    );
\data_remain[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[92]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(76),
      O => \data_remain[44]_i_1_n_0\
    );
\data_remain[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[93]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(77),
      O => \data_remain[45]_i_1_n_0\
    );
\data_remain[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[94]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(78),
      O => \data_remain[46]_i_1_n_0\
    );
\data_remain[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[95]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(79),
      O => \data_remain[47]_i_1_n_0\
    );
\data_remain[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[96]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(80),
      O => \data_remain[48]_i_1_n_0\
    );
\data_remain[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[97]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(81),
      O => \data_remain[49]_i_1_n_0\
    );
\data_remain[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[52]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(36),
      O => \data_remain[4]_i_1_n_0\
    );
\data_remain[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[98]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(82),
      O => \data_remain[50]_i_1_n_0\
    );
\data_remain[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[99]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(83),
      O => \data_remain[51]_i_1_n_0\
    );
\data_remain[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[100]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(84),
      O => \data_remain[52]_i_1_n_0\
    );
\data_remain[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[101]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(85),
      O => \data_remain[53]_i_1_n_0\
    );
\data_remain[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[102]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(86),
      O => \data_remain[54]_i_1_n_0\
    );
\data_remain[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[103]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(87),
      O => \data_remain[55]_i_1_n_0\
    );
\data_remain[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[104]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(88),
      O => \data_remain[56]_i_1_n_0\
    );
\data_remain[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[105]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(89),
      O => \data_remain[57]_i_1_n_0\
    );
\data_remain[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[106]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(90),
      O => \data_remain[58]_i_1_n_0\
    );
\data_remain[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[107]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(91),
      O => \data_remain[59]_i_1_n_0\
    );
\data_remain[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[53]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(37),
      O => \data_remain[5]_i_1_n_0\
    );
\data_remain[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[108]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(92),
      O => \data_remain[60]_i_1_n_0\
    );
\data_remain[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[109]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(93),
      O => \data_remain[61]_i_1_n_0\
    );
\data_remain[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[110]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(94),
      O => \data_remain[62]_i_1_n_0\
    );
\data_remain[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[111]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(95),
      O => \data_remain[63]_i_1_n_0\
    );
\data_remain[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[112]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(96),
      O => \data_remain[64]_i_1_n_0\
    );
\data_remain[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[113]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(97),
      O => \data_remain[65]_i_1_n_0\
    );
\data_remain[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[114]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(98),
      O => \data_remain[66]_i_1_n_0\
    );
\data_remain[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[115]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(99),
      O => \data_remain[67]_i_1_n_0\
    );
\data_remain[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[116]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(100),
      O => \data_remain[68]_i_1_n_0\
    );
\data_remain[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[117]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(101),
      O => \data_remain[69]_i_1_n_0\
    );
\data_remain[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[54]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(38),
      O => \data_remain[6]_i_1_n_0\
    );
\data_remain[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[118]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(102),
      O => \data_remain[70]_i_1_n_0\
    );
\data_remain[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[119]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(103),
      O => \data_remain[71]_i_1_n_0\
    );
\data_remain[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[120]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(104),
      O => \data_remain[72]_i_1_n_0\
    );
\data_remain[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[121]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(105),
      O => \data_remain[73]_i_1_n_0\
    );
\data_remain[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[122]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(106),
      O => \data_remain[74]_i_1_n_0\
    );
\data_remain[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[123]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(107),
      O => \data_remain[75]_i_1_n_0\
    );
\data_remain[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[124]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(108),
      O => \data_remain[76]_i_1_n_0\
    );
\data_remain[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[125]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(109),
      O => \data_remain[77]_i_1_n_0\
    );
\data_remain[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[126]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(110),
      O => \data_remain[78]_i_1_n_0\
    );
\data_remain[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[127]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(111),
      O => \data_remain[79]_i_1_n_0\
    );
\data_remain[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[55]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(39),
      O => \data_remain[7]_i_1_n_0\
    );
\data_remain[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[128]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(112),
      O => \data_remain[80]_i_1_n_0\
    );
\data_remain[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[129]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(113),
      O => \data_remain[81]_i_1_n_0\
    );
\data_remain[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[130]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(114),
      O => \data_remain[82]_i_1_n_0\
    );
\data_remain[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[131]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(115),
      O => \data_remain[83]_i_1_n_0\
    );
\data_remain[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[132]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(116),
      O => \data_remain[84]_i_1_n_0\
    );
\data_remain[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[133]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(117),
      O => \data_remain[85]_i_1_n_0\
    );
\data_remain[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[134]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(118),
      O => \data_remain[86]_i_1_n_0\
    );
\data_remain[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[135]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(119),
      O => \data_remain[87]_i_1_n_0\
    );
\data_remain[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[136]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(120),
      O => \data_remain[88]_i_1_n_0\
    );
\data_remain[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[137]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(121),
      O => \data_remain[89]_i_1_n_0\
    );
\data_remain[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[56]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(40),
      O => \data_remain[8]_i_1_n_0\
    );
\data_remain[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[138]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(122),
      O => \data_remain[90]_i_1_n_0\
    );
\data_remain[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[139]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(123),
      O => \data_remain[91]_i_1_n_0\
    );
\data_remain[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[140]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(124),
      O => \data_remain[92]_i_1_n_0\
    );
\data_remain[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[141]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(125),
      O => \data_remain[93]_i_1_n_0\
    );
\data_remain[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[142]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(126),
      O => \data_remain[94]_i_1_n_0\
    );
\data_remain[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[143]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(127),
      O => \data_remain[95]_i_1_n_0\
    );
\data_remain[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[144]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(128),
      O => \data_remain[96]_i_1_n_0\
    );
\data_remain[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[145]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(129),
      O => \data_remain[97]_i_1_n_0\
    );
\data_remain[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[146]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(130),
      O => \data_remain[98]_i_1_n_0\
    );
\data_remain[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[147]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => data_dly1(131),
      O => \data_remain[99]_i_1_n_0\
    );
\data_remain[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[57]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(41),
      O => \data_remain[9]_i_1_n_0\
    );
\data_remain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[0]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[0]\,
      R => '0'
    );
\data_remain_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[100]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[100]\,
      R => '0'
    );
\data_remain_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[101]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[101]\,
      R => '0'
    );
\data_remain_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[102]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[102]\,
      R => '0'
    );
\data_remain_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[103]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[103]\,
      R => '0'
    );
\data_remain_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[104]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[104]\,
      R => '0'
    );
\data_remain_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[105]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[105]\,
      R => '0'
    );
\data_remain_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[106]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[106]\,
      R => '0'
    );
\data_remain_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[107]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[107]\,
      R => '0'
    );
\data_remain_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[108]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[108]\,
      R => '0'
    );
\data_remain_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[109]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[109]\,
      R => '0'
    );
\data_remain_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[10]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[10]\,
      R => '0'
    );
\data_remain_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[110]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[110]\,
      R => '0'
    );
\data_remain_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[111]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[111]\,
      R => '0'
    );
\data_remain_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[112]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[112]\,
      R => '0'
    );
\data_remain_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[113]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[113]\,
      R => '0'
    );
\data_remain_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[114]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[114]\,
      R => '0'
    );
\data_remain_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[115]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[115]\,
      R => '0'
    );
\data_remain_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[116]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[116]\,
      R => '0'
    );
\data_remain_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[117]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[117]\,
      R => '0'
    );
\data_remain_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[118]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[118]\,
      R => '0'
    );
\data_remain_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[119]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[119]\,
      R => '0'
    );
\data_remain_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[11]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[11]\,
      R => '0'
    );
\data_remain_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[120]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[120]\,
      R => '0'
    );
\data_remain_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[121]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[121]\,
      R => '0'
    );
\data_remain_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[122]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[122]\,
      R => '0'
    );
\data_remain_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[123]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[123]\,
      R => '0'
    );
\data_remain_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[124]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[124]\,
      R => '0'
    );
\data_remain_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[125]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[125]\,
      R => '0'
    );
\data_remain_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[126]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[126]\,
      R => '0'
    );
\data_remain_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[127]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[127]\,
      R => '0'
    );
\data_remain_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[128]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[128]\,
      R => '0'
    );
\data_remain_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[129]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[129]\,
      R => '0'
    );
\data_remain_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[12]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[12]\,
      R => '0'
    );
\data_remain_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[130]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[130]\,
      R => '0'
    );
\data_remain_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[131]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[131]\,
      R => '0'
    );
\data_remain_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[132]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[132]\,
      R => '0'
    );
\data_remain_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[133]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[133]\,
      R => '0'
    );
\data_remain_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[134]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[134]\,
      R => '0'
    );
\data_remain_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[135]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[135]\,
      R => '0'
    );
\data_remain_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[136]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[136]\,
      R => '0'
    );
\data_remain_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[137]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[137]\,
      R => '0'
    );
\data_remain_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[138]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[138]\,
      R => '0'
    );
\data_remain_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[139]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[139]\,
      R => '0'
    );
\data_remain_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[13]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[13]\,
      R => '0'
    );
\data_remain_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[140]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[140]\,
      R => '0'
    );
\data_remain_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[141]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[141]\,
      R => '0'
    );
\data_remain_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[142]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[142]\,
      R => '0'
    );
\data_remain_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[143]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[143]\,
      R => '0'
    );
\data_remain_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[144]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[144]\,
      R => '0'
    );
\data_remain_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[145]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[145]\,
      R => '0'
    );
\data_remain_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[146]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[146]\,
      R => '0'
    );
\data_remain_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[147]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[147]\,
      R => '0'
    );
\data_remain_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[148]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[148]\,
      R => '0'
    );
\data_remain_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[149]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[149]\,
      R => '0'
    );
\data_remain_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[14]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[14]\,
      R => '0'
    );
\data_remain_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[150]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[150]\,
      R => '0'
    );
\data_remain_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[151]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[151]\,
      R => '0'
    );
\data_remain_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[152]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[152]\,
      R => '0'
    );
\data_remain_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[153]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[153]\,
      R => '0'
    );
\data_remain_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[154]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[154]\,
      R => '0'
    );
\data_remain_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[155]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[155]\,
      R => '0'
    );
\data_remain_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[156]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[156]\,
      R => '0'
    );
\data_remain_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[157]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[157]\,
      R => '0'
    );
\data_remain_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[158]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[158]\,
      R => '0'
    );
\data_remain_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[159]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[159]\,
      R => '0'
    );
\data_remain_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[15]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[15]\,
      R => '0'
    );
\data_remain_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[160]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[160]\,
      R => '0'
    );
\data_remain_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[161]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[161]\,
      R => '0'
    );
\data_remain_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[162]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[162]\,
      R => '0'
    );
\data_remain_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[163]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[163]\,
      R => '0'
    );
\data_remain_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[164]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[164]\,
      R => '0'
    );
\data_remain_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[165]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[165]\,
      R => '0'
    );
\data_remain_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[166]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[166]\,
      R => '0'
    );
\data_remain_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[167]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[167]\,
      R => '0'
    );
\data_remain_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[168]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[168]\,
      R => '0'
    );
\data_remain_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[169]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[169]\,
      R => '0'
    );
\data_remain_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[16]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[16]\,
      R => '0'
    );
\data_remain_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[170]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[170]\,
      R => '0'
    );
\data_remain_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[171]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[171]\,
      R => '0'
    );
\data_remain_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[172]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[172]\,
      R => '0'
    );
\data_remain_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[173]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[173]\,
      R => '0'
    );
\data_remain_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[174]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[174]\,
      R => '0'
    );
\data_remain_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[175]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[175]\,
      R => '0'
    );
\data_remain_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(208),
      Q => \data_remain_reg_n_0_[176]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(209),
      Q => \data_remain_reg_n_0_[177]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(210),
      Q => \data_remain_reg_n_0_[178]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(211),
      Q => \data_remain_reg_n_0_[179]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[17]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[17]\,
      R => '0'
    );
\data_remain_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(212),
      Q => \data_remain_reg_n_0_[180]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(213),
      Q => \data_remain_reg_n_0_[181]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(214),
      Q => \data_remain_reg_n_0_[182]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(215),
      Q => \data_remain_reg_n_0_[183]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(216),
      Q => \data_remain_reg_n_0_[184]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(217),
      Q => \data_remain_reg_n_0_[185]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(218),
      Q => \data_remain_reg_n_0_[186]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(219),
      Q => \data_remain_reg_n_0_[187]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(220),
      Q => \data_remain_reg_n_0_[188]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(221),
      Q => \data_remain_reg_n_0_[189]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[18]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[18]\,
      R => '0'
    );
\data_remain_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(222),
      Q => \data_remain_reg_n_0_[190]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(223),
      Q => \data_remain_reg_n_0_[191]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(224),
      Q => \data_remain_reg_n_0_[192]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(225),
      Q => \data_remain_reg_n_0_[193]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(226),
      Q => \data_remain_reg_n_0_[194]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(227),
      Q => \data_remain_reg_n_0_[195]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(228),
      Q => \data_remain_reg_n_0_[196]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(229),
      Q => \data_remain_reg_n_0_[197]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(230),
      Q => \data_remain_reg_n_0_[198]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(231),
      Q => \data_remain_reg_n_0_[199]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[19]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[19]\,
      R => '0'
    );
\data_remain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[1]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[1]\,
      R => '0'
    );
\data_remain_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(232),
      Q => \data_remain_reg_n_0_[200]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(233),
      Q => \data_remain_reg_n_0_[201]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(234),
      Q => \data_remain_reg_n_0_[202]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(235),
      Q => \data_remain_reg_n_0_[203]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(236),
      Q => \data_remain_reg_n_0_[204]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(237),
      Q => \data_remain_reg_n_0_[205]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(238),
      Q => \data_remain_reg_n_0_[206]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(239),
      Q => \data_remain_reg_n_0_[207]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(240),
      Q => \data_remain_reg_n_0_[208]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(241),
      Q => \data_remain_reg_n_0_[209]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[20]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[20]\,
      R => '0'
    );
\data_remain_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(242),
      Q => \data_remain_reg_n_0_[210]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(243),
      Q => \data_remain_reg_n_0_[211]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(244),
      Q => \data_remain_reg_n_0_[212]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(245),
      Q => \data_remain_reg_n_0_[213]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(246),
      Q => \data_remain_reg_n_0_[214]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(247),
      Q => \data_remain_reg_n_0_[215]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(248),
      Q => \data_remain_reg_n_0_[216]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(249),
      Q => \data_remain_reg_n_0_[217]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(250),
      Q => \data_remain_reg_n_0_[218]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(251),
      Q => \data_remain_reg_n_0_[219]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[21]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[21]\,
      R => '0'
    );
\data_remain_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(252),
      Q => \data_remain_reg_n_0_[220]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(253),
      Q => \data_remain_reg_n_0_[221]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(254),
      Q => \data_remain_reg_n_0_[222]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => data_dly1(255),
      Q => \data_remain_reg_n_0_[223]\,
      R => \data_remain[223]_i_1_n_0\
    );
\data_remain_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[22]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[22]\,
      R => '0'
    );
\data_remain_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[23]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[23]\,
      R => '0'
    );
\data_remain_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[24]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[24]\,
      R => '0'
    );
\data_remain_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[25]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[25]\,
      R => '0'
    );
\data_remain_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[26]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[26]\,
      R => '0'
    );
\data_remain_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[27]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[27]\,
      R => '0'
    );
\data_remain_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[28]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[28]\,
      R => '0'
    );
\data_remain_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[29]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[29]\,
      R => '0'
    );
\data_remain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[2]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[2]\,
      R => '0'
    );
\data_remain_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[30]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[30]\,
      R => '0'
    );
\data_remain_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[31]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[31]\,
      R => '0'
    );
\data_remain_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[32]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[32]\,
      R => '0'
    );
\data_remain_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[33]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[33]\,
      R => '0'
    );
\data_remain_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[34]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[34]\,
      R => '0'
    );
\data_remain_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[35]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[35]\,
      R => '0'
    );
\data_remain_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[36]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[36]\,
      R => '0'
    );
\data_remain_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[37]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[37]\,
      R => '0'
    );
\data_remain_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[38]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[38]\,
      R => '0'
    );
\data_remain_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[39]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[39]\,
      R => '0'
    );
\data_remain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[3]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[3]\,
      R => '0'
    );
\data_remain_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[40]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[40]\,
      R => '0'
    );
\data_remain_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[41]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[41]\,
      R => '0'
    );
\data_remain_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[42]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[42]\,
      R => '0'
    );
\data_remain_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[43]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[43]\,
      R => '0'
    );
\data_remain_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[44]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[44]\,
      R => '0'
    );
\data_remain_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[45]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[45]\,
      R => '0'
    );
\data_remain_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[46]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[46]\,
      R => '0'
    );
\data_remain_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[47]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[47]\,
      R => '0'
    );
\data_remain_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[48]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[48]\,
      R => '0'
    );
\data_remain_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[49]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[49]\,
      R => '0'
    );
\data_remain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[4]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[4]\,
      R => '0'
    );
\data_remain_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[50]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[50]\,
      R => '0'
    );
\data_remain_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[51]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[51]\,
      R => '0'
    );
\data_remain_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[52]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[52]\,
      R => '0'
    );
\data_remain_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[53]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[53]\,
      R => '0'
    );
\data_remain_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[54]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[54]\,
      R => '0'
    );
\data_remain_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[55]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[55]\,
      R => '0'
    );
\data_remain_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[56]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[56]\,
      R => '0'
    );
\data_remain_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[57]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[57]\,
      R => '0'
    );
\data_remain_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[58]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[58]\,
      R => '0'
    );
\data_remain_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[59]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[59]\,
      R => '0'
    );
\data_remain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[5]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[5]\,
      R => '0'
    );
\data_remain_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[60]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[60]\,
      R => '0'
    );
\data_remain_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[61]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[61]\,
      R => '0'
    );
\data_remain_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[62]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[62]\,
      R => '0'
    );
\data_remain_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[63]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[63]\,
      R => '0'
    );
\data_remain_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[64]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[64]\,
      R => '0'
    );
\data_remain_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[65]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[65]\,
      R => '0'
    );
\data_remain_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[66]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[66]\,
      R => '0'
    );
\data_remain_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[67]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[67]\,
      R => '0'
    );
\data_remain_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[68]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[68]\,
      R => '0'
    );
\data_remain_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[69]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[69]\,
      R => '0'
    );
\data_remain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[6]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[6]\,
      R => '0'
    );
\data_remain_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[70]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[70]\,
      R => '0'
    );
\data_remain_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[71]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[71]\,
      R => '0'
    );
\data_remain_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[72]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[72]\,
      R => '0'
    );
\data_remain_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[73]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[73]\,
      R => '0'
    );
\data_remain_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[74]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[74]\,
      R => '0'
    );
\data_remain_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[75]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[75]\,
      R => '0'
    );
\data_remain_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[76]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[76]\,
      R => '0'
    );
\data_remain_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[77]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[77]\,
      R => '0'
    );
\data_remain_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[78]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[78]\,
      R => '0'
    );
\data_remain_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[79]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[79]\,
      R => '0'
    );
\data_remain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[7]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[7]\,
      R => '0'
    );
\data_remain_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[80]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[80]\,
      R => '0'
    );
\data_remain_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[81]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[81]\,
      R => '0'
    );
\data_remain_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[82]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[82]\,
      R => '0'
    );
\data_remain_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[83]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[83]\,
      R => '0'
    );
\data_remain_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[84]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[84]\,
      R => '0'
    );
\data_remain_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[85]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[85]\,
      R => '0'
    );
\data_remain_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[86]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[86]\,
      R => '0'
    );
\data_remain_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[87]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[87]\,
      R => '0'
    );
\data_remain_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[88]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[88]\,
      R => '0'
    );
\data_remain_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[89]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[89]\,
      R => '0'
    );
\data_remain_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[8]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[8]\,
      R => '0'
    );
\data_remain_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[90]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[90]\,
      R => '0'
    );
\data_remain_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[91]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[91]\,
      R => '0'
    );
\data_remain_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[92]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[92]\,
      R => '0'
    );
\data_remain_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[93]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[93]\,
      R => '0'
    );
\data_remain_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[94]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[94]\,
      R => '0'
    );
\data_remain_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[95]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[95]\,
      R => '0'
    );
\data_remain_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[96]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[96]\,
      R => '0'
    );
\data_remain_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[97]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[97]\,
      R => '0'
    );
\data_remain_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[98]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[98]\,
      R => '0'
    );
\data_remain_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[99]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[99]\,
      R => '0'
    );
\data_remain_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \data_remain[9]_i_1_n_0\,
      Q => \data_remain_reg_n_0_[9]\,
      R => '0'
    );
\diff_bit_cnt_dly1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd_en,
      I1 => Q(0),
      O => diff_bit_cnt_dly1
    );
\diff_bit_cnt_dly1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => diff_bit_cnt(0),
      Q => \diff_bit_cnt_dly1_reg_n_0_[0]\,
      R => '0'
    );
\diff_bit_cnt_dly1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => diff_bit_cnt(1),
      Q => \diff_bit_cnt_dly1_reg_n_0_[1]\,
      R => '0'
    );
\diff_bit_cnt_dly1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => diff_bit_cnt(2),
      Q => \diff_bit_cnt_dly1_reg_n_0_[2]\,
      R => '0'
    );
\diff_bit_cnt_dly1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => diff_bit_cnt(3),
      Q => \diff_bit_cnt_dly1_reg_n_0_[3]\,
      R => '0'
    );
\diff_bit_cnt_dly1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => diff_bit_cnt(4),
      Q => \diff_bit_cnt_dly1_reg_n_0_[4]\,
      R => '0'
    );
\diff_bit_cnt_remain[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[0]\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => \diff_bit_cnt_dly1_reg_n_0_[0]\,
      O => \diff_bit_cnt_remain[0]_i_1_n_0\
    );
\diff_bit_cnt_remain[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"606F"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[0]\,
      I1 => \diff_bit_cnt_remain_reg_n_0_[1]\,
      I2 => \packet_state_reg_n_0_[1]\,
      I3 => \diff_bit_cnt_dly1_reg_n_0_[1]\,
      O => \diff_bit_cnt_remain[1]_i_1_n_0\
    );
\diff_bit_cnt_remain[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FF8700870087FF"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[1]\,
      I1 => \diff_bit_cnt_remain_reg_n_0_[0]\,
      I2 => \diff_bit_cnt_remain_reg_n_0_[2]\,
      I3 => \packet_state_reg_n_0_[1]\,
      I4 => \diff_bit_cnt_dly1_reg_n_0_[1]\,
      I5 => \diff_bit_cnt_dly1_reg_n_0_[2]\,
      O => \diff_bit_cnt_remain[2]_i_1_n_0\
    );
\diff_bit_cnt_remain[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \diff_bit_cnt_remain[3]_i_2_n_0\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => \diff_bit_cnt_dly1_reg_n_0_[2]\,
      I3 => \diff_bit_cnt_dly1_reg_n_0_[1]\,
      I4 => \diff_bit_cnt_dly1_reg_n_0_[3]\,
      O => \diff_bit_cnt_remain[3]_i_1_n_0\
    );
\diff_bit_cnt_remain[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[2]\,
      I1 => \diff_bit_cnt_remain_reg_n_0_[0]\,
      I2 => \diff_bit_cnt_remain_reg_n_0_[1]\,
      I3 => \diff_bit_cnt_remain_reg_n_0_[3]\,
      O => \diff_bit_cnt_remain[3]_i_2_n_0\
    );
\diff_bit_cnt_remain[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300A000"
    )
        port map (
      I0 => \diff_bit_cnt_remain[4]_i_3_n_0\,
      I1 => sample_fifo_i_6_n_0,
      I2 => \packet_state_reg_n_0_[1]\,
      I3 => Q(0),
      I4 => \packet_state_reg_n_0_[0]\,
      O => diff_bit_cnt_remain
    );
\diff_bit_cnt_remain[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \diff_bit_cnt_remain[4]_i_4_n_0\,
      I1 => \packet_state_reg_n_0_[1]\,
      I2 => \diff_bit_cnt_dly1_reg_n_0_[1]\,
      I3 => \diff_bit_cnt_dly1_reg_n_0_[2]\,
      I4 => \diff_bit_cnt_dly1_reg_n_0_[3]\,
      I5 => \diff_bit_cnt_dly1_reg_n_0_[4]\,
      O => \diff_bit_cnt_remain[4]_i_2_n_0\
    );
\diff_bit_cnt_remain[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[3]\,
      I1 => \diff_bit_cnt_remain_reg_n_0_[2]\,
      I2 => \diff_bit_cnt_remain_reg_n_0_[4]\,
      O => \diff_bit_cnt_remain[4]_i_3_n_0\
    );
\diff_bit_cnt_remain[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0111"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[2]\,
      I1 => \diff_bit_cnt_remain_reg_n_0_[3]\,
      I2 => \diff_bit_cnt_remain_reg_n_0_[0]\,
      I3 => \diff_bit_cnt_remain_reg_n_0_[1]\,
      I4 => \diff_bit_cnt_remain_reg_n_0_[4]\,
      O => \diff_bit_cnt_remain[4]_i_4_n_0\
    );
\diff_bit_cnt_remain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \diff_bit_cnt_remain[0]_i_1_n_0\,
      Q => \diff_bit_cnt_remain_reg_n_0_[0]\,
      R => '0'
    );
\diff_bit_cnt_remain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \diff_bit_cnt_remain[1]_i_1_n_0\,
      Q => \diff_bit_cnt_remain_reg_n_0_[1]\,
      R => '0'
    );
\diff_bit_cnt_remain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \diff_bit_cnt_remain[2]_i_1_n_0\,
      Q => \diff_bit_cnt_remain_reg_n_0_[2]\,
      R => '0'
    );
\diff_bit_cnt_remain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \diff_bit_cnt_remain[3]_i_1_n_0\,
      Q => \diff_bit_cnt_remain_reg_n_0_[3]\,
      R => '0'
    );
\diff_bit_cnt_remain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_remain,
      D => \diff_bit_cnt_remain[4]_i_2_n_0\,
      Q => \diff_bit_cnt_remain_reg_n_0_[4]\,
      R => '0'
    );
\diff_dly1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_271,
      Q => diff_dly1(0),
      R => '0'
    );
\diff_dly1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_261,
      Q => diff_dly1(10),
      R => '0'
    );
\diff_dly1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_260,
      Q => diff_dly1(11),
      R => '0'
    );
\diff_dly1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_259,
      Q => diff_dly1(12),
      R => '0'
    );
\diff_dly1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_258,
      Q => diff_dly1(13),
      R => '0'
    );
\diff_dly1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_257,
      Q => diff_dly1(14),
      R => '0'
    );
\diff_dly1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_256,
      Q => diff_dly1(15),
      R => '0'
    );
\diff_dly1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_270,
      Q => diff_dly1(1),
      R => '0'
    );
\diff_dly1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_269,
      Q => diff_dly1(2),
      R => '0'
    );
\diff_dly1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_268,
      Q => diff_dly1(3),
      R => '0'
    );
\diff_dly1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_267,
      Q => diff_dly1(4),
      R => '0'
    );
\diff_dly1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_266,
      Q => diff_dly1(5),
      R => '0'
    );
\diff_dly1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_265,
      Q => diff_dly1(6),
      R => '0'
    );
\diff_dly1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_264,
      Q => diff_dly1(7),
      R => '0'
    );
\diff_dly1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_263,
      Q => diff_dly1(8),
      R => '0'
    );
\diff_dly1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => diff_bit_cnt_dly1,
      D => sample_fifo_n_262,
      Q => diff_dly1(9),
      R => '0'
    );
idle_packet_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sample_running_txclk,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      O => idle_packet_i_1_n_0
    );
idle_packet_reg: unisim.vcomponents.FDPE
     port map (
      C => pixel_clk,
      CE => '1',
      D => idle_packet_i_1_n_0,
      PRE => \shifter_reg[2]\,
      Q => idle_packet
    );
\loop0[0].oserdes_m_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30CF30CF3FBF308"
    )
        port map (
      I0 => packet_out(0),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(28),
      I5 => nop_packet,
      O => D(0)
    );
\loop0[0].oserdes_s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F3F3F3FBF308"
    )
        port map (
      I0 => packet_out(4),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => nop_packet,
      I4 => packet_out(32),
      I5 => idle_packet,
      O => D(4)
    );
\loop0[0].oserdes_s_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30CF30CF3FBF308"
    )
        port map (
      I0 => packet_out(8),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(36),
      I5 => nop_packet,
      O => D(8)
    );
\loop0[0].oserdes_s_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F3F3F3FBF308"
    )
        port map (
      I0 => packet_out(12),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => nop_packet,
      I4 => packet_out(40),
      I5 => idle_packet,
      O => D(12)
    );
\loop0[0].oserdes_s_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30CF30CF3FBF308"
    )
        port map (
      I0 => packet_out(16),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(44),
      I5 => nop_packet,
      O => D(16)
    );
\loop0[0].oserdes_s_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F3F3F3FBF308"
    )
        port map (
      I0 => packet_out(20),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => nop_packet,
      I4 => packet_out(48),
      I5 => idle_packet,
      O => D(20)
    );
\loop0[0].oserdes_s_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F3FBF308"
    )
        port map (
      I0 => packet_out(24),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(52),
      I5 => nop_packet,
      O => D(24)
    );
\loop0[1].oserdes_m_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(1),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(29),
      I5 => nop_packet,
      O => D(1)
    );
\loop0[1].oserdes_s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(5),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(33),
      I5 => nop_packet,
      O => D(5)
    );
\loop0[1].oserdes_s_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(9),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(37),
      I5 => nop_packet,
      O => D(9)
    );
\loop0[1].oserdes_s_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(13),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(41),
      I5 => nop_packet,
      O => D(13)
    );
\loop0[1].oserdes_s_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(17),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(45),
      I5 => nop_packet,
      O => D(17)
    );
\loop0[1].oserdes_s_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(21),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(49),
      I5 => nop_packet,
      O => D(21)
    );
\loop0[1].oserdes_s_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(25),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(53),
      I5 => nop_packet,
      O => D(25)
    );
\loop0[2].oserdes_m_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F3FBF308"
    )
        port map (
      I0 => packet_out(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(30),
      I5 => nop_packet,
      O => D(2)
    );
\loop0[2].oserdes_s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F3FBF308"
    )
        port map (
      I0 => packet_out(6),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(34),
      I5 => nop_packet,
      O => D(6)
    );
\loop0[2].oserdes_s_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F3FBF308"
    )
        port map (
      I0 => packet_out(10),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(38),
      I5 => nop_packet,
      O => D(10)
    );
\loop0[2].oserdes_s_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F3FBF308"
    )
        port map (
      I0 => packet_out(14),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(42),
      I5 => nop_packet,
      O => D(14)
    );
\loop0[2].oserdes_s_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F3FBF308"
    )
        port map (
      I0 => packet_out(18),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(46),
      I5 => nop_packet,
      O => D(18)
    );
\loop0[2].oserdes_s_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F3FBF308"
    )
        port map (
      I0 => packet_out(22),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(50),
      I5 => nop_packet,
      O => D(22)
    );
\loop0[2].oserdes_s_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F3FBF308"
    )
        port map (
      I0 => packet_out(26),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(54),
      I5 => nop_packet,
      O => D(26)
    );
\loop0[3].oserdes_m_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(3),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(31),
      I5 => nop_packet,
      O => D(3)
    );
\loop0[3].oserdes_s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(7),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(35),
      I5 => nop_packet,
      O => D(7)
    );
\loop0[3].oserdes_s_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(11),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(39),
      I5 => nop_packet,
      O => D(11)
    );
\loop0[3].oserdes_s_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(15),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(43),
      I5 => nop_packet,
      O => D(15)
    );
\loop0[3].oserdes_s_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(19),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(47),
      I5 => nop_packet,
      O => D(19)
    );
\loop0[3].oserdes_s_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000CFB0C08"
    )
        port map (
      I0 => packet_out(23),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(51),
      I5 => nop_packet,
      O => D(23)
    );
\loop0[3].oserdes_s_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0C0CFB0C08"
    )
        port map (
      I0 => packet_out(27),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => idle_packet,
      I4 => packet_out(55),
      I5 => nop_packet,
      O => D(27)
    );
nop_packet_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => packet_fifo_empty,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => nop_packet,
      O => nop_packet_i_1_n_0
    );
nop_packet_reg: unisim.vcomponents.FDPE
     port map (
      C => pixel_clk,
      CE => '1',
      D => nop_packet_i_1_n_0,
      PRE => \shifter_reg[2]\,
      Q => nop_packet
    );
packet_available_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
        port map (
      I0 => rd_valid_dly1,
      I1 => \packet_state_reg_n_0_[0]\,
      I2 => \packet_state_reg[1]_rep_n_0\,
      I3 => packet_available,
      O => packet_available_i_1_n_0
    );
packet_available_reg: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => \shifter_reg[2]\,
      D => packet_available_i_1_n_0,
      Q => packet_available
    );
\packet_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0101FF000000"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[3]\,
      I1 => \diff_bit_cnt_remain_reg_n_0_[2]\,
      I2 => \diff_bit_cnt_remain_reg_n_0_[4]\,
      I3 => sample_fifo_i_6_n_0,
      I4 => \packet_state_reg_n_0_[0]\,
      I5 => \packet_state_reg_n_0_[1]\,
      O => \packet_state[0]_i_1_n_0\
    );
\packet_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE00FF0000"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[4]\,
      I1 => \diff_bit_cnt_remain_reg_n_0_[2]\,
      I2 => \diff_bit_cnt_remain_reg_n_0_[3]\,
      I3 => sample_fifo_i_6_n_0,
      I4 => \packet_state_reg_n_0_[0]\,
      I5 => \packet_state_reg_n_0_[1]\,
      O => \packet_state[1]_i_1_n_0\
    );
\packet_state[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE00FF0000"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[4]\,
      I1 => \diff_bit_cnt_remain_reg_n_0_[2]\,
      I2 => \diff_bit_cnt_remain_reg_n_0_[3]\,
      I3 => sample_fifo_i_6_n_0,
      I4 => \packet_state_reg_n_0_[0]\,
      I5 => \packet_state_reg_n_0_[1]\,
      O => \packet_state[1]_rep_i_1_n_0\
    );
\packet_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => pixel_clk,
      CE => '1',
      D => \packet_state[0]_i_1_n_0\,
      PRE => \shifter_reg[2]\,
      Q => \packet_state_reg_n_0_[0]\
    );
\packet_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => \shifter_reg[2]\,
      D => \packet_state[1]_i_1_n_0\,
      Q => \packet_state_reg_n_0_[1]\
    );
\packet_state_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => \shifter_reg[2]\,
      D => \packet_state[1]_rep_i_1_n_0\,
      Q => \packet_state_reg[1]_rep_n_0\
    );
\packet_type[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FFFF0044C000"
    )
        port map (
      I0 => \diff_bit_cnt_remain[4]_i_3_n_0\,
      I1 => Q(0),
      I2 => rd_valid_dly1,
      I3 => \packet_state_reg_n_0_[0]\,
      I4 => \packet_state_reg_n_0_[1]\,
      I5 => packet(53),
      O => \packet_type[4]_i_1_n_0\
    );
\packet_type[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00CC4000"
    )
        port map (
      I0 => \packet_type[5]_i_2_n_0\,
      I1 => Q(0),
      I2 => rd_valid_dly1,
      I3 => \packet_state_reg_n_0_[0]\,
      I4 => \packet_state_reg[1]_rep_n_0\,
      I5 => packet(54),
      O => \packet_type[5]_i_1_n_0\
    );
\packet_type[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \diff_bit_cnt_dly1_reg_n_0_[0]\,
      I1 => \diff_bit_cnt_dly1_reg_n_0_[1]\,
      I2 => \diff_bit_cnt_dly1_reg_n_0_[4]\,
      I3 => \diff_bit_cnt_dly1_reg_n_0_[3]\,
      I4 => \diff_bit_cnt_dly1_reg_n_0_[2]\,
      O => \packet_type[5]_i_2_n_0\
    );
\packet_type_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => '1',
      D => \packet_type[4]_i_1_n_0\,
      Q => packet(53),
      R => '0'
    );
\packet_type_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => '1',
      D => \packet_type[5]_i_1_n_0\,
      Q => packet(54),
      R => '0'
    );
\payload[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[0]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(0),
      O => \payload[0]_i_1_n_0\
    );
\payload[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[10]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(10),
      O => \payload[10]_i_1_n_0\
    );
\payload[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[11]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(11),
      O => \payload[11]_i_1_n_0\
    );
\payload[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[12]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(12),
      O => \payload[12]_i_1_n_0\
    );
\payload[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[13]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(13),
      O => \payload[13]_i_1_n_0\
    );
\payload[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[14]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(14),
      O => \payload[14]_i_1_n_0\
    );
\payload[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[15]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(15),
      O => \payload[15]_i_1_n_0\
    );
\payload[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[16]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(0),
      O => \payload[16]_i_1_n_0\
    );
\payload[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[17]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(1),
      O => \payload[17]_i_1_n_0\
    );
\payload[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[18]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(2),
      O => \payload[18]_i_1_n_0\
    );
\payload[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[19]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(3),
      O => \payload[19]_i_1_n_0\
    );
\payload[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[1]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(1),
      O => \payload[1]_i_1_n_0\
    );
\payload[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[20]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(4),
      O => \payload[20]_i_1_n_0\
    );
\payload[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[21]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(5),
      O => \payload[21]_i_1_n_0\
    );
\payload[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[22]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(6),
      O => \payload[22]_i_1_n_0\
    );
\payload[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[23]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(7),
      O => \payload[23]_i_1_n_0\
    );
\payload[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[24]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(8),
      O => \payload[24]_i_1_n_0\
    );
\payload[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[25]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(9),
      O => \payload[25]_i_1_n_0\
    );
\payload[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[26]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(10),
      O => \payload[26]_i_1_n_0\
    );
\payload[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[27]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(11),
      O => \payload[27]_i_1_n_0\
    );
\payload[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[28]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(12),
      O => \payload[28]_i_1_n_0\
    );
\payload[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[29]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(13),
      O => \payload[29]_i_1_n_0\
    );
\payload[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[2]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(2),
      O => \payload[2]_i_1_n_0\
    );
\payload[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[30]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(14),
      O => \payload[30]_i_1_n_0\
    );
\payload[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[31]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(15),
      O => \payload[31]_i_1_n_0\
    );
\payload[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[32]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(16),
      O => \payload[32]_i_1_n_0\
    );
\payload[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[33]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(17),
      O => \payload[33]_i_1_n_0\
    );
\payload[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[34]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(18),
      O => \payload[34]_i_1_n_0\
    );
\payload[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[35]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(19),
      O => \payload[35]_i_1_n_0\
    );
\payload[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[36]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(20),
      O => \payload[36]_i_1_n_0\
    );
\payload[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[37]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(21),
      O => \payload[37]_i_1_n_0\
    );
\payload[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[38]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(22),
      O => \payload[38]_i_1_n_0\
    );
\payload[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[39]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(23),
      O => \payload[39]_i_1_n_0\
    );
\payload[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[3]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(3),
      O => \payload[3]_i_1_n_0\
    );
\payload[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[40]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(24),
      O => \payload[40]_i_1_n_0\
    );
\payload[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[41]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(25),
      O => \payload[41]_i_1_n_0\
    );
\payload[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[42]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(26),
      O => \payload[42]_i_1_n_0\
    );
\payload[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[43]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(27),
      O => \payload[43]_i_1_n_0\
    );
\payload[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[44]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(28),
      O => \payload[44]_i_1_n_0\
    );
\payload[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[45]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(29),
      O => \payload[45]_i_1_n_0\
    );
\payload[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[46]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(30),
      O => \payload[46]_i_1_n_0\
    );
\payload[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => Q(0),
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => \packet_state_reg_n_0_[0]\,
      O => payload
    );
\payload[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[47]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => data_dly1(31),
      O => \payload[47]_i_2_n_0\
    );
\payload[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[4]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(4),
      O => \payload[4]_i_1_n_0\
    );
\payload[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[5]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(5),
      O => \payload[5]_i_1_n_0\
    );
\payload[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[6]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(6),
      O => \payload[6]_i_1_n_0\
    );
\payload[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[7]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(7),
      O => \payload[7]_i_1_n_0\
    );
\payload[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[8]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(8),
      O => \payload[8]_i_1_n_0\
    );
\payload[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_remain_reg_n_0_[9]\,
      I1 => \packet_state_reg[1]_rep_n_0\,
      I2 => diff_dly1(9),
      O => \payload[9]_i_1_n_0\
    );
\payload_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[0]_i_1_n_0\,
      Q => packet(0),
      R => '0'
    );
\payload_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[10]_i_1_n_0\,
      Q => packet(10),
      R => '0'
    );
\payload_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[11]_i_1_n_0\,
      Q => packet(11),
      R => '0'
    );
\payload_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[12]_i_1_n_0\,
      Q => packet(12),
      R => '0'
    );
\payload_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[13]_i_1_n_0\,
      Q => packet(13),
      R => '0'
    );
\payload_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[14]_i_1_n_0\,
      Q => packet(14),
      R => '0'
    );
\payload_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[15]_i_1_n_0\,
      Q => packet(15),
      R => '0'
    );
\payload_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[16]_i_1_n_0\,
      Q => packet(16),
      R => '0'
    );
\payload_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[17]_i_1_n_0\,
      Q => packet(17),
      R => '0'
    );
\payload_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[18]_i_1_n_0\,
      Q => packet(18),
      R => '0'
    );
\payload_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[19]_i_1_n_0\,
      Q => packet(19),
      R => '0'
    );
\payload_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[1]_i_1_n_0\,
      Q => packet(1),
      R => '0'
    );
\payload_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[20]_i_1_n_0\,
      Q => packet(20),
      R => '0'
    );
\payload_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[21]_i_1_n_0\,
      Q => packet(21),
      R => '0'
    );
\payload_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[22]_i_1_n_0\,
      Q => packet(22),
      R => '0'
    );
\payload_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[23]_i_1_n_0\,
      Q => packet(23),
      R => '0'
    );
\payload_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[24]_i_1_n_0\,
      Q => packet(28),
      R => '0'
    );
\payload_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[25]_i_1_n_0\,
      Q => packet(29),
      R => '0'
    );
\payload_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[26]_i_1_n_0\,
      Q => packet(30),
      R => '0'
    );
\payload_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[27]_i_1_n_0\,
      Q => packet(31),
      R => '0'
    );
\payload_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[28]_i_1_n_0\,
      Q => packet(32),
      R => '0'
    );
\payload_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[29]_i_1_n_0\,
      Q => packet(33),
      R => '0'
    );
\payload_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[2]_i_1_n_0\,
      Q => packet(2),
      R => '0'
    );
\payload_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[30]_i_1_n_0\,
      Q => packet(34),
      R => '0'
    );
\payload_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[31]_i_1_n_0\,
      Q => packet(35),
      R => '0'
    );
\payload_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[32]_i_1_n_0\,
      Q => packet(36),
      R => '0'
    );
\payload_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[33]_i_1_n_0\,
      Q => packet(37),
      R => '0'
    );
\payload_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[34]_i_1_n_0\,
      Q => packet(38),
      R => '0'
    );
\payload_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[35]_i_1_n_0\,
      Q => packet(39),
      R => '0'
    );
\payload_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[36]_i_1_n_0\,
      Q => packet(40),
      R => '0'
    );
\payload_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[37]_i_1_n_0\,
      Q => packet(41),
      R => '0'
    );
\payload_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[38]_i_1_n_0\,
      Q => packet(42),
      R => '0'
    );
\payload_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[39]_i_1_n_0\,
      Q => packet(43),
      R => '0'
    );
\payload_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[3]_i_1_n_0\,
      Q => packet(3),
      R => '0'
    );
\payload_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[40]_i_1_n_0\,
      Q => packet(44),
      R => '0'
    );
\payload_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[41]_i_1_n_0\,
      Q => packet(45),
      R => '0'
    );
\payload_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[42]_i_1_n_0\,
      Q => packet(46),
      R => '0'
    );
\payload_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[43]_i_1_n_0\,
      Q => packet(47),
      R => '0'
    );
\payload_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[44]_i_1_n_0\,
      Q => packet(48),
      R => '0'
    );
\payload_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[45]_i_1_n_0\,
      Q => packet(49),
      R => '0'
    );
\payload_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[46]_i_1_n_0\,
      Q => packet(50),
      R => '0'
    );
\payload_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[47]_i_2_n_0\,
      Q => packet(51),
      R => '0'
    );
\payload_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[4]_i_1_n_0\,
      Q => packet(4),
      R => '0'
    );
\payload_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[5]_i_1_n_0\,
      Q => packet(5),
      R => '0'
    );
\payload_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[6]_i_1_n_0\,
      Q => packet(6),
      R => '0'
    );
\payload_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[7]_i_1_n_0\,
      Q => packet(7),
      R => '0'
    );
\payload_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[8]_i_1_n_0\,
      Q => packet(8),
      R => '0'
    );
\payload_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pixel_clk,
      CE => payload,
      D => \payload[9]_i_1_n_0\,
      Q => packet(9),
      R => '0'
    );
rd_valid_dly1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_valid,
      I1 => rd_en,
      I2 => rd_valid_dly1,
      O => rd_valid_dly1_i_1_n_0
    );
rd_valid_dly1_reg: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => \shifter_reg[2]\,
      D => rd_valid_dly1_i_1_n_0,
      Q => rd_valid_dly1
    );
sample_fifo: entity work.sampler_0_sample_fifo_0
     port map (
      almost_empty => NLW_sample_fifo_almost_empty_UNCONNECTED,
      din(271 downto 0) => din(271 downto 0),
      dout(271 downto 16) => data_from_fifo(255 downto 0),
      dout(15) => sample_fifo_n_256,
      dout(14) => sample_fifo_n_257,
      dout(13) => sample_fifo_n_258,
      dout(12) => sample_fifo_n_259,
      dout(11) => sample_fifo_n_260,
      dout(10) => sample_fifo_n_261,
      dout(9) => sample_fifo_n_262,
      dout(8) => sample_fifo_n_263,
      dout(7) => sample_fifo_n_264,
      dout(6) => sample_fifo_n_265,
      dout(5) => sample_fifo_n_266,
      dout(4) => sample_fifo_n_267,
      dout(3) => sample_fifo_n_268,
      dout(2) => sample_fifo_n_269,
      dout(1) => sample_fifo_n_270,
      dout(0) => sample_fifo_n_271,
      empty => NLW_sample_fifo_empty_UNCONNECTED,
      full => NLW_sample_fifo_full_UNCONNECTED,
      rd_clk => pixel_clk,
      rd_en => rd_en,
      rst => bos,
      valid => rd_valid,
      wr_clk => sample_clk,
      wr_en => wr_en
    );
sample_fifo_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \state_reg[1]\,
      O => bos
    );
sample_fifo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000101FF000000"
    )
        port map (
      I0 => \diff_bit_cnt_remain_reg_n_0_[3]\,
      I1 => \diff_bit_cnt_remain_reg_n_0_[2]\,
      I2 => \diff_bit_cnt_remain_reg_n_0_[4]\,
      I3 => sample_fifo_i_6_n_0,
      I4 => \packet_state_reg_n_0_[0]\,
      I5 => \packet_state_reg_n_0_[1]\,
      O => rd_en
    );
sample_fifo_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010101FFFFFFFF"
    )
        port map (
      I0 => \diff_bit_cnt_dly1_reg_n_0_[2]\,
      I1 => \diff_bit_cnt_dly1_reg_n_0_[3]\,
      I2 => \diff_bit_cnt_dly1_reg_n_0_[4]\,
      I3 => \diff_bit_cnt_dly1_reg_n_0_[1]\,
      I4 => \diff_bit_cnt_dly1_reg_n_0_[0]\,
      I5 => rd_valid_dly1,
      O => sample_fifo_i_6_n_0
    );
sample_running_sync_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg[1]\,
      I1 => \state_reg[0]_0\,
      O => running
    );
sample_running_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => \shifter_reg[2]\,
      D => running,
      Q => sample_running_sync
    );
sample_running_txclk_reg: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => \shifter_reg[2]\,
      D => sample_running_sync,
      Q => sample_running_txclk
    );
\tx_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pixel_clk,
      CE => '1',
      CLR => \shifter_reg[2]\,
      D => tx_state(1),
      Q => tx_state(0)
    );
\tx_state_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => pixel_clk,
      CE => '1',
      D => tx_state(0),
      PRE => \shifter_reg[2]\,
      Q => tx_state(1)
    );
txmit_fifo_inst: entity work.sampler_0_txmit_fifo
     port map (
      clk => pixel_clk,
      din(55) => '0',
      din(54 downto 53) => packet(54 downto 53),
      din(52) => '0',
      din(51 downto 28) => packet(51 downto 28),
      din(27 downto 26) => B"10",
      din(25 downto 24) => packet(54 downto 53),
      din(23 downto 0) => packet(23 downto 0),
      dout(55 downto 0) => packet_out(55 downto 0),
      empty => packet_fifo_empty,
      full => NLW_txmit_fifo_inst_full_UNCONNECTED,
      rd_en => txmit_fifo_inst_i_1_n_0,
      rst => bos,
      valid => NLW_txmit_fifo_inst_valid_UNCONNECTED,
      wr_en => packet_available
    );
txmit_fifo_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(0),
      O => txmit_fifo_inst_i_1_n_0
    );
wr_en_hold_reg: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => bos,
      D => \state_reg[0]\,
      Q => wr_en_hold_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0_sampler is
  port (
    clkout1_p : out STD_LOGIC;
    clkout1_n : out STD_LOGIC;
    dataout1_p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dataout1_n : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txmit_ref_clk : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    start_sample : in STD_LOGIC;
    stop_sample : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
  attribute CHANNEL : integer;
  attribute CHANNEL of sampler_0_sampler : entity is 16;
  attribute DATA_BITS : integer;
  attribute DATA_BITS of sampler_0_sampler : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sampler_0_sampler : entity is "sampler";
end sampler_0_sampler;

architecture STRUCTURE of sampler_0_sampler is
  signal compressor_n_273 : STD_LOGIC;
  signal ctrl_n_0 : STD_LOGIC;
  signal data_compressed : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal diff_bitset : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal init_timer_done : STD_LOGIC;
  signal init_timer_done_i_1_n_0 : STD_LOGIC;
  signal init_timer_done_i_2_n_0 : STD_LOGIC;
  signal init_timer_hold : STD_LOGIC;
  signal init_timer_hold_i_1_n_0 : STD_LOGIC;
  signal init_timer_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of init_timer_sync : signal is "true";
  signal init_wait_timer_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal packetizer_inst_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal tx_clock : STD_LOGIC;
  signal tx_clock_rst_n : STD_LOGIC;
  signal tx_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal tx_n_11 : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \init_timer_sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \init_timer_sync_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \init_timer_sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \init_timer_sync_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_timer[1]_i_1\ : label is "soft_lutpair1334";
  attribute SOFT_HLUTNM of \init_wait_timer[2]_i_1\ : label is "soft_lutpair1334";
  attribute SOFT_HLUTNM of \init_wait_timer[3]_i_1\ : label is "soft_lutpair1333";
  attribute SOFT_HLUTNM of \init_wait_timer[4]_i_1\ : label is "soft_lutpair1333";
  attribute SOFT_HLUTNM of \init_wait_timer[6]_i_1\ : label is "soft_lutpair1335";
  attribute SOFT_HLUTNM of \init_wait_timer[7]_i_1\ : label is "soft_lutpair1335";
  attribute SOFT_HLUTNM of \init_wait_timer[8]_i_1\ : label is "soft_lutpair1332";
  attribute SOFT_HLUTNM of \init_wait_timer[9]_i_1\ : label is "soft_lutpair1332";
begin
compressor: entity work.sampler_0_sample_compress
     port map (
      data_in(255 downto 0) => data_in(255 downto 0),
      din(271 downto 16) => data_compressed(255 downto 0),
      din(15 downto 0) => diff_bitset(15 downto 0),
      sample_clk => sample_clk,
      \state_reg[0]\ => \state_reg_n_0_[0]\,
      \state_reg[1]\ => \state_reg_n_0_[1]\,
      wr_en => wr_en0,
      wr_en_hold_reg => compressor_n_273,
      wr_en_hold_reg_0 => packetizer_inst_n_0
    );
ctrl: entity work.sampler_0_rstctrl
     port map (
      sample_clk => sample_clk,
      \shifter_reg[2]_0\ => tx_n_11,
      \state_reg[0]\ => ctrl_n_0
    );
init_timer_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_timer_reg(6),
      I1 => init_timer_done_i_2_n_0,
      I2 => init_wait_timer_reg(7),
      I3 => init_wait_timer_reg(8),
      I4 => init_wait_timer_reg(9),
      I5 => init_wait_timer_reg(10),
      O => init_timer_done_i_1_n_0
    );
init_timer_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_timer_reg(4),
      I1 => init_wait_timer_reg(2),
      I2 => init_wait_timer_reg(0),
      I3 => init_wait_timer_reg(1),
      I4 => init_wait_timer_reg(3),
      I5 => init_wait_timer_reg(5),
      O => init_timer_done_i_2_n_0
    );
init_timer_done_reg: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => init_timer_done_i_1_n_0,
      Q => init_timer_done
    );
init_timer_hold_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_timer_done,
      I1 => init_timer_hold,
      O => init_timer_hold_i_1_n_0
    );
init_timer_hold_reg: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => init_timer_hold_i_1_n_0,
      Q => init_timer_hold
    );
\init_timer_sync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => ctrl_n_0,
      D => init_timer_hold,
      Q => init_timer_sync(0)
    );
\init_timer_sync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => ctrl_n_0,
      D => init_timer_sync(0),
      Q => init_timer_sync(1)
    );
\init_wait_timer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_timer_reg(0),
      O => \p_0_in__0\(0)
    );
\init_wait_timer[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_timer_reg(6),
      I1 => init_timer_done_i_2_n_0,
      I2 => init_wait_timer_reg(7),
      I3 => init_wait_timer_reg(8),
      I4 => init_wait_timer_reg(9),
      I5 => init_wait_timer_reg(10),
      O => \p_0_in__0\(10)
    );
\init_wait_timer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_timer_reg(0),
      I1 => init_wait_timer_reg(1),
      O => \p_0_in__0\(1)
    );
\init_wait_timer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_timer_reg(1),
      I1 => init_wait_timer_reg(0),
      I2 => init_wait_timer_reg(2),
      O => \p_0_in__0\(2)
    );
\init_wait_timer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_timer_reg(2),
      I1 => init_wait_timer_reg(0),
      I2 => init_wait_timer_reg(1),
      I3 => init_wait_timer_reg(3),
      O => \p_0_in__0\(3)
    );
\init_wait_timer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_timer_reg(3),
      I1 => init_wait_timer_reg(1),
      I2 => init_wait_timer_reg(0),
      I3 => init_wait_timer_reg(2),
      I4 => init_wait_timer_reg(4),
      O => \p_0_in__0\(4)
    );
\init_wait_timer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_timer_reg(4),
      I1 => init_wait_timer_reg(2),
      I2 => init_wait_timer_reg(0),
      I3 => init_wait_timer_reg(1),
      I4 => init_wait_timer_reg(3),
      I5 => init_wait_timer_reg(5),
      O => \p_0_in__0\(5)
    );
\init_wait_timer[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_timer_done_i_2_n_0,
      I1 => init_wait_timer_reg(6),
      O => \p_0_in__0\(6)
    );
\init_wait_timer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_timer_reg(6),
      I1 => init_timer_done_i_2_n_0,
      I2 => init_wait_timer_reg(7),
      O => \p_0_in__0\(7)
    );
\init_wait_timer[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_timer_reg(6),
      I1 => init_timer_done_i_2_n_0,
      I2 => init_wait_timer_reg(7),
      I3 => init_wait_timer_reg(8),
      O => \p_0_in__0\(8)
    );
\init_wait_timer[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_timer_reg(6),
      I1 => init_timer_done_i_2_n_0,
      I2 => init_wait_timer_reg(7),
      I3 => init_wait_timer_reg(8),
      I4 => init_wait_timer_reg(9),
      O => \p_0_in__0\(9)
    );
\init_wait_timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(0),
      Q => init_wait_timer_reg(0)
    );
\init_wait_timer_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(10),
      Q => init_wait_timer_reg(10)
    );
\init_wait_timer_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(1),
      Q => init_wait_timer_reg(1)
    );
\init_wait_timer_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(2),
      Q => init_wait_timer_reg(2)
    );
\init_wait_timer_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(3),
      Q => init_wait_timer_reg(3)
    );
\init_wait_timer_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(4),
      Q => init_wait_timer_reg(4)
    );
\init_wait_timer_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(5),
      Q => init_wait_timer_reg(5)
    );
\init_wait_timer_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(6),
      Q => init_wait_timer_reg(6)
    );
\init_wait_timer_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(7),
      Q => init_wait_timer_reg(7)
    );
\init_wait_timer_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(8),
      Q => init_wait_timer_reg(8)
    );
\init_wait_timer_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => tx_clock,
      CE => '1',
      CLR => tx_n_11,
      D => \p_0_in__0\(9),
      Q => init_wait_timer_reg(9)
    );
packetizer_inst: entity work.sampler_0_packetizer
     port map (
      D(27 downto 0) => tx_data(27 downto 0),
      Q(0) => tx_clock_rst_n,
      din(271 downto 16) => data_compressed(255 downto 0),
      din(15 downto 0) => diff_bitset(15 downto 0),
      pixel_clk => tx_clock,
      sample_clk => sample_clk,
      \shifter_reg[2]\ => tx_n_11,
      \state_reg[0]\ => compressor_n_273,
      \state_reg[0]_0\ => \state_reg_n_0_[0]\,
      \state_reg[1]\ => \state_reg_n_0_[1]\,
      wr_en => wr_en0,
      wr_en_hold_reg_0 => packetizer_inst_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040454"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => start_sample,
      I2 => \state_reg_n_0_[0]\,
      I3 => init_timer_sync(1),
      I4 => stop_sample,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => init_timer_sync(1),
      I3 => stop_sample,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => ctrl_n_0,
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sample_clk,
      CE => '1',
      CLR => ctrl_n_0,
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\
    );
tx: entity work.sampler_0_serdes_7to1_ddr_tx_top
     port map (
      D(27 downto 0) => tx_data(27 downto 0),
      Q(0) => tx_clock_rst_n,
      clkout1_n => clkout1_n,
      clkout1_p => clkout1_p,
      dataout1_n(3 downto 0) => dataout1_n(3 downto 0),
      dataout1_p(3 downto 0) => dataout1_p(3 downto 0),
      pixel_clk => tx_clock,
      \tx_state_reg[0]\ => tx_n_11,
      txmit_ref_clk => txmit_ref_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sampler_0 is
  port (
    clkout1_p : out STD_LOGIC;
    clkout1_n : out STD_LOGIC;
    dataout1_p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dataout1_n : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txmit_ref_clk : in STD_LOGIC;
    sample_clk : in STD_LOGIC;
    start_sample : in STD_LOGIC;
    stop_sample : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sampler_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sampler_0 : entity is "sampler_0,sampler,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sampler_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sampler_0 : entity is "sampler,Vivado 2016.4";
end sampler_0;

architecture STRUCTURE of sampler_0 is
  attribute CHANNEL : integer;
  attribute CHANNEL of inst : label is 16;
  attribute DATA_BITS : integer;
  attribute DATA_BITS of inst : label is 16;
begin
inst: entity work.sampler_0_sampler
     port map (
      clkout1_n => clkout1_n,
      clkout1_p => clkout1_p,
      data_in(255 downto 0) => data_in(255 downto 0),
      dataout1_n(3 downto 0) => dataout1_n(3 downto 0),
      dataout1_p(3 downto 0) => dataout1_p(3 downto 0),
      sample_clk => sample_clk,
      start_sample => start_sample,
      stop_sample => stop_sample,
      txmit_ref_clk => txmit_ref_clk
    );
end STRUCTURE;
