{
  "module_name": "uncore-memory.json",
  "hash_id": "d120e81dd8b9810c260c2082fe625c0a69018bf05b9588bcc0780d3dcd417312",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/tigerlake/uncore-memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts every read (RdCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC0_RDCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"imc_free_running_0\"\n    },\n    {\n        \"BriefDescription\": \"Counts every 64B read and write request entering the Memory Controller to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC0_TOTAL_REQCOUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"imc_free_running_0\"\n    },\n    {\n        \"BriefDescription\": \"Counts every write (WrCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC0_WRCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"imc_free_running_0\"\n    },\n    {\n        \"BriefDescription\": \"Counts every read (RdCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC1_RDCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"imc_free_running_1\"\n    },\n    {\n        \"BriefDescription\": \"Counts every 64B read and write request entering the Memory Controller to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC1_TOTAL_REQCOUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"imc_free_running_1\"\n    },\n    {\n        \"BriefDescription\": \"Counts every write (WrCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC1_WRCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"imc_free_running_1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}