Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
