# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PID_Stable.srcs/sources_1/ip/addsub_8b_8b/sim/addsub_8b_8b.vhd" \
"../../../../PID_Stable.srcs/sources_1/ip/mult_8bx1b/sim/mult_8bx1b.vhd" \

# Do not sort compile order
nosort
