

================================================================
== Vitis HLS Report for 'compute_all_scores'
================================================================
* Date:           Sat Dec 11 19:29:50 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.915 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 12 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 13 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 15 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten22 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 17 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cast = zext i32 %num_of_nodes_read"   --->   Operation 18 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.29ns)   --->   "%bound = mul i64 %cast, i64 %cast"   --->   Operation 19 'mul' 'bound' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln91 = store i66 0, i66 %indvar_flatten22" [GAT_compute.cpp:91]   --->   Operation 20 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln91 = store i3 0, i3 %nh" [GAT_compute.cpp:91]   --->   Operation 21 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln91 = store i64 0, i64 %indvar_flatten" [GAT_compute.cpp:91]   --->   Operation 22 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln91 = store i32 0, i32 %n1" [GAT_compute.cpp:91]   --->   Operation 23 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln91 = store i18 0, i18 %n2" [GAT_compute.cpp:91]   --->   Operation 24 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_target_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_source_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.29ns)   --->   "%bound = mul i64 %cast, i64 %cast"   --->   Operation 28 'mul' 'bound' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i64.i2, i64 %bound, i2 0"   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln93_1 = icmp_eq  i32 %num_of_nodes_read, i32 0" [GAT_compute.cpp:93]   --->   Operation 30 'icmp' 'icmp_ln93_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln91 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [GAT_compute.cpp:91]   --->   Operation 31 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.94>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%nh_1 = load i3 %nh" [GAT_compute.cpp:91]   --->   Operation 32 'load' 'nh_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten22_load = load i66 %indvar_flatten22" [GAT_compute.cpp:91]   --->   Operation 33 'load' 'indvar_flatten22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i3 %nh_1" [GAT_compute.cpp:91]   --->   Operation 34 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [3/3] (0.99ns) (grouped into DSP with root node empty_98)   --->   "%mul_ln91 = mul i10 %zext_ln91, i10 200" [GAT_compute.cpp:91]   --->   Operation 35 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (1.07ns)   --->   "%icmp_ln91 = icmp_eq  i66 %indvar_flatten22_load, i66 %tmp" [GAT_compute.cpp:91]   --->   Operation 36 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.15ns)   --->   "%add_ln91_1 = add i66 %indvar_flatten22_load, i66 1" [GAT_compute.cpp:91]   --->   Operation 37 'add' 'add_ln91_1' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %._crit_edge204.loopexit, void" [GAT_compute.cpp:91]   --->   Operation 38 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [GAT_compute.cpp:92]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.57ns)   --->   "%add_ln91 = add i3 %nh_1, i3 1" [GAT_compute.cpp:91]   --->   Operation 40 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.06ns)   --->   "%icmp_ln92 = icmp_eq  i64 %indvar_flatten_load, i64 %bound" [GAT_compute.cpp:92]   --->   Operation 41 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.27ns)   --->   "%select_ln91_1 = select i1 %icmp_ln92, i3 %add_ln91, i3 %nh_1" [GAT_compute.cpp:91]   --->   Operation 42 'select' 'select_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln92_1 = add i64 %indvar_flatten_load, i64 1" [GAT_compute.cpp:92]   --->   Operation 43 'add' 'add_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.41ns)   --->   "%select_ln92_4 = select i1 %icmp_ln92, i64 1, i64 %add_ln92_1" [GAT_compute.cpp:92]   --->   Operation 44 'select' 'select_ln92_4' <Predicate = (!icmp_ln91)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln91 = store i66 %add_ln91_1, i66 %indvar_flatten22" [GAT_compute.cpp:91]   --->   Operation 45 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_3 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln91 = store i3 %select_ln91_1, i3 %nh" [GAT_compute.cpp:91]   --->   Operation 46 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_3 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln92 = store i64 %select_ln92_4, i64 %indvar_flatten" [GAT_compute.cpp:92]   --->   Operation 47 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%n2_3 = load i18 %n2" [GAT_compute.cpp:93]   --->   Operation 48 'load' 'n2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/3] (0.99ns) (grouped into DSP with root node empty_98)   --->   "%mul_ln91 = mul i10 %zext_ln91, i10 200" [GAT_compute.cpp:91]   --->   Operation 49 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i18 %n2_3" [GAT_compute.cpp:93]   --->   Operation 50 'zext' 'zext_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln93 = icmp_eq  i32 %zext_ln93, i32 %num_of_nodes_read" [GAT_compute.cpp:93]   --->   Operation 51 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.27ns)   --->   "%select_ln91_4 = select i1 %icmp_ln92, i1 %icmp_ln93_1, i1 %icmp_ln93" [GAT_compute.cpp:91]   --->   Operation 52 'select' 'select_ln91_4' <Predicate = (!icmp_ln91)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%or_ln92 = or i1 %select_ln91_4, i1 %icmp_ln92" [GAT_compute.cpp:92]   --->   Operation 53 'or' 'or_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %or_ln92, i18 0, i18 %n2_3" [GAT_compute.cpp:92]   --->   Operation 54 'select' 'select_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i18 %select_ln92" [GAT_compute.cpp:98]   --->   Operation 55 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln93 = add i18 %select_ln92, i18 1" [GAT_compute.cpp:93]   --->   Operation 56 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln93 = store i18 %add_ln93, i18 %n2" [GAT_compute.cpp:93]   --->   Operation 57 'store' 'store_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%n1_2 = load i32 %n1"   --->   Operation 58 'load' 'n1_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/3] (0.00ns) (grouped into DSP with root node empty_98)   --->   "%mul_ln91 = mul i10 %zext_ln91, i10 200" [GAT_compute.cpp:91]   --->   Operation 59 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty = trunc i32 %n1_2"   --->   Operation 60 'trunc' 'empty' <Predicate = (!icmp_ln92 & !select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_97 = trunc i32 %n1_2"   --->   Operation 61 'trunc' 'empty_97' <Predicate = (!icmp_ln92 & !select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_98 = add i10 %mul_ln91, i10 %empty_97" [GAT_compute.cpp:91]   --->   Operation 62 'add' 'empty_98' <Predicate = (!icmp_ln92 & !select_ln91_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.22ns)   --->   "%select_ln91 = select i1 %icmp_ln92, i32 0, i32 %n1_2" [GAT_compute.cpp:91]   --->   Operation 63 'select' 'select_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i3 %add_ln91" [GAT_compute.cpp:91]   --->   Operation 64 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln91 & icmp_ln92 & !select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.46ns)   --->   "%mul_ln91_1 = mul i10 %zext_ln91_1, i10 200" [GAT_compute.cpp:91]   --->   Operation 65 'mul' 'mul_ln91_1' <Predicate = (!icmp_ln91 & icmp_ln92 & !select_ln91_4)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %select_ln91_1" [GAT_compute.cpp:98]   --->   Operation 66 'zext' 'zext_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.46ns)   --->   "%mul_ln98 = mul i11 %zext_ln98, i11 200" [GAT_compute.cpp:98]   --->   Operation 67 'mul' 'mul_ln98' <Predicate = (!icmp_ln91)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i11 %mul_ln98" [GAT_compute.cpp:91]   --->   Operation 68 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%select_ln91_2 = select i1 %icmp_ln92, i18 0, i18 %empty" [GAT_compute.cpp:91]   --->   Operation 69 'select' 'select_ln91_2' <Predicate = (!icmp_ln91 & !select_ln91_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.88ns)   --->   "%add_ln92 = add i32 %select_ln91, i32 1" [GAT_compute.cpp:92]   --->   Operation 70 'add' 'add_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%empty_99 = trunc i32 %add_ln92" [GAT_compute.cpp:92]   --->   Operation 71 'trunc' 'empty_99' <Predicate = (!icmp_ln91 & select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_100 = trunc i32 %add_ln92" [GAT_compute.cpp:92]   --->   Operation 72 'trunc' 'empty_100' <Predicate = (!icmp_ln91 & select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.72ns)   --->   "%empty_101 = add i10 %trunc_ln91, i10 %empty_100" [GAT_compute.cpp:91]   --->   Operation 73 'add' 'empty_101' <Predicate = (!icmp_ln91 & select_ln91_4)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln92_1 = select i1 %select_ln91_4, i18 %empty_99, i18 %select_ln91_2" [GAT_compute.cpp:92]   --->   Operation 74 'select' 'select_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.22ns)   --->   "%select_ln92_3 = select i1 %select_ln91_4, i32 %add_ln92, i32 %select_ln91" [GAT_compute.cpp:92]   --->   Operation 75 'select' 'select_ln92_3' <Predicate = (!icmp_ln91)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.72ns)   --->   "%add_ln712 = add i10 %trunc_ln91, i10 %trunc_ln98"   --->   Operation 76 'add' 'add_ln712' <Predicate = (!icmp_ln91)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln92 = store i32 %select_ln92_3, i32 %n1" [GAT_compute.cpp:92]   --->   Operation 77 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.69>
ST_6 : Operation 78 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_98 = add i10 %mul_ln91, i10 %empty_97" [GAT_compute.cpp:91]   --->   Operation 78 'add' 'empty_98' <Predicate = (!icmp_ln92 & !select_ln91_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i11 %mul_ln98" [GAT_compute.cpp:91]   --->   Operation 79 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_2)   --->   "%select_ln91_3 = select i1 %icmp_ln92, i10 %mul_ln91_1, i10 %empty_98" [GAT_compute.cpp:91]   --->   Operation 80 'select' 'select_ln91_3' <Predicate = (!icmp_ln91 & !select_ln91_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.69ns) (grouped into DSP with root node add_ln98_1)   --->   "%add_ln98 = add i18 %zext_ln91_2, i18 %select_ln92_1" [GAT_compute.cpp:98]   --->   Operation 81 'add' 'add_ln98' <Predicate = (!icmp_ln91)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [3/3] (0.99ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln98_1 = mul i18 %add_ln98, i18 200" [GAT_compute.cpp:98]   --->   Operation 82 'mul' 'mul_ln98_1' <Predicate = (!icmp_ln91)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln92_2 = select i1 %select_ln91_4, i10 %empty_101, i10 %select_ln91_3" [GAT_compute.cpp:92]   --->   Operation 83 'select' 'select_ln92_2' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%select_ln92_2_cast = zext i10 %select_ln92_2" [GAT_compute.cpp:92]   --->   Operation 84 'zext' 'select_ln92_2_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%scores_source_V_addr = getelementptr i28 %scores_source_V, i64 0, i64 %select_ln92_2_cast" [GAT_compute.cpp:92]   --->   Operation 85 'getelementptr' 'scores_source_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (1.20ns)   --->   "%scores_source_V_load = load i10 %scores_source_V_addr" [GAT_compute.cpp:92]   --->   Operation 86 'load' 'scores_source_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i10 %add_ln712"   --->   Operation 87 'zext' 'zext_ln712' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%scores_target_V_addr = getelementptr i28 %scores_target_V, i64 0, i64 %zext_ln712"   --->   Operation 88 'getelementptr' 'scores_target_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (1.20ns)   --->   "%scores_target_V_load = load i10 %scores_target_V_addr"   --->   Operation 89 'load' 'scores_target_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 90 [2/3] (0.99ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln98_1 = mul i18 %add_ln98, i18 200" [GAT_compute.cpp:98]   --->   Operation 90 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/2] (1.20ns)   --->   "%scores_source_V_load = load i10 %scores_source_V_addr" [GAT_compute.cpp:92]   --->   Operation 91 'load' 'scores_source_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i28 %scores_source_V_load" [GAT_compute.cpp:92]   --->   Operation 92 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (1.20ns)   --->   "%scores_target_V_load = load i10 %scores_target_V_addr"   --->   Operation 93 'load' 'scores_target_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i28 %scores_target_V_load"   --->   Operation 94 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.85ns)   --->   "%temp_V = add i28 %scores_target_V_load, i28 %scores_source_V_load"   --->   Operation 95 'add' 'temp_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.85ns)   --->   "%add_ln95 = add i27 %trunc_ln712, i27 %trunc_ln92" [GAT_compute.cpp:95]   --->   Operation 96 'add' 'add_ln95' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.81ns)   --->   "%icmp_ln1548 = icmp_sgt  i28 %temp_V, i28 0"   --->   Operation 97 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %temp_V, i32 27"   --->   Operation 98 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.32ns)   --->   "%min_V = select i1 %tmp_19, i28 %temp_V, i28 0" [GAT_compute.cpp:97]   --->   Operation 99 'select' 'min_V' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %min_V"   --->   Operation 100 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 101 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 102 [1/3] (0.00ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln98_1 = mul i18 %add_ln98, i18 200" [GAT_compute.cpp:98]   --->   Operation 102 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98_1 = add i18 %mul_ln98_1, i18 %select_ln92" [GAT_compute.cpp:98]   --->   Operation 103 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 104 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 105 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98_1 = add i18 %mul_ln98_1, i18 %select_ln92" [GAT_compute.cpp:98]   --->   Operation 105 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 106 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 106 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.20>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i18 %add_ln98_1" [GAT_compute.cpp:98]   --->   Operation 109 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln98_1" [GAT_compute.cpp:98]   --->   Operation 110 'getelementptr' 'all_scores_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [GAT_compute.cpp:93]   --->   Operation 111 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [GAT_compute.cpp:93]   --->   Operation 112 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 113 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln96 = select i1 %icmp_ln1548, i27 %add_ln95, i27 0" [GAT_compute.cpp:96]   --->   Operation 114 'select' 'select_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln96, i18 0"   --->   Operation 115 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1245 = zext i45 %lhs"   --->   Operation 116 'zext' 'zext_ln1245' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln712 = sext i45 %r_V"   --->   Operation 117 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.96ns) (out node of the LUT)   --->   "%ret_V = add i46 %zext_ln1245, i46 %sext_ln712"   --->   Operation 118 'add' 'ret_V' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %ret_V, i32 18, i32 45"   --->   Operation 119 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.24ns)   --->   "%store_ln98 = store i28 %trunc_ln, i18 %all_scores_V_addr" [GAT_compute.cpp:98]   --->   Operation 120 'store' 'store_ln98' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 121 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [GAT_compute.cpp:102]   --->   Operation 122 'ret' 'ret_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	wire read operation ('num_of_nodes_read') on port 'num_of_nodes' [13]  (0 ns)
	'mul' operation ('bound') [15]  (2.29 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'mul' operation ('bound') [15]  (2.29 ns)

 <State 3>: 1.95ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', GAT_compute.cpp:92) on local variable 'indvar_flatten' [40]  (0 ns)
	'add' operation ('add_ln92_1', GAT_compute.cpp:92) [97]  (1.15 ns)
	'select' operation ('select_ln92_4', GAT_compute.cpp:92) [98]  (0.411 ns)
	'store' operation ('store_ln92', GAT_compute.cpp:92) of variable 'select_ln92_4', GAT_compute.cpp:92 on local variable 'indvar_flatten' [101]  (0.387 ns)

 <State 4>: 2.61ns
The critical path consists of the following:
	'load' operation ('n2', GAT_compute.cpp:93) on local variable 'n2' [25]  (0 ns)
	'icmp' operation ('icmp_ln93', GAT_compute.cpp:93) [35]  (0.859 ns)
	'select' operation ('select_ln91_4', GAT_compute.cpp:91) [54]  (0.278 ns)
	'or' operation ('or_ln92', GAT_compute.cpp:92) [57]  (0 ns)
	'select' operation ('select_ln92', GAT_compute.cpp:92) [58]  (0.293 ns)
	'add' operation ('add_ln93', GAT_compute.cpp:93) [96]  (0.797 ns)
	'store' operation ('store_ln93', GAT_compute.cpp:93) of variable 'add_ln93', GAT_compute.cpp:93 on local variable 'n2' [103]  (0.387 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	'mul' operation ('mul_ln98', GAT_compute.cpp:98) [49]  (1.46 ns)
	'add' operation ('empty_101', GAT_compute.cpp:91) [61]  (0.725 ns)

 <State 6>: 2.69ns
The critical path consists of the following:
	'add' operation of DSP[72] ('add_ln98', GAT_compute.cpp:98) [63]  (1.7 ns)
	'mul' operation of DSP[72] ('mul_ln98_1', GAT_compute.cpp:98) [64]  (0.996 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	'load' operation ('scores_source_V_load', GAT_compute.cpp:92) on array 'scores_source_V' [68]  (1.2 ns)
	'add' operation ('temp.V') [82]  (0.856 ns)
	'select' operation ('min.V', GAT_compute.cpp:97) [86]  (0.324 ns)
	'mul' operation of DSP[88] ('r.V') [88]  (0.535 ns)

 <State 8>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[72] ('mul_ln98_1', GAT_compute.cpp:98) [64]  (0 ns)
	'add' operation of DSP[72] ('add_ln98_1', GAT_compute.cpp:98) [72]  (0.645 ns)

 <State 9>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[72] ('add_ln98_1', GAT_compute.cpp:98) [72]  (0.645 ns)

 <State 10>: 2.21ns
The critical path consists of the following:
	'mul' operation of DSP[88] ('r.V') [88]  (0 ns)
	'add' operation ('ret.V') [93]  (0.96 ns)
	'store' operation ('store_ln98', GAT_compute.cpp:98) of variable 'trunc_ln' on array 'all_scores_V' [95]  (1.25 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
