
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017d7c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08017f4c  08017f4c  00018f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017ffc  08017ffc  0001d000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017ffc  08017ffc  00018ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018004  08018004  0001d000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018004  08018004  00019004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018008  08018008  00019008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20012000  0801800c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200120b4  080180c0  0001a0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012154  08018160  0001a154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  0001b000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          00009b24  200121f4  08018200  0001a1f4  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  0001b000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001d000  2**0
                  CONTENTS, READONLY
 15 .debug_info   000432b8  00000000  00000000  0001d030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00008e9f  00000000  00000000  000602e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003740  00000000  00000000  00069188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002ab4  00000000  00000000  0006c8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000376b9  00000000  00000000  0006f37c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00045d80  00000000  00000000  000a6a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012dade  00000000  00000000  000ec7b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0021a293  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000ee10  00000000  00000000  0021a2d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  002290e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121f4 	.word	0x200121f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017f34 	.word	0x08017f34

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121f8 	.word	0x200121f8
 800020c:	08017f34 	.word	0x08017f34

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	20012210 	.word	0x20012210
 80005a0:	20012268 	.word	0x20012268

080005a4 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80005b6:	2320      	movs	r3, #32
 80005b8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ba:	f3bf 8f4f 	dsb	sy
}
 80005be:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80005c0:	e00b      	b.n	80005da <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 80005c2:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <SCB_CleanDCache_by_Addr+0x54>)
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4413      	add	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dcf0      	bgt.n	80005c2 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80005e0:	f3bf 8f4f 	dsb	sy
}
 80005e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e6:	f3bf 8f6f 	isb	sy
}
 80005ea:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <Codec_WriteReg>:
/* USER CODE BEGIN 0 */
#define CODEC_I2C_ADDRESS 0x34

// Helper to write to the Codec
void Codec_WriteReg(uint16_t Reg, uint16_t Value)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af04      	add	r7, sp, #16
 8000602:	4603      	mov	r3, r0
 8000604:	460a      	mov	r2, r1
 8000606:	80fb      	strh	r3, [r7, #6]
 8000608:	4613      	mov	r3, r2
 800060a:	80bb      	strh	r3, [r7, #4]
    uint8_t data[2];
    data[0] = (Value >> 8) & 0xFF;
 800060c:	88bb      	ldrh	r3, [r7, #4]
 800060e:	0a1b      	lsrs	r3, r3, #8
 8000610:	b29b      	uxth	r3, r3
 8000612:	b2db      	uxtb	r3, r3
 8000614:	733b      	strb	r3, [r7, #12]
    data[1] = Value & 0xFF;
 8000616:	88bb      	ldrh	r3, [r7, #4]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Mem_Write(&hi2c1, CODEC_I2C_ADDRESS, Reg, I2C_MEMADD_SIZE_16BIT, data, 2, 100);
 800061c:	88fa      	ldrh	r2, [r7, #6]
 800061e:	2364      	movs	r3, #100	@ 0x64
 8000620:	9302      	str	r3, [sp, #8]
 8000622:	2302      	movs	r3, #2
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	f107 030c 	add.w	r3, r7, #12
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2302      	movs	r3, #2
 800062e:	2134      	movs	r1, #52	@ 0x34
 8000630:	4803      	ldr	r0, [pc, #12]	@ (8000640 <Codec_WriteReg+0x44>)
 8000632:	f009 fb3f 	bl	8009cb4 <HAL_I2C_Mem_Write>
}
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	2001284c 	.word	0x2001284c

08000644 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000644:	b5b0      	push	{r4, r5, r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN 1 */
	  //SCB_DisableDCache(); // <--- Add this.
	  User_MPU_Config(); // <--- Comment this out for this test.
 800064a:	f001 faaf 	bl	8001bac <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064e:	f004 ff9f 	bl	8005590 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000652:	f000 f8ad 	bl	80007b0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000656:	f000 f91d 	bl	8000894 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f001 f8b7 	bl	80017cc <MX_GPIO_Init>
  MX_DMA_Init();
 800065e:	f001 f83f 	bl	80016e0 <MX_DMA_Init>
  MX_ADC3_Init();
 8000662:	f000 f949 	bl	80008f8 <MX_ADC3_Init>
  MX_CRC_Init();
 8000666:	f000 f999 	bl	800099c <MX_CRC_Init>
  MX_DCMI_Init();
 800066a:	f000 f9b9 	bl	80009e0 <MX_DCMI_Init>
  MX_DMA2D_Init();
 800066e:	f000 f9eb 	bl	8000a48 <MX_DMA2D_Init>
  MX_ETH_Init();
 8000672:	f000 fa1b 	bl	8000aac <MX_ETH_Init>
  MX_FMC_Init();
 8000676:	f001 f859 	bl	800172c <MX_FMC_Init>
  MX_I2C1_Init();
 800067a:	f000 fa65 	bl	8000b48 <MX_I2C1_Init>
  MX_I2C3_Init();
 800067e:	f000 faa3 	bl	8000bc8 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000682:	f000 fae1 	bl	8000c48 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8000686:	f000 fb61 	bl	8000d4c <MX_QUADSPI_Init>
  MX_RTC_Init();
 800068a:	f000 fb8b 	bl	8000da4 <MX_RTC_Init>
  MX_SAI2_Init();
 800068e:	f000 fc2d 	bl	8000eec <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8000692:	f000 fc8b 	bl	8000fac <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 8000696:	f000 fca9 	bl	8000fec <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 800069a:	f000 fcd7 	bl	800104c <MX_SPI2_Init>
  MX_TIM1_Init();
 800069e:	f000 fd13 	bl	80010c8 <MX_TIM1_Init>
  MX_TIM2_Init();
 80006a2:	f000 fdbd 	bl	8001220 <MX_TIM2_Init>
  MX_TIM3_Init();
 80006a6:	f000 fe31 	bl	800130c <MX_TIM3_Init>
  MX_TIM5_Init();
 80006aa:	f000 fea7 	bl	80013fc <MX_TIM5_Init>
  MX_TIM8_Init();
 80006ae:	f000 ff1d 	bl	80014ec <MX_TIM8_Init>
  MX_TIM12_Init();
 80006b2:	f000 ff6f 	bl	8001594 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 80006b6:	f000 ffb3 	bl	8001620 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80006ba:	f000 ffe1 	bl	8001680 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80006be:	f011 ffe3 	bl	8012688 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

    // 1. Initialize Audio OUT (Headphone) - MASTER (Generates Clock)
    // This MUST be first because it sets up the SAI PLL and Codec Clocks.
    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 70, SAI_AUDIO_FREQUENCY_16K) != AUDIO_OK)
 80006c2:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80006c6:	2146      	movs	r1, #70	@ 0x46
 80006c8:	2002      	movs	r0, #2
 80006ca:	f004 fac1 	bl	8004c50 <BSP_AUDIO_OUT_Init>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <main+0x94>
    {
      Error_Handler();
 80006d4:	f001 face 	bl	8001c74 <Error_Handler>
    }

    // 2. Initialize Audio IN (Microphone) - SLAVE (Uses Clock)
    if (BSP_AUDIO_IN_Init(SAI_AUDIO_FREQUENCY_16K, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
 80006d8:	2202      	movs	r2, #2
 80006da:	2110      	movs	r1, #16
 80006dc:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 80006e0:	f004 fd20 	bl	8005124 <BSP_AUDIO_IN_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <main+0xaa>
    {
      Error_Handler();
 80006ea:	f001 fac3 	bl	8001c74 <Error_Handler>
    }

    // 3. Start Playing (Output) - Starts the Clock Generation
    // Even if the buffer is empty (0), we MUST start this to generate the clock for the mic.
    // Note: Size is in BYTES (multiply by 2 for int16_t)
    if (BSP_AUDIO_OUT_Play((uint16_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2) != AUDIO_OK)
 80006ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006f2:	482b      	ldr	r0, [pc, #172]	@ (80007a0 <main+0x15c>)
 80006f4:	f004 fafe 	bl	8004cf4 <BSP_AUDIO_OUT_Play>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <main+0xbe>
    {
      Error_Handler();
 80006fe:	f001 fab9 	bl	8001c74 <Error_Handler>
    }

    // 4. Start Recording (Input) - Starts capturing data
    if (BSP_AUDIO_IN_Record((uint16_t*)RxBuffer, AUDIO_BUFFER_SIZE) != AUDIO_OK)
 8000702:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000706:	4827      	ldr	r0, [pc, #156]	@ (80007a4 <main+0x160>)
 8000708:	f004 fd8a 	bl	8005220 <BSP_AUDIO_IN_Record>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <main+0xd2>
    {
      Error_Handler();
 8000712:	f001 faaf 	bl	8001c74 <Error_Handler>
    }
    // FORCE UNMUTE HEADPHONES & ROUTE DAC TO OUTPUT
    BSP_AUDIO_OUT_SetVolume(80);
 8000716:	2050      	movs	r0, #80	@ 0x50
 8000718:	f004 fb16 	bl	8004d48 <BSP_AUDIO_OUT_SetVolume>

    // 1. Enable Headphone Output PGAs (Power Management 2)
    // 0x6350 (Mics) | 0x0018 (Headphones) = 0x6368
    Codec_WriteReg(0x0002, 0x6368);
 800071c:	f246 3168 	movw	r1, #25448	@ 0x6368
 8000720:	2002      	movs	r0, #2
 8000722:	f7ff ff6b 	bl	80005fc <Codec_WriteReg>

    // 2. Enable Output Mixers (Power Management 3) <<--- THIS IS NEW AND CRITICAL
    // Enable MIXOUTL (Bit 8) and MIXOUTR (Bit 9) | MIXINL (Bit 5) | MIXINR (Bit 4)
    // Value: 0x0330 (Hex)
    Codec_WriteReg(0x0003, 0x0330);
 8000726:	f44f 714c 	mov.w	r1, #816	@ 0x330
 800072a:	2003      	movs	r0, #3
 800072c:	f7ff ff66 	bl	80005fc <Codec_WriteReg>

    // 3. Connect DAC1 to Output Mixers <<--- THIS IS NEW AND CRITICAL
    // Reg 0x2D (Left Output Mixer): Enable DAC1L (Bit 0)
    Codec_WriteReg(0x002D, 0x0001);
 8000730:	2101      	movs	r1, #1
 8000732:	202d      	movs	r0, #45	@ 0x2d
 8000734:	f7ff ff62 	bl	80005fc <Codec_WriteReg>
    // Reg 0x2E (Right Output Mixer): Enable DAC1R (Bit 0)
    Codec_WriteReg(0x002E, 0x0001);
 8000738:	2101      	movs	r1, #1
 800073a:	202e      	movs	r0, #46	@ 0x2e
 800073c:	f7ff ff5e 	bl	80005fc <Codec_WriteReg>

    // 4. Set Headphone Volume
    // Reg 0x39/0x3A: 0x100 (Update) | 0x39 (Volume +0dB)
    Codec_WriteReg(0x0039, 0x0139);
 8000740:	f240 1139 	movw	r1, #313	@ 0x139
 8000744:	2039      	movs	r0, #57	@ 0x39
 8000746:	f7ff ff59 	bl	80005fc <Codec_WriteReg>
    Codec_WriteReg(0x003A, 0x0139);
 800074a:	f240 1139 	movw	r1, #313	@ 0x139
 800074e:	203a      	movs	r0, #58	@ 0x3a
 8000750:	f7ff ff54 	bl	80005fc <Codec_WriteReg>

   // 5. Unmute DAC1 (Digital Path)
    Codec_WriteReg(0x0400, 0x01C0);
 8000754:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000758:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800075c:	f7ff ff4e 	bl	80005fc <Codec_WriteReg>
    Codec_WriteReg(0x0401, 0x01C0);
 8000760:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000764:	f240 4001 	movw	r0, #1025	@ 0x401
 8000768:	f7ff ff48 	bl	80005fc <Codec_WriteReg>

    // 6. Disable DAC1 Soft Mute (Reg 0x420)
    // Bit 1 = DAC1L_MUTE, Bit 0 = DAC1R_MUTE.
    // We want them to be 0.
    Codec_WriteReg(0x0420, 0x0000);
 800076c:	2100      	movs	r1, #0
 800076e:	f44f 6084 	mov.w	r0, #1056	@ 0x420
 8000772:	f7ff ff43 	bl	80005fc <Codec_WriteReg>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 8000776:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <main+0x164>)
 8000778:	1d3c      	adds	r4, r7, #4
 800077a:	461d      	mov	r5, r3
 800077c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800077e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000780:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000784:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	2100      	movs	r1, #0
 800078c:	4618      	mov	r0, r3
 800078e:	f014 fc41 	bl	8015014 <osThreadCreate>
 8000792:	4603      	mov	r3, r0
 8000794:	4a05      	ldr	r2, [pc, #20]	@ (80007ac <main+0x168>)
 8000796:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000798:	f014 fc19 	bl	8014fce <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800079c:	bf00      	nop
 800079e:	e7fd      	b.n	800079c <main+0x158>
 80007a0:	20011000 	.word	0x20011000
 80007a4:	20010000 	.word	0x20010000
 80007a8:	08017f58 	.word	0x08017f58
 80007ac:	20013010 	.word	0x20013010

080007b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b094      	sub	sp, #80	@ 0x50
 80007b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b6:	f107 0320 	add.w	r3, r7, #32
 80007ba:	2230      	movs	r2, #48	@ 0x30
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f017 fb1c 	bl	8017dfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c4:	f107 030c 	add.w	r3, r7, #12
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007d4:	f00a fb16 	bl	800ae04 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d8:	4b2c      	ldr	r3, [pc, #176]	@ (800088c <SystemClock_Config+0xdc>)
 80007da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007dc:	4a2b      	ldr	r2, [pc, #172]	@ (800088c <SystemClock_Config+0xdc>)
 80007de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80007e4:	4b29      	ldr	r3, [pc, #164]	@ (800088c <SystemClock_Config+0xdc>)
 80007e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ec:	60bb      	str	r3, [r7, #8]
 80007ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f0:	4b27      	ldr	r3, [pc, #156]	@ (8000890 <SystemClock_Config+0xe0>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a26      	ldr	r2, [pc, #152]	@ (8000890 <SystemClock_Config+0xe0>)
 80007f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007fa:	6013      	str	r3, [r2, #0]
 80007fc:	4b24      	ldr	r3, [pc, #144]	@ (8000890 <SystemClock_Config+0xe0>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000808:	2309      	movs	r3, #9
 800080a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800080c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000810:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000812:	2301      	movs	r3, #1
 8000814:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000816:	2302      	movs	r3, #2
 8000818:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800081a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800081e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000820:	2319      	movs	r3, #25
 8000822:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000824:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000828:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800082a:	2302      	movs	r3, #2
 800082c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800082e:	2309      	movs	r3, #9
 8000830:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000832:	f107 0320 	add.w	r3, r7, #32
 8000836:	4618      	mov	r0, r3
 8000838:	f00a fc06 	bl	800b048 <HAL_RCC_OscConfig>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000842:	f001 fa17 	bl	8001c74 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000846:	f00a faed 	bl	800ae24 <HAL_PWREx_EnableOverDrive>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000850:	f001 fa10 	bl	8001c74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000854:	230f      	movs	r3, #15
 8000856:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000858:	2302      	movs	r3, #2
 800085a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000860:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000864:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000866:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800086a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800086c:	f107 030c 	add.w	r3, r7, #12
 8000870:	2106      	movs	r1, #6
 8000872:	4618      	mov	r0, r3
 8000874:	f00a fe8c 	bl	800b590 <HAL_RCC_ClockConfig>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800087e:	f001 f9f9 	bl	8001c74 <Error_Handler>
  }
}
 8000882:	bf00      	nop
 8000884:	3750      	adds	r7, #80	@ 0x50
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40023800 	.word	0x40023800
 8000890:	40007000 	.word	0x40007000

08000894 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b0a2      	sub	sp, #136	@ 0x88
 8000898:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	2284      	movs	r2, #132	@ 0x84
 800089e:	2100      	movs	r1, #0
 80008a0:	4618      	mov	r0, r3
 80008a2:	f017 faab 	bl	8017dfc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <PeriphCommonClock_Config+0x60>)
 80008a8:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80008aa:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80008ae:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80008b0:	2305      	movs	r3, #5
 80008b2:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80008b4:	2302      	movs	r3, #2
 80008b6:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80008b8:	2303      	movs	r3, #3
 80008ba:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80008bc:	2301      	movs	r3, #1
 80008be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80008c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80008c4:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 80008c6:	2300      	movs	r3, #0
 80008c8:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80008ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80008ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80008d2:	2300      	movs	r3, #0
 80008d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	4618      	mov	r0, r3
 80008dc:	f00b f870 	bl	800b9c0 <HAL_RCCEx_PeriphCLKConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80008e6:	f001 f9c5 	bl	8001c74 <Error_Handler>
  }
}
 80008ea:	bf00      	nop
 80008ec:	3788      	adds	r7, #136	@ 0x88
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	00b00008 	.word	0x00b00008

080008f8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008fe:	463b      	mov	r3, r7
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800090a:	4b21      	ldr	r3, [pc, #132]	@ (8000990 <MX_ADC3_Init+0x98>)
 800090c:	4a21      	ldr	r2, [pc, #132]	@ (8000994 <MX_ADC3_Init+0x9c>)
 800090e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000910:	4b1f      	ldr	r3, [pc, #124]	@ (8000990 <MX_ADC3_Init+0x98>)
 8000912:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000916:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000918:	4b1d      	ldr	r3, [pc, #116]	@ (8000990 <MX_ADC3_Init+0x98>)
 800091a:	2200      	movs	r2, #0
 800091c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800091e:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <MX_ADC3_Init+0x98>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000924:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <MX_ADC3_Init+0x98>)
 8000926:	2200      	movs	r2, #0
 8000928:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800092a:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <MX_ADC3_Init+0x98>)
 800092c:	2200      	movs	r2, #0
 800092e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000932:	4b17      	ldr	r3, [pc, #92]	@ (8000990 <MX_ADC3_Init+0x98>)
 8000934:	2200      	movs	r2, #0
 8000936:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000938:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <MX_ADC3_Init+0x98>)
 800093a:	4a17      	ldr	r2, [pc, #92]	@ (8000998 <MX_ADC3_Init+0xa0>)
 800093c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800093e:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <MX_ADC3_Init+0x98>)
 8000940:	2200      	movs	r2, #0
 8000942:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <MX_ADC3_Init+0x98>)
 8000946:	2201      	movs	r2, #1
 8000948:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800094a:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <MX_ADC3_Init+0x98>)
 800094c:	2200      	movs	r2, #0
 800094e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000952:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_ADC3_Init+0x98>)
 8000954:	2201      	movs	r2, #1
 8000956:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000958:	480d      	ldr	r0, [pc, #52]	@ (8000990 <MX_ADC3_Init+0x98>)
 800095a:	f004 fe6b 	bl	8005634 <HAL_ADC_Init>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000964:	f001 f986 	bl	8001c74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000968:	2304      	movs	r3, #4
 800096a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800096c:	2301      	movs	r3, #1
 800096e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000970:	2300      	movs	r3, #0
 8000972:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000974:	463b      	mov	r3, r7
 8000976:	4619      	mov	r1, r3
 8000978:	4805      	ldr	r0, [pc, #20]	@ (8000990 <MX_ADC3_Init+0x98>)
 800097a:	f004 fe9f 	bl	80056bc <HAL_ADC_ConfigChannel>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000984:	f001 f976 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000988:	bf00      	nop
 800098a:	3710      	adds	r7, #16
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	200126a0 	.word	0x200126a0
 8000994:	40012200 	.word	0x40012200
 8000998:	0f000001 	.word	0x0f000001

0800099c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80009a0:	4b0d      	ldr	r3, [pc, #52]	@ (80009d8 <MX_CRC_Init+0x3c>)
 80009a2:	4a0e      	ldr	r2, [pc, #56]	@ (80009dc <MX_CRC_Init+0x40>)
 80009a4:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80009a6:	4b0c      	ldr	r3, [pc, #48]	@ (80009d8 <MX_CRC_Init+0x3c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80009ac:	4b0a      	ldr	r3, [pc, #40]	@ (80009d8 <MX_CRC_Init+0x3c>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80009b2:	4b09      	ldr	r3, [pc, #36]	@ (80009d8 <MX_CRC_Init+0x3c>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80009b8:	4b07      	ldr	r3, [pc, #28]	@ (80009d8 <MX_CRC_Init+0x3c>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80009be:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <MX_CRC_Init+0x3c>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80009c4:	4804      	ldr	r0, [pc, #16]	@ (80009d8 <MX_CRC_Init+0x3c>)
 80009c6:	f005 fa27 	bl	8005e18 <HAL_CRC_Init>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80009d0:	f001 f950 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80009d4:	bf00      	nop
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	200126e8 	.word	0x200126e8
 80009dc:	40023000 	.word	0x40023000

080009e0 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80009e4:	4b16      	ldr	r3, [pc, #88]	@ (8000a40 <MX_DCMI_Init+0x60>)
 80009e6:	4a17      	ldr	r2, [pc, #92]	@ (8000a44 <MX_DCMI_Init+0x64>)
 80009e8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80009ea:	4b15      	ldr	r3, [pc, #84]	@ (8000a40 <MX_DCMI_Init+0x60>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80009f0:	4b13      	ldr	r3, [pc, #76]	@ (8000a40 <MX_DCMI_Init+0x60>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80009f6:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <MX_DCMI_Init+0x60>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80009fc:	4b10      	ldr	r3, [pc, #64]	@ (8000a40 <MX_DCMI_Init+0x60>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000a02:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <MX_DCMI_Init+0x60>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000a08:	4b0d      	ldr	r3, [pc, #52]	@ (8000a40 <MX_DCMI_Init+0x60>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <MX_DCMI_Init+0x60>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000a14:	4b0a      	ldr	r3, [pc, #40]	@ (8000a40 <MX_DCMI_Init+0x60>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <MX_DCMI_Init+0x60>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000a20:	4b07      	ldr	r3, [pc, #28]	@ (8000a40 <MX_DCMI_Init+0x60>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <MX_DCMI_Init+0x60>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000a2c:	4804      	ldr	r0, [pc, #16]	@ (8000a40 <MX_DCMI_Init+0x60>)
 8000a2e:	f005 fae5 	bl	8005ffc <HAL_DCMI_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000a38:	f001 f91c 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	2001270c 	.word	0x2001270c
 8000a44:	50050000 	.word	0x50050000

08000a48 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000a4c:	4b15      	ldr	r3, [pc, #84]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a4e:	4a16      	ldr	r2, [pc, #88]	@ (8000aa8 <MX_DMA2D_Init+0x60>)
 8000a50:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000a52:	4b14      	ldr	r3, [pc, #80]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000a58:	4b12      	ldr	r3, [pc, #72]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000a5e:	4b11      	ldr	r3, [pc, #68]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000a64:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000a70:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000a76:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000a7c:	4809      	ldr	r0, [pc, #36]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a7e:	f005 ff19 	bl	80068b4 <HAL_DMA2D_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000a88:	f001 f8f4 	bl	8001c74 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	4805      	ldr	r0, [pc, #20]	@ (8000aa4 <MX_DMA2D_Init+0x5c>)
 8000a90:	f006 f86a 	bl	8006b68 <HAL_DMA2D_ConfigLayer>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000a9a:	f001 f8eb 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	2001275c 	.word	0x2001275c
 8000aa8:	4002b000 	.word	0x4002b000

08000aac <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b30 <MX_ETH_Init+0x84>)
 8000ab2:	4a20      	ldr	r2, [pc, #128]	@ (8000b34 <MX_ETH_Init+0x88>)
 8000ab4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000ab6:	4b20      	ldr	r3, [pc, #128]	@ (8000b38 <MX_ETH_Init+0x8c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000abc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b38 <MX_ETH_Init+0x8c>)
 8000abe:	2280      	movs	r2, #128	@ 0x80
 8000ac0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b38 <MX_ETH_Init+0x8c>)
 8000ac4:	22e1      	movs	r2, #225	@ 0xe1
 8000ac6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b38 <MX_ETH_Init+0x8c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000ace:	4b1a      	ldr	r3, [pc, #104]	@ (8000b38 <MX_ETH_Init+0x8c>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000ad4:	4b18      	ldr	r3, [pc, #96]	@ (8000b38 <MX_ETH_Init+0x8c>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000ada:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <MX_ETH_Init+0x84>)
 8000adc:	4a16      	ldr	r2, [pc, #88]	@ (8000b38 <MX_ETH_Init+0x8c>)
 8000ade:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000ae0:	4b13      	ldr	r3, [pc, #76]	@ (8000b30 <MX_ETH_Init+0x84>)
 8000ae2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000ae6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000ae8:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <MX_ETH_Init+0x84>)
 8000aea:	4a14      	ldr	r2, [pc, #80]	@ (8000b3c <MX_ETH_Init+0x90>)
 8000aec:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000aee:	4b10      	ldr	r3, [pc, #64]	@ (8000b30 <MX_ETH_Init+0x84>)
 8000af0:	4a13      	ldr	r2, [pc, #76]	@ (8000b40 <MX_ETH_Init+0x94>)
 8000af2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000af4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <MX_ETH_Init+0x84>)
 8000af6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000afa:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000afc:	480c      	ldr	r0, [pc, #48]	@ (8000b30 <MX_ETH_Init+0x84>)
 8000afe:	f006 f8c5 	bl	8006c8c <HAL_ETH_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000b08:	f001 f8b4 	bl	8001c74 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000b0c:	2238      	movs	r2, #56	@ 0x38
 8000b0e:	2100      	movs	r1, #0
 8000b10:	480c      	ldr	r0, [pc, #48]	@ (8000b44 <MX_ETH_Init+0x98>)
 8000b12:	f017 f973 	bl	8017dfc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000b16:	4b0b      	ldr	r3, [pc, #44]	@ (8000b44 <MX_ETH_Init+0x98>)
 8000b18:	2221      	movs	r2, #33	@ 0x21
 8000b1a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000b1c:	4b09      	ldr	r3, [pc, #36]	@ (8000b44 <MX_ETH_Init+0x98>)
 8000b1e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000b22:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000b24:	4b07      	ldr	r3, [pc, #28]	@ (8000b44 <MX_ETH_Init+0x98>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	2001279c 	.word	0x2001279c
 8000b34:	40028000 	.word	0x40028000
 8000b38:	20013018 	.word	0x20013018
 8000b3c:	20012154 	.word	0x20012154
 8000b40:	200120b4 	.word	0x200120b4
 8000b44:	20012668 	.word	0x20012668

08000b48 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000bc0 <MX_I2C1_Init+0x78>)
 8000b50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000b52:	4b1a      	ldr	r3, [pc, #104]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b54:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc4 <MX_I2C1_Init+0x7c>)
 8000b56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b58:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b64:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b6a:	4b14      	ldr	r3, [pc, #80]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b70:	4b12      	ldr	r3, [pc, #72]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b76:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b82:	480e      	ldr	r0, [pc, #56]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b84:	f008 ffca 	bl	8009b1c <HAL_I2C_Init>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b8e:	f001 f871 	bl	8001c74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b92:	2100      	movs	r1, #0
 8000b94:	4809      	ldr	r0, [pc, #36]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b96:	f009 fd8b 	bl	800a6b0 <HAL_I2CEx_ConfigAnalogFilter>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ba0:	f001 f868 	bl	8001c74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000ba8:	f009 fdcd 	bl	800a746 <HAL_I2CEx_ConfigDigitalFilter>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000bb2:	f001 f85f 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	2001284c 	.word	0x2001284c
 8000bc0:	40005400 	.word	0x40005400
 8000bc4:	00c0eaff 	.word	0x00c0eaff

08000bc8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bce:	4a1c      	ldr	r2, [pc, #112]	@ (8000c40 <MX_I2C3_Init+0x78>)
 8000bd0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bd4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c44 <MX_I2C3_Init+0x7c>)
 8000bd6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000bd8:	4b18      	ldr	r3, [pc, #96]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bde:	4b17      	ldr	r3, [pc, #92]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000be4:	4b15      	ldr	r3, [pc, #84]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000bea:	4b14      	ldr	r3, [pc, #80]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bf0:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bf6:	4b11      	ldr	r3, [pc, #68]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000c02:	480e      	ldr	r0, [pc, #56]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000c04:	f008 ff8a 	bl	8009b1c <HAL_I2C_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000c0e:	f001 f831 	bl	8001c74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c12:	2100      	movs	r1, #0
 8000c14:	4809      	ldr	r0, [pc, #36]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000c16:	f009 fd4b 	bl	800a6b0 <HAL_I2CEx_ConfigAnalogFilter>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000c20:	f001 f828 	bl	8001c74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000c24:	2100      	movs	r1, #0
 8000c26:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000c28:	f009 fd8d 	bl	800a746 <HAL_I2CEx_ConfigDigitalFilter>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000c32:	f001 f81f 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	200128a0 	.word	0x200128a0
 8000c40:	40005c00 	.word	0x40005c00
 8000c44:	00c0eaff 	.word	0x00c0eaff

08000c48 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	@ 0x38
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	2234      	movs	r2, #52	@ 0x34
 8000c52:	2100      	movs	r1, #0
 8000c54:	4618      	mov	r0, r3
 8000c56:	f017 f8d1 	bl	8017dfc <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000c5a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c5c:	4a3a      	ldr	r2, [pc, #232]	@ (8000d48 <MX_LTDC_Init+0x100>)
 8000c5e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000c60:	4b38      	ldr	r3, [pc, #224]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000c66:	4b37      	ldr	r3, [pc, #220]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000c6c:	4b35      	ldr	r3, [pc, #212]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000c72:	4b34      	ldr	r3, [pc, #208]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000c78:	4b32      	ldr	r3, [pc, #200]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c7a:	2228      	movs	r2, #40	@ 0x28
 8000c7c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000c7e:	4b31      	ldr	r3, [pc, #196]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c80:	2209      	movs	r2, #9
 8000c82:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000c84:	4b2f      	ldr	r3, [pc, #188]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c86:	2235      	movs	r2, #53	@ 0x35
 8000c88:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000c8a:	4b2e      	ldr	r3, [pc, #184]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c8c:	220b      	movs	r2, #11
 8000c8e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000c90:	4b2c      	ldr	r3, [pc, #176]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c92:	f240 2215 	movw	r2, #533	@ 0x215
 8000c96:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000c98:	4b2a      	ldr	r3, [pc, #168]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000c9a:	f240 121b 	movw	r2, #283	@ 0x11b
 8000c9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000ca0:	4b28      	ldr	r3, [pc, #160]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000ca2:	f240 2235 	movw	r2, #565	@ 0x235
 8000ca6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000ca8:	4b26      	ldr	r3, [pc, #152]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000caa:	f240 121d 	movw	r2, #285	@ 0x11d
 8000cae:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000cb0:	4b24      	ldr	r3, [pc, #144]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000cb8:	4b22      	ldr	r3, [pc, #136]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000cc0:	4b20      	ldr	r3, [pc, #128]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000cc8:	481e      	ldr	r0, [pc, #120]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000cca:	f009 fd88 	bl	800a7de <HAL_LTDC_Init>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000cd4:	f000 ffce 	bl	8001c74 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000cdc:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ce0:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000ce6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000cea:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000cec:	2302      	movs	r3, #2
 8000cee:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000cf0:	23ff      	movs	r3, #255	@ 0xff
 8000cf2:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000cf8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cfc:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000cfe:	2307      	movs	r3, #7
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000d02:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000d06:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000d08:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000d0e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000d12:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000d26:	1d3b      	adds	r3, r7, #4
 8000d28:	2200      	movs	r2, #0
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4805      	ldr	r0, [pc, #20]	@ (8000d44 <MX_LTDC_Init+0xfc>)
 8000d2e:	f009 feb5 	bl	800aa9c <HAL_LTDC_ConfigLayer>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000d38:	f000 ff9c 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000d3c:	bf00      	nop
 8000d3e:	3738      	adds	r7, #56	@ 0x38
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	200128f4 	.word	0x200128f4
 8000d48:	40016800 	.word	0x40016800

08000d4c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000d50:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d52:	4a13      	ldr	r2, [pc, #76]	@ (8000da0 <MX_QUADSPI_Init+0x54>)
 8000d54:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000d56:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d5e:	2204      	movs	r2, #4
 8000d60:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d64:	2210      	movs	r2, #16
 8000d66:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d6a:	2218      	movs	r2, #24
 8000d6c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d70:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000d74:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d76:	4b09      	ldr	r3, [pc, #36]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000d7c:	4b07      	ldr	r3, [pc, #28]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000d82:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d88:	4804      	ldr	r0, [pc, #16]	@ (8000d9c <MX_QUADSPI_Init+0x50>)
 8000d8a:	f00a f89b 	bl	800aec4 <HAL_QSPI_Init>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000d94:	f000 ff6e 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	2001299c 	.word	0x2001299c
 8000da0:	a0001000 	.word	0xa0001000

08000da4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b090      	sub	sp, #64	@ 0x40
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000daa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	605a      	str	r2, [r3, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	60da      	str	r2, [r3, #12]
 8000db8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000dba:	2300      	movs	r3, #0
 8000dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	2228      	movs	r2, #40	@ 0x28
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f017 f819 	bl	8017dfc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000dca:	4b46      	ldr	r3, [pc, #280]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000dcc:	4a46      	ldr	r2, [pc, #280]	@ (8000ee8 <MX_RTC_Init+0x144>)
 8000dce:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000dd0:	4b44      	ldr	r3, [pc, #272]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000dd6:	4b43      	ldr	r3, [pc, #268]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000dd8:	227f      	movs	r2, #127	@ 0x7f
 8000dda:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000ddc:	4b41      	ldr	r3, [pc, #260]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000dde:	22ff      	movs	r2, #255	@ 0xff
 8000de0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000de2:	4b40      	ldr	r3, [pc, #256]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000de8:	4b3e      	ldr	r3, [pc, #248]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000dee:	4b3d      	ldr	r3, [pc, #244]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000df4:	483b      	ldr	r0, [pc, #236]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000df6:	f00b fc1f 	bl	800c638 <HAL_RTC_Init>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000e00:	f000 ff38 	bl	8001c74 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000e1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e22:	2201      	movs	r2, #1
 8000e24:	4619      	mov	r1, r3
 8000e26:	482f      	ldr	r0, [pc, #188]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000e28:	f00b fc88 	bl	800c73c <HAL_RTC_SetTime>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000e32:	f000 ff1f 	bl	8001c74 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000e36:	2301      	movs	r3, #1
 8000e38:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000e42:	2301      	movs	r3, #1
 8000e44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e52:	2201      	movs	r2, #1
 8000e54:	4619      	mov	r1, r3
 8000e56:	4823      	ldr	r0, [pc, #140]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000e58:	f00b fd0a 	bl	800c870 <HAL_RTC_SetDate>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000e62:	f000 ff07 	bl	8001c74 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e82:	2300      	movs	r3, #0
 8000e84:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e94:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e96:	463b      	mov	r3, r7
 8000e98:	2201      	movs	r2, #1
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4811      	ldr	r0, [pc, #68]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000e9e:	f00b fd6b 	bl	800c978 <HAL_RTC_SetAlarm>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000ea8:	f000 fee4 	bl	8001c74 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000eac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000eb2:	463b      	mov	r3, r7
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	480a      	ldr	r0, [pc, #40]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000eba:	f00b fd5d 	bl	800c978 <HAL_RTC_SetAlarm>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000ec4:	f000 fed6 	bl	8001c74 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000ec8:	2202      	movs	r2, #2
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4805      	ldr	r0, [pc, #20]	@ (8000ee4 <MX_RTC_Init+0x140>)
 8000ece:	f00b ff1d 	bl	800cd0c <HAL_RTCEx_SetTimeStamp>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000ed8:	f000 fecc 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000edc:	bf00      	nop
 8000ede:	3740      	adds	r7, #64	@ 0x40
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	200129e8 	.word	0x200129e8
 8000ee8:	40002800 	.word	0x40002800

08000eec <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000ef2:	4a2b      	ldr	r2, [pc, #172]	@ (8000fa0 <MX_SAI2_Init+0xb4>)
 8000ef4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000ef6:	4b29      	ldr	r3, [pc, #164]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000efc:	4b27      	ldr	r3, [pc, #156]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f02:	4b26      	ldr	r3, [pc, #152]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000f08:	4b24      	ldr	r3, [pc, #144]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f0e:	4b23      	ldr	r3, [pc, #140]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000f14:	4b21      	ldr	r3, [pc, #132]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000f16:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000f1a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f22:	4b1e      	ldr	r3, [pc, #120]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f28:	4b1c      	ldr	r3, [pc, #112]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f34:	2302      	movs	r3, #2
 8000f36:	2200      	movs	r2, #0
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4818      	ldr	r0, [pc, #96]	@ (8000f9c <MX_SAI2_Init+0xb0>)
 8000f3c:	f00b ff4e 	bl	800cddc <HAL_SAI_InitProtocol>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000f46:	f000 fe95 	bl	8001c74 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f4c:	4a16      	ldr	r2, [pc, #88]	@ (8000fa8 <MX_SAI2_Init+0xbc>)
 8000f4e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000f50:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f52:	2203      	movs	r2, #3
 8000f54:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000f56:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f5c:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f62:	4b10      	ldr	r3, [pc, #64]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f68:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f74:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f80:	2302      	movs	r3, #2
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	4807      	ldr	r0, [pc, #28]	@ (8000fa4 <MX_SAI2_Init+0xb8>)
 8000f88:	f00b ff28 	bl	800cddc <HAL_SAI_InitProtocol>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000f92:	f000 fe6f 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20012a08 	.word	0x20012a08
 8000fa0:	40015c04 	.word	0x40015c04
 8000fa4:	20012a8c 	.word	0x20012a8c
 8000fa8:	40015c24 	.word	0x40015c24

08000fac <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <MX_SDMMC1_SD_Init+0x38>)
 8000fb2:	4a0d      	ldr	r2, [pc, #52]	@ (8000fe8 <MX_SDMMC1_SD_Init+0x3c>)
 8000fb4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe4 <MX_SDMMC1_SD_Init+0x38>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000fbc:	4b09      	ldr	r3, [pc, #36]	@ (8000fe4 <MX_SDMMC1_SD_Init+0x38>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000fc2:	4b08      	ldr	r3, [pc, #32]	@ (8000fe4 <MX_SDMMC1_SD_Init+0x38>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <MX_SDMMC1_SD_Init+0x38>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000fce:	4b05      	ldr	r3, [pc, #20]	@ (8000fe4 <MX_SDMMC1_SD_Init+0x38>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000fd4:	4b03      	ldr	r3, [pc, #12]	@ (8000fe4 <MX_SDMMC1_SD_Init+0x38>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000fda:	bf00      	nop
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	20012bd0 	.word	0x20012bd0
 8000fe8:	40012c00 	.word	0x40012c00

08000fec <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000ff0:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 8000ff2:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000ff6:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000ff8:	4b13      	ldr	r3, [pc, #76]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000ffe:	4b12      	ldr	r3, [pc, #72]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8001004:	4b10      	ldr	r3, [pc, #64]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 800100a:	4b0f      	ldr	r3, [pc, #60]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 800100c:	2200      	movs	r2, #0
 800100e:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8001010:	4b0d      	ldr	r3, [pc, #52]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 8001012:	2200      	movs	r2, #0
 8001014:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8001016:	4b0c      	ldr	r3, [pc, #48]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 8001018:	2200      	movs	r2, #0
 800101a:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 800101c:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 800101e:	2200      	movs	r2, #0
 8001020:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8001022:	4b09      	ldr	r3, [pc, #36]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 8001024:	2200      	movs	r2, #0
 8001026:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8001028:	4b07      	ldr	r3, [pc, #28]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 800102a:	2200      	movs	r2, #0
 800102c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 800102e:	4b06      	ldr	r3, [pc, #24]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 8001030:	2200      	movs	r2, #0
 8001032:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8001034:	4804      	ldr	r0, [pc, #16]	@ (8001048 <MX_SPDIFRX_Init+0x5c>)
 8001036:	f00d fd1f 	bl	800ea78 <HAL_SPDIFRX_Init>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8001040:	f000 fe18 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8001044:	bf00      	nop
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20012c54 	.word	0x20012c54

0800104c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001050:	4b1b      	ldr	r3, [pc, #108]	@ (80010c0 <MX_SPI2_Init+0x74>)
 8001052:	4a1c      	ldr	r2, [pc, #112]	@ (80010c4 <MX_SPI2_Init+0x78>)
 8001054:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001056:	4b1a      	ldr	r3, [pc, #104]	@ (80010c0 <MX_SPI2_Init+0x74>)
 8001058:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800105c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800105e:	4b18      	ldr	r3, [pc, #96]	@ (80010c0 <MX_SPI2_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001064:	4b16      	ldr	r3, [pc, #88]	@ (80010c0 <MX_SPI2_Init+0x74>)
 8001066:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800106a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800106c:	4b14      	ldr	r3, [pc, #80]	@ (80010c0 <MX_SPI2_Init+0x74>)
 800106e:	2200      	movs	r2, #0
 8001070:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001072:	4b13      	ldr	r3, [pc, #76]	@ (80010c0 <MX_SPI2_Init+0x74>)
 8001074:	2200      	movs	r2, #0
 8001076:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001078:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <MX_SPI2_Init+0x74>)
 800107a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800107e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001080:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <MX_SPI2_Init+0x74>)
 8001082:	2200      	movs	r2, #0
 8001084:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001086:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <MX_SPI2_Init+0x74>)
 8001088:	2200      	movs	r2, #0
 800108a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800108c:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <MX_SPI2_Init+0x74>)
 800108e:	2200      	movs	r2, #0
 8001090:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001092:	4b0b      	ldr	r3, [pc, #44]	@ (80010c0 <MX_SPI2_Init+0x74>)
 8001094:	2200      	movs	r2, #0
 8001096:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001098:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <MX_SPI2_Init+0x74>)
 800109a:	2207      	movs	r2, #7
 800109c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800109e:	4b08      	ldr	r3, [pc, #32]	@ (80010c0 <MX_SPI2_Init+0x74>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010a4:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <MX_SPI2_Init+0x74>)
 80010a6:	2208      	movs	r2, #8
 80010a8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80010aa:	4805      	ldr	r0, [pc, #20]	@ (80010c0 <MX_SPI2_Init+0x74>)
 80010ac:	f00d fd40 	bl	800eb30 <HAL_SPI_Init>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80010b6:	f000 fddd 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	20012ca0 	.word	0x20012ca0
 80010c4:	40003800 	.word	0x40003800

080010c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b09a      	sub	sp, #104	@ 0x68
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010dc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
 80010f8:	615a      	str	r2, [r3, #20]
 80010fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010fc:	1d3b      	adds	r3, r7, #4
 80010fe:	222c      	movs	r2, #44	@ 0x2c
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f016 fe7a 	bl	8017dfc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001108:	4b43      	ldr	r3, [pc, #268]	@ (8001218 <MX_TIM1_Init+0x150>)
 800110a:	4a44      	ldr	r2, [pc, #272]	@ (800121c <MX_TIM1_Init+0x154>)
 800110c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800110e:	4b42      	ldr	r3, [pc, #264]	@ (8001218 <MX_TIM1_Init+0x150>)
 8001110:	2200      	movs	r2, #0
 8001112:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001114:	4b40      	ldr	r3, [pc, #256]	@ (8001218 <MX_TIM1_Init+0x150>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800111a:	4b3f      	ldr	r3, [pc, #252]	@ (8001218 <MX_TIM1_Init+0x150>)
 800111c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001120:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001122:	4b3d      	ldr	r3, [pc, #244]	@ (8001218 <MX_TIM1_Init+0x150>)
 8001124:	2200      	movs	r2, #0
 8001126:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001128:	4b3b      	ldr	r3, [pc, #236]	@ (8001218 <MX_TIM1_Init+0x150>)
 800112a:	2200      	movs	r2, #0
 800112c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800112e:	4b3a      	ldr	r3, [pc, #232]	@ (8001218 <MX_TIM1_Init+0x150>)
 8001130:	2200      	movs	r2, #0
 8001132:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001134:	4838      	ldr	r0, [pc, #224]	@ (8001218 <MX_TIM1_Init+0x150>)
 8001136:	f00d fda6 	bl	800ec86 <HAL_TIM_Base_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001140:	f000 fd98 	bl	8001c74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001144:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001148:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800114a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800114e:	4619      	mov	r1, r3
 8001150:	4831      	ldr	r0, [pc, #196]	@ (8001218 <MX_TIM1_Init+0x150>)
 8001152:	f00e f8d9 	bl	800f308 <HAL_TIM_ConfigClockSource>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800115c:	f000 fd8a 	bl	8001c74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001160:	482d      	ldr	r0, [pc, #180]	@ (8001218 <MX_TIM1_Init+0x150>)
 8001162:	f00d fe5f 	bl	800ee24 <HAL_TIM_PWM_Init>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800116c:	f000 fd82 	bl	8001c74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001170:	2300      	movs	r3, #0
 8001172:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001174:	2300      	movs	r3, #0
 8001176:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001178:	2300      	movs	r3, #0
 800117a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800117c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001180:	4619      	mov	r1, r3
 8001182:	4825      	ldr	r0, [pc, #148]	@ (8001218 <MX_TIM1_Init+0x150>)
 8001184:	f00e fd50 	bl	800fc28 <HAL_TIMEx_MasterConfigSynchronization>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800118e:	f000 fd71 	bl	8001c74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001192:	2360      	movs	r3, #96	@ 0x60
 8001194:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800119a:	2300      	movs	r3, #0
 800119c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800119e:	2300      	movs	r3, #0
 80011a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011a2:	2300      	movs	r3, #0
 80011a4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011a6:	2300      	movs	r3, #0
 80011a8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011aa:	2300      	movs	r3, #0
 80011ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011ae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011b2:	2200      	movs	r2, #0
 80011b4:	4619      	mov	r1, r3
 80011b6:	4818      	ldr	r0, [pc, #96]	@ (8001218 <MX_TIM1_Init+0x150>)
 80011b8:	f00d ff92 	bl	800f0e0 <HAL_TIM_PWM_ConfigChannel>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80011c2:	f000 fd57 	bl	8001c74 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011ce:	2300      	movs	r3, #0
 80011d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011de:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011e4:	2300      	movs	r3, #0
 80011e6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	4619      	mov	r1, r3
 80011fa:	4807      	ldr	r0, [pc, #28]	@ (8001218 <MX_TIM1_Init+0x150>)
 80011fc:	f00e fda2 	bl	800fd44 <HAL_TIMEx_ConfigBreakDeadTime>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001206:	f000 fd35 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800120a:	4803      	ldr	r0, [pc, #12]	@ (8001218 <MX_TIM1_Init+0x150>)
 800120c:	f001 fb76 	bl	80028fc <HAL_TIM_MspPostInit>

}
 8001210:	bf00      	nop
 8001212:	3768      	adds	r7, #104	@ 0x68
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20012d04 	.word	0x20012d04
 800121c:	40010000 	.word	0x40010000

08001220 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08e      	sub	sp, #56	@ 0x38
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001226:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001234:	f107 031c 	add.w	r3, r7, #28
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001240:	463b      	mov	r3, r7
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]
 800124e:	615a      	str	r2, [r3, #20]
 8001250:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001252:	4b2d      	ldr	r3, [pc, #180]	@ (8001308 <MX_TIM2_Init+0xe8>)
 8001254:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001258:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800125a:	4b2b      	ldr	r3, [pc, #172]	@ (8001308 <MX_TIM2_Init+0xe8>)
 800125c:	2200      	movs	r2, #0
 800125e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001260:	4b29      	ldr	r3, [pc, #164]	@ (8001308 <MX_TIM2_Init+0xe8>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001266:	4b28      	ldr	r3, [pc, #160]	@ (8001308 <MX_TIM2_Init+0xe8>)
 8001268:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800126c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800126e:	4b26      	ldr	r3, [pc, #152]	@ (8001308 <MX_TIM2_Init+0xe8>)
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001274:	4b24      	ldr	r3, [pc, #144]	@ (8001308 <MX_TIM2_Init+0xe8>)
 8001276:	2200      	movs	r2, #0
 8001278:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800127a:	4823      	ldr	r0, [pc, #140]	@ (8001308 <MX_TIM2_Init+0xe8>)
 800127c:	f00d fd03 	bl	800ec86 <HAL_TIM_Base_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001286:	f000 fcf5 	bl	8001c74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800128a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800128e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001290:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001294:	4619      	mov	r1, r3
 8001296:	481c      	ldr	r0, [pc, #112]	@ (8001308 <MX_TIM2_Init+0xe8>)
 8001298:	f00e f836 	bl	800f308 <HAL_TIM_ConfigClockSource>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80012a2:	f000 fce7 	bl	8001c74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012a6:	4818      	ldr	r0, [pc, #96]	@ (8001308 <MX_TIM2_Init+0xe8>)
 80012a8:	f00d fdbc 	bl	800ee24 <HAL_TIM_PWM_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80012b2:	f000 fcdf 	bl	8001c74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ba:	2300      	movs	r3, #0
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012be:	f107 031c 	add.w	r3, r7, #28
 80012c2:	4619      	mov	r1, r3
 80012c4:	4810      	ldr	r0, [pc, #64]	@ (8001308 <MX_TIM2_Init+0xe8>)
 80012c6:	f00e fcaf 	bl	800fc28 <HAL_TIMEx_MasterConfigSynchronization>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80012d0:	f000 fcd0 	bl	8001c74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012d4:	2360      	movs	r3, #96	@ 0x60
 80012d6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012dc:	2300      	movs	r3, #0
 80012de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012e0:	2300      	movs	r3, #0
 80012e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012e4:	463b      	mov	r3, r7
 80012e6:	2200      	movs	r2, #0
 80012e8:	4619      	mov	r1, r3
 80012ea:	4807      	ldr	r0, [pc, #28]	@ (8001308 <MX_TIM2_Init+0xe8>)
 80012ec:	f00d fef8 	bl	800f0e0 <HAL_TIM_PWM_ConfigChannel>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80012f6:	f000 fcbd 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <MX_TIM2_Init+0xe8>)
 80012fc:	f001 fafe 	bl	80028fc <HAL_TIM_MspPostInit>

}
 8001300:	bf00      	nop
 8001302:	3738      	adds	r7, #56	@ 0x38
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20012d50 	.word	0x20012d50

0800130c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08e      	sub	sp, #56	@ 0x38
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001312:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800132c:	463b      	mov	r3, r7
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	60da      	str	r2, [r3, #12]
 8001338:	611a      	str	r2, [r3, #16]
 800133a:	615a      	str	r2, [r3, #20]
 800133c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800133e:	4b2d      	ldr	r3, [pc, #180]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 8001340:	4a2d      	ldr	r2, [pc, #180]	@ (80013f8 <MX_TIM3_Init+0xec>)
 8001342:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001344:	4b2b      	ldr	r3, [pc, #172]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 8001346:	2200      	movs	r2, #0
 8001348:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134a:	4b2a      	ldr	r3, [pc, #168]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001350:	4b28      	ldr	r3, [pc, #160]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 8001352:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001356:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001358:	4b26      	ldr	r3, [pc, #152]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 800135a:	2200      	movs	r2, #0
 800135c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800135e:	4b25      	ldr	r3, [pc, #148]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001364:	4823      	ldr	r0, [pc, #140]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 8001366:	f00d fc8e 	bl	800ec86 <HAL_TIM_Base_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001370:	f000 fc80 	bl	8001c74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001374:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001378:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800137a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800137e:	4619      	mov	r1, r3
 8001380:	481c      	ldr	r0, [pc, #112]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 8001382:	f00d ffc1 	bl	800f308 <HAL_TIM_ConfigClockSource>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800138c:	f000 fc72 	bl	8001c74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001390:	4818      	ldr	r0, [pc, #96]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 8001392:	f00d fd47 	bl	800ee24 <HAL_TIM_PWM_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800139c:	f000 fc6a 	bl	8001c74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a0:	2300      	movs	r3, #0
 80013a2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	4619      	mov	r1, r3
 80013ae:	4811      	ldr	r0, [pc, #68]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 80013b0:	f00e fc3a 	bl	800fc28 <HAL_TIMEx_MasterConfigSynchronization>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80013ba:	f000 fc5b 	bl	8001c74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013be:	2360      	movs	r3, #96	@ 0x60
 80013c0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ce:	463b      	mov	r3, r7
 80013d0:	2200      	movs	r2, #0
 80013d2:	4619      	mov	r1, r3
 80013d4:	4807      	ldr	r0, [pc, #28]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 80013d6:	f00d fe83 	bl	800f0e0 <HAL_TIM_PWM_ConfigChannel>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80013e0:	f000 fc48 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013e4:	4803      	ldr	r0, [pc, #12]	@ (80013f4 <MX_TIM3_Init+0xe8>)
 80013e6:	f001 fa89 	bl	80028fc <HAL_TIM_MspPostInit>

}
 80013ea:	bf00      	nop
 80013ec:	3738      	adds	r7, #56	@ 0x38
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20012d9c 	.word	0x20012d9c
 80013f8:	40000400 	.word	0x40000400

080013fc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08e      	sub	sp, #56	@ 0x38
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001402:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001410:	f107 031c 	add.w	r3, r7, #28
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800141c:	463b      	mov	r3, r7
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]
 8001426:	60da      	str	r2, [r3, #12]
 8001428:	611a      	str	r2, [r3, #16]
 800142a:	615a      	str	r2, [r3, #20]
 800142c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800142e:	4b2d      	ldr	r3, [pc, #180]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 8001430:	4a2d      	ldr	r2, [pc, #180]	@ (80014e8 <MX_TIM5_Init+0xec>)
 8001432:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001434:	4b2b      	ldr	r3, [pc, #172]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 8001436:	2200      	movs	r2, #0
 8001438:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143a:	4b2a      	ldr	r3, [pc, #168]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001440:	4b28      	ldr	r3, [pc, #160]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 8001442:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001446:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001448:	4b26      	ldr	r3, [pc, #152]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 800144a:	2200      	movs	r2, #0
 800144c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800144e:	4b25      	ldr	r3, [pc, #148]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001454:	4823      	ldr	r0, [pc, #140]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 8001456:	f00d fc16 	bl	800ec86 <HAL_TIM_Base_Init>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001460:	f000 fc08 	bl	8001c74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001464:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001468:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800146a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800146e:	4619      	mov	r1, r3
 8001470:	481c      	ldr	r0, [pc, #112]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 8001472:	f00d ff49 	bl	800f308 <HAL_TIM_ConfigClockSource>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 800147c:	f000 fbfa 	bl	8001c74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001480:	4818      	ldr	r0, [pc, #96]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 8001482:	f00d fccf 	bl	800ee24 <HAL_TIM_PWM_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 800148c:	f000 fbf2 	bl	8001c74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001494:	2300      	movs	r3, #0
 8001496:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001498:	f107 031c 	add.w	r3, r7, #28
 800149c:	4619      	mov	r1, r3
 800149e:	4811      	ldr	r0, [pc, #68]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 80014a0:	f00e fbc2 	bl	800fc28 <HAL_TIMEx_MasterConfigSynchronization>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80014aa:	f000 fbe3 	bl	8001c74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ae:	2360      	movs	r3, #96	@ 0x60
 80014b0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014be:	463b      	mov	r3, r7
 80014c0:	220c      	movs	r2, #12
 80014c2:	4619      	mov	r1, r3
 80014c4:	4807      	ldr	r0, [pc, #28]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 80014c6:	f00d fe0b 	bl	800f0e0 <HAL_TIM_PWM_ConfigChannel>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80014d0:	f000 fbd0 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80014d4:	4803      	ldr	r0, [pc, #12]	@ (80014e4 <MX_TIM5_Init+0xe8>)
 80014d6:	f001 fa11 	bl	80028fc <HAL_TIM_MspPostInit>

}
 80014da:	bf00      	nop
 80014dc:	3738      	adds	r7, #56	@ 0x38
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20012de8 	.word	0x20012de8
 80014e8:	40000c00 	.word	0x40000c00

080014ec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b088      	sub	sp, #32
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001500:	1d3b      	adds	r3, r7, #4
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800150a:	4b20      	ldr	r3, [pc, #128]	@ (800158c <MX_TIM8_Init+0xa0>)
 800150c:	4a20      	ldr	r2, [pc, #128]	@ (8001590 <MX_TIM8_Init+0xa4>)
 800150e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001510:	4b1e      	ldr	r3, [pc, #120]	@ (800158c <MX_TIM8_Init+0xa0>)
 8001512:	2200      	movs	r2, #0
 8001514:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001516:	4b1d      	ldr	r3, [pc, #116]	@ (800158c <MX_TIM8_Init+0xa0>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800151c:	4b1b      	ldr	r3, [pc, #108]	@ (800158c <MX_TIM8_Init+0xa0>)
 800151e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001522:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001524:	4b19      	ldr	r3, [pc, #100]	@ (800158c <MX_TIM8_Init+0xa0>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800152a:	4b18      	ldr	r3, [pc, #96]	@ (800158c <MX_TIM8_Init+0xa0>)
 800152c:	2200      	movs	r2, #0
 800152e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001530:	4b16      	ldr	r3, [pc, #88]	@ (800158c <MX_TIM8_Init+0xa0>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001536:	4815      	ldr	r0, [pc, #84]	@ (800158c <MX_TIM8_Init+0xa0>)
 8001538:	f00d fba5 	bl	800ec86 <HAL_TIM_Base_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001542:	f000 fb97 	bl	8001c74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001546:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800154c:	f107 0310 	add.w	r3, r7, #16
 8001550:	4619      	mov	r1, r3
 8001552:	480e      	ldr	r0, [pc, #56]	@ (800158c <MX_TIM8_Init+0xa0>)
 8001554:	f00d fed8 	bl	800f308 <HAL_TIM_ConfigClockSource>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800155e:	f000 fb89 	bl	8001c74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001562:	2300      	movs	r3, #0
 8001564:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001566:	2300      	movs	r3, #0
 8001568:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800156e:	1d3b      	adds	r3, r7, #4
 8001570:	4619      	mov	r1, r3
 8001572:	4806      	ldr	r0, [pc, #24]	@ (800158c <MX_TIM8_Init+0xa0>)
 8001574:	f00e fb58 	bl	800fc28 <HAL_TIMEx_MasterConfigSynchronization>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800157e:	f000 fb79 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	3720      	adds	r7, #32
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20012e34 	.word	0x20012e34
 8001590:	40010400 	.word	0x40010400

08001594 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
 80015a8:	615a      	str	r2, [r3, #20]
 80015aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80015ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001618 <MX_TIM12_Init+0x84>)
 80015ae:	4a1b      	ldr	r2, [pc, #108]	@ (800161c <MX_TIM12_Init+0x88>)
 80015b0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80015b2:	4b19      	ldr	r3, [pc, #100]	@ (8001618 <MX_TIM12_Init+0x84>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b8:	4b17      	ldr	r3, [pc, #92]	@ (8001618 <MX_TIM12_Init+0x84>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 80015be:	4b16      	ldr	r3, [pc, #88]	@ (8001618 <MX_TIM12_Init+0x84>)
 80015c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015c4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c6:	4b14      	ldr	r3, [pc, #80]	@ (8001618 <MX_TIM12_Init+0x84>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015cc:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <MX_TIM12_Init+0x84>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80015d2:	4811      	ldr	r0, [pc, #68]	@ (8001618 <MX_TIM12_Init+0x84>)
 80015d4:	f00d fc26 	bl	800ee24 <HAL_TIM_PWM_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80015de:	f000 fb49 	bl	8001c74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015e2:	2360      	movs	r3, #96	@ 0x60
 80015e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	2200      	movs	r2, #0
 80015f6:	4619      	mov	r1, r3
 80015f8:	4807      	ldr	r0, [pc, #28]	@ (8001618 <MX_TIM12_Init+0x84>)
 80015fa:	f00d fd71 	bl	800f0e0 <HAL_TIM_PWM_ConfigChannel>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8001604:	f000 fb36 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001608:	4803      	ldr	r0, [pc, #12]	@ (8001618 <MX_TIM12_Init+0x84>)
 800160a:	f001 f977 	bl	80028fc <HAL_TIM_MspPostInit>

}
 800160e:	bf00      	nop
 8001610:	3720      	adds	r7, #32
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20012e80 	.word	0x20012e80
 800161c:	40001800 	.word	0x40001800

08001620 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001624:	4b14      	ldr	r3, [pc, #80]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 8001626:	4a15      	ldr	r2, [pc, #84]	@ (800167c <MX_USART1_UART_Init+0x5c>)
 8001628:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800162a:	4b13      	ldr	r3, [pc, #76]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 800162c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001630:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001632:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001638:	4b0f      	ldr	r3, [pc, #60]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 800163a:	2200      	movs	r2, #0
 800163c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800163e:	4b0e      	ldr	r3, [pc, #56]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 8001640:	2200      	movs	r2, #0
 8001642:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001644:	4b0c      	ldr	r3, [pc, #48]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 8001646:	220c      	movs	r2, #12
 8001648:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800164a:	4b0b      	ldr	r3, [pc, #44]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 800164c:	2200      	movs	r2, #0
 800164e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001650:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 8001652:	2200      	movs	r2, #0
 8001654:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001656:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 8001658:	2200      	movs	r2, #0
 800165a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800165c:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 800165e:	2200      	movs	r2, #0
 8001660:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001662:	4805      	ldr	r0, [pc, #20]	@ (8001678 <MX_USART1_UART_Init+0x58>)
 8001664:	f00e fc0a 	bl	800fe7c <HAL_UART_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800166e:	f000 fb01 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20012ecc 	.word	0x20012ecc
 800167c:	40011000 	.word	0x40011000

08001680 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001684:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 8001686:	4a15      	ldr	r2, [pc, #84]	@ (80016dc <MX_USART6_UART_Init+0x5c>)
 8001688:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800168a:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 800168c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001690:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001692:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001698:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 800169a:	2200      	movs	r2, #0
 800169c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800169e:	4b0e      	ldr	r3, [pc, #56]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80016a4:	4b0c      	ldr	r3, [pc, #48]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 80016a6:	220c      	movs	r2, #12
 80016a8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016aa:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b0:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016b6:	4b08      	ldr	r3, [pc, #32]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016bc:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 80016be:	2200      	movs	r2, #0
 80016c0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80016c2:	4805      	ldr	r0, [pc, #20]	@ (80016d8 <MX_USART6_UART_Init+0x58>)
 80016c4:	f00e fbda 	bl	800fe7c <HAL_UART_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80016ce:	f000 fad1 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20012f54 	.word	0x20012f54
 80016dc:	40011400 	.word	0x40011400

080016e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016e6:	4b10      	ldr	r3, [pc, #64]	@ (8001728 <MX_DMA_Init+0x48>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	4a0f      	ldr	r2, [pc, #60]	@ (8001728 <MX_DMA_Init+0x48>)
 80016ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001728 <MX_DMA_Init+0x48>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2105      	movs	r1, #5
 8001702:	203c      	movs	r0, #60	@ 0x3c
 8001704:	f004 fae6 	bl	8005cd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001708:	203c      	movs	r0, #60	@ 0x3c
 800170a:	f004 faff 	bl	8005d0c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2105      	movs	r1, #5
 8001712:	2045      	movs	r0, #69	@ 0x45
 8001714:	f004 fade 	bl	8005cd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001718:	2045      	movs	r0, #69	@ 0x45
 800171a:	f004 faf7 	bl	8005d0c <HAL_NVIC_EnableIRQ>

}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800

0800172c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
 8001740:	615a      	str	r2, [r3, #20]
 8001742:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001744:	4b1f      	ldr	r3, [pc, #124]	@ (80017c4 <MX_FMC_Init+0x98>)
 8001746:	4a20      	ldr	r2, [pc, #128]	@ (80017c8 <MX_FMC_Init+0x9c>)
 8001748:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800174a:	4b1e      	ldr	r3, [pc, #120]	@ (80017c4 <MX_FMC_Init+0x98>)
 800174c:	2200      	movs	r2, #0
 800174e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001750:	4b1c      	ldr	r3, [pc, #112]	@ (80017c4 <MX_FMC_Init+0x98>)
 8001752:	2200      	movs	r2, #0
 8001754:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001756:	4b1b      	ldr	r3, [pc, #108]	@ (80017c4 <MX_FMC_Init+0x98>)
 8001758:	2204      	movs	r2, #4
 800175a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800175c:	4b19      	ldr	r3, [pc, #100]	@ (80017c4 <MX_FMC_Init+0x98>)
 800175e:	2210      	movs	r2, #16
 8001760:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001762:	4b18      	ldr	r3, [pc, #96]	@ (80017c4 <MX_FMC_Init+0x98>)
 8001764:	2240      	movs	r2, #64	@ 0x40
 8001766:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001768:	4b16      	ldr	r3, [pc, #88]	@ (80017c4 <MX_FMC_Init+0x98>)
 800176a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800176e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001770:	4b14      	ldr	r3, [pc, #80]	@ (80017c4 <MX_FMC_Init+0x98>)
 8001772:	2200      	movs	r2, #0
 8001774:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001776:	4b13      	ldr	r3, [pc, #76]	@ (80017c4 <MX_FMC_Init+0x98>)
 8001778:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800177c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800177e:	4b11      	ldr	r3, [pc, #68]	@ (80017c4 <MX_FMC_Init+0x98>)
 8001780:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001784:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001786:	4b0f      	ldr	r3, [pc, #60]	@ (80017c4 <MX_FMC_Init+0x98>)
 8001788:	2200      	movs	r2, #0
 800178a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800178c:	2302      	movs	r3, #2
 800178e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001790:	2307      	movs	r3, #7
 8001792:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001794:	2304      	movs	r3, #4
 8001796:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001798:	2307      	movs	r3, #7
 800179a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800179c:	2303      	movs	r3, #3
 800179e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80017a0:	2302      	movs	r3, #2
 80017a2:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80017a4:	2302      	movs	r3, #2
 80017a6:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	4619      	mov	r1, r3
 80017ac:	4805      	ldr	r0, [pc, #20]	@ (80017c4 <MX_FMC_Init+0x98>)
 80017ae:	f00d f92e 	bl	800ea0e <HAL_SDRAM_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80017b8:	f000 fa5c 	bl	8001c74 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80017bc:	bf00      	nop
 80017be:	3720      	adds	r7, #32
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20012fdc 	.word	0x20012fdc
 80017c8:	a0000140 	.word	0xa0000140

080017cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b090      	sub	sp, #64	@ 0x40
 80017d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]
 80017de:	60da      	str	r2, [r3, #12]
 80017e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017e2:	4bb0      	ldr	r3, [pc, #704]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e6:	4aaf      	ldr	r2, [pc, #700]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80017e8:	f043 0310 	orr.w	r3, r3, #16
 80017ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ee:	4bad      	ldr	r3, [pc, #692]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	f003 0310 	and.w	r3, r3, #16
 80017f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017fa:	4baa      	ldr	r3, [pc, #680]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4aa9      	ldr	r2, [pc, #676]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001800:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4ba7      	ldr	r3, [pc, #668]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800180e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001812:	4ba4      	ldr	r3, [pc, #656]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	4aa3      	ldr	r2, [pc, #652]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001818:	f043 0302 	orr.w	r3, r3, #2
 800181c:	6313      	str	r3, [r2, #48]	@ 0x30
 800181e:	4ba1      	ldr	r3, [pc, #644]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	623b      	str	r3, [r7, #32]
 8001828:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800182a:	4b9e      	ldr	r3, [pc, #632]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	4a9d      	ldr	r2, [pc, #628]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001830:	f043 0308 	orr.w	r3, r3, #8
 8001834:	6313      	str	r3, [r2, #48]	@ 0x30
 8001836:	4b9b      	ldr	r3, [pc, #620]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	f003 0308 	and.w	r3, r3, #8
 800183e:	61fb      	str	r3, [r7, #28]
 8001840:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001842:	4b98      	ldr	r3, [pc, #608]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	4a97      	ldr	r2, [pc, #604]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001848:	f043 0304 	orr.w	r3, r3, #4
 800184c:	6313      	str	r3, [r2, #48]	@ 0x30
 800184e:	4b95      	ldr	r3, [pc, #596]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	f003 0304 	and.w	r3, r3, #4
 8001856:	61bb      	str	r3, [r7, #24]
 8001858:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800185a:	4b92      	ldr	r3, [pc, #584]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	4a91      	ldr	r2, [pc, #580]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6313      	str	r3, [r2, #48]	@ 0x30
 8001866:	4b8f      	ldr	r3, [pc, #572]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001872:	4b8c      	ldr	r3, [pc, #560]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a8b      	ldr	r2, [pc, #556]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001878:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b89      	ldr	r3, [pc, #548]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800188a:	4b86      	ldr	r3, [pc, #536]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	4a85      	ldr	r2, [pc, #532]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001890:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001894:	6313      	str	r3, [r2, #48]	@ 0x30
 8001896:	4b83      	ldr	r3, [pc, #524]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80018a2:	4b80      	ldr	r3, [pc, #512]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	4a7f      	ldr	r2, [pc, #508]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80018a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ae:	4b7d      	ldr	r3, [pc, #500]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018ba:	4b7a      	ldr	r3, [pc, #488]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	4a79      	ldr	r2, [pc, #484]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80018c0:	f043 0320 	orr.w	r3, r3, #32
 80018c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c6:	4b77      	ldr	r3, [pc, #476]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	f003 0320 	and.w	r3, r3, #32
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018d2:	4b74      	ldr	r3, [pc, #464]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	4a73      	ldr	r2, [pc, #460]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80018d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018de:	4b71      	ldr	r3, [pc, #452]	@ (8001aa4 <MX_GPIO_Init+0x2d8>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018e6:	603b      	str	r3, [r7, #0]
 80018e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80018ea:	2201      	movs	r2, #1
 80018ec:	2120      	movs	r1, #32
 80018ee:	486e      	ldr	r0, [pc, #440]	@ (8001aa8 <MX_GPIO_Init+0x2dc>)
 80018f0:	f005 ffea 	bl	80078c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 80018f4:	2200      	movs	r2, #0
 80018f6:	210c      	movs	r1, #12
 80018f8:	486c      	ldr	r0, [pc, #432]	@ (8001aac <MX_GPIO_Init+0x2e0>)
 80018fa:	f005 ffe5 	bl	80078c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80018fe:	2201      	movs	r2, #1
 8001900:	2108      	movs	r1, #8
 8001902:	486b      	ldr	r0, [pc, #428]	@ (8001ab0 <MX_GPIO_Init+0x2e4>)
 8001904:	f005 ffe0 	bl	80078c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001908:	2201      	movs	r2, #1
 800190a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800190e:	4867      	ldr	r0, [pc, #412]	@ (8001aac <MX_GPIO_Init+0x2e0>)
 8001910:	f005 ffda 	bl	80078c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001914:	2200      	movs	r2, #0
 8001916:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800191a:	4866      	ldr	r0, [pc, #408]	@ (8001ab4 <MX_GPIO_Init+0x2e8>)
 800191c:	f005 ffd4 	bl	80078c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001920:	2200      	movs	r2, #0
 8001922:	21c8      	movs	r1, #200	@ 0xc8
 8001924:	4864      	ldr	r0, [pc, #400]	@ (8001ab8 <MX_GPIO_Init+0x2ec>)
 8001926:	f005 ffcf 	bl	80078c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800192a:	2308      	movs	r3, #8
 800192c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800192e:	2300      	movs	r3, #0
 8001930:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001936:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800193a:	4619      	mov	r1, r3
 800193c:	485f      	ldr	r0, [pc, #380]	@ (8001abc <MX_GPIO_Init+0x2f0>)
 800193e:	f005 fcf3 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001942:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001946:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001948:	2302      	movs	r3, #2
 800194a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001950:	2303      	movs	r3, #3
 8001952:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001954:	230a      	movs	r3, #10
 8001956:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001958:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800195c:	4619      	mov	r1, r3
 800195e:	4858      	ldr	r0, [pc, #352]	@ (8001ac0 <MX_GPIO_Init+0x2f4>)
 8001960:	f005 fce2 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001964:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800196a:	2300      	movs	r3, #0
 800196c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001972:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001976:	4619      	mov	r1, r3
 8001978:	4852      	ldr	r0, [pc, #328]	@ (8001ac4 <MX_GPIO_Init+0x2f8>)
 800197a:	f005 fcd5 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800197e:	2340      	movs	r3, #64	@ 0x40
 8001980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001982:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001986:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800198c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001990:	4619      	mov	r1, r3
 8001992:	4845      	ldr	r0, [pc, #276]	@ (8001aa8 <MX_GPIO_Init+0x2dc>)
 8001994:	f005 fcc8 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001998:	2320      	movs	r3, #32
 800199a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199c:	2301      	movs	r3, #1
 800199e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80019a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019ac:	4619      	mov	r1, r3
 80019ae:	483e      	ldr	r0, [pc, #248]	@ (8001aa8 <MX_GPIO_Init+0x2dc>)
 80019b0:	f005 fcba 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 80019b4:	f241 030c 	movw	r3, #4108	@ 0x100c
 80019b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ba:	2301      	movs	r3, #1
 80019bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c2:	2300      	movs	r3, #0
 80019c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80019c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019ca:	4619      	mov	r1, r3
 80019cc:	4837      	ldr	r0, [pc, #220]	@ (8001aac <MX_GPIO_Init+0x2e0>)
 80019ce:	f005 fcab 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80019d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d8:	2300      	movs	r3, #0
 80019da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80019e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019e4:	4619      	mov	r1, r3
 80019e6:	4838      	ldr	r0, [pc, #224]	@ (8001ac8 <MX_GPIO_Init+0x2fc>)
 80019e8:	f005 fc9e 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80019ec:	2308      	movs	r3, #8
 80019ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f0:	2301      	movs	r3, #1
 80019f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f8:	2300      	movs	r3, #0
 80019fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80019fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a00:	4619      	mov	r1, r3
 8001a02:	482b      	ldr	r0, [pc, #172]	@ (8001ab0 <MX_GPIO_Init+0x2e4>)
 8001a04:	f005 fc90 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001a08:	2310      	movs	r3, #16
 8001a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4823      	ldr	r0, [pc, #140]	@ (8001aa8 <MX_GPIO_Init+0x2dc>)
 8001a1c:	f005 fc84 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001a20:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a26:	2300      	movs	r3, #0
 8001a28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a32:	4619      	mov	r1, r3
 8001a34:	481f      	ldr	r0, [pc, #124]	@ (8001ab4 <MX_GPIO_Init+0x2e8>)
 8001a36:	f005 fc77 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001a3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a40:	2301      	movs	r3, #1
 8001a42:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001a4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a50:	4619      	mov	r1, r3
 8001a52:	4818      	ldr	r0, [pc, #96]	@ (8001ab4 <MX_GPIO_Init+0x2e8>)
 8001a54:	f005 fc68 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001a58:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a5e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001a62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001a68:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	480f      	ldr	r0, [pc, #60]	@ (8001aac <MX_GPIO_Init+0x2e0>)
 8001a70:	f005 fc5a 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001a74:	2310      	movs	r3, #16
 8001a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a80:	2303      	movs	r3, #3
 8001a82:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a84:	230a      	movs	r3, #10
 8001a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001a88:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4809      	ldr	r0, [pc, #36]	@ (8001ab4 <MX_GPIO_Init+0x2e8>)
 8001a90:	f005 fc4a 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001a94:	23c8      	movs	r3, #200	@ 0xc8
 8001a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001aa0:	e014      	b.n	8001acc <MX_GPIO_Init+0x300>
 8001aa2:	bf00      	nop
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40020c00 	.word	0x40020c00
 8001aac:	40022000 	.word	0x40022000
 8001ab0:	40022800 	.word	0x40022800
 8001ab4:	40021c00 	.word	0x40021c00
 8001ab8:	40021800 	.word	0x40021800
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	40020400 	.word	0x40020400
 8001ac4:	40022400 	.word	0x40022400
 8001ac8:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001acc:	2300      	movs	r3, #0
 8001ace:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ad0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4819      	ldr	r0, [pc, #100]	@ (8001b3c <MX_GPIO_Init+0x370>)
 8001ad8:	f005 fc26 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001adc:	2305      	movs	r3, #5
 8001ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001aec:	230a      	movs	r3, #10
 8001aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001af4:	4619      	mov	r1, r3
 8001af6:	4812      	ldr	r0, [pc, #72]	@ (8001b40 <MX_GPIO_Init+0x374>)
 8001af8:	f005 fc16 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001afc:	2304      	movs	r3, #4
 8001afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b00:	2300      	movs	r3, #0
 8001b02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001b08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	480b      	ldr	r0, [pc, #44]	@ (8001b3c <MX_GPIO_Init+0x370>)
 8001b10:	f005 fc0a 	bl	8007328 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001b14:	2328      	movs	r3, #40	@ 0x28
 8001b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b20:	2303      	movs	r3, #3
 8001b22:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b24:	230a      	movs	r3, #10
 8001b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4805      	ldr	r0, [pc, #20]	@ (8001b44 <MX_GPIO_Init+0x378>)
 8001b30:	f005 fbfa 	bl	8007328 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b34:	bf00      	nop
 8001b36:	3740      	adds	r7, #64	@ 0x40
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40021800 	.word	0x40021800
 8001b40:	40020800 	.word	0x40020800
 8001b44:	40020000 	.word	0x40020000

08001b48 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
    // 1. Increment Debug Counter
    RxCallbackCount++;
 8001b4e:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	3301      	adds	r3, #1
 8001b54:	4a0e      	ldr	r2, [pc, #56]	@ (8001b90 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>)
 8001b56:	6013      	str	r3, [r2, #0]

    // 2. Copy Input Buffer to Output Buffer (Loopback)
    // We iterate through the buffer and copy values.
    // Note: You can add simple processing here (volume, filtering) if you want.
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001b58:	2300      	movs	r3, #0
 8001b5a:	607b      	str	r3, [r7, #4]
 8001b5c:	e00a      	b.n	8001b74 <BSP_AUDIO_IN_TransferComplete_CallBack+0x2c>
    {
        TxBuffer[i] = RxBuffer[i];
 8001b5e:	4a0d      	ldr	r2, [pc, #52]	@ (8001b94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x4c>)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001b66:	4a0c      	ldr	r2, [pc, #48]	@ (8001b98 <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	3301      	adds	r3, #1
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b7a:	dbf0      	blt.n	8001b5e <BSP_AUDIO_IN_TransferComplete_CallBack+0x16>

    // Note: BSP_AUDIO_OUT_Play is circular, so it automatically picks up
    // the new data in TxBuffer for the next transmission cycle.
    // ADD THIS LINE TEMPORARILY:
    // Force Flush Data Cache for TxBuffer from CPU -> RAM so DMA sees it.
    SCB_CleanDCache_by_Addr((uint32_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2);
 8001b7c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b80:	4805      	ldr	r0, [pc, #20]	@ (8001b98 <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8001b82:	f7fe fd0f 	bl	80005a4 <SCB_CleanDCache_by_Addr>
}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20013014 	.word	0x20013014
 8001b94:	20010000 	.word	0x20010000
 8001b98:	20011000 	.word	0x20011000

08001b9c <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// You might also need this callback if the Play function triggers it
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  // Usually nothing needed here for simple loopback,
  // but defining it prevents linker warnings if it's referenced.
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
	...

08001bac <User_MPU_Config>:
/* USER CODE END 4 */

void User_MPU_Config(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001bbe:	f004 f8b3 	bl	8005d28 <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001bce:	231f      	movs	r3, #31
 8001bd0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001bd2:	2387      	movs	r3, #135	@ 0x87
 8001bd4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001bda:	2303      	movs	r3, #3
 8001bdc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001bde:	2301      	movs	r3, #1
 8001be0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001be2:	2301      	movs	r3, #1
 8001be4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001bea:	2300      	movs	r3, #0
 8001bec:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001bee:	463b      	mov	r3, r7
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f004 f8d1 	bl	8005d98 <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - Normal, Non-Cacheable */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001c38 <User_MPU_Config+0x8c>)
 8001c00:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001c02:	230e      	movs	r3, #14
 8001c04:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001c06:	2300      	movs	r3, #0
 8001c08:	727b      	strb	r3, [r7, #9]

  // TEX=1, C=0, B=0 => Normal Memory, Non-Cacheable
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001c16:	2301      	movs	r3, #1
 8001c18:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001c22:	463b      	mov	r3, r7
 8001c24:	4618      	mov	r0, r3
 8001c26:	f004 f8b7 	bl	8005d98 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001c2a:	2004      	movs	r0, #4
 8001c2c:	f004 f894 	bl	8005d58 <HAL_MPU_Enable>
}
 8001c30:	bf00      	nop
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20010000 	.word	0x20010000

08001c3c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001c44:	f015 fd36 	bl	80176b4 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001c48:	2001      	movs	r0, #1
 8001c4a:	f013 fa2f 	bl	80150ac <osDelay>
 8001c4e:	e7fb      	b.n	8001c48 <StartDefaultTask+0xc>

08001c50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a04      	ldr	r2, [pc, #16]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d101      	bne.n	8001c66 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001c62:	f003 fca3 	bl	80055ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c66:	bf00      	nop
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40001000 	.word	0x40001000

08001c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c78:	b672      	cpsid	i
}
 8001c7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c7c:	bf00      	nop
 8001c7e:	e7fd      	b.n	8001c7c <Error_Handler+0x8>

08001c80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c86:	4b11      	ldr	r3, [pc, #68]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8a:	4a10      	ldr	r2, [pc, #64]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001c8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c92:	4b0e      	ldr	r3, [pc, #56]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9a:	607b      	str	r3, [r7, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001ca4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001caa:	4b08      	ldr	r3, [pc, #32]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cb2:	603b      	str	r3, [r7, #0]
 8001cb4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	210f      	movs	r1, #15
 8001cba:	f06f 0001 	mvn.w	r0, #1
 8001cbe:	f004 f809 	bl	8005cd4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023800 	.word	0x40023800

08001cd0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08a      	sub	sp, #40	@ 0x28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd8:	f107 0314 	add.w	r3, r7, #20
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a21      	ldr	r2, [pc, #132]	@ (8001d74 <HAL_ADC_MspInit+0xa4>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d13c      	bne.n	8001d6c <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001cf2:	4b21      	ldr	r3, [pc, #132]	@ (8001d78 <HAL_ADC_MspInit+0xa8>)
 8001cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf6:	4a20      	ldr	r2, [pc, #128]	@ (8001d78 <HAL_ADC_MspInit+0xa8>)
 8001cf8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8001d78 <HAL_ADC_MspInit+0xa8>)
 8001d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d06:	613b      	str	r3, [r7, #16]
 8001d08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d78 <HAL_ADC_MspInit+0xa8>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0e:	4a1a      	ldr	r2, [pc, #104]	@ (8001d78 <HAL_ADC_MspInit+0xa8>)
 8001d10:	f043 0320 	orr.w	r3, r3, #32
 8001d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d16:	4b18      	ldr	r3, [pc, #96]	@ (8001d78 <HAL_ADC_MspInit+0xa8>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	f003 0320 	and.w	r3, r3, #32
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d22:	4b15      	ldr	r3, [pc, #84]	@ (8001d78 <HAL_ADC_MspInit+0xa8>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	4a14      	ldr	r2, [pc, #80]	@ (8001d78 <HAL_ADC_MspInit+0xa8>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d2e:	4b12      	ldr	r3, [pc, #72]	@ (8001d78 <HAL_ADC_MspInit+0xa8>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001d3a:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001d3e:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d40:	2303      	movs	r3, #3
 8001d42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480b      	ldr	r0, [pc, #44]	@ (8001d7c <HAL_ADC_MspInit+0xac>)
 8001d50:	f005 faea 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001d54:	2301      	movs	r3, #1
 8001d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4619      	mov	r1, r3
 8001d66:	4806      	ldr	r0, [pc, #24]	@ (8001d80 <HAL_ADC_MspInit+0xb0>)
 8001d68:	f005 fade 	bl	8007328 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001d6c:	bf00      	nop
 8001d6e:	3728      	adds	r7, #40	@ 0x28
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40012200 	.word	0x40012200
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40021400 	.word	0x40021400
 8001d80:	40020000 	.word	0x40020000

08001d84 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <HAL_CRC_MspInit+0x38>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d10b      	bne.n	8001dae <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001d96:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc0 <HAL_CRC_MspInit+0x3c>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9a:	4a09      	ldr	r2, [pc, #36]	@ (8001dc0 <HAL_CRC_MspInit+0x3c>)
 8001d9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da2:	4b07      	ldr	r3, [pc, #28]	@ (8001dc0 <HAL_CRC_MspInit+0x3c>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001dae:	bf00      	nop
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40023000 	.word	0x40023000
 8001dc0:	40023800 	.word	0x40023800

08001dc4 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08e      	sub	sp, #56	@ 0x38
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a50      	ldr	r2, [pc, #320]	@ (8001f24 <HAL_DCMI_MspInit+0x160>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	f040 809a 	bne.w	8001f1c <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001de8:	4b4f      	ldr	r3, [pc, #316]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dec:	4a4e      	ldr	r2, [pc, #312]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6353      	str	r3, [r2, #52]	@ 0x34
 8001df4:	4b4c      	ldr	r3, [pc, #304]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	623b      	str	r3, [r7, #32]
 8001dfe:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e00:	4b49      	ldr	r3, [pc, #292]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e04:	4a48      	ldr	r2, [pc, #288]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e06:	f043 0310 	orr.w	r3, r3, #16
 8001e0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0c:	4b46      	ldr	r3, [pc, #280]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e10:	f003 0310 	and.w	r3, r3, #16
 8001e14:	61fb      	str	r3, [r7, #28]
 8001e16:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e18:	4b43      	ldr	r3, [pc, #268]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1c:	4a42      	ldr	r2, [pc, #264]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e1e:	f043 0308 	orr.w	r3, r3, #8
 8001e22:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e24:	4b40      	ldr	r3, [pc, #256]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e28:	f003 0308 	and.w	r3, r3, #8
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e30:	4b3d      	ldr	r3, [pc, #244]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e34:	4a3c      	ldr	r2, [pc, #240]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3c:	4b3a      	ldr	r3, [pc, #232]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e48:	4b37      	ldr	r3, [pc, #220]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4c:	4a36      	ldr	r2, [pc, #216]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e52:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e54:	4b34      	ldr	r3, [pc, #208]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e5c:	613b      	str	r3, [r7, #16]
 8001e5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e60:	4b31      	ldr	r3, [pc, #196]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e64:	4a30      	ldr	r2, [pc, #192]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e66:	f043 0301 	orr.w	r3, r3, #1
 8001e6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6c:	4b2e      	ldr	r3, [pc, #184]	@ (8001f28 <HAL_DCMI_MspInit+0x164>)
 8001e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001e78:	2360      	movs	r3, #96	@ 0x60
 8001e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e80:	2300      	movs	r3, #0
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e84:	2300      	movs	r3, #0
 8001e86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e88:	230d      	movs	r3, #13
 8001e8a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e90:	4619      	mov	r1, r3
 8001e92:	4826      	ldr	r0, [pc, #152]	@ (8001f2c <HAL_DCMI_MspInit+0x168>)
 8001e94:	f005 fa48 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001e98:	2308      	movs	r3, #8
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001ea8:	230d      	movs	r3, #13
 8001eaa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001eac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	481f      	ldr	r0, [pc, #124]	@ (8001f30 <HAL_DCMI_MspInit+0x16c>)
 8001eb4:	f005 fa38 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001eb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ebc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001eca:	230d      	movs	r3, #13
 8001ecc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001ece:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4817      	ldr	r0, [pc, #92]	@ (8001f34 <HAL_DCMI_MspInit+0x170>)
 8001ed6:	f005 fa27 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001eda:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001ede:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001eec:	230d      	movs	r3, #13
 8001eee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001ef0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4810      	ldr	r0, [pc, #64]	@ (8001f38 <HAL_DCMI_MspInit+0x174>)
 8001ef8:	f005 fa16 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001efc:	2350      	movs	r3, #80	@ 0x50
 8001efe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f00:	2302      	movs	r3, #2
 8001f02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001f0c:	230d      	movs	r3, #13
 8001f0e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f14:	4619      	mov	r1, r3
 8001f16:	4809      	ldr	r0, [pc, #36]	@ (8001f3c <HAL_DCMI_MspInit+0x178>)
 8001f18:	f005 fa06 	bl	8007328 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001f1c:	bf00      	nop
 8001f1e:	3738      	adds	r7, #56	@ 0x38
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	50050000 	.word	0x50050000
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	40020c00 	.word	0x40020c00
 8001f34:	40021800 	.word	0x40021800
 8001f38:	40021c00 	.word	0x40021c00
 8001f3c:	40020000 	.word	0x40020000

08001f40 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f84 <HAL_DMA2D_MspInit+0x44>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d113      	bne.n	8001f7a <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001f52:	4b0d      	ldr	r3, [pc, #52]	@ (8001f88 <HAL_DMA2D_MspInit+0x48>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	4a0c      	ldr	r2, [pc, #48]	@ (8001f88 <HAL_DMA2D_MspInit+0x48>)
 8001f58:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <HAL_DMA2D_MspInit+0x48>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f66:	60fb      	str	r3, [r7, #12]
 8001f68:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2105      	movs	r1, #5
 8001f6e:	205a      	movs	r0, #90	@ 0x5a
 8001f70:	f003 feb0 	bl	8005cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001f74:	205a      	movs	r0, #90	@ 0x5a
 8001f76:	f003 fec9 	bl	8005d0c <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	4002b000 	.word	0x4002b000
 8001f88:	40023800 	.word	0x40023800

08001f8c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08e      	sub	sp, #56	@ 0x38
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a3f      	ldr	r2, [pc, #252]	@ (80020a8 <HAL_ETH_MspInit+0x11c>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d178      	bne.n	80020a0 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001fae:	4b3f      	ldr	r3, [pc, #252]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb2:	4a3e      	ldr	r2, [pc, #248]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001fb4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fba:	4b3c      	ldr	r3, [pc, #240]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc2:	623b      	str	r3, [r7, #32]
 8001fc4:	6a3b      	ldr	r3, [r7, #32]
 8001fc6:	4b39      	ldr	r3, [pc, #228]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	4a38      	ldr	r2, [pc, #224]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001fcc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd2:	4b36      	ldr	r3, [pc, #216]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001fda:	61fb      	str	r3, [r7, #28]
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	4b33      	ldr	r3, [pc, #204]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	4a32      	ldr	r2, [pc, #200]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001fe4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fea:	4b30      	ldr	r3, [pc, #192]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ff2:	61bb      	str	r3, [r7, #24]
 8001ff4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	4a2c      	ldr	r2, [pc, #176]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8001ffc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002000:	6313      	str	r3, [r2, #48]	@ 0x30
 8002002:	4b2a      	ldr	r3, [pc, #168]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800200a:	617b      	str	r3, [r7, #20]
 800200c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800200e:	4b27      	ldr	r3, [pc, #156]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002012:	4a26      	ldr	r2, [pc, #152]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8002014:	f043 0304 	orr.w	r3, r3, #4
 8002018:	6313      	str	r3, [r2, #48]	@ 0x30
 800201a:	4b24      	ldr	r3, [pc, #144]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	f003 0304 	and.w	r3, r3, #4
 8002022:	613b      	str	r3, [r7, #16]
 8002024:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002026:	4b21      	ldr	r3, [pc, #132]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	4a20      	ldr	r2, [pc, #128]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 800202c:	f043 0301 	orr.w	r3, r3, #1
 8002030:	6313      	str	r3, [r2, #48]	@ 0x30
 8002032:	4b1e      	ldr	r3, [pc, #120]	@ (80020ac <HAL_ETH_MspInit+0x120>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 800203e:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8002042:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002044:	2302      	movs	r3, #2
 8002046:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800204c:	2302      	movs	r3, #2
 800204e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002050:	230b      	movs	r3, #11
 8002052:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002054:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002058:	4619      	mov	r1, r3
 800205a:	4815      	ldr	r0, [pc, #84]	@ (80020b0 <HAL_ETH_MspInit+0x124>)
 800205c:	f005 f964 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002060:	2332      	movs	r3, #50	@ 0x32
 8002062:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002064:	2302      	movs	r3, #2
 8002066:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800206c:	2302      	movs	r3, #2
 800206e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002070:	230b      	movs	r3, #11
 8002072:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002074:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002078:	4619      	mov	r1, r3
 800207a:	480e      	ldr	r0, [pc, #56]	@ (80020b4 <HAL_ETH_MspInit+0x128>)
 800207c:	f005 f954 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002080:	2386      	movs	r3, #134	@ 0x86
 8002082:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002084:	2302      	movs	r3, #2
 8002086:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800208c:	2302      	movs	r3, #2
 800208e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002090:	230b      	movs	r3, #11
 8002092:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002094:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002098:	4619      	mov	r1, r3
 800209a:	4807      	ldr	r0, [pc, #28]	@ (80020b8 <HAL_ETH_MspInit+0x12c>)
 800209c:	f005 f944 	bl	8007328 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80020a0:	bf00      	nop
 80020a2:	3738      	adds	r7, #56	@ 0x38
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	40028000 	.word	0x40028000
 80020ac:	40023800 	.word	0x40023800
 80020b0:	40021800 	.word	0x40021800
 80020b4:	40020800 	.word	0x40020800
 80020b8:	40020000 	.word	0x40020000

080020bc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b0ac      	sub	sp, #176	@ 0xb0
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
 80020d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020d4:	f107 0318 	add.w	r3, r7, #24
 80020d8:	2284      	movs	r2, #132	@ 0x84
 80020da:	2100      	movs	r1, #0
 80020dc:	4618      	mov	r0, r3
 80020de:	f015 fe8d 	bl	8017dfc <memset>
  if(hi2c->Instance==I2C1)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a44      	ldr	r2, [pc, #272]	@ (80021f8 <HAL_I2C_MspInit+0x13c>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d13d      	bne.n	8002168 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80020ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020f0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80020f2:	2300      	movs	r3, #0
 80020f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020f6:	f107 0318 	add.w	r3, r7, #24
 80020fa:	4618      	mov	r0, r3
 80020fc:	f009 fc60 	bl	800b9c0 <HAL_RCCEx_PeriphCLKConfig>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002106:	f7ff fdb5 	bl	8001c74 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800210a:	4b3c      	ldr	r3, [pc, #240]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210e:	4a3b      	ldr	r2, [pc, #236]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 8002110:	f043 0302 	orr.w	r3, r3, #2
 8002114:	6313      	str	r3, [r2, #48]	@ 0x30
 8002116:	4b39      	ldr	r3, [pc, #228]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8002122:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002126:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800212a:	2312      	movs	r3, #18
 800212c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002130:	2301      	movs	r3, #1
 8002132:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002136:	2300      	movs	r3, #0
 8002138:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800213c:	2304      	movs	r3, #4
 800213e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002142:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002146:	4619      	mov	r1, r3
 8002148:	482d      	ldr	r0, [pc, #180]	@ (8002200 <HAL_I2C_MspInit+0x144>)
 800214a:	f005 f8ed 	bl	8007328 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800214e:	4b2b      	ldr	r3, [pc, #172]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002152:	4a2a      	ldr	r2, [pc, #168]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 8002154:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002158:	6413      	str	r3, [r2, #64]	@ 0x40
 800215a:	4b28      	ldr	r3, [pc, #160]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002162:	613b      	str	r3, [r7, #16]
 8002164:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002166:	e042      	b.n	80021ee <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a25      	ldr	r2, [pc, #148]	@ (8002204 <HAL_I2C_MspInit+0x148>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d13d      	bne.n	80021ee <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002172:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002176:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002178:	2300      	movs	r3, #0
 800217a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800217e:	f107 0318 	add.w	r3, r7, #24
 8002182:	4618      	mov	r0, r3
 8002184:	f009 fc1c 	bl	800b9c0 <HAL_RCCEx_PeriphCLKConfig>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800218e:	f7ff fd71 	bl	8001c74 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002192:	4b1a      	ldr	r3, [pc, #104]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	4a19      	ldr	r2, [pc, #100]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 8002198:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800219c:	6313      	str	r3, [r2, #48]	@ 0x30
 800219e:	4b17      	ldr	r3, [pc, #92]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80021aa:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80021ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021b2:	2312      	movs	r3, #18
 80021b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021b8:	2301      	movs	r3, #1
 80021ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021be:	2303      	movs	r3, #3
 80021c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021c4:	2304      	movs	r3, #4
 80021c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80021ca:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021ce:	4619      	mov	r1, r3
 80021d0:	480d      	ldr	r0, [pc, #52]	@ (8002208 <HAL_I2C_MspInit+0x14c>)
 80021d2:	f005 f8a9 	bl	8007328 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80021d6:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 80021d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021da:	4a08      	ldr	r2, [pc, #32]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 80021dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021e2:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <HAL_I2C_MspInit+0x140>)
 80021e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	68bb      	ldr	r3, [r7, #8]
}
 80021ee:	bf00      	nop
 80021f0:	37b0      	adds	r7, #176	@ 0xb0
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40005400 	.word	0x40005400
 80021fc:	40023800 	.word	0x40023800
 8002200:	40020400 	.word	0x40020400
 8002204:	40005c00 	.word	0x40005c00
 8002208:	40021c00 	.word	0x40021c00

0800220c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a15      	ldr	r2, [pc, #84]	@ (8002270 <HAL_I2C_MspDeInit+0x64>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d110      	bne.n	8002240 <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800221e:	4b15      	ldr	r3, [pc, #84]	@ (8002274 <HAL_I2C_MspDeInit+0x68>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002222:	4a14      	ldr	r2, [pc, #80]	@ (8002274 <HAL_I2C_MspDeInit+0x68>)
 8002224:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002228:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 800222a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800222e:	4812      	ldr	r0, [pc, #72]	@ (8002278 <HAL_I2C_MspDeInit+0x6c>)
 8002230:	f005 fa26 	bl	8007680 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8002234:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002238:	480f      	ldr	r0, [pc, #60]	@ (8002278 <HAL_I2C_MspDeInit+0x6c>)
 800223a:	f005 fa21 	bl	8007680 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800223e:	e013      	b.n	8002268 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a0d      	ldr	r2, [pc, #52]	@ (800227c <HAL_I2C_MspDeInit+0x70>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d10e      	bne.n	8002268 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800224a:	4b0a      	ldr	r3, [pc, #40]	@ (8002274 <HAL_I2C_MspDeInit+0x68>)
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	4a09      	ldr	r2, [pc, #36]	@ (8002274 <HAL_I2C_MspDeInit+0x68>)
 8002250:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002254:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8002256:	2180      	movs	r1, #128	@ 0x80
 8002258:	4809      	ldr	r0, [pc, #36]	@ (8002280 <HAL_I2C_MspDeInit+0x74>)
 800225a:	f005 fa11 	bl	8007680 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 800225e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002262:	4807      	ldr	r0, [pc, #28]	@ (8002280 <HAL_I2C_MspDeInit+0x74>)
 8002264:	f005 fa0c 	bl	8007680 <HAL_GPIO_DeInit>
}
 8002268:	bf00      	nop
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40005400 	.word	0x40005400
 8002274:	40023800 	.word	0x40023800
 8002278:	40020400 	.word	0x40020400
 800227c:	40005c00 	.word	0x40005c00
 8002280:	40021c00 	.word	0x40021c00

08002284 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08e      	sub	sp, #56	@ 0x38
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
 800229a:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a55      	ldr	r2, [pc, #340]	@ (80023f8 <HAL_LTDC_MspInit+0x174>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	f040 80a3 	bne.w	80023ee <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80022a8:	4b54      	ldr	r3, [pc, #336]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ac:	4a53      	ldr	r2, [pc, #332]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80022b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80022b4:	4b51      	ldr	r3, [pc, #324]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80022bc:	623b      	str	r3, [r7, #32]
 80022be:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022c0:	4b4e      	ldr	r3, [pc, #312]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c4:	4a4d      	ldr	r2, [pc, #308]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022c6:	f043 0310 	orr.w	r3, r3, #16
 80022ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80022cc:	4b4b      	ldr	r3, [pc, #300]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d0:	f003 0310 	and.w	r3, r3, #16
 80022d4:	61fb      	str	r3, [r7, #28]
 80022d6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80022d8:	4b48      	ldr	r3, [pc, #288]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022dc:	4a47      	ldr	r2, [pc, #284]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e4:	4b45      	ldr	r3, [pc, #276]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022ec:	61bb      	str	r3, [r7, #24]
 80022ee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80022f0:	4b42      	ldr	r3, [pc, #264]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f4:	4a41      	ldr	r2, [pc, #260]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fc:	4b3f      	ldr	r3, [pc, #252]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 80022fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002300:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002308:	4b3c      	ldr	r3, [pc, #240]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 800230a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230c:	4a3b      	ldr	r2, [pc, #236]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 800230e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002312:	6313      	str	r3, [r2, #48]	@ 0x30
 8002314:	4b39      	ldr	r3, [pc, #228]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 8002316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800231c:	613b      	str	r3, [r7, #16]
 800231e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002320:	4b36      	ldr	r3, [pc, #216]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002324:	4a35      	ldr	r2, [pc, #212]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 8002326:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800232a:	6313      	str	r3, [r2, #48]	@ 0x30
 800232c:	4b33      	ldr	r3, [pc, #204]	@ (80023fc <HAL_LTDC_MspInit+0x178>)
 800232e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8002338:	2310      	movs	r3, #16
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2300      	movs	r3, #0
 8002346:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002348:	230e      	movs	r3, #14
 800234a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800234c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002350:	4619      	mov	r1, r3
 8002352:	482b      	ldr	r0, [pc, #172]	@ (8002400 <HAL_LTDC_MspInit+0x17c>)
 8002354:	f004 ffe8 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8002358:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 800235c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235e:	2302      	movs	r3, #2
 8002360:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002366:	2300      	movs	r3, #0
 8002368:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800236a:	230e      	movs	r3, #14
 800236c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800236e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002372:	4619      	mov	r1, r3
 8002374:	4823      	ldr	r0, [pc, #140]	@ (8002404 <HAL_LTDC_MspInit+0x180>)
 8002376:	f004 ffd7 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800237a:	23f7      	movs	r3, #247	@ 0xf7
 800237c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237e:	2302      	movs	r3, #2
 8002380:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002382:	2300      	movs	r3, #0
 8002384:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002386:	2300      	movs	r3, #0
 8002388:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800238a:	230e      	movs	r3, #14
 800238c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800238e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002392:	4619      	mov	r1, r3
 8002394:	481c      	ldr	r0, [pc, #112]	@ (8002408 <HAL_LTDC_MspInit+0x184>)
 8002396:	f004 ffc7 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800239a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800239e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a0:	2302      	movs	r3, #2
 80023a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a8:	2300      	movs	r3, #0
 80023aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80023ac:	2309      	movs	r3, #9
 80023ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80023b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023b4:	4619      	mov	r1, r3
 80023b6:	4815      	ldr	r0, [pc, #84]	@ (800240c <HAL_LTDC_MspInit+0x188>)
 80023b8:	f004 ffb6 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80023bc:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 80023c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c2:	2302      	movs	r3, #2
 80023c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ca:	2300      	movs	r3, #0
 80023cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80023ce:	230e      	movs	r3, #14
 80023d0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80023d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023d6:	4619      	mov	r1, r3
 80023d8:	480d      	ldr	r0, [pc, #52]	@ (8002410 <HAL_LTDC_MspInit+0x18c>)
 80023da:	f004 ffa5 	bl	8007328 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80023de:	2200      	movs	r2, #0
 80023e0:	2105      	movs	r1, #5
 80023e2:	2058      	movs	r0, #88	@ 0x58
 80023e4:	f003 fc76 	bl	8005cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80023e8:	2058      	movs	r0, #88	@ 0x58
 80023ea:	f003 fc8f 	bl	8005d0c <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80023ee:	bf00      	nop
 80023f0:	3738      	adds	r7, #56	@ 0x38
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40016800 	.word	0x40016800
 80023fc:	40023800 	.word	0x40023800
 8002400:	40021000 	.word	0x40021000
 8002404:	40022400 	.word	0x40022400
 8002408:	40022800 	.word	0x40022800
 800240c:	40021800 	.word	0x40021800
 8002410:	40022000 	.word	0x40022000

08002414 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b08c      	sub	sp, #48	@ 0x30
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800241c:	f107 031c 	add.w	r3, r7, #28
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
 800242a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a3b      	ldr	r2, [pc, #236]	@ (8002520 <HAL_QSPI_MspInit+0x10c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d170      	bne.n	8002518 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002436:	4b3b      	ldr	r3, [pc, #236]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 8002438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800243a:	4a3a      	ldr	r2, [pc, #232]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 800243c:	f043 0302 	orr.w	r3, r3, #2
 8002440:	6393      	str	r3, [r2, #56]	@ 0x38
 8002442:	4b38      	ldr	r3, [pc, #224]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 8002444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	61bb      	str	r3, [r7, #24]
 800244c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800244e:	4b35      	ldr	r3, [pc, #212]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002452:	4a34      	ldr	r2, [pc, #208]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 8002454:	f043 0310 	orr.w	r3, r3, #16
 8002458:	6313      	str	r3, [r2, #48]	@ 0x30
 800245a:	4b32      	ldr	r3, [pc, #200]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	f003 0310 	and.w	r3, r3, #16
 8002462:	617b      	str	r3, [r7, #20]
 8002464:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002466:	4b2f      	ldr	r3, [pc, #188]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246a:	4a2e      	ldr	r2, [pc, #184]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 800246c:	f043 0302 	orr.w	r3, r3, #2
 8002470:	6313      	str	r3, [r2, #48]	@ 0x30
 8002472:	4b2c      	ldr	r3, [pc, #176]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	613b      	str	r3, [r7, #16]
 800247c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800247e:	4b29      	ldr	r3, [pc, #164]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	4a28      	ldr	r2, [pc, #160]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 8002484:	f043 0308 	orr.w	r3, r3, #8
 8002488:	6313      	str	r3, [r2, #48]	@ 0x30
 800248a:	4b26      	ldr	r3, [pc, #152]	@ (8002524 <HAL_QSPI_MspInit+0x110>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8002496:	2304      	movs	r3, #4
 8002498:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249a:	2302      	movs	r3, #2
 800249c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249e:	2300      	movs	r3, #0
 80024a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a2:	2303      	movs	r3, #3
 80024a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80024a6:	2309      	movs	r3, #9
 80024a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80024aa:	f107 031c 	add.w	r3, r7, #28
 80024ae:	4619      	mov	r1, r3
 80024b0:	481d      	ldr	r0, [pc, #116]	@ (8002528 <HAL_QSPI_MspInit+0x114>)
 80024b2:	f004 ff39 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80024b6:	2340      	movs	r3, #64	@ 0x40
 80024b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ba:	2302      	movs	r3, #2
 80024bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c2:	2303      	movs	r3, #3
 80024c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80024c6:	230a      	movs	r3, #10
 80024c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80024ca:	f107 031c 	add.w	r3, r7, #28
 80024ce:	4619      	mov	r1, r3
 80024d0:	4816      	ldr	r0, [pc, #88]	@ (800252c <HAL_QSPI_MspInit+0x118>)
 80024d2:	f004 ff29 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024d6:	2304      	movs	r3, #4
 80024d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024da:	2302      	movs	r3, #2
 80024dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024de:	2300      	movs	r3, #0
 80024e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e2:	2303      	movs	r3, #3
 80024e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80024e6:	2309      	movs	r3, #9
 80024e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ea:	f107 031c 	add.w	r3, r7, #28
 80024ee:	4619      	mov	r1, r3
 80024f0:	480e      	ldr	r0, [pc, #56]	@ (800252c <HAL_QSPI_MspInit+0x118>)
 80024f2:	f004 ff19 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 80024f6:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80024fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fc:	2302      	movs	r3, #2
 80024fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002500:	2300      	movs	r3, #0
 8002502:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002504:	2303      	movs	r3, #3
 8002506:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002508:	2309      	movs	r3, #9
 800250a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800250c:	f107 031c 	add.w	r3, r7, #28
 8002510:	4619      	mov	r1, r3
 8002512:	4807      	ldr	r0, [pc, #28]	@ (8002530 <HAL_QSPI_MspInit+0x11c>)
 8002514:	f004 ff08 	bl	8007328 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8002518:	bf00      	nop
 800251a:	3730      	adds	r7, #48	@ 0x30
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	a0001000 	.word	0xa0001000
 8002524:	40023800 	.word	0x40023800
 8002528:	40021000 	.word	0x40021000
 800252c:	40020400 	.word	0x40020400
 8002530:	40020c00 	.word	0x40020c00

08002534 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b0a4      	sub	sp, #144	@ 0x90
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800253c:	f107 030c 	add.w	r3, r7, #12
 8002540:	2284      	movs	r2, #132	@ 0x84
 8002542:	2100      	movs	r1, #0
 8002544:	4618      	mov	r0, r3
 8002546:	f015 fc59 	bl	8017dfc <memset>
  if(hrtc->Instance==RTC)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a0e      	ldr	r2, [pc, #56]	@ (8002588 <HAL_RTC_MspInit+0x54>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d114      	bne.n	800257e <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002554:	2320      	movs	r3, #32
 8002556:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002558:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800255c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800255e:	f107 030c 	add.w	r3, r7, #12
 8002562:	4618      	mov	r0, r3
 8002564:	f009 fa2c 	bl	800b9c0 <HAL_RCCEx_PeriphCLKConfig>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800256e:	f7ff fb81 	bl	8001c74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002572:	4b06      	ldr	r3, [pc, #24]	@ (800258c <HAL_RTC_MspInit+0x58>)
 8002574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002576:	4a05      	ldr	r2, [pc, #20]	@ (800258c <HAL_RTC_MspInit+0x58>)
 8002578:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800257c:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800257e:	bf00      	nop
 8002580:	3790      	adds	r7, #144	@ 0x90
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40002800 	.word	0x40002800
 800258c:	40023800 	.word	0x40023800

08002590 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b08a      	sub	sp, #40	@ 0x28
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002598:	f107 0314 	add.w	r3, r7, #20
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	605a      	str	r2, [r3, #4]
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	60da      	str	r2, [r3, #12]
 80025a6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a25      	ldr	r2, [pc, #148]	@ (8002644 <HAL_SD_MspInit+0xb4>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d144      	bne.n	800263c <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80025b2:	4b25      	ldr	r3, [pc, #148]	@ (8002648 <HAL_SD_MspInit+0xb8>)
 80025b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b6:	4a24      	ldr	r2, [pc, #144]	@ (8002648 <HAL_SD_MspInit+0xb8>)
 80025b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80025be:	4b22      	ldr	r3, [pc, #136]	@ (8002648 <HAL_SD_MspInit+0xb8>)
 80025c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025c6:	613b      	str	r3, [r7, #16]
 80025c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002648 <HAL_SD_MspInit+0xb8>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002648 <HAL_SD_MspInit+0xb8>)
 80025d0:	f043 0304 	orr.w	r3, r3, #4
 80025d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002648 <HAL_SD_MspInit+0xb8>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	f003 0304 	and.w	r3, r3, #4
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025e2:	4b19      	ldr	r3, [pc, #100]	@ (8002648 <HAL_SD_MspInit+0xb8>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	4a18      	ldr	r2, [pc, #96]	@ (8002648 <HAL_SD_MspInit+0xb8>)
 80025e8:	f043 0308 	orr.w	r3, r3, #8
 80025ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ee:	4b16      	ldr	r3, [pc, #88]	@ (8002648 <HAL_SD_MspInit+0xb8>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	60bb      	str	r3, [r7, #8]
 80025f8:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80025fa:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80025fe:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002600:	2302      	movs	r3, #2
 8002602:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002608:	2303      	movs	r3, #3
 800260a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800260c:	230c      	movs	r3, #12
 800260e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002610:	f107 0314 	add.w	r3, r7, #20
 8002614:	4619      	mov	r1, r3
 8002616:	480d      	ldr	r0, [pc, #52]	@ (800264c <HAL_SD_MspInit+0xbc>)
 8002618:	f004 fe86 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 800261c:	2304      	movs	r3, #4
 800261e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2302      	movs	r3, #2
 8002622:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002628:	2303      	movs	r3, #3
 800262a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800262c:	230c      	movs	r3, #12
 800262e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8002630:	f107 0314 	add.w	r3, r7, #20
 8002634:	4619      	mov	r1, r3
 8002636:	4806      	ldr	r0, [pc, #24]	@ (8002650 <HAL_SD_MspInit+0xc0>)
 8002638:	f004 fe76 	bl	8007328 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 800263c:	bf00      	nop
 800263e:	3728      	adds	r7, #40	@ 0x28
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40012c00 	.word	0x40012c00
 8002648:	40023800 	.word	0x40023800
 800264c:	40020800 	.word	0x40020800
 8002650:	40020c00 	.word	0x40020c00

08002654 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b0aa      	sub	sp, #168	@ 0xa8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800265c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	605a      	str	r2, [r3, #4]
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800266c:	f107 0310 	add.w	r3, r7, #16
 8002670:	2284      	movs	r2, #132	@ 0x84
 8002672:	2100      	movs	r1, #0
 8002674:	4618      	mov	r0, r3
 8002676:	f015 fbc1 	bl	8017dfc <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002682:	d143      	bne.n	800270c <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002684:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002688:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800268a:	2364      	movs	r3, #100	@ 0x64
 800268c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800268e:	2302      	movs	r3, #2
 8002690:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002692:	2302      	movs	r3, #2
 8002694:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002696:	2302      	movs	r3, #2
 8002698:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800269a:	2301      	movs	r3, #1
 800269c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800269e:	f107 0310 	add.w	r3, r7, #16
 80026a2:	4618      	mov	r0, r3
 80026a4:	f009 f98c 	bl	800b9c0 <HAL_RCCEx_PeriphCLKConfig>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 80026ae:	f7ff fae1 	bl	8001c74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 80026b2:	4b18      	ldr	r3, [pc, #96]	@ (8002714 <HAL_SPDIFRX_MspInit+0xc0>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	4a17      	ldr	r2, [pc, #92]	@ (8002714 <HAL_SPDIFRX_MspInit+0xc0>)
 80026b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80026be:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <HAL_SPDIFRX_MspInit+0xc0>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026ca:	4b12      	ldr	r3, [pc, #72]	@ (8002714 <HAL_SPDIFRX_MspInit+0xc0>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	4a11      	ldr	r2, [pc, #68]	@ (8002714 <HAL_SPDIFRX_MspInit+0xc0>)
 80026d0:	f043 0308 	orr.w	r3, r3, #8
 80026d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002714 <HAL_SPDIFRX_MspInit+0xc0>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	60bb      	str	r3, [r7, #8]
 80026e0:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80026e2:	2380      	movs	r3, #128	@ 0x80
 80026e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e8:	2302      	movs	r3, #2
 80026ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ee:	2300      	movs	r3, #0
 80026f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f4:	2300      	movs	r3, #0
 80026f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80026fa:	2308      	movs	r3, #8
 80026fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8002700:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002704:	4619      	mov	r1, r3
 8002706:	4804      	ldr	r0, [pc, #16]	@ (8002718 <HAL_SPDIFRX_MspInit+0xc4>)
 8002708:	f004 fe0e 	bl	8007328 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 800270c:	bf00      	nop
 800270e:	37a8      	adds	r7, #168	@ 0xa8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40023800 	.word	0x40023800
 8002718:	40020c00 	.word	0x40020c00

0800271c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08a      	sub	sp, #40	@ 0x28
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002724:	f107 0314 	add.w	r3, r7, #20
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	60da      	str	r2, [r3, #12]
 8002732:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a25      	ldr	r2, [pc, #148]	@ (80027d0 <HAL_SPI_MspInit+0xb4>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d144      	bne.n	80027c8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800273e:	4b25      	ldr	r3, [pc, #148]	@ (80027d4 <HAL_SPI_MspInit+0xb8>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	4a24      	ldr	r2, [pc, #144]	@ (80027d4 <HAL_SPI_MspInit+0xb8>)
 8002744:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002748:	6413      	str	r3, [r2, #64]	@ 0x40
 800274a:	4b22      	ldr	r3, [pc, #136]	@ (80027d4 <HAL_SPI_MspInit+0xb8>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002752:	613b      	str	r3, [r7, #16]
 8002754:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002756:	4b1f      	ldr	r3, [pc, #124]	@ (80027d4 <HAL_SPI_MspInit+0xb8>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	4a1e      	ldr	r2, [pc, #120]	@ (80027d4 <HAL_SPI_MspInit+0xb8>)
 800275c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002760:	6313      	str	r3, [r2, #48]	@ 0x30
 8002762:	4b1c      	ldr	r3, [pc, #112]	@ (80027d4 <HAL_SPI_MspInit+0xb8>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800276e:	4b19      	ldr	r3, [pc, #100]	@ (80027d4 <HAL_SPI_MspInit+0xb8>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	4a18      	ldr	r2, [pc, #96]	@ (80027d4 <HAL_SPI_MspInit+0xb8>)
 8002774:	f043 0302 	orr.w	r3, r3, #2
 8002778:	6313      	str	r3, [r2, #48]	@ 0x30
 800277a:	4b16      	ldr	r3, [pc, #88]	@ (80027d4 <HAL_SPI_MspInit+0xb8>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002786:	2302      	movs	r3, #2
 8002788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278a:	2302      	movs	r3, #2
 800278c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002792:	2300      	movs	r3, #0
 8002794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002796:	2305      	movs	r3, #5
 8002798:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800279a:	f107 0314 	add.w	r3, r7, #20
 800279e:	4619      	mov	r1, r3
 80027a0:	480d      	ldr	r0, [pc, #52]	@ (80027d8 <HAL_SPI_MspInit+0xbc>)
 80027a2:	f004 fdc1 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 80027a6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80027aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ac:	2302      	movs	r3, #2
 80027ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b4:	2300      	movs	r3, #0
 80027b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027b8:	2305      	movs	r3, #5
 80027ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027bc:	f107 0314 	add.w	r3, r7, #20
 80027c0:	4619      	mov	r1, r3
 80027c2:	4806      	ldr	r0, [pc, #24]	@ (80027dc <HAL_SPI_MspInit+0xc0>)
 80027c4:	f004 fdb0 	bl	8007328 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80027c8:	bf00      	nop
 80027ca:	3728      	adds	r7, #40	@ 0x28
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40003800 	.word	0x40003800
 80027d4:	40023800 	.word	0x40023800
 80027d8:	40022000 	.word	0x40022000
 80027dc:	40020400 	.word	0x40020400

080027e0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b089      	sub	sp, #36	@ 0x24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a2e      	ldr	r2, [pc, #184]	@ (80028a8 <HAL_TIM_Base_MspInit+0xc8>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d10c      	bne.n	800280c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027f2:	4b2e      	ldr	r3, [pc, #184]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f6:	4a2d      	ldr	r2, [pc, #180]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80027fe:	4b2b      	ldr	r3, [pc, #172]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	61fb      	str	r3, [r7, #28]
 8002808:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800280a:	e046      	b.n	800289a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002814:	d10c      	bne.n	8002830 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002816:	4b25      	ldr	r3, [pc, #148]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	4a24      	ldr	r2, [pc, #144]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 800281c:	f043 0301 	orr.w	r3, r3, #1
 8002820:	6413      	str	r3, [r2, #64]	@ 0x40
 8002822:	4b22      	ldr	r3, [pc, #136]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	61bb      	str	r3, [r7, #24]
 800282c:	69bb      	ldr	r3, [r7, #24]
}
 800282e:	e034      	b.n	800289a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a1e      	ldr	r2, [pc, #120]	@ (80028b0 <HAL_TIM_Base_MspInit+0xd0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d10c      	bne.n	8002854 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800283a:	4b1c      	ldr	r3, [pc, #112]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 800283c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283e:	4a1b      	ldr	r2, [pc, #108]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002840:	f043 0302 	orr.w	r3, r3, #2
 8002844:	6413      	str	r3, [r2, #64]	@ 0x40
 8002846:	4b19      	ldr	r3, [pc, #100]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	697b      	ldr	r3, [r7, #20]
}
 8002852:	e022      	b.n	800289a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a16      	ldr	r2, [pc, #88]	@ (80028b4 <HAL_TIM_Base_MspInit+0xd4>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d10c      	bne.n	8002878 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800285e:	4b13      	ldr	r3, [pc, #76]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	4a12      	ldr	r2, [pc, #72]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002864:	f043 0308 	orr.w	r3, r3, #8
 8002868:	6413      	str	r3, [r2, #64]	@ 0x40
 800286a:	4b10      	ldr	r3, [pc, #64]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 800286c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	693b      	ldr	r3, [r7, #16]
}
 8002876:	e010      	b.n	800289a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a0e      	ldr	r2, [pc, #56]	@ (80028b8 <HAL_TIM_Base_MspInit+0xd8>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d10b      	bne.n	800289a <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002882:	4b0a      	ldr	r3, [pc, #40]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002886:	4a09      	ldr	r2, [pc, #36]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002888:	f043 0302 	orr.w	r3, r3, #2
 800288c:	6453      	str	r3, [r2, #68]	@ 0x44
 800288e:	4b07      	ldr	r3, [pc, #28]	@ (80028ac <HAL_TIM_Base_MspInit+0xcc>)
 8002890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
}
 800289a:	bf00      	nop
 800289c:	3724      	adds	r7, #36	@ 0x24
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40010000 	.word	0x40010000
 80028ac:	40023800 	.word	0x40023800
 80028b0:	40000400 	.word	0x40000400
 80028b4:	40000c00 	.word	0x40000c00
 80028b8:	40010400 	.word	0x40010400

080028bc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a0a      	ldr	r2, [pc, #40]	@ (80028f4 <HAL_TIM_PWM_MspInit+0x38>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d10b      	bne.n	80028e6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80028ce:	4b0a      	ldr	r3, [pc, #40]	@ (80028f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	4a09      	ldr	r2, [pc, #36]	@ (80028f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80028d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028da:	4b07      	ldr	r3, [pc, #28]	@ (80028f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80028dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 80028e6:	bf00      	nop
 80028e8:	3714      	adds	r7, #20
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	40001800 	.word	0x40001800
 80028f8:	40023800 	.word	0x40023800

080028fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b08c      	sub	sp, #48	@ 0x30
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002904:	f107 031c 	add.w	r3, r7, #28
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a56      	ldr	r2, [pc, #344]	@ (8002a74 <HAL_TIM_MspPostInit+0x178>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d11d      	bne.n	800295a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800291e:	4b56      	ldr	r3, [pc, #344]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002922:	4a55      	ldr	r2, [pc, #340]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 8002924:	f043 0301 	orr.w	r3, r3, #1
 8002928:	6313      	str	r3, [r2, #48]	@ 0x30
 800292a:	4b53      	ldr	r3, [pc, #332]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	61bb      	str	r3, [r7, #24]
 8002934:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8002936:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800293a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800293c:	2302      	movs	r3, #2
 800293e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002944:	2300      	movs	r3, #0
 8002946:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002948:	2301      	movs	r3, #1
 800294a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 800294c:	f107 031c 	add.w	r3, r7, #28
 8002950:	4619      	mov	r1, r3
 8002952:	484a      	ldr	r0, [pc, #296]	@ (8002a7c <HAL_TIM_MspPostInit+0x180>)
 8002954:	f004 fce8 	bl	8007328 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002958:	e087      	b.n	8002a6a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002962:	d11d      	bne.n	80029a0 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002964:	4b44      	ldr	r3, [pc, #272]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 8002966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002968:	4a43      	ldr	r2, [pc, #268]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 800296a:	f043 0301 	orr.w	r3, r3, #1
 800296e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002970:	4b41      	ldr	r3, [pc, #260]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 8002972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800297c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002982:	2302      	movs	r3, #2
 8002984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002986:	2300      	movs	r3, #0
 8002988:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800298a:	2300      	movs	r3, #0
 800298c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800298e:	2301      	movs	r3, #1
 8002990:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8002992:	f107 031c 	add.w	r3, r7, #28
 8002996:	4619      	mov	r1, r3
 8002998:	4838      	ldr	r0, [pc, #224]	@ (8002a7c <HAL_TIM_MspPostInit+0x180>)
 800299a:	f004 fcc5 	bl	8007328 <HAL_GPIO_Init>
}
 800299e:	e064      	b.n	8002a6a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a36      	ldr	r2, [pc, #216]	@ (8002a80 <HAL_TIM_MspPostInit+0x184>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d11c      	bne.n	80029e4 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029aa:	4b33      	ldr	r3, [pc, #204]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ae:	4a32      	ldr	r2, [pc, #200]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 80029b0:	f043 0302 	orr.w	r3, r3, #2
 80029b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029b6:	4b30      	ldr	r3, [pc, #192]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80029c2:	2310      	movs	r3, #16
 80029c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c6:	2302      	movs	r3, #2
 80029c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ce:	2300      	movs	r3, #0
 80029d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029d2:	2302      	movs	r3, #2
 80029d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80029d6:	f107 031c 	add.w	r3, r7, #28
 80029da:	4619      	mov	r1, r3
 80029dc:	4829      	ldr	r0, [pc, #164]	@ (8002a84 <HAL_TIM_MspPostInit+0x188>)
 80029de:	f004 fca3 	bl	8007328 <HAL_GPIO_Init>
}
 80029e2:	e042      	b.n	8002a6a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a27      	ldr	r2, [pc, #156]	@ (8002a88 <HAL_TIM_MspPostInit+0x18c>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d11c      	bne.n	8002a28 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80029ee:	4b22      	ldr	r3, [pc, #136]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f2:	4a21      	ldr	r2, [pc, #132]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 80029f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002a06:	2301      	movs	r3, #1
 8002a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a12:	2300      	movs	r3, #0
 8002a14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002a16:	2302      	movs	r3, #2
 8002a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8002a1a:	f107 031c 	add.w	r3, r7, #28
 8002a1e:	4619      	mov	r1, r3
 8002a20:	481a      	ldr	r0, [pc, #104]	@ (8002a8c <HAL_TIM_MspPostInit+0x190>)
 8002a22:	f004 fc81 	bl	8007328 <HAL_GPIO_Init>
}
 8002a26:	e020      	b.n	8002a6a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a18      	ldr	r2, [pc, #96]	@ (8002a90 <HAL_TIM_MspPostInit+0x194>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d11b      	bne.n	8002a6a <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a32:	4b11      	ldr	r3, [pc, #68]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	4a10      	ldr	r2, [pc, #64]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 8002a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a78 <HAL_TIM_MspPostInit+0x17c>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a46:	60bb      	str	r3, [r7, #8]
 8002a48:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8002a4a:	2340      	movs	r3, #64	@ 0x40
 8002a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a56:	2300      	movs	r3, #0
 8002a58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002a5a:	2309      	movs	r3, #9
 8002a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002a5e:	f107 031c 	add.w	r3, r7, #28
 8002a62:	4619      	mov	r1, r3
 8002a64:	480b      	ldr	r0, [pc, #44]	@ (8002a94 <HAL_TIM_MspPostInit+0x198>)
 8002a66:	f004 fc5f 	bl	8007328 <HAL_GPIO_Init>
}
 8002a6a:	bf00      	nop
 8002a6c:	3730      	adds	r7, #48	@ 0x30
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40010000 	.word	0x40010000
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40020000 	.word	0x40020000
 8002a80:	40000400 	.word	0x40000400
 8002a84:	40020400 	.word	0x40020400
 8002a88:	40000c00 	.word	0x40000c00
 8002a8c:	40022000 	.word	0x40022000
 8002a90:	40001800 	.word	0x40001800
 8002a94:	40021c00 	.word	0x40021c00

08002a98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b0ae      	sub	sp, #184	@ 0xb8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	605a      	str	r2, [r3, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	60da      	str	r2, [r3, #12]
 8002aae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ab0:	f107 0320 	add.w	r3, r7, #32
 8002ab4:	2284      	movs	r2, #132	@ 0x84
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f015 f99f 	bl	8017dfc <memset>
  if(huart->Instance==USART1)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a53      	ldr	r2, [pc, #332]	@ (8002c10 <HAL_UART_MspInit+0x178>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d15d      	bne.n	8002b84 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ac8:	2340      	movs	r3, #64	@ 0x40
 8002aca:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002acc:	2300      	movs	r3, #0
 8002ace:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ad0:	f107 0320 	add.w	r3, r7, #32
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f008 ff73 	bl	800b9c0 <HAL_RCCEx_PeriphCLKConfig>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ae0:	f7ff f8c8 	bl	8001c74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ae4:	4b4b      	ldr	r3, [pc, #300]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002ae6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae8:	4a4a      	ldr	r2, [pc, #296]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002aea:	f043 0310 	orr.w	r3, r3, #16
 8002aee:	6453      	str	r3, [r2, #68]	@ 0x44
 8002af0:	4b48      	ldr	r3, [pc, #288]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002af2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af4:	f003 0310 	and.w	r3, r3, #16
 8002af8:	61fb      	str	r3, [r7, #28]
 8002afa:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002afc:	4b45      	ldr	r3, [pc, #276]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b00:	4a44      	ldr	r2, [pc, #272]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002b02:	f043 0302 	orr.w	r3, r3, #2
 8002b06:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b08:	4b42      	ldr	r3, [pc, #264]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	61bb      	str	r3, [r7, #24]
 8002b12:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b14:	4b3f      	ldr	r3, [pc, #252]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b18:	4a3e      	ldr	r2, [pc, #248]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002b1a:	f043 0301 	orr.w	r3, r3, #1
 8002b1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b20:	4b3c      	ldr	r3, [pc, #240]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	617b      	str	r3, [r7, #20]
 8002b2a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002b2c:	2380      	movs	r3, #128	@ 0x80
 8002b2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b32:	2302      	movs	r3, #2
 8002b34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b44:	2307      	movs	r3, #7
 8002b46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002b4a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4831      	ldr	r0, [pc, #196]	@ (8002c18 <HAL_UART_MspInit+0x180>)
 8002b52:	f004 fbe9 	bl	8007328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002b56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5e:	2302      	movs	r3, #2
 8002b60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b64:	2300      	movs	r3, #0
 8002b66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b70:	2307      	movs	r3, #7
 8002b72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002b76:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4827      	ldr	r0, [pc, #156]	@ (8002c1c <HAL_UART_MspInit+0x184>)
 8002b7e:	f004 fbd3 	bl	8007328 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002b82:	e040      	b.n	8002c06 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a25      	ldr	r2, [pc, #148]	@ (8002c20 <HAL_UART_MspInit+0x188>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d13b      	bne.n	8002c06 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002b8e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b92:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002b94:	2300      	movs	r3, #0
 8002b96:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b98:	f107 0320 	add.w	r3, r7, #32
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f008 ff0f 	bl	800b9c0 <HAL_RCCEx_PeriphCLKConfig>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002ba8:	f7ff f864 	bl	8001c74 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002bac:	4b19      	ldr	r3, [pc, #100]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb0:	4a18      	ldr	r2, [pc, #96]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002bb2:	f043 0320 	orr.w	r3, r3, #32
 8002bb6:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bb8:	4b16      	ldr	r3, [pc, #88]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbc:	f003 0320 	and.w	r3, r3, #32
 8002bc0:	613b      	str	r3, [r7, #16]
 8002bc2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bc4:	4b13      	ldr	r3, [pc, #76]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc8:	4a12      	ldr	r2, [pc, #72]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002bca:	f043 0304 	orr.w	r3, r3, #4
 8002bce:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bd0:	4b10      	ldr	r3, [pc, #64]	@ (8002c14 <HAL_UART_MspInit+0x17c>)
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	60fb      	str	r3, [r7, #12]
 8002bda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002bdc:	23c0      	movs	r3, #192	@ 0xc0
 8002bde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be2:	2302      	movs	r3, #2
 8002be4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be8:	2300      	movs	r3, #0
 8002bea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002bf4:	2308      	movs	r3, #8
 8002bf6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bfa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4808      	ldr	r0, [pc, #32]	@ (8002c24 <HAL_UART_MspInit+0x18c>)
 8002c02:	f004 fb91 	bl	8007328 <HAL_GPIO_Init>
}
 8002c06:	bf00      	nop
 8002c08:	37b8      	adds	r7, #184	@ 0xb8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	40011000 	.word	0x40011000
 8002c14:	40023800 	.word	0x40023800
 8002c18:	40020400 	.word	0x40020400
 8002c1c:	40020000 	.word	0x40020000
 8002c20:	40011400 	.word	0x40011400
 8002c24:	40020800 	.word	0x40020800

08002c28 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002c2e:	1d3b      	adds	r3, r7, #4
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002c3c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d28 <HAL_FMC_MspInit+0x100>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d16d      	bne.n	8002d20 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002c44:	4b38      	ldr	r3, [pc, #224]	@ (8002d28 <HAL_FMC_MspInit+0x100>)
 8002c46:	2201      	movs	r2, #1
 8002c48:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002c4a:	4b38      	ldr	r3, [pc, #224]	@ (8002d2c <HAL_FMC_MspInit+0x104>)
 8002c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c4e:	4a37      	ldr	r2, [pc, #220]	@ (8002d2c <HAL_FMC_MspInit+0x104>)
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c56:	4b35      	ldr	r3, [pc, #212]	@ (8002d2c <HAL_FMC_MspInit+0x104>)
 8002c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	603b      	str	r3, [r7, #0]
 8002c60:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002c62:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002c66:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c68:	2302      	movs	r3, #2
 8002c6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c70:	2303      	movs	r3, #3
 8002c72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c74:	230c      	movs	r3, #12
 8002c76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c78:	1d3b      	adds	r3, r7, #4
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	482c      	ldr	r0, [pc, #176]	@ (8002d30 <HAL_FMC_MspInit+0x108>)
 8002c7e:	f004 fb53 	bl	8007328 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002c82:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002c86:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c88:	2302      	movs	r3, #2
 8002c8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c90:	2303      	movs	r3, #3
 8002c92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c94:	230c      	movs	r3, #12
 8002c96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c98:	1d3b      	adds	r3, r7, #4
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	4825      	ldr	r0, [pc, #148]	@ (8002d34 <HAL_FMC_MspInit+0x10c>)
 8002c9e:	f004 fb43 	bl	8007328 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002ca2:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002ca6:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cac:	2300      	movs	r3, #0
 8002cae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002cb4:	230c      	movs	r3, #12
 8002cb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cb8:	1d3b      	adds	r3, r7, #4
 8002cba:	4619      	mov	r1, r3
 8002cbc:	481e      	ldr	r0, [pc, #120]	@ (8002d38 <HAL_FMC_MspInit+0x110>)
 8002cbe:	f004 fb33 	bl	8007328 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002cc2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002cc6:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002cd4:	230c      	movs	r3, #12
 8002cd6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002cd8:	1d3b      	adds	r3, r7, #4
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4817      	ldr	r0, [pc, #92]	@ (8002d3c <HAL_FMC_MspInit+0x114>)
 8002cde:	f004 fb23 	bl	8007328 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002ce2:	2328      	movs	r3, #40	@ 0x28
 8002ce4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cea:	2300      	movs	r3, #0
 8002cec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002cf2:	230c      	movs	r3, #12
 8002cf4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002cf6:	1d3b      	adds	r3, r7, #4
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	4811      	ldr	r0, [pc, #68]	@ (8002d40 <HAL_FMC_MspInit+0x118>)
 8002cfc:	f004 fb14 	bl	8007328 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002d00:	2308      	movs	r3, #8
 8002d02:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d04:	2302      	movs	r3, #2
 8002d06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002d10:	230c      	movs	r3, #12
 8002d12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002d14:	1d3b      	adds	r3, r7, #4
 8002d16:	4619      	mov	r1, r3
 8002d18:	480a      	ldr	r0, [pc, #40]	@ (8002d44 <HAL_FMC_MspInit+0x11c>)
 8002d1a:	f004 fb05 	bl	8007328 <HAL_GPIO_Init>
 8002d1e:	e000      	b.n	8002d22 <HAL_FMC_MspInit+0xfa>
    return;
 8002d20:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002d22:	3718      	adds	r7, #24
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	20013020 	.word	0x20013020
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	40021000 	.word	0x40021000
 8002d34:	40021800 	.word	0x40021800
 8002d38:	40020c00 	.word	0x40020c00
 8002d3c:	40021400 	.word	0x40021400
 8002d40:	40021c00 	.word	0x40021c00
 8002d44:	40020800 	.word	0x40020800

08002d48 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002d50:	f7ff ff6a 	bl	8002c28 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002d54:	bf00      	nop
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08a      	sub	sp, #40	@ 0x28
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a62      	ldr	r2, [pc, #392]	@ (8002ef4 <HAL_SAI_MspInit+0x198>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d15c      	bne.n	8002e28 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002d6e:	4b62      	ldr	r3, [pc, #392]	@ (8002ef8 <HAL_SAI_MspInit+0x19c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10b      	bne.n	8002d8e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002d76:	4b61      	ldr	r3, [pc, #388]	@ (8002efc <HAL_SAI_MspInit+0x1a0>)
 8002d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7a:	4a60      	ldr	r2, [pc, #384]	@ (8002efc <HAL_SAI_MspInit+0x1a0>)
 8002d7c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d80:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d82:	4b5e      	ldr	r3, [pc, #376]	@ (8002efc <HAL_SAI_MspInit+0x1a0>)
 8002d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d8a:	613b      	str	r3, [r7, #16]
 8002d8c:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002d8e:	4b5a      	ldr	r3, [pc, #360]	@ (8002ef8 <HAL_SAI_MspInit+0x19c>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	3301      	adds	r3, #1
 8002d94:	4a58      	ldr	r2, [pc, #352]	@ (8002ef8 <HAL_SAI_MspInit+0x19c>)
 8002d96:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002d98:	23f0      	movs	r3, #240	@ 0xf0
 8002d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da0:	2300      	movs	r3, #0
 8002da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da4:	2300      	movs	r3, #0
 8002da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002da8:	230a      	movs	r3, #10
 8002daa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002dac:	f107 0314 	add.w	r3, r7, #20
 8002db0:	4619      	mov	r1, r3
 8002db2:	4853      	ldr	r0, [pc, #332]	@ (8002f00 <HAL_SAI_MspInit+0x1a4>)
 8002db4:	f004 fab8 	bl	8007328 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002db8:	4b52      	ldr	r3, [pc, #328]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002dba:	4a53      	ldr	r2, [pc, #332]	@ (8002f08 <HAL_SAI_MspInit+0x1ac>)
 8002dbc:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002dbe:	4b51      	ldr	r3, [pc, #324]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002dc0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002dc4:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002dc6:	4b4f      	ldr	r3, [pc, #316]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002dc8:	2240      	movs	r2, #64	@ 0x40
 8002dca:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dcc:	4b4d      	ldr	r3, [pc, #308]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002dd2:	4b4c      	ldr	r3, [pc, #304]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002dd4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002dd8:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002dda:	4b4a      	ldr	r3, [pc, #296]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002ddc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002de0:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002de2:	4b48      	ldr	r3, [pc, #288]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002de4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002de8:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002dea:	4b46      	ldr	r3, [pc, #280]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002dec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002df0:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002df2:	4b44      	ldr	r3, [pc, #272]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002df4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002df8:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002dfa:	4b42      	ldr	r3, [pc, #264]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002e00:	4840      	ldr	r0, [pc, #256]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002e02:	f003 f975 	bl	80060f0 <HAL_DMA_Init>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002e0c:	f7fe ff32 	bl	8001c74 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a3c      	ldr	r2, [pc, #240]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002e14:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e16:	4a3b      	ldr	r2, [pc, #236]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a39      	ldr	r2, [pc, #228]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002e20:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002e22:	4a38      	ldr	r2, [pc, #224]	@ (8002f04 <HAL_SAI_MspInit+0x1a8>)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a37      	ldr	r2, [pc, #220]	@ (8002f0c <HAL_SAI_MspInit+0x1b0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d15c      	bne.n	8002eec <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002e32:	4b31      	ldr	r3, [pc, #196]	@ (8002ef8 <HAL_SAI_MspInit+0x19c>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d10b      	bne.n	8002e52 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002e3a:	4b30      	ldr	r3, [pc, #192]	@ (8002efc <HAL_SAI_MspInit+0x1a0>)
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3e:	4a2f      	ldr	r2, [pc, #188]	@ (8002efc <HAL_SAI_MspInit+0x1a0>)
 8002e40:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e44:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e46:	4b2d      	ldr	r3, [pc, #180]	@ (8002efc <HAL_SAI_MspInit+0x1a0>)
 8002e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002e52:	4b29      	ldr	r3, [pc, #164]	@ (8002ef8 <HAL_SAI_MspInit+0x19c>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	3301      	adds	r3, #1
 8002e58:	4a27      	ldr	r2, [pc, #156]	@ (8002ef8 <HAL_SAI_MspInit+0x19c>)
 8002e5a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002e5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e62:	2302      	movs	r3, #2
 8002e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e66:	2300      	movs	r3, #0
 8002e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002e6e:	230a      	movs	r3, #10
 8002e70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002e72:	f107 0314 	add.w	r3, r7, #20
 8002e76:	4619      	mov	r1, r3
 8002e78:	4825      	ldr	r0, [pc, #148]	@ (8002f10 <HAL_SAI_MspInit+0x1b4>)
 8002e7a:	f004 fa55 	bl	8007328 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002e7e:	4b25      	ldr	r3, [pc, #148]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002e80:	4a25      	ldr	r2, [pc, #148]	@ (8002f18 <HAL_SAI_MspInit+0x1bc>)
 8002e82:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002e84:	4b23      	ldr	r3, [pc, #140]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002e86:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002e8a:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e8c:	4b21      	ldr	r3, [pc, #132]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e92:	4b20      	ldr	r3, [pc, #128]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002e98:	4b1e      	ldr	r3, [pc, #120]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002e9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e9e:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ea0:	4b1c      	ldr	r3, [pc, #112]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002ea2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002ea6:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002eaa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002eae:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002eb0:	4b18      	ldr	r3, [pc, #96]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002eb2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002eb6:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002eb8:	4b16      	ldr	r3, [pc, #88]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ebe:	4b15      	ldr	r3, [pc, #84]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002ec4:	4813      	ldr	r0, [pc, #76]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002ec6:	f003 f913 	bl	80060f0 <HAL_DMA_Init>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002ed0:	f7fe fed0 	bl	8001c74 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002ed8:	671a      	str	r2, [r3, #112]	@ 0x70
 8002eda:	4a0e      	ldr	r2, [pc, #56]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a0c      	ldr	r2, [pc, #48]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002ee4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002ee6:	4a0b      	ldr	r2, [pc, #44]	@ (8002f14 <HAL_SAI_MspInit+0x1b8>)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002eec:	bf00      	nop
 8002eee:	3728      	adds	r7, #40	@ 0x28
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40015c04 	.word	0x40015c04
 8002ef8:	20013024 	.word	0x20013024
 8002efc:	40023800 	.word	0x40023800
 8002f00:	40022000 	.word	0x40022000
 8002f04:	20012b10 	.word	0x20012b10
 8002f08:	40026470 	.word	0x40026470
 8002f0c:	40015c24 	.word	0x40015c24
 8002f10:	40021800 	.word	0x40021800
 8002f14:	20012b70 	.word	0x20012b70
 8002f18:	400264a0 	.word	0x400264a0

08002f1c <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a23      	ldr	r2, [pc, #140]	@ (8002fb8 <HAL_SAI_MspDeInit+0x9c>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d11c      	bne.n	8002f68 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 8002f2e:	4b23      	ldr	r3, [pc, #140]	@ (8002fbc <HAL_SAI_MspDeInit+0xa0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	3b01      	subs	r3, #1
 8002f34:	4a21      	ldr	r2, [pc, #132]	@ (8002fbc <HAL_SAI_MspDeInit+0xa0>)
 8002f36:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 8002f38:	4b20      	ldr	r3, [pc, #128]	@ (8002fbc <HAL_SAI_MspDeInit+0xa0>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d105      	bne.n	8002f4c <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 8002f40:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc0 <HAL_SAI_MspDeInit+0xa4>)
 8002f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f44:	4a1e      	ldr	r2, [pc, #120]	@ (8002fc0 <HAL_SAI_MspDeInit+0xa4>)
 8002f46:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f4a:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 8002f4c:	21f0      	movs	r1, #240	@ 0xf0
 8002f4e:	481d      	ldr	r0, [pc, #116]	@ (8002fc4 <HAL_SAI_MspDeInit+0xa8>)
 8002f50:	f004 fb96 	bl	8007680 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f003 f977 	bl	800624c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f62:	4618      	mov	r0, r3
 8002f64:	f003 f972 	bl	800624c <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a16      	ldr	r2, [pc, #88]	@ (8002fc8 <HAL_SAI_MspDeInit+0xac>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d11d      	bne.n	8002fae <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 8002f72:	4b12      	ldr	r3, [pc, #72]	@ (8002fbc <HAL_SAI_MspDeInit+0xa0>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	4a10      	ldr	r2, [pc, #64]	@ (8002fbc <HAL_SAI_MspDeInit+0xa0>)
 8002f7a:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 8002f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002fbc <HAL_SAI_MspDeInit+0xa0>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d105      	bne.n	8002f90 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8002f84:	4b0e      	ldr	r3, [pc, #56]	@ (8002fc0 <HAL_SAI_MspDeInit+0xa4>)
 8002f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f88:	4a0d      	ldr	r2, [pc, #52]	@ (8002fc0 <HAL_SAI_MspDeInit+0xa4>)
 8002f8a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f8e:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8002f90:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f94:	480d      	ldr	r0, [pc, #52]	@ (8002fcc <HAL_SAI_MspDeInit+0xb0>)
 8002f96:	f004 fb73 	bl	8007680 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f003 f954 	bl	800624c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f003 f94f 	bl	800624c <HAL_DMA_DeInit>
    }
}
 8002fae:	bf00      	nop
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40015c04 	.word	0x40015c04
 8002fbc:	20013024 	.word	0x20013024
 8002fc0:	40023800 	.word	0x40023800
 8002fc4:	40022000 	.word	0x40022000
 8002fc8:	40015c24 	.word	0x40015c24
 8002fcc:	40021800 	.word	0x40021800

08002fd0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b08e      	sub	sp, #56	@ 0x38
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002fe0:	4b33      	ldr	r3, [pc, #204]	@ (80030b0 <HAL_InitTick+0xe0>)
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe4:	4a32      	ldr	r2, [pc, #200]	@ (80030b0 <HAL_InitTick+0xe0>)
 8002fe6:	f043 0310 	orr.w	r3, r3, #16
 8002fea:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fec:	4b30      	ldr	r3, [pc, #192]	@ (80030b0 <HAL_InitTick+0xe0>)
 8002fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff0:	f003 0310 	and.w	r3, r3, #16
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ff8:	f107 0210 	add.w	r2, r7, #16
 8002ffc:	f107 0314 	add.w	r3, r7, #20
 8003000:	4611      	mov	r1, r2
 8003002:	4618      	mov	r0, r3
 8003004:	f008 fcaa 	bl	800b95c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800300c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800300e:	2b00      	cmp	r3, #0
 8003010:	d103      	bne.n	800301a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003012:	f008 fc7b 	bl	800b90c <HAL_RCC_GetPCLK1Freq>
 8003016:	6378      	str	r0, [r7, #52]	@ 0x34
 8003018:	e004      	b.n	8003024 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800301a:	f008 fc77 	bl	800b90c <HAL_RCC_GetPCLK1Freq>
 800301e:	4603      	mov	r3, r0
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003026:	4a23      	ldr	r2, [pc, #140]	@ (80030b4 <HAL_InitTick+0xe4>)
 8003028:	fba2 2303 	umull	r2, r3, r2, r3
 800302c:	0c9b      	lsrs	r3, r3, #18
 800302e:	3b01      	subs	r3, #1
 8003030:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003032:	4b21      	ldr	r3, [pc, #132]	@ (80030b8 <HAL_InitTick+0xe8>)
 8003034:	4a21      	ldr	r2, [pc, #132]	@ (80030bc <HAL_InitTick+0xec>)
 8003036:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003038:	4b1f      	ldr	r3, [pc, #124]	@ (80030b8 <HAL_InitTick+0xe8>)
 800303a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800303e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003040:	4a1d      	ldr	r2, [pc, #116]	@ (80030b8 <HAL_InitTick+0xe8>)
 8003042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003044:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003046:	4b1c      	ldr	r3, [pc, #112]	@ (80030b8 <HAL_InitTick+0xe8>)
 8003048:	2200      	movs	r2, #0
 800304a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800304c:	4b1a      	ldr	r3, [pc, #104]	@ (80030b8 <HAL_InitTick+0xe8>)
 800304e:	2200      	movs	r2, #0
 8003050:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003052:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <HAL_InitTick+0xe8>)
 8003054:	2200      	movs	r2, #0
 8003056:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003058:	4817      	ldr	r0, [pc, #92]	@ (80030b8 <HAL_InitTick+0xe8>)
 800305a:	f00b fe14 	bl	800ec86 <HAL_TIM_Base_Init>
 800305e:	4603      	mov	r3, r0
 8003060:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003064:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003068:	2b00      	cmp	r3, #0
 800306a:	d11b      	bne.n	80030a4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800306c:	4812      	ldr	r0, [pc, #72]	@ (80030b8 <HAL_InitTick+0xe8>)
 800306e:	f00b fe61 	bl	800ed34 <HAL_TIM_Base_Start_IT>
 8003072:	4603      	mov	r3, r0
 8003074:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003078:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800307c:	2b00      	cmp	r3, #0
 800307e:	d111      	bne.n	80030a4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003080:	2036      	movs	r0, #54	@ 0x36
 8003082:	f002 fe43 	bl	8005d0c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2b0f      	cmp	r3, #15
 800308a:	d808      	bhi.n	800309e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800308c:	2200      	movs	r2, #0
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	2036      	movs	r0, #54	@ 0x36
 8003092:	f002 fe1f 	bl	8005cd4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003096:	4a0a      	ldr	r2, [pc, #40]	@ (80030c0 <HAL_InitTick+0xf0>)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6013      	str	r3, [r2, #0]
 800309c:	e002      	b.n	80030a4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80030a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3738      	adds	r7, #56	@ 0x38
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40023800 	.word	0x40023800
 80030b4:	431bde83 	.word	0x431bde83
 80030b8:	20013028 	.word	0x20013028
 80030bc:	40001000 	.word	0x40001000
 80030c0:	20012038 	.word	0x20012038

080030c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030c8:	bf00      	nop
 80030ca:	e7fd      	b.n	80030c8 <NMI_Handler+0x4>

080030cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030d0:	bf00      	nop
 80030d2:	e7fd      	b.n	80030d0 <HardFault_Handler+0x4>

080030d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030d8:	bf00      	nop
 80030da:	e7fd      	b.n	80030d8 <MemManage_Handler+0x4>

080030dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030e0:	bf00      	nop
 80030e2:	e7fd      	b.n	80030e0 <BusFault_Handler+0x4>

080030e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030e8:	bf00      	nop
 80030ea:	e7fd      	b.n	80030e8 <UsageFault_Handler+0x4>

080030ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030f0:	bf00      	nop
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
	...

080030fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003100:	4802      	ldr	r0, [pc, #8]	@ (800310c <TIM6_DAC_IRQHandler+0x10>)
 8003102:	f00b fee6 	bl	800eed2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	20013028 	.word	0x20013028

08003110 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8003114:	4802      	ldr	r0, [pc, #8]	@ (8003120 <DMA2_Stream4_IRQHandler+0x10>)
 8003116:	f003 f957 	bl	80063c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20012b10 	.word	0x20012b10

08003124 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8003128:	4802      	ldr	r0, [pc, #8]	@ (8003134 <OTG_FS_IRQHandler+0x10>)
 800312a:	f004 fea3 	bl	8007e74 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	2001b7f0 	.word	0x2001b7f0

08003138 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800313c:	4802      	ldr	r0, [pc, #8]	@ (8003148 <DMA2_Stream6_IRQHandler+0x10>)
 800313e:	f003 f943 	bl	80063c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003142:	bf00      	nop
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20012b70 	.word	0x20012b70

0800314c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003150:	4802      	ldr	r0, [pc, #8]	@ (800315c <LTDC_IRQHandler+0x10>)
 8003152:	f007 fbe1 	bl	800a918 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	200128f4 	.word	0x200128f4

08003160 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003164:	4802      	ldr	r0, [pc, #8]	@ (8003170 <DMA2D_IRQHandler+0x10>)
 8003166:	f003 fbef 	bl	8006948 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800316a:	bf00      	nop
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	2001275c 	.word	0x2001275c

08003174 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b086      	sub	sp, #24
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800317c:	4a14      	ldr	r2, [pc, #80]	@ (80031d0 <_sbrk+0x5c>)
 800317e:	4b15      	ldr	r3, [pc, #84]	@ (80031d4 <_sbrk+0x60>)
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003188:	4b13      	ldr	r3, [pc, #76]	@ (80031d8 <_sbrk+0x64>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d102      	bne.n	8003196 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003190:	4b11      	ldr	r3, [pc, #68]	@ (80031d8 <_sbrk+0x64>)
 8003192:	4a12      	ldr	r2, [pc, #72]	@ (80031dc <_sbrk+0x68>)
 8003194:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003196:	4b10      	ldr	r3, [pc, #64]	@ (80031d8 <_sbrk+0x64>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4413      	add	r3, r2
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d207      	bcs.n	80031b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031a4:	f014 fe42 	bl	8017e2c <__errno>
 80031a8:	4603      	mov	r3, r0
 80031aa:	220c      	movs	r2, #12
 80031ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031b2:	e009      	b.n	80031c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031b4:	4b08      	ldr	r3, [pc, #32]	@ (80031d8 <_sbrk+0x64>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031ba:	4b07      	ldr	r3, [pc, #28]	@ (80031d8 <_sbrk+0x64>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4413      	add	r3, r2
 80031c2:	4a05      	ldr	r2, [pc, #20]	@ (80031d8 <_sbrk+0x64>)
 80031c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031c6:	68fb      	ldr	r3, [r7, #12]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3718      	adds	r7, #24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	20010000 	.word	0x20010000
 80031d4:	00000400 	.word	0x00000400
 80031d8:	20013074 	.word	0x20013074
 80031dc:	20000000 	.word	0x20000000

080031e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031e4:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <SystemInit+0x20>)
 80031e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ea:	4a05      	ldr	r2, [pc, #20]	@ (8003200 <SystemInit+0x20>)
 80031ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031f4:	bf00      	nop
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	e000ed00 	.word	0xe000ed00

08003204 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003204:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800323c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003208:	f7ff ffea 	bl	80031e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800320c:	480c      	ldr	r0, [pc, #48]	@ (8003240 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800320e:	490d      	ldr	r1, [pc, #52]	@ (8003244 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003210:	4a0d      	ldr	r2, [pc, #52]	@ (8003248 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003212:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003214:	e002      	b.n	800321c <LoopCopyDataInit>

08003216 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003216:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003218:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800321a:	3304      	adds	r3, #4

0800321c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800321c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800321e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003220:	d3f9      	bcc.n	8003216 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003222:	4a0a      	ldr	r2, [pc, #40]	@ (800324c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003224:	4c0a      	ldr	r4, [pc, #40]	@ (8003250 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003226:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003228:	e001      	b.n	800322e <LoopFillZerobss>

0800322a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800322a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800322c:	3204      	adds	r2, #4

0800322e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800322e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003230:	d3fb      	bcc.n	800322a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003232:	f014 fe01 	bl	8017e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003236:	f7fd fa05 	bl	8000644 <main>
  bx  lr    
 800323a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800323c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003240:	20012000 	.word	0x20012000
  ldr r1, =_edata
 8003244:	200120b4 	.word	0x200120b4
  ldr r2, =_sidata
 8003248:	0801800c 	.word	0x0801800c
  ldr r2, =_sbss
 800324c:	200121f4 	.word	0x200121f4
  ldr r4, =_ebss
 8003250:	2001bd18 	.word	0x2001bd18

08003254 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003254:	e7fe      	b.n	8003254 <ADC_IRQHandler>
	...

08003258 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	607b      	str	r3, [r7, #4]
 8003260:	4603      	mov	r3, r0
 8003262:	81fb      	strh	r3, [r7, #14]
 8003264:	460b      	mov	r3, r1
 8003266:	81bb      	strh	r3, [r7, #12]
 8003268:	4613      	mov	r3, r2
 800326a:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8003270:	89bb      	ldrh	r3, [r7, #12]
 8003272:	b2db      	uxtb	r3, r3
 8003274:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8003276:	89bb      	ldrh	r3, [r7, #12]
 8003278:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800327c:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 800327e:	2300      	movs	r3, #0
 8003280:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003282:	f001 fc71 	bl	8004b68 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8003286:	89fb      	ldrh	r3, [r7, #14]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2203      	movs	r2, #3
 800328c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003290:	4618      	mov	r0, r3
 8003292:	f001 fafb 	bl	800488c <CODEC_IO_Write>
 8003296:	4603      	mov	r3, r0
 8003298:	461a      	mov	r2, r3
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	4413      	add	r3, r2
 800329e:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 80032a0:	89fb      	ldrh	r3, [r7, #14]
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2200      	movs	r2, #0
 80032a6:	f640 0117 	movw	r1, #2071	@ 0x817
 80032aa:	4618      	mov	r0, r3
 80032ac:	f001 faee 	bl	800488c <CODEC_IO_Write>
 80032b0:	4603      	mov	r3, r0
 80032b2:	461a      	mov	r2, r3
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	4413      	add	r3, r2
 80032b8:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 80032ba:	89fb      	ldrh	r3, [r7, #14]
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2200      	movs	r2, #0
 80032c0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80032c4:	4618      	mov	r0, r3
 80032c6:	f001 fae1 	bl	800488c <CODEC_IO_Write>
 80032ca:	4603      	mov	r3, r0
 80032cc:	461a      	mov	r2, r3
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	4413      	add	r3, r2
 80032d2:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 80032d4:	89fb      	ldrh	r3, [r7, #14]
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	226c      	movs	r2, #108	@ 0x6c
 80032da:	2139      	movs	r1, #57	@ 0x39
 80032dc:	4618      	mov	r0, r3
 80032de:	f001 fad5 	bl	800488c <CODEC_IO_Write>
 80032e2:	4603      	mov	r3, r0
 80032e4:	461a      	mov	r2, r3
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	4413      	add	r3, r2
 80032ea:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 80032ec:	8afb      	ldrh	r3, [r7, #22]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00c      	beq.n	800330c <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 80032f2:	89fb      	ldrh	r3, [r7, #14]
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2213      	movs	r2, #19
 80032f8:	2101      	movs	r1, #1
 80032fa:	4618      	mov	r0, r3
 80032fc:	f001 fac6 	bl	800488c <CODEC_IO_Write>
 8003300:	4603      	mov	r3, r0
 8003302:	461a      	mov	r2, r3
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	4413      	add	r3, r2
 8003308:	61fb      	str	r3, [r7, #28]
 800330a:	e00b      	b.n	8003324 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 800330c:	89fb      	ldrh	r3, [r7, #14]
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2203      	movs	r2, #3
 8003312:	2101      	movs	r1, #1
 8003314:	4618      	mov	r0, r3
 8003316:	f001 fab9 	bl	800488c <CODEC_IO_Write>
 800331a:	4603      	mov	r3, r0
 800331c:	461a      	mov	r2, r3
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	4413      	add	r3, r2
 8003322:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8003324:	2032      	movs	r0, #50	@ 0x32
 8003326:	f001 fc87 	bl	8004c38 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 800332a:	8b3b      	ldrh	r3, [r7, #24]
 800332c:	2b00      	cmp	r3, #0
 800332e:	f000 815f 	beq.w	80035f0 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8003332:	4bae      	ldr	r3, [pc, #696]	@ (80035ec <wm8994_Init+0x394>)
 8003334:	2201      	movs	r2, #1
 8003336:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8003338:	8b3b      	ldrh	r3, [r7, #24]
 800333a:	2b03      	cmp	r3, #3
 800333c:	f000 808c 	beq.w	8003458 <wm8994_Init+0x200>
 8003340:	2b03      	cmp	r3, #3
 8003342:	f300 8111 	bgt.w	8003568 <wm8994_Init+0x310>
 8003346:	2b01      	cmp	r3, #1
 8003348:	d002      	beq.n	8003350 <wm8994_Init+0xf8>
 800334a:	2b02      	cmp	r3, #2
 800334c:	d042      	beq.n	80033d4 <wm8994_Init+0x17c>
 800334e:	e10b      	b.n	8003568 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003350:	89fb      	ldrh	r3, [r7, #14]
 8003352:	b2db      	uxtb	r3, r3
 8003354:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8003358:	2105      	movs	r1, #5
 800335a:	4618      	mov	r0, r3
 800335c:	f001 fa96 	bl	800488c <CODEC_IO_Write>
 8003360:	4603      	mov	r3, r0
 8003362:	461a      	mov	r2, r3
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	4413      	add	r3, r2
 8003368:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800336a:	89fb      	ldrh	r3, [r7, #14]
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2200      	movs	r2, #0
 8003370:	f240 6101 	movw	r1, #1537	@ 0x601
 8003374:	4618      	mov	r0, r3
 8003376:	f001 fa89 	bl	800488c <CODEC_IO_Write>
 800337a:	4603      	mov	r3, r0
 800337c:	461a      	mov	r2, r3
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	4413      	add	r3, r2
 8003382:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003384:	89fb      	ldrh	r3, [r7, #14]
 8003386:	b2db      	uxtb	r3, r3
 8003388:	2200      	movs	r2, #0
 800338a:	f240 6102 	movw	r1, #1538	@ 0x602
 800338e:	4618      	mov	r0, r3
 8003390:	f001 fa7c 	bl	800488c <CODEC_IO_Write>
 8003394:	4603      	mov	r3, r0
 8003396:	461a      	mov	r2, r3
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	4413      	add	r3, r2
 800339c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800339e:	89fb      	ldrh	r3, [r7, #14]
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2202      	movs	r2, #2
 80033a4:	f240 6104 	movw	r1, #1540	@ 0x604
 80033a8:	4618      	mov	r0, r3
 80033aa:	f001 fa6f 	bl	800488c <CODEC_IO_Write>
 80033ae:	4603      	mov	r3, r0
 80033b0:	461a      	mov	r2, r3
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	4413      	add	r3, r2
 80033b6:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80033b8:	89fb      	ldrh	r3, [r7, #14]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2202      	movs	r2, #2
 80033be:	f240 6105 	movw	r1, #1541	@ 0x605
 80033c2:	4618      	mov	r0, r3
 80033c4:	f001 fa62 	bl	800488c <CODEC_IO_Write>
 80033c8:	4603      	mov	r3, r0
 80033ca:	461a      	mov	r2, r3
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	4413      	add	r3, r2
 80033d0:	61fb      	str	r3, [r7, #28]
      break;
 80033d2:	e110      	b.n	80035f6 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80033d4:	89fb      	ldrh	r3, [r7, #14]
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	f240 3203 	movw	r2, #771	@ 0x303
 80033dc:	2105      	movs	r1, #5
 80033de:	4618      	mov	r0, r3
 80033e0:	f001 fa54 	bl	800488c <CODEC_IO_Write>
 80033e4:	4603      	mov	r3, r0
 80033e6:	461a      	mov	r2, r3
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	4413      	add	r3, r2
 80033ec:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80033ee:	89fb      	ldrh	r3, [r7, #14]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2201      	movs	r2, #1
 80033f4:	f240 6101 	movw	r1, #1537	@ 0x601
 80033f8:	4618      	mov	r0, r3
 80033fa:	f001 fa47 	bl	800488c <CODEC_IO_Write>
 80033fe:	4603      	mov	r3, r0
 8003400:	461a      	mov	r2, r3
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	4413      	add	r3, r2
 8003406:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003408:	89fb      	ldrh	r3, [r7, #14]
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2201      	movs	r2, #1
 800340e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003412:	4618      	mov	r0, r3
 8003414:	f001 fa3a 	bl	800488c <CODEC_IO_Write>
 8003418:	4603      	mov	r3, r0
 800341a:	461a      	mov	r2, r3
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	4413      	add	r3, r2
 8003420:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003422:	89fb      	ldrh	r3, [r7, #14]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2200      	movs	r2, #0
 8003428:	f240 6104 	movw	r1, #1540	@ 0x604
 800342c:	4618      	mov	r0, r3
 800342e:	f001 fa2d 	bl	800488c <CODEC_IO_Write>
 8003432:	4603      	mov	r3, r0
 8003434:	461a      	mov	r2, r3
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	4413      	add	r3, r2
 800343a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800343c:	89fb      	ldrh	r3, [r7, #14]
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2200      	movs	r2, #0
 8003442:	f240 6105 	movw	r1, #1541	@ 0x605
 8003446:	4618      	mov	r0, r3
 8003448:	f001 fa20 	bl	800488c <CODEC_IO_Write>
 800344c:	4603      	mov	r3, r0
 800344e:	461a      	mov	r2, r3
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	4413      	add	r3, r2
 8003454:	61fb      	str	r3, [r7, #28]
      break;
 8003456:	e0ce      	b.n	80035f6 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003458:	8afb      	ldrh	r3, [r7, #22]
 800345a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800345e:	d141      	bne.n	80034e4 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003460:	89fb      	ldrh	r3, [r7, #14]
 8003462:	b2db      	uxtb	r3, r3
 8003464:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003468:	2105      	movs	r1, #5
 800346a:	4618      	mov	r0, r3
 800346c:	f001 fa0e 	bl	800488c <CODEC_IO_Write>
 8003470:	4603      	mov	r3, r0
 8003472:	461a      	mov	r2, r3
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	4413      	add	r3, r2
 8003478:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 800347a:	89fb      	ldrh	r3, [r7, #14]
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2203      	movs	r2, #3
 8003480:	f240 6101 	movw	r1, #1537	@ 0x601
 8003484:	4618      	mov	r0, r3
 8003486:	f001 fa01 	bl	800488c <CODEC_IO_Write>
 800348a:	4603      	mov	r3, r0
 800348c:	461a      	mov	r2, r3
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	4413      	add	r3, r2
 8003492:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8003494:	89fb      	ldrh	r3, [r7, #14]
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2203      	movs	r2, #3
 800349a:	f240 6102 	movw	r1, #1538	@ 0x602
 800349e:	4618      	mov	r0, r3
 80034a0:	f001 f9f4 	bl	800488c <CODEC_IO_Write>
 80034a4:	4603      	mov	r3, r0
 80034a6:	461a      	mov	r2, r3
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	4413      	add	r3, r2
 80034ac:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 80034ae:	89fb      	ldrh	r3, [r7, #14]
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2203      	movs	r2, #3
 80034b4:	f240 6104 	movw	r1, #1540	@ 0x604
 80034b8:	4618      	mov	r0, r3
 80034ba:	f001 f9e7 	bl	800488c <CODEC_IO_Write>
 80034be:	4603      	mov	r3, r0
 80034c0:	461a      	mov	r2, r3
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	4413      	add	r3, r2
 80034c6:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 80034c8:	89fb      	ldrh	r3, [r7, #14]
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	2203      	movs	r2, #3
 80034ce:	f240 6105 	movw	r1, #1541	@ 0x605
 80034d2:	4618      	mov	r0, r3
 80034d4:	f001 f9da 	bl	800488c <CODEC_IO_Write>
 80034d8:	4603      	mov	r3, r0
 80034da:	461a      	mov	r2, r3
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	4413      	add	r3, r2
 80034e0:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 80034e2:	e088      	b.n	80035f6 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80034e4:	89fb      	ldrh	r3, [r7, #14]
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80034ec:	2105      	movs	r1, #5
 80034ee:	4618      	mov	r0, r3
 80034f0:	f001 f9cc 	bl	800488c <CODEC_IO_Write>
 80034f4:	4603      	mov	r3, r0
 80034f6:	461a      	mov	r2, r3
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	4413      	add	r3, r2
 80034fc:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80034fe:	89fb      	ldrh	r3, [r7, #14]
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2201      	movs	r2, #1
 8003504:	f240 6101 	movw	r1, #1537	@ 0x601
 8003508:	4618      	mov	r0, r3
 800350a:	f001 f9bf 	bl	800488c <CODEC_IO_Write>
 800350e:	4603      	mov	r3, r0
 8003510:	461a      	mov	r2, r3
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	4413      	add	r3, r2
 8003516:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003518:	89fb      	ldrh	r3, [r7, #14]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	2201      	movs	r2, #1
 800351e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003522:	4618      	mov	r0, r3
 8003524:	f001 f9b2 	bl	800488c <CODEC_IO_Write>
 8003528:	4603      	mov	r3, r0
 800352a:	461a      	mov	r2, r3
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	4413      	add	r3, r2
 8003530:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003532:	89fb      	ldrh	r3, [r7, #14]
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2202      	movs	r2, #2
 8003538:	f240 6104 	movw	r1, #1540	@ 0x604
 800353c:	4618      	mov	r0, r3
 800353e:	f001 f9a5 	bl	800488c <CODEC_IO_Write>
 8003542:	4603      	mov	r3, r0
 8003544:	461a      	mov	r2, r3
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	4413      	add	r3, r2
 800354a:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 800354c:	89fb      	ldrh	r3, [r7, #14]
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2202      	movs	r2, #2
 8003552:	f240 6105 	movw	r1, #1541	@ 0x605
 8003556:	4618      	mov	r0, r3
 8003558:	f001 f998 	bl	800488c <CODEC_IO_Write>
 800355c:	4603      	mov	r3, r0
 800355e:	461a      	mov	r2, r3
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	4413      	add	r3, r2
 8003564:	61fb      	str	r3, [r7, #28]
      break;
 8003566:	e046      	b.n	80035f6 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003568:	89fb      	ldrh	r3, [r7, #14]
 800356a:	b2db      	uxtb	r3, r3
 800356c:	f240 3203 	movw	r2, #771	@ 0x303
 8003570:	2105      	movs	r1, #5
 8003572:	4618      	mov	r0, r3
 8003574:	f001 f98a 	bl	800488c <CODEC_IO_Write>
 8003578:	4603      	mov	r3, r0
 800357a:	461a      	mov	r2, r3
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	4413      	add	r3, r2
 8003580:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003582:	89fb      	ldrh	r3, [r7, #14]
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2201      	movs	r2, #1
 8003588:	f240 6101 	movw	r1, #1537	@ 0x601
 800358c:	4618      	mov	r0, r3
 800358e:	f001 f97d 	bl	800488c <CODEC_IO_Write>
 8003592:	4603      	mov	r3, r0
 8003594:	461a      	mov	r2, r3
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	4413      	add	r3, r2
 800359a:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800359c:	89fb      	ldrh	r3, [r7, #14]
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2201      	movs	r2, #1
 80035a2:	f240 6102 	movw	r1, #1538	@ 0x602
 80035a6:	4618      	mov	r0, r3
 80035a8:	f001 f970 	bl	800488c <CODEC_IO_Write>
 80035ac:	4603      	mov	r3, r0
 80035ae:	461a      	mov	r2, r3
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	4413      	add	r3, r2
 80035b4:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80035b6:	89fb      	ldrh	r3, [r7, #14]
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2200      	movs	r2, #0
 80035bc:	f240 6104 	movw	r1, #1540	@ 0x604
 80035c0:	4618      	mov	r0, r3
 80035c2:	f001 f963 	bl	800488c <CODEC_IO_Write>
 80035c6:	4603      	mov	r3, r0
 80035c8:	461a      	mov	r2, r3
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	4413      	add	r3, r2
 80035ce:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80035d0:	89fb      	ldrh	r3, [r7, #14]
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2200      	movs	r2, #0
 80035d6:	f240 6105 	movw	r1, #1541	@ 0x605
 80035da:	4618      	mov	r0, r3
 80035dc:	f001 f956 	bl	800488c <CODEC_IO_Write>
 80035e0:	4603      	mov	r3, r0
 80035e2:	461a      	mov	r2, r3
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	4413      	add	r3, r2
 80035e8:	61fb      	str	r3, [r7, #28]
      break;
 80035ea:	e004      	b.n	80035f6 <wm8994_Init+0x39e>
 80035ec:	20013078 	.word	0x20013078
    }
  }
  else
  {
    outputEnabled = 0;
 80035f0:	4b99      	ldr	r3, [pc, #612]	@ (8003858 <wm8994_Init+0x600>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 80035f6:	8afb      	ldrh	r3, [r7, #22]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 81ab 	beq.w	8003954 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 80035fe:	4b97      	ldr	r3, [pc, #604]	@ (800385c <wm8994_Init+0x604>)
 8003600:	2201      	movs	r2, #1
 8003602:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8003604:	8afb      	ldrh	r3, [r7, #22]
 8003606:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800360a:	f000 8129 	beq.w	8003860 <wm8994_Init+0x608>
 800360e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003612:	f300 819b 	bgt.w	800394c <wm8994_Init+0x6f4>
 8003616:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800361a:	d05a      	beq.n	80036d2 <wm8994_Init+0x47a>
 800361c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003620:	f300 8194 	bgt.w	800394c <wm8994_Init+0x6f4>
 8003624:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003628:	f000 80c6 	beq.w	80037b8 <wm8994_Init+0x560>
 800362c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003630:	f040 818c 	bne.w	800394c <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8003634:	89fb      	ldrh	r3, [r7, #14]
 8003636:	b2db      	uxtb	r3, r3
 8003638:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 800363c:	2104      	movs	r1, #4
 800363e:	4618      	mov	r0, r3
 8003640:	f001 f924 	bl	800488c <CODEC_IO_Write>
 8003644:	4603      	mov	r3, r0
 8003646:	461a      	mov	r2, r3
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	4413      	add	r3, r2
 800364c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800364e:	89fb      	ldrh	r3, [r7, #14]
 8003650:	b2db      	uxtb	r3, r3
 8003652:	22db      	movs	r2, #219	@ 0xdb
 8003654:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003658:	4618      	mov	r0, r3
 800365a:	f001 f917 	bl	800488c <CODEC_IO_Write>
 800365e:	4603      	mov	r3, r0
 8003660:	461a      	mov	r2, r3
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	4413      	add	r3, r2
 8003666:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 8003668:	89fb      	ldrh	r3, [r7, #14]
 800366a:	b2db      	uxtb	r3, r3
 800366c:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8003670:	2102      	movs	r1, #2
 8003672:	4618      	mov	r0, r3
 8003674:	f001 f90a 	bl	800488c <CODEC_IO_Write>
 8003678:	4603      	mov	r3, r0
 800367a:	461a      	mov	r2, r3
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	4413      	add	r3, r2
 8003680:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003682:	89fb      	ldrh	r3, [r7, #14]
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2202      	movs	r2, #2
 8003688:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800368c:	4618      	mov	r0, r3
 800368e:	f001 f8fd 	bl	800488c <CODEC_IO_Write>
 8003692:	4603      	mov	r3, r0
 8003694:	461a      	mov	r2, r3
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	4413      	add	r3, r2
 800369a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 800369c:	89fb      	ldrh	r3, [r7, #14]
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2202      	movs	r2, #2
 80036a2:	f240 6109 	movw	r1, #1545	@ 0x609
 80036a6:	4618      	mov	r0, r3
 80036a8:	f001 f8f0 	bl	800488c <CODEC_IO_Write>
 80036ac:	4603      	mov	r3, r0
 80036ae:	461a      	mov	r2, r3
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	4413      	add	r3, r2
 80036b4:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 80036b6:	89fb      	ldrh	r3, [r7, #14]
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	220e      	movs	r2, #14
 80036bc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80036c0:	4618      	mov	r0, r3
 80036c2:	f001 f8e3 	bl	800488c <CODEC_IO_Write>
 80036c6:	4603      	mov	r3, r0
 80036c8:	461a      	mov	r2, r3
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	4413      	add	r3, r2
 80036ce:	61fb      	str	r3, [r7, #28]
      break;
 80036d0:	e143      	b.n	800395a <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 80036d2:	89fb      	ldrh	r3, [r7, #14]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2211      	movs	r2, #17
 80036d8:	2128      	movs	r1, #40	@ 0x28
 80036da:	4618      	mov	r0, r3
 80036dc:	f001 f8d6 	bl	800488c <CODEC_IO_Write>
 80036e0:	4603      	mov	r3, r0
 80036e2:	461a      	mov	r2, r3
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	4413      	add	r3, r2
 80036e8:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 80036ea:	89fb      	ldrh	r3, [r7, #14]
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2235      	movs	r2, #53	@ 0x35
 80036f0:	2129      	movs	r1, #41	@ 0x29
 80036f2:	4618      	mov	r0, r3
 80036f4:	f001 f8ca 	bl	800488c <CODEC_IO_Write>
 80036f8:	4603      	mov	r3, r0
 80036fa:	461a      	mov	r2, r3
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	4413      	add	r3, r2
 8003700:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8003702:	89fb      	ldrh	r3, [r7, #14]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2235      	movs	r2, #53	@ 0x35
 8003708:	212a      	movs	r1, #42	@ 0x2a
 800370a:	4618      	mov	r0, r3
 800370c:	f001 f8be 	bl	800488c <CODEC_IO_Write>
 8003710:	4603      	mov	r3, r0
 8003712:	461a      	mov	r2, r3
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	4413      	add	r3, r2
 8003718:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 800371a:	89fb      	ldrh	r3, [r7, #14]
 800371c:	b2db      	uxtb	r3, r3
 800371e:	f240 3203 	movw	r2, #771	@ 0x303
 8003722:	2104      	movs	r1, #4
 8003724:	4618      	mov	r0, r3
 8003726:	f001 f8b1 	bl	800488c <CODEC_IO_Write>
 800372a:	4603      	mov	r3, r0
 800372c:	461a      	mov	r2, r3
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	4413      	add	r3, r2
 8003732:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003734:	89fb      	ldrh	r3, [r7, #14]
 8003736:	b2db      	uxtb	r3, r3
 8003738:	22db      	movs	r2, #219	@ 0xdb
 800373a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800373e:	4618      	mov	r0, r3
 8003740:	f001 f8a4 	bl	800488c <CODEC_IO_Write>
 8003744:	4603      	mov	r3, r0
 8003746:	461a      	mov	r2, r3
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	4413      	add	r3, r2
 800374c:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 800374e:	89fb      	ldrh	r3, [r7, #14]
 8003750:	b2db      	uxtb	r3, r3
 8003752:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003756:	2102      	movs	r1, #2
 8003758:	4618      	mov	r0, r3
 800375a:	f001 f897 	bl	800488c <CODEC_IO_Write>
 800375e:	4603      	mov	r3, r0
 8003760:	461a      	mov	r2, r3
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	4413      	add	r3, r2
 8003766:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003768:	89fb      	ldrh	r3, [r7, #14]
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2202      	movs	r2, #2
 800376e:	f240 6106 	movw	r1, #1542	@ 0x606
 8003772:	4618      	mov	r0, r3
 8003774:	f001 f88a 	bl	800488c <CODEC_IO_Write>
 8003778:	4603      	mov	r3, r0
 800377a:	461a      	mov	r2, r3
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	4413      	add	r3, r2
 8003780:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003782:	89fb      	ldrh	r3, [r7, #14]
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2202      	movs	r2, #2
 8003788:	f240 6107 	movw	r1, #1543	@ 0x607
 800378c:	4618      	mov	r0, r3
 800378e:	f001 f87d 	bl	800488c <CODEC_IO_Write>
 8003792:	4603      	mov	r3, r0
 8003794:	461a      	mov	r2, r3
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	4413      	add	r3, r2
 800379a:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800379c:	89fb      	ldrh	r3, [r7, #14]
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	220d      	movs	r2, #13
 80037a2:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80037a6:	4618      	mov	r0, r3
 80037a8:	f001 f870 	bl	800488c <CODEC_IO_Write>
 80037ac:	4603      	mov	r3, r0
 80037ae:	461a      	mov	r2, r3
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	4413      	add	r3, r2
 80037b4:	61fb      	str	r3, [r7, #28]
      break;
 80037b6:	e0d0      	b.n	800395a <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 80037b8:	89fb      	ldrh	r3, [r7, #14]
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 80037c0:	2104      	movs	r1, #4
 80037c2:	4618      	mov	r0, r3
 80037c4:	f001 f862 	bl	800488c <CODEC_IO_Write>
 80037c8:	4603      	mov	r3, r0
 80037ca:	461a      	mov	r2, r3
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	4413      	add	r3, r2
 80037d0:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80037d2:	89fb      	ldrh	r3, [r7, #14]
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	22db      	movs	r2, #219	@ 0xdb
 80037d8:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80037dc:	4618      	mov	r0, r3
 80037de:	f001 f855 	bl	800488c <CODEC_IO_Write>
 80037e2:	4603      	mov	r3, r0
 80037e4:	461a      	mov	r2, r3
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	4413      	add	r3, r2
 80037ea:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80037ec:	89fb      	ldrh	r3, [r7, #14]
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	f246 3250 	movw	r2, #25424	@ 0x6350
 80037f4:	2102      	movs	r1, #2
 80037f6:	4618      	mov	r0, r3
 80037f8:	f001 f848 	bl	800488c <CODEC_IO_Write>
 80037fc:	4603      	mov	r3, r0
 80037fe:	461a      	mov	r2, r3
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	4413      	add	r3, r2
 8003804:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003806:	89fb      	ldrh	r3, [r7, #14]
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2202      	movs	r2, #2
 800380c:	f240 6106 	movw	r1, #1542	@ 0x606
 8003810:	4618      	mov	r0, r3
 8003812:	f001 f83b 	bl	800488c <CODEC_IO_Write>
 8003816:	4603      	mov	r3, r0
 8003818:	461a      	mov	r2, r3
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	4413      	add	r3, r2
 800381e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003820:	89fb      	ldrh	r3, [r7, #14]
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2202      	movs	r2, #2
 8003826:	f240 6107 	movw	r1, #1543	@ 0x607
 800382a:	4618      	mov	r0, r3
 800382c:	f001 f82e 	bl	800488c <CODEC_IO_Write>
 8003830:	4603      	mov	r3, r0
 8003832:	461a      	mov	r2, r3
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	4413      	add	r3, r2
 8003838:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800383a:	89fb      	ldrh	r3, [r7, #14]
 800383c:	b2db      	uxtb	r3, r3
 800383e:	220d      	movs	r2, #13
 8003840:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003844:	4618      	mov	r0, r3
 8003846:	f001 f821 	bl	800488c <CODEC_IO_Write>
 800384a:	4603      	mov	r3, r0
 800384c:	461a      	mov	r2, r3
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	4413      	add	r3, r2
 8003852:	61fb      	str	r3, [r7, #28]
      break; 
 8003854:	e081      	b.n	800395a <wm8994_Init+0x702>
 8003856:	bf00      	nop
 8003858:	20013078 	.word	0x20013078
 800385c:	2001307c 	.word	0x2001307c
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8003860:	89fb      	ldrh	r3, [r7, #14]
 8003862:	b2db      	uxtb	r3, r3
 8003864:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8003868:	2104      	movs	r1, #4
 800386a:	4618      	mov	r0, r3
 800386c:	f001 f80e 	bl	800488c <CODEC_IO_Write>
 8003870:	4603      	mov	r3, r0
 8003872:	461a      	mov	r2, r3
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	4413      	add	r3, r2
 8003878:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800387a:	89fb      	ldrh	r3, [r7, #14]
 800387c:	b2db      	uxtb	r3, r3
 800387e:	22db      	movs	r2, #219	@ 0xdb
 8003880:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003884:	4618      	mov	r0, r3
 8003886:	f001 f801 	bl	800488c <CODEC_IO_Write>
 800388a:	4603      	mov	r3, r0
 800388c:	461a      	mov	r2, r3
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	4413      	add	r3, r2
 8003892:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003894:	89fb      	ldrh	r3, [r7, #14]
 8003896:	b2db      	uxtb	r3, r3
 8003898:	22db      	movs	r2, #219	@ 0xdb
 800389a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800389e:	4618      	mov	r0, r3
 80038a0:	f000 fff4 	bl	800488c <CODEC_IO_Write>
 80038a4:	4603      	mov	r3, r0
 80038a6:	461a      	mov	r2, r3
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	4413      	add	r3, r2
 80038ac:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 80038ae:	89fb      	ldrh	r3, [r7, #14]
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 80038b6:	2102      	movs	r1, #2
 80038b8:	4618      	mov	r0, r3
 80038ba:	f000 ffe7 	bl	800488c <CODEC_IO_Write>
 80038be:	4603      	mov	r3, r0
 80038c0:	461a      	mov	r2, r3
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	4413      	add	r3, r2
 80038c6:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80038c8:	89fb      	ldrh	r3, [r7, #14]
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2202      	movs	r2, #2
 80038ce:	f240 6106 	movw	r1, #1542	@ 0x606
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 ffda 	bl	800488c <CODEC_IO_Write>
 80038d8:	4603      	mov	r3, r0
 80038da:	461a      	mov	r2, r3
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	4413      	add	r3, r2
 80038e0:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80038e2:	89fb      	ldrh	r3, [r7, #14]
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2202      	movs	r2, #2
 80038e8:	f240 6107 	movw	r1, #1543	@ 0x607
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 ffcd 	bl	800488c <CODEC_IO_Write>
 80038f2:	4603      	mov	r3, r0
 80038f4:	461a      	mov	r2, r3
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	4413      	add	r3, r2
 80038fa:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80038fc:	89fb      	ldrh	r3, [r7, #14]
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	2202      	movs	r2, #2
 8003902:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003906:	4618      	mov	r0, r3
 8003908:	f000 ffc0 	bl	800488c <CODEC_IO_Write>
 800390c:	4603      	mov	r3, r0
 800390e:	461a      	mov	r2, r3
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	4413      	add	r3, r2
 8003914:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003916:	89fb      	ldrh	r3, [r7, #14]
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2202      	movs	r2, #2
 800391c:	f240 6109 	movw	r1, #1545	@ 0x609
 8003920:	4618      	mov	r0, r3
 8003922:	f000 ffb3 	bl	800488c <CODEC_IO_Write>
 8003926:	4603      	mov	r3, r0
 8003928:	461a      	mov	r2, r3
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	4413      	add	r3, r2
 800392e:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003930:	89fb      	ldrh	r3, [r7, #14]
 8003932:	b2db      	uxtb	r3, r3
 8003934:	220d      	movs	r2, #13
 8003936:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800393a:	4618      	mov	r0, r3
 800393c:	f000 ffa6 	bl	800488c <CODEC_IO_Write>
 8003940:	4603      	mov	r3, r0
 8003942:	461a      	mov	r2, r3
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	4413      	add	r3, r2
 8003948:	61fb      	str	r3, [r7, #28]
      break;    
 800394a:	e006      	b.n	800395a <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	3301      	adds	r3, #1
 8003950:	61fb      	str	r3, [r7, #28]
      break;
 8003952:	e002      	b.n	800395a <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8003954:	4ba4      	ldr	r3, [pc, #656]	@ (8003be8 <wm8994_Init+0x990>)
 8003956:	2200      	movs	r2, #0
 8003958:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4aa3      	ldr	r2, [pc, #652]	@ (8003bec <wm8994_Init+0x994>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d079      	beq.n	8003a56 <wm8994_Init+0x7fe>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4aa1      	ldr	r2, [pc, #644]	@ (8003bec <wm8994_Init+0x994>)
 8003966:	4293      	cmp	r3, r2
 8003968:	f200 80ad 	bhi.w	8003ac6 <wm8994_Init+0x86e>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003972:	4293      	cmp	r3, r2
 8003974:	d061      	beq.n	8003a3a <wm8994_Init+0x7e2>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800397c:	4293      	cmp	r3, r2
 800397e:	f200 80a2 	bhi.w	8003ac6 <wm8994_Init+0x86e>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003988:	4293      	cmp	r3, r2
 800398a:	f000 808e 	beq.w	8003aaa <wm8994_Init+0x852>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003994:	4293      	cmp	r3, r2
 8003996:	f200 8096 	bhi.w	8003ac6 <wm8994_Init+0x86e>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80039a0:	d03d      	beq.n	8003a1e <wm8994_Init+0x7c6>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80039a8:	f200 808d 	bhi.w	8003ac6 <wm8994_Init+0x86e>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f245 6222 	movw	r2, #22050	@ 0x5622
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d06b      	beq.n	8003a8e <wm8994_Init+0x836>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f245 6222 	movw	r2, #22050	@ 0x5622
 80039bc:	4293      	cmp	r3, r2
 80039be:	f200 8082 	bhi.w	8003ac6 <wm8994_Init+0x86e>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80039c8:	d01b      	beq.n	8003a02 <wm8994_Init+0x7aa>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80039d0:	d879      	bhi.n	8003ac6 <wm8994_Init+0x86e>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80039d8:	d005      	beq.n	80039e6 <wm8994_Init+0x78e>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d046      	beq.n	8003a72 <wm8994_Init+0x81a>
 80039e4:	e06f      	b.n	8003ac6 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80039e6:	89fb      	ldrh	r3, [r7, #14]
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	2203      	movs	r2, #3
 80039ec:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 ff4b 	bl	800488c <CODEC_IO_Write>
 80039f6:	4603      	mov	r3, r0
 80039f8:	461a      	mov	r2, r3
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	4413      	add	r3, r2
 80039fe:	61fb      	str	r3, [r7, #28]
    break;
 8003a00:	e06f      	b.n	8003ae2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003a02:	89fb      	ldrh	r3, [r7, #14]
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2233      	movs	r2, #51	@ 0x33
 8003a08:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f000 ff3d 	bl	800488c <CODEC_IO_Write>
 8003a12:	4603      	mov	r3, r0
 8003a14:	461a      	mov	r2, r3
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	4413      	add	r3, r2
 8003a1a:	61fb      	str	r3, [r7, #28]
    break;
 8003a1c:	e061      	b.n	8003ae2 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8003a1e:	89fb      	ldrh	r3, [r7, #14]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2263      	movs	r2, #99	@ 0x63
 8003a24:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f000 ff2f 	bl	800488c <CODEC_IO_Write>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	461a      	mov	r2, r3
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	4413      	add	r3, r2
 8003a36:	61fb      	str	r3, [r7, #28]
    break;
 8003a38:	e053      	b.n	8003ae2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003a3a:	89fb      	ldrh	r3, [r7, #14]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2283      	movs	r2, #131	@ 0x83
 8003a40:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a44:	4618      	mov	r0, r3
 8003a46:	f000 ff21 	bl	800488c <CODEC_IO_Write>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	4413      	add	r3, r2
 8003a52:	61fb      	str	r3, [r7, #28]
    break;
 8003a54:	e045      	b.n	8003ae2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003a56:	89fb      	ldrh	r3, [r7, #14]
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	22a3      	movs	r2, #163	@ 0xa3
 8003a5c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a60:	4618      	mov	r0, r3
 8003a62:	f000 ff13 	bl	800488c <CODEC_IO_Write>
 8003a66:	4603      	mov	r3, r0
 8003a68:	461a      	mov	r2, r3
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	61fb      	str	r3, [r7, #28]
    break;
 8003a70:	e037      	b.n	8003ae2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003a72:	89fb      	ldrh	r3, [r7, #14]
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2213      	movs	r2, #19
 8003a78:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 ff05 	bl	800488c <CODEC_IO_Write>
 8003a82:	4603      	mov	r3, r0
 8003a84:	461a      	mov	r2, r3
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	4413      	add	r3, r2
 8003a8a:	61fb      	str	r3, [r7, #28]
    break;
 8003a8c:	e029      	b.n	8003ae2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003a8e:	89fb      	ldrh	r3, [r7, #14]
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	2243      	movs	r2, #67	@ 0x43
 8003a94:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f000 fef7 	bl	800488c <CODEC_IO_Write>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	61fb      	str	r3, [r7, #28]
    break;
 8003aa8:	e01b      	b.n	8003ae2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003aaa:	89fb      	ldrh	r3, [r7, #14]
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2273      	movs	r2, #115	@ 0x73
 8003ab0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 fee9 	bl	800488c <CODEC_IO_Write>
 8003aba:	4603      	mov	r3, r0
 8003abc:	461a      	mov	r2, r3
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	4413      	add	r3, r2
 8003ac2:	61fb      	str	r3, [r7, #28]
    break; 
 8003ac4:	e00d      	b.n	8003ae2 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003ac6:	89fb      	ldrh	r3, [r7, #14]
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2283      	movs	r2, #131	@ 0x83
 8003acc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 fedb 	bl	800488c <CODEC_IO_Write>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	461a      	mov	r2, r3
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	4413      	add	r3, r2
 8003ade:	61fb      	str	r3, [r7, #28]
    break; 
 8003ae0:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003ae2:	8afb      	ldrh	r3, [r7, #22]
 8003ae4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ae8:	d10e      	bne.n	8003b08 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8003aea:	89fb      	ldrh	r3, [r7, #14]
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	f244 0218 	movw	r2, #16408	@ 0x4018
 8003af2:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003af6:	4618      	mov	r0, r3
 8003af8:	f000 fec8 	bl	800488c <CODEC_IO_Write>
 8003afc:	4603      	mov	r3, r0
 8003afe:	461a      	mov	r2, r3
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	4413      	add	r3, r2
 8003b04:	61fb      	str	r3, [r7, #28]
 8003b06:	e00d      	b.n	8003b24 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8003b08:	89fb      	ldrh	r3, [r7, #14]
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	f244 0210 	movw	r2, #16400	@ 0x4010
 8003b10:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003b14:	4618      	mov	r0, r3
 8003b16:	f000 feb9 	bl	800488c <CODEC_IO_Write>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	4413      	add	r3, r2
 8003b22:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8003b24:	89fb      	ldrh	r3, [r7, #14]
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f240 3102 	movw	r1, #770	@ 0x302
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 feac 	bl	800488c <CODEC_IO_Write>
 8003b34:	4603      	mov	r3, r0
 8003b36:	461a      	mov	r2, r3
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8003b3e:	89fb      	ldrh	r3, [r7, #14]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	220a      	movs	r2, #10
 8003b44:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fe9f 	bl	800488c <CODEC_IO_Write>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	461a      	mov	r2, r3
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	4413      	add	r3, r2
 8003b56:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8003b58:	89fb      	ldrh	r3, [r7, #14]
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 fe92 	bl	800488c <CODEC_IO_Write>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	4413      	add	r3, r2
 8003b70:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8003b72:	8b3b      	ldrh	r3, [r7, #24]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f000 817b 	beq.w	8003e70 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8003b7a:	8b3b      	ldrh	r3, [r7, #24]
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d157      	bne.n	8003c30 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8003b80:	89fb      	ldrh	r3, [r7, #14]
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b88:	212d      	movs	r1, #45	@ 0x2d
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f000 fe7e 	bl	800488c <CODEC_IO_Write>
 8003b90:	4603      	mov	r3, r0
 8003b92:	461a      	mov	r2, r3
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	4413      	add	r3, r2
 8003b98:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8003b9a:	89fb      	ldrh	r3, [r7, #14]
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ba2:	212e      	movs	r1, #46	@ 0x2e
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f000 fe71 	bl	800488c <CODEC_IO_Write>
 8003baa:	4603      	mov	r3, r0
 8003bac:	461a      	mov	r2, r3
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8003bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8003bf0 <wm8994_Init+0x998>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d01b      	beq.n	8003bf4 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8003bbc:	89fb      	ldrh	r3, [r7, #14]
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8003bc4:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 fe5f 	bl	800488c <CODEC_IO_Write>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8003bd8:	4b05      	ldr	r3, [pc, #20]	@ (8003bf0 <wm8994_Init+0x998>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8003bde:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003be2:	f001 f829 	bl	8004c38 <AUDIO_IO_Delay>
 8003be6:	e016      	b.n	8003c16 <wm8994_Init+0x9be>
 8003be8:	2001307c 	.word	0x2001307c
 8003bec:	00017700 	.word	0x00017700
 8003bf0:	20012034 	.word	0x20012034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003bf4:	89fb      	ldrh	r3, [r7, #14]
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	f248 1208 	movw	r2, #33032	@ 0x8108
 8003bfc:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 fe43 	bl	800488c <CODEC_IO_Write>
 8003c06:	4603      	mov	r3, r0
 8003c08:	461a      	mov	r2, r3
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003c10:	2032      	movs	r0, #50	@ 0x32
 8003c12:	f001 f811 	bl	8004c38 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8003c16:	89fb      	ldrh	r3, [r7, #14]
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003c20:	4618      	mov	r0, r3
 8003c22:	f000 fe33 	bl	800488c <CODEC_IO_Write>
 8003c26:	4603      	mov	r3, r0
 8003c28:	461a      	mov	r2, r3
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8003c30:	89fb      	ldrh	r3, [r7, #14]
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003c38:	2103      	movs	r1, #3
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f000 fe26 	bl	800488c <CODEC_IO_Write>
 8003c40:	4603      	mov	r3, r0
 8003c42:	461a      	mov	r2, r3
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	4413      	add	r3, r2
 8003c48:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8003c4a:	89fb      	ldrh	r3, [r7, #14]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2200      	movs	r2, #0
 8003c50:	2122      	movs	r1, #34	@ 0x22
 8003c52:	4618      	mov	r0, r3
 8003c54:	f000 fe1a 	bl	800488c <CODEC_IO_Write>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	4413      	add	r3, r2
 8003c60:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8003c62:	89fb      	ldrh	r3, [r7, #14]
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2200      	movs	r2, #0
 8003c68:	2123      	movs	r1, #35	@ 0x23
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f000 fe0e 	bl	800488c <CODEC_IO_Write>
 8003c70:	4603      	mov	r3, r0
 8003c72:	461a      	mov	r2, r3
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	4413      	add	r3, r2
 8003c78:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8003c7a:	89fb      	ldrh	r3, [r7, #14]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003c82:	2136      	movs	r1, #54	@ 0x36
 8003c84:	4618      	mov	r0, r3
 8003c86:	f000 fe01 	bl	800488c <CODEC_IO_Write>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	4413      	add	r3, r2
 8003c92:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8003c94:	89fb      	ldrh	r3, [r7, #14]
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	f243 0203 	movw	r2, #12291	@ 0x3003
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 fdf4 	bl	800488c <CODEC_IO_Write>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	4413      	add	r3, r2
 8003cac:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003cae:	8afb      	ldrh	r3, [r7, #22]
 8003cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cb4:	d10d      	bne.n	8003cd2 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8003cb6:	89fb      	ldrh	r3, [r7, #14]
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	f240 2205 	movw	r2, #517	@ 0x205
 8003cbe:	2151      	movs	r1, #81	@ 0x51
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 fde3 	bl	800488c <CODEC_IO_Write>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	461a      	mov	r2, r3
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	4413      	add	r3, r2
 8003cce:	61fb      	str	r3, [r7, #28]
 8003cd0:	e00b      	b.n	8003cea <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8003cd2:	89fb      	ldrh	r3, [r7, #14]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2205      	movs	r2, #5
 8003cd8:	2151      	movs	r1, #81	@ 0x51
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 fdd6 	bl	800488c <CODEC_IO_Write>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8003cea:	8b7b      	ldrh	r3, [r7, #26]
 8003cec:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003cf0:	f043 0303 	orr.w	r3, r3, #3
 8003cf4:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003cf6:	89fb      	ldrh	r3, [r7, #14]
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	8b7a      	ldrh	r2, [r7, #26]
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f000 fdc4 	bl	800488c <CODEC_IO_Write>
 8003d04:	4603      	mov	r3, r0
 8003d06:	461a      	mov	r2, r3
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8003d0e:	89fb      	ldrh	r3, [r7, #14]
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2222      	movs	r2, #34	@ 0x22
 8003d14:	2160      	movs	r1, #96	@ 0x60
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 fdb8 	bl	800488c <CODEC_IO_Write>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	461a      	mov	r2, r3
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	4413      	add	r3, r2
 8003d24:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8003d26:	89fb      	ldrh	r3, [r7, #14]
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8003d2e:	214c      	movs	r1, #76	@ 0x4c
 8003d30:	4618      	mov	r0, r3
 8003d32:	f000 fdab 	bl	800488c <CODEC_IO_Write>
 8003d36:	4603      	mov	r3, r0
 8003d38:	461a      	mov	r2, r3
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8003d40:	200f      	movs	r0, #15
 8003d42:	f000 ff79 	bl	8004c38 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8003d46:	89fb      	ldrh	r3, [r7, #14]
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	212d      	movs	r1, #45	@ 0x2d
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fd9c 	bl	800488c <CODEC_IO_Write>
 8003d54:	4603      	mov	r3, r0
 8003d56:	461a      	mov	r2, r3
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8003d5e:	89fb      	ldrh	r3, [r7, #14]
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2201      	movs	r2, #1
 8003d64:	212e      	movs	r1, #46	@ 0x2e
 8003d66:	4618      	mov	r0, r3
 8003d68:	f000 fd90 	bl	800488c <CODEC_IO_Write>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	461a      	mov	r2, r3
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	4413      	add	r3, r2
 8003d74:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8003d76:	89fb      	ldrh	r3, [r7, #14]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	f44f 724c 	mov.w	r2, #816	@ 0x330
 8003d7e:	2103      	movs	r1, #3
 8003d80:	4618      	mov	r0, r3
 8003d82:	f000 fd83 	bl	800488c <CODEC_IO_Write>
 8003d86:	4603      	mov	r3, r0
 8003d88:	461a      	mov	r2, r3
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8003d90:	89fb      	ldrh	r3, [r7, #14]
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2233      	movs	r2, #51	@ 0x33
 8003d96:	2154      	movs	r1, #84	@ 0x54
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 fd77 	bl	800488c <CODEC_IO_Write>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	461a      	mov	r2, r3
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	4413      	add	r3, r2
 8003da6:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8003da8:	f240 1001 	movw	r0, #257	@ 0x101
 8003dac:	f000 ff44 	bl	8004c38 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8003db0:	89fb      	ldrh	r3, [r7, #14]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	22ee      	movs	r2, #238	@ 0xee
 8003db6:	2160      	movs	r1, #96	@ 0x60
 8003db8:	4618      	mov	r0, r3
 8003dba:	f000 fd67 	bl	800488c <CODEC_IO_Write>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8003dc8:	89fb      	ldrh	r3, [r7, #14]
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	22c0      	movs	r2, #192	@ 0xc0
 8003dce:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fd5a 	bl	800488c <CODEC_IO_Write>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	461a      	mov	r2, r3
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	4413      	add	r3, r2
 8003de0:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8003de2:	89fb      	ldrh	r3, [r7, #14]
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	22c0      	movs	r2, #192	@ 0xc0
 8003de8:	f240 6111 	movw	r1, #1553	@ 0x611
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 fd4d 	bl	800488c <CODEC_IO_Write>
 8003df2:	4603      	mov	r3, r0
 8003df4:	461a      	mov	r2, r3
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	4413      	add	r3, r2
 8003dfa:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003dfc:	89fb      	ldrh	r3, [r7, #14]
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2210      	movs	r2, #16
 8003e02:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003e06:	4618      	mov	r0, r3
 8003e08:	f000 fd40 	bl	800488c <CODEC_IO_Write>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	461a      	mov	r2, r3
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	4413      	add	r3, r2
 8003e14:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8003e16:	89fb      	ldrh	r3, [r7, #14]
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	22c0      	movs	r2, #192	@ 0xc0
 8003e1c:	f240 6112 	movw	r1, #1554	@ 0x612
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 fd33 	bl	800488c <CODEC_IO_Write>
 8003e26:	4603      	mov	r3, r0
 8003e28:	461a      	mov	r2, r3
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8003e30:	89fb      	ldrh	r3, [r7, #14]
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	22c0      	movs	r2, #192	@ 0xc0
 8003e36:	f240 6113 	movw	r1, #1555	@ 0x613
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f000 fd26 	bl	800488c <CODEC_IO_Write>
 8003e40:	4603      	mov	r3, r0
 8003e42:	461a      	mov	r2, r3
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	4413      	add	r3, r2
 8003e48:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8003e4a:	89fb      	ldrh	r3, [r7, #14]
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2210      	movs	r2, #16
 8003e50:	f240 4122 	movw	r1, #1058	@ 0x422
 8003e54:	4618      	mov	r0, r3
 8003e56:	f000 fd19 	bl	800488c <CODEC_IO_Write>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	4413      	add	r3, r2
 8003e62:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003e64:	7afa      	ldrb	r2, [r7, #11]
 8003e66:	89fb      	ldrh	r3, [r7, #14]
 8003e68:	4611      	mov	r1, r2
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f000 f984 	bl	8004178 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8003e70:	8afb      	ldrh	r3, [r7, #22]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f000 80a6 	beq.w	8003fc4 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8003e78:	8afb      	ldrh	r3, [r7, #22]
 8003e7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e7e:	d003      	beq.n	8003e88 <wm8994_Init+0xc30>
 8003e80:	8afb      	ldrh	r3, [r7, #22]
 8003e82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e86:	d12b      	bne.n	8003ee0 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003e88:	8b7b      	ldrh	r3, [r7, #26]
 8003e8a:	f043 0313 	orr.w	r3, r3, #19
 8003e8e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003e90:	89fb      	ldrh	r3, [r7, #14]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	8b7a      	ldrh	r2, [r7, #26]
 8003e96:	2101      	movs	r1, #1
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f000 fcf7 	bl	800488c <CODEC_IO_Write>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	4413      	add	r3, r2
 8003ea6:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003ea8:	89fb      	ldrh	r3, [r7, #14]
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	2202      	movs	r2, #2
 8003eae:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f000 fcea 	bl	800488c <CODEC_IO_Write>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	461a      	mov	r2, r3
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8003ec2:	89fb      	ldrh	r3, [r7, #14]
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003eca:	f240 4111 	movw	r1, #1041	@ 0x411
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fcdc 	bl	800488c <CODEC_IO_Write>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	4413      	add	r3, r2
 8003edc:	61fb      	str	r3, [r7, #28]
 8003ede:	e06b      	b.n	8003fb8 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003ee0:	8afb      	ldrh	r3, [r7, #22]
 8003ee2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ee6:	d139      	bne.n	8003f5c <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003ee8:	8b7b      	ldrh	r3, [r7, #26]
 8003eea:	f043 0313 	orr.w	r3, r3, #19
 8003eee:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003ef0:	89fb      	ldrh	r3, [r7, #14]
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	8b7a      	ldrh	r2, [r7, #26]
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f000 fcc7 	bl	800488c <CODEC_IO_Write>
 8003efe:	4603      	mov	r3, r0
 8003f00:	461a      	mov	r2, r3
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	4413      	add	r3, r2
 8003f06:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003f08:	89fb      	ldrh	r3, [r7, #14]
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003f12:	4618      	mov	r0, r3
 8003f14:	f000 fcba 	bl	800488c <CODEC_IO_Write>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	4413      	add	r3, r2
 8003f20:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003f22:	89fb      	ldrh	r3, [r7, #14]
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003f2a:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 fcac 	bl	800488c <CODEC_IO_Write>
 8003f34:	4603      	mov	r3, r0
 8003f36:	461a      	mov	r2, r3
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8003f3e:	89fb      	ldrh	r3, [r7, #14]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003f46:	f240 4111 	movw	r1, #1041	@ 0x411
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f000 fc9e 	bl	800488c <CODEC_IO_Write>
 8003f50:	4603      	mov	r3, r0
 8003f52:	461a      	mov	r2, r3
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	4413      	add	r3, r2
 8003f58:	61fb      	str	r3, [r7, #28]
 8003f5a:	e02d      	b.n	8003fb8 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8003f5c:	8afb      	ldrh	r3, [r7, #22]
 8003f5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f62:	d003      	beq.n	8003f6c <wm8994_Init+0xd14>
 8003f64:	8afb      	ldrh	r3, [r7, #22]
 8003f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f6a:	d125      	bne.n	8003fb8 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8003f6c:	89fb      	ldrh	r3, [r7, #14]
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	220b      	movs	r2, #11
 8003f72:	2118      	movs	r1, #24
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 fc89 	bl	800488c <CODEC_IO_Write>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	4413      	add	r3, r2
 8003f82:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8003f84:	89fb      	ldrh	r3, [r7, #14]
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	220b      	movs	r2, #11
 8003f8a:	211a      	movs	r1, #26
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f000 fc7d 	bl	800488c <CODEC_IO_Write>
 8003f92:	4603      	mov	r3, r0
 8003f94:	461a      	mov	r2, r3
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	4413      	add	r3, r2
 8003f9a:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003f9c:	89fb      	ldrh	r3, [r7, #14]
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003fa4:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 fc6f 	bl	800488c <CODEC_IO_Write>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003fb8:	7afa      	ldrb	r2, [r7, #11]
 8003fba:	89fb      	ldrh	r3, [r7, #14]
 8003fbc:	4611      	mov	r1, r2
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 f8da 	bl	8004178 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8003fc4:	69fb      	ldr	r3, [r7, #28]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3720      	adds	r7, #32
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop

08003fd0 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8003fd4:	f000 fdd2 	bl	8004b7c <AUDIO_IO_DeInit>
}
 8003fd8:	bf00      	nop
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003fe6:	f000 fdbf 	bl	8004b68 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2100      	movs	r1, #0
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f000 fdf5 	bl	8004be0 <AUDIO_IO_Read>
 8003ff6:	4603      	mov	r3, r0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	4603      	mov	r3, r0
 8004008:	6039      	str	r1, [r7, #0]
 800400a:	80fb      	strh	r3, [r7, #6]
 800400c:	4613      	mov	r3, r2
 800400e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8004010:	2300      	movs	r3, #0
 8004012:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004014:	88fb      	ldrh	r3, [r7, #6]
 8004016:	2100      	movs	r1, #0
 8004018:	4618      	mov	r0, r3
 800401a:	f000 f9d1 	bl	80043c0 <wm8994_SetMute>
 800401e:	4602      	mov	r2, r0
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	4413      	add	r3, r2
 8004024:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8004026:	68fb      	ldr	r3, [r7, #12]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800403a:	2300      	movs	r3, #0
 800403c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800403e:	88fb      	ldrh	r3, [r7, #6]
 8004040:	2101      	movs	r1, #1
 8004042:	4618      	mov	r0, r3
 8004044:	f000 f9bc 	bl	80043c0 <wm8994_SetMute>
 8004048:	4602      	mov	r2, r0
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	4413      	add	r3, r2
 800404e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8004050:	88fb      	ldrh	r3, [r7, #6]
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2201      	movs	r2, #1
 8004056:	2102      	movs	r1, #2
 8004058:	4618      	mov	r0, r3
 800405a:	f000 fc17 	bl	800488c <CODEC_IO_Write>
 800405e:	4603      	mov	r3, r0
 8004060:	461a      	mov	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	4413      	add	r3, r2
 8004066:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8004068:	68fb      	ldr	r3, [r7, #12]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}

08004072 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b084      	sub	sp, #16
 8004076:	af00      	add	r7, sp, #0
 8004078:	4603      	mov	r3, r0
 800407a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800407c:	2300      	movs	r3, #0
 800407e:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004080:	88fb      	ldrh	r3, [r7, #6]
 8004082:	2100      	movs	r1, #0
 8004084:	4618      	mov	r0, r3
 8004086:	f000 f99b 	bl	80043c0 <wm8994_SetMute>
 800408a:	4602      	mov	r2, r0
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4413      	add	r3, r2
 8004090:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8004092:	68fb      	ldr	r3, [r7, #12]
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	4603      	mov	r3, r0
 80040a4:	6039      	str	r1, [r7, #0]
 80040a6:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80040a8:	2300      	movs	r3, #0
 80040aa:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 80040ac:	4b31      	ldr	r3, [pc, #196]	@ (8004174 <wm8994_Stop+0xd8>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d05a      	beq.n	800416a <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80040b4:	88fb      	ldrh	r3, [r7, #6]
 80040b6:	2101      	movs	r1, #1
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 f981 	bl	80043c0 <wm8994_SetMute>
 80040be:	4602      	mov	r2, r0
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	4413      	add	r3, r2
 80040c4:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d04e      	beq.n	800416a <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 80040cc:	88fb      	ldrh	r3, [r7, #6]
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040d4:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 fbd7 	bl	800488c <CODEC_IO_Write>
 80040de:	4603      	mov	r3, r0
 80040e0:	461a      	mov	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	4413      	add	r3, r2
 80040e6:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80040e8:	88fb      	ldrh	r3, [r7, #6]
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040f0:	f240 4122 	movw	r1, #1058	@ 0x422
 80040f4:	4618      	mov	r0, r3
 80040f6:	f000 fbc9 	bl	800488c <CODEC_IO_Write>
 80040fa:	4603      	mov	r3, r0
 80040fc:	461a      	mov	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	4413      	add	r3, r2
 8004102:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8004104:	88fb      	ldrh	r3, [r7, #6]
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2200      	movs	r2, #0
 800410a:	212d      	movs	r1, #45	@ 0x2d
 800410c:	4618      	mov	r0, r3
 800410e:	f000 fbbd 	bl	800488c <CODEC_IO_Write>
 8004112:	4603      	mov	r3, r0
 8004114:	461a      	mov	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4413      	add	r3, r2
 800411a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 800411c:	88fb      	ldrh	r3, [r7, #6]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2200      	movs	r2, #0
 8004122:	212e      	movs	r1, #46	@ 0x2e
 8004124:	4618      	mov	r0, r3
 8004126:	f000 fbb1 	bl	800488c <CODEC_IO_Write>
 800412a:	4603      	mov	r3, r0
 800412c:	461a      	mov	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	4413      	add	r3, r2
 8004132:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8004134:	88fb      	ldrh	r3, [r7, #6]
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2200      	movs	r2, #0
 800413a:	2105      	movs	r1, #5
 800413c:	4618      	mov	r0, r3
 800413e:	f000 fba5 	bl	800488c <CODEC_IO_Write>
 8004142:	4603      	mov	r3, r0
 8004144:	461a      	mov	r2, r3
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	4413      	add	r3, r2
 800414a:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800414c:	88fb      	ldrh	r3, [r7, #6]
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2200      	movs	r2, #0
 8004152:	2100      	movs	r1, #0
 8004154:	4618      	mov	r0, r3
 8004156:	f000 fb99 	bl	800488c <CODEC_IO_Write>
 800415a:	4603      	mov	r3, r0
 800415c:	461a      	mov	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	4413      	add	r3, r2
 8004162:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8004164:	4b03      	ldr	r3, [pc, #12]	@ (8004174 <wm8994_Stop+0xd8>)
 8004166:	2200      	movs	r2, #0
 8004168:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 800416a:	68fb      	ldr	r3, [r7, #12]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	20013078 	.word	0x20013078

08004178 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	4603      	mov	r3, r0
 8004180:	460a      	mov	r2, r1
 8004182:	80fb      	strh	r3, [r7, #6]
 8004184:	4613      	mov	r3, r2
 8004186:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8004188:	2300      	movs	r3, #0
 800418a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 800418c:	797b      	ldrb	r3, [r7, #5]
 800418e:	2b64      	cmp	r3, #100	@ 0x64
 8004190:	d80b      	bhi.n	80041aa <wm8994_SetVolume+0x32>
 8004192:	797a      	ldrb	r2, [r7, #5]
 8004194:	4613      	mov	r3, r2
 8004196:	019b      	lsls	r3, r3, #6
 8004198:	1a9b      	subs	r3, r3, r2
 800419a:	4a86      	ldr	r2, [pc, #536]	@ (80043b4 <wm8994_SetVolume+0x23c>)
 800419c:	fb82 1203 	smull	r1, r2, r2, r3
 80041a0:	1152      	asrs	r2, r2, #5
 80041a2:	17db      	asrs	r3, r3, #31
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	e000      	b.n	80041ac <wm8994_SetVolume+0x34>
 80041aa:	2364      	movs	r3, #100	@ 0x64
 80041ac:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 80041ae:	4b82      	ldr	r3, [pc, #520]	@ (80043b8 <wm8994_SetVolume+0x240>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 809b 	beq.w	80042ee <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 80041b8:	7afb      	ldrb	r3, [r7, #11]
 80041ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80041bc:	d93d      	bls.n	800423a <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80041be:	88fb      	ldrh	r3, [r7, #6]
 80041c0:	2100      	movs	r1, #0
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 f8fc 	bl	80043c0 <wm8994_SetMute>
 80041c8:	4602      	mov	r2, r0
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	4413      	add	r3, r2
 80041ce:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 80041d0:	88fb      	ldrh	r3, [r7, #6]
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	f240 127f 	movw	r2, #383	@ 0x17f
 80041d8:	211c      	movs	r1, #28
 80041da:	4618      	mov	r0, r3
 80041dc:	f000 fb56 	bl	800488c <CODEC_IO_Write>
 80041e0:	4603      	mov	r3, r0
 80041e2:	461a      	mov	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4413      	add	r3, r2
 80041e8:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 80041ea:	88fb      	ldrh	r3, [r7, #6]
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	f240 127f 	movw	r2, #383	@ 0x17f
 80041f2:	211d      	movs	r1, #29
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 fb49 	bl	800488c <CODEC_IO_Write>
 80041fa:	4603      	mov	r3, r0
 80041fc:	461a      	mov	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	4413      	add	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8004204:	88fb      	ldrh	r3, [r7, #6]
 8004206:	b2db      	uxtb	r3, r3
 8004208:	f240 127f 	movw	r2, #383	@ 0x17f
 800420c:	2126      	movs	r1, #38	@ 0x26
 800420e:	4618      	mov	r0, r3
 8004210:	f000 fb3c 	bl	800488c <CODEC_IO_Write>
 8004214:	4603      	mov	r3, r0
 8004216:	461a      	mov	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	4413      	add	r3, r2
 800421c:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 800421e:	88fb      	ldrh	r3, [r7, #6]
 8004220:	b2db      	uxtb	r3, r3
 8004222:	f240 127f 	movw	r2, #383	@ 0x17f
 8004226:	2127      	movs	r1, #39	@ 0x27
 8004228:	4618      	mov	r0, r3
 800422a:	f000 fb2f 	bl	800488c <CODEC_IO_Write>
 800422e:	4603      	mov	r3, r0
 8004230:	461a      	mov	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	4413      	add	r3, r2
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	e059      	b.n	80042ee <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 800423a:	797b      	ldrb	r3, [r7, #5]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d109      	bne.n	8004254 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004240:	88fb      	ldrh	r3, [r7, #6]
 8004242:	2101      	movs	r1, #1
 8004244:	4618      	mov	r0, r3
 8004246:	f000 f8bb 	bl	80043c0 <wm8994_SetMute>
 800424a:	4602      	mov	r2, r0
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	4413      	add	r3, r2
 8004250:	60fb      	str	r3, [r7, #12]
 8004252:	e04c      	b.n	80042ee <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004254:	88fb      	ldrh	r3, [r7, #6]
 8004256:	2100      	movs	r1, #0
 8004258:	4618      	mov	r0, r3
 800425a:	f000 f8b1 	bl	80043c0 <wm8994_SetMute>
 800425e:	4602      	mov	r2, r0
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	4413      	add	r3, r2
 8004264:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8004266:	88fb      	ldrh	r3, [r7, #6]
 8004268:	b2d8      	uxtb	r0, r3
 800426a:	7afb      	ldrb	r3, [r7, #11]
 800426c:	b21b      	sxth	r3, r3
 800426e:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004272:	b21b      	sxth	r3, r3
 8004274:	b29b      	uxth	r3, r3
 8004276:	461a      	mov	r2, r3
 8004278:	211c      	movs	r1, #28
 800427a:	f000 fb07 	bl	800488c <CODEC_IO_Write>
 800427e:	4603      	mov	r3, r0
 8004280:	461a      	mov	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	4413      	add	r3, r2
 8004286:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8004288:	88fb      	ldrh	r3, [r7, #6]
 800428a:	b2d8      	uxtb	r0, r3
 800428c:	7afb      	ldrb	r3, [r7, #11]
 800428e:	b21b      	sxth	r3, r3
 8004290:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004294:	b21b      	sxth	r3, r3
 8004296:	b29b      	uxth	r3, r3
 8004298:	461a      	mov	r2, r3
 800429a:	211d      	movs	r1, #29
 800429c:	f000 faf6 	bl	800488c <CODEC_IO_Write>
 80042a0:	4603      	mov	r3, r0
 80042a2:	461a      	mov	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	4413      	add	r3, r2
 80042a8:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 80042aa:	88fb      	ldrh	r3, [r7, #6]
 80042ac:	b2d8      	uxtb	r0, r3
 80042ae:	7afb      	ldrb	r3, [r7, #11]
 80042b0:	b21b      	sxth	r3, r3
 80042b2:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80042b6:	b21b      	sxth	r3, r3
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	461a      	mov	r2, r3
 80042bc:	2126      	movs	r1, #38	@ 0x26
 80042be:	f000 fae5 	bl	800488c <CODEC_IO_Write>
 80042c2:	4603      	mov	r3, r0
 80042c4:	461a      	mov	r2, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	4413      	add	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 80042cc:	88fb      	ldrh	r3, [r7, #6]
 80042ce:	b2d8      	uxtb	r0, r3
 80042d0:	7afb      	ldrb	r3, [r7, #11]
 80042d2:	b21b      	sxth	r3, r3
 80042d4:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80042d8:	b21b      	sxth	r3, r3
 80042da:	b29b      	uxth	r3, r3
 80042dc:	461a      	mov	r2, r3
 80042de:	2127      	movs	r1, #39	@ 0x27
 80042e0:	f000 fad4 	bl	800488c <CODEC_IO_Write>
 80042e4:	4603      	mov	r3, r0
 80042e6:	461a      	mov	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	4413      	add	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 80042ee:	4b33      	ldr	r3, [pc, #204]	@ (80043bc <wm8994_SetVolume+0x244>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d059      	beq.n	80043aa <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 80042f6:	797b      	ldrb	r3, [r7, #5]
 80042f8:	2b63      	cmp	r3, #99	@ 0x63
 80042fa:	d80c      	bhi.n	8004316 <wm8994_SetVolume+0x19e>
 80042fc:	797a      	ldrb	r2, [r7, #5]
 80042fe:	4613      	mov	r3, r2
 8004300:	011b      	lsls	r3, r3, #4
 8004302:	1a9b      	subs	r3, r3, r2
 8004304:	011b      	lsls	r3, r3, #4
 8004306:	4a2b      	ldr	r2, [pc, #172]	@ (80043b4 <wm8994_SetVolume+0x23c>)
 8004308:	fb82 1203 	smull	r1, r2, r2, r3
 800430c:	1152      	asrs	r2, r2, #5
 800430e:	17db      	asrs	r3, r3, #31
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	b2db      	uxtb	r3, r3
 8004314:	e000      	b.n	8004318 <wm8994_SetVolume+0x1a0>
 8004316:	23ef      	movs	r3, #239	@ 0xef
 8004318:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 800431a:	88fb      	ldrh	r3, [r7, #6]
 800431c:	b2d8      	uxtb	r0, r3
 800431e:	7afb      	ldrb	r3, [r7, #11]
 8004320:	b21b      	sxth	r3, r3
 8004322:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004326:	b21b      	sxth	r3, r3
 8004328:	b29b      	uxth	r3, r3
 800432a:	461a      	mov	r2, r3
 800432c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004330:	f000 faac 	bl	800488c <CODEC_IO_Write>
 8004334:	4603      	mov	r3, r0
 8004336:	461a      	mov	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	4413      	add	r3, r2
 800433c:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 800433e:	88fb      	ldrh	r3, [r7, #6]
 8004340:	b2d8      	uxtb	r0, r3
 8004342:	7afb      	ldrb	r3, [r7, #11]
 8004344:	b21b      	sxth	r3, r3
 8004346:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800434a:	b21b      	sxth	r3, r3
 800434c:	b29b      	uxth	r3, r3
 800434e:	461a      	mov	r2, r3
 8004350:	f240 4101 	movw	r1, #1025	@ 0x401
 8004354:	f000 fa9a 	bl	800488c <CODEC_IO_Write>
 8004358:	4603      	mov	r3, r0
 800435a:	461a      	mov	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	4413      	add	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	b2d8      	uxtb	r0, r3
 8004366:	7afb      	ldrb	r3, [r7, #11]
 8004368:	b21b      	sxth	r3, r3
 800436a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800436e:	b21b      	sxth	r3, r3
 8004370:	b29b      	uxth	r3, r3
 8004372:	461a      	mov	r2, r3
 8004374:	f240 4104 	movw	r1, #1028	@ 0x404
 8004378:	f000 fa88 	bl	800488c <CODEC_IO_Write>
 800437c:	4603      	mov	r3, r0
 800437e:	461a      	mov	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	4413      	add	r3, r2
 8004384:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8004386:	88fb      	ldrh	r3, [r7, #6]
 8004388:	b2d8      	uxtb	r0, r3
 800438a:	7afb      	ldrb	r3, [r7, #11]
 800438c:	b21b      	sxth	r3, r3
 800438e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004392:	b21b      	sxth	r3, r3
 8004394:	b29b      	uxth	r3, r3
 8004396:	461a      	mov	r2, r3
 8004398:	f240 4105 	movw	r1, #1029	@ 0x405
 800439c:	f000 fa76 	bl	800488c <CODEC_IO_Write>
 80043a0:	4603      	mov	r3, r0
 80043a2:	461a      	mov	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	4413      	add	r3, r2
 80043a8:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80043aa:	68fb      	ldr	r3, [r7, #12]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	51eb851f 	.word	0x51eb851f
 80043b8:	20013078 	.word	0x20013078
 80043bc:	2001307c 	.word	0x2001307c

080043c0 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	4603      	mov	r3, r0
 80043c8:	6039      	str	r1, [r7, #0]
 80043ca:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80043cc:	2300      	movs	r3, #0
 80043ce:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 80043d0:	4b21      	ldr	r3, [pc, #132]	@ (8004458 <wm8994_SetMute+0x98>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d039      	beq.n	800444c <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d11c      	bne.n	8004418 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 80043de:	88fb      	ldrh	r3, [r7, #6]
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043e6:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 fa4e 	bl	800488c <CODEC_IO_Write>
 80043f0:	4603      	mov	r3, r0
 80043f2:	461a      	mov	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4413      	add	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80043fa:	88fb      	ldrh	r3, [r7, #6]
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004402:	f240 4122 	movw	r1, #1058	@ 0x422
 8004406:	4618      	mov	r0, r3
 8004408:	f000 fa40 	bl	800488c <CODEC_IO_Write>
 800440c:	4603      	mov	r3, r0
 800440e:	461a      	mov	r2, r3
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	4413      	add	r3, r2
 8004414:	60fb      	str	r3, [r7, #12]
 8004416:	e019      	b.n	800444c <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8004418:	88fb      	ldrh	r3, [r7, #6]
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2210      	movs	r2, #16
 800441e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004422:	4618      	mov	r0, r3
 8004424:	f000 fa32 	bl	800488c <CODEC_IO_Write>
 8004428:	4603      	mov	r3, r0
 800442a:	461a      	mov	r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	4413      	add	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8004432:	88fb      	ldrh	r3, [r7, #6]
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2210      	movs	r2, #16
 8004438:	f240 4122 	movw	r1, #1058	@ 0x422
 800443c:	4618      	mov	r0, r3
 800443e:	f000 fa25 	bl	800488c <CODEC_IO_Write>
 8004442:	4603      	mov	r3, r0
 8004444:	461a      	mov	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	4413      	add	r3, r2
 800444a:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 800444c:	68fb      	ldr	r3, [r7, #12]
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	20013078 	.word	0x20013078

0800445c <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	4603      	mov	r3, r0
 8004464:	460a      	mov	r2, r1
 8004466:	80fb      	strh	r3, [r7, #6]
 8004468:	4613      	mov	r3, r2
 800446a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800446c:	2300      	movs	r3, #0
 800446e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8004470:	797b      	ldrb	r3, [r7, #5]
 8004472:	2b03      	cmp	r3, #3
 8004474:	f000 808c 	beq.w	8004590 <wm8994_SetOutputMode+0x134>
 8004478:	2b03      	cmp	r3, #3
 800447a:	f300 80cb 	bgt.w	8004614 <wm8994_SetOutputMode+0x1b8>
 800447e:	2b01      	cmp	r3, #1
 8004480:	d002      	beq.n	8004488 <wm8994_SetOutputMode+0x2c>
 8004482:	2b02      	cmp	r3, #2
 8004484:	d042      	beq.n	800450c <wm8994_SetOutputMode+0xb0>
 8004486:	e0c5      	b.n	8004614 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8004488:	88fb      	ldrh	r3, [r7, #6]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8004490:	2105      	movs	r1, #5
 8004492:	4618      	mov	r0, r3
 8004494:	f000 f9fa 	bl	800488c <CODEC_IO_Write>
 8004498:	4603      	mov	r3, r0
 800449a:	461a      	mov	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	4413      	add	r3, r2
 80044a0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80044a2:	88fb      	ldrh	r3, [r7, #6]
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2200      	movs	r2, #0
 80044a8:	f240 6101 	movw	r1, #1537	@ 0x601
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 f9ed 	bl	800488c <CODEC_IO_Write>
 80044b2:	4603      	mov	r3, r0
 80044b4:	461a      	mov	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4413      	add	r3, r2
 80044ba:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 80044bc:	88fb      	ldrh	r3, [r7, #6]
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	2200      	movs	r2, #0
 80044c2:	f240 6102 	movw	r1, #1538	@ 0x602
 80044c6:	4618      	mov	r0, r3
 80044c8:	f000 f9e0 	bl	800488c <CODEC_IO_Write>
 80044cc:	4603      	mov	r3, r0
 80044ce:	461a      	mov	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4413      	add	r3, r2
 80044d4:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80044d6:	88fb      	ldrh	r3, [r7, #6]
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2202      	movs	r2, #2
 80044dc:	f240 6104 	movw	r1, #1540	@ 0x604
 80044e0:	4618      	mov	r0, r3
 80044e2:	f000 f9d3 	bl	800488c <CODEC_IO_Write>
 80044e6:	4603      	mov	r3, r0
 80044e8:	461a      	mov	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	4413      	add	r3, r2
 80044ee:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80044f0:	88fb      	ldrh	r3, [r7, #6]
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2202      	movs	r2, #2
 80044f6:	f240 6105 	movw	r1, #1541	@ 0x605
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 f9c6 	bl	800488c <CODEC_IO_Write>
 8004500:	4603      	mov	r3, r0
 8004502:	461a      	mov	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4413      	add	r3, r2
 8004508:	60fb      	str	r3, [r7, #12]
    break;
 800450a:	e0c5      	b.n	8004698 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800450c:	88fb      	ldrh	r3, [r7, #6]
 800450e:	b2db      	uxtb	r3, r3
 8004510:	f240 3203 	movw	r2, #771	@ 0x303
 8004514:	2105      	movs	r1, #5
 8004516:	4618      	mov	r0, r3
 8004518:	f000 f9b8 	bl	800488c <CODEC_IO_Write>
 800451c:	4603      	mov	r3, r0
 800451e:	461a      	mov	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4413      	add	r3, r2
 8004524:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8004526:	88fb      	ldrh	r3, [r7, #6]
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2201      	movs	r2, #1
 800452c:	f240 6101 	movw	r1, #1537	@ 0x601
 8004530:	4618      	mov	r0, r3
 8004532:	f000 f9ab 	bl	800488c <CODEC_IO_Write>
 8004536:	4603      	mov	r3, r0
 8004538:	461a      	mov	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	4413      	add	r3, r2
 800453e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004540:	88fb      	ldrh	r3, [r7, #6]
 8004542:	b2db      	uxtb	r3, r3
 8004544:	2201      	movs	r2, #1
 8004546:	f240 6102 	movw	r1, #1538	@ 0x602
 800454a:	4618      	mov	r0, r3
 800454c:	f000 f99e 	bl	800488c <CODEC_IO_Write>
 8004550:	4603      	mov	r3, r0
 8004552:	461a      	mov	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4413      	add	r3, r2
 8004558:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2200      	movs	r2, #0
 8004560:	f240 6104 	movw	r1, #1540	@ 0x604
 8004564:	4618      	mov	r0, r3
 8004566:	f000 f991 	bl	800488c <CODEC_IO_Write>
 800456a:	4603      	mov	r3, r0
 800456c:	461a      	mov	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	4413      	add	r3, r2
 8004572:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004574:	88fb      	ldrh	r3, [r7, #6]
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2200      	movs	r2, #0
 800457a:	f240 6105 	movw	r1, #1541	@ 0x605
 800457e:	4618      	mov	r0, r3
 8004580:	f000 f984 	bl	800488c <CODEC_IO_Write>
 8004584:	4603      	mov	r3, r0
 8004586:	461a      	mov	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	4413      	add	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]
    break;
 800458e:	e083      	b.n	8004698 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8004590:	88fb      	ldrh	r3, [r7, #6]
 8004592:	b2db      	uxtb	r3, r3
 8004594:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8004598:	2105      	movs	r1, #5
 800459a:	4618      	mov	r0, r3
 800459c:	f000 f976 	bl	800488c <CODEC_IO_Write>
 80045a0:	4603      	mov	r3, r0
 80045a2:	461a      	mov	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	4413      	add	r3, r2
 80045a8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80045aa:	88fb      	ldrh	r3, [r7, #6]
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2201      	movs	r2, #1
 80045b0:	f240 6101 	movw	r1, #1537	@ 0x601
 80045b4:	4618      	mov	r0, r3
 80045b6:	f000 f969 	bl	800488c <CODEC_IO_Write>
 80045ba:	4603      	mov	r3, r0
 80045bc:	461a      	mov	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	4413      	add	r3, r2
 80045c2:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80045c4:	88fb      	ldrh	r3, [r7, #6]
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	2201      	movs	r2, #1
 80045ca:	f240 6102 	movw	r1, #1538	@ 0x602
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 f95c 	bl	800488c <CODEC_IO_Write>
 80045d4:	4603      	mov	r3, r0
 80045d6:	461a      	mov	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	4413      	add	r3, r2
 80045dc:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80045de:	88fb      	ldrh	r3, [r7, #6]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2202      	movs	r2, #2
 80045e4:	f240 6104 	movw	r1, #1540	@ 0x604
 80045e8:	4618      	mov	r0, r3
 80045ea:	f000 f94f 	bl	800488c <CODEC_IO_Write>
 80045ee:	4603      	mov	r3, r0
 80045f0:	461a      	mov	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	4413      	add	r3, r2
 80045f6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80045f8:	88fb      	ldrh	r3, [r7, #6]
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2202      	movs	r2, #2
 80045fe:	f240 6105 	movw	r1, #1541	@ 0x605
 8004602:	4618      	mov	r0, r3
 8004604:	f000 f942 	bl	800488c <CODEC_IO_Write>
 8004608:	4603      	mov	r3, r0
 800460a:	461a      	mov	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	4413      	add	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]
    break;
 8004612:	e041      	b.n	8004698 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004614:	88fb      	ldrh	r3, [r7, #6]
 8004616:	b2db      	uxtb	r3, r3
 8004618:	f240 3203 	movw	r2, #771	@ 0x303
 800461c:	2105      	movs	r1, #5
 800461e:	4618      	mov	r0, r3
 8004620:	f000 f934 	bl	800488c <CODEC_IO_Write>
 8004624:	4603      	mov	r3, r0
 8004626:	461a      	mov	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4413      	add	r3, r2
 800462c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800462e:	88fb      	ldrh	r3, [r7, #6]
 8004630:	b2db      	uxtb	r3, r3
 8004632:	2201      	movs	r2, #1
 8004634:	f240 6101 	movw	r1, #1537	@ 0x601
 8004638:	4618      	mov	r0, r3
 800463a:	f000 f927 	bl	800488c <CODEC_IO_Write>
 800463e:	4603      	mov	r3, r0
 8004640:	461a      	mov	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	4413      	add	r3, r2
 8004646:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004648:	88fb      	ldrh	r3, [r7, #6]
 800464a:	b2db      	uxtb	r3, r3
 800464c:	2201      	movs	r2, #1
 800464e:	f240 6102 	movw	r1, #1538	@ 0x602
 8004652:	4618      	mov	r0, r3
 8004654:	f000 f91a 	bl	800488c <CODEC_IO_Write>
 8004658:	4603      	mov	r3, r0
 800465a:	461a      	mov	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	4413      	add	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8004662:	88fb      	ldrh	r3, [r7, #6]
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2200      	movs	r2, #0
 8004668:	f240 6104 	movw	r1, #1540	@ 0x604
 800466c:	4618      	mov	r0, r3
 800466e:	f000 f90d 	bl	800488c <CODEC_IO_Write>
 8004672:	4603      	mov	r3, r0
 8004674:	461a      	mov	r2, r3
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	4413      	add	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800467c:	88fb      	ldrh	r3, [r7, #6]
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2200      	movs	r2, #0
 8004682:	f240 6105 	movw	r1, #1541	@ 0x605
 8004686:	4618      	mov	r0, r3
 8004688:	f000 f900 	bl	800488c <CODEC_IO_Write>
 800468c:	4603      	mov	r3, r0
 800468e:	461a      	mov	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	4413      	add	r3, r2
 8004694:	60fb      	str	r3, [r7, #12]
    break;    
 8004696:	bf00      	nop
  }  
  return counter;
 8004698:	68fb      	ldr	r3, [r7, #12]
}
 800469a:	4618      	mov	r0, r3
 800469c:	3710      	adds	r7, #16
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
	...

080046a4 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	6039      	str	r1, [r7, #0]
 80046ae:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80046b0:	2300      	movs	r3, #0
 80046b2:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	4a64      	ldr	r2, [pc, #400]	@ (8004848 <wm8994_SetFrequency+0x1a4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d079      	beq.n	80047b0 <wm8994_SetFrequency+0x10c>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	4a62      	ldr	r2, [pc, #392]	@ (8004848 <wm8994_SetFrequency+0x1a4>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	f200 80ad 	bhi.w	8004820 <wm8994_SetFrequency+0x17c>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d061      	beq.n	8004794 <wm8994_SetFrequency+0xf0>
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80046d6:	4293      	cmp	r3, r2
 80046d8:	f200 80a2 	bhi.w	8004820 <wm8994_SetFrequency+0x17c>
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80046e2:	4293      	cmp	r3, r2
 80046e4:	f000 808e 	beq.w	8004804 <wm8994_SetFrequency+0x160>
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80046ee:	4293      	cmp	r3, r2
 80046f0:	f200 8096 	bhi.w	8004820 <wm8994_SetFrequency+0x17c>
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80046fa:	d03d      	beq.n	8004778 <wm8994_SetFrequency+0xd4>
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004702:	f200 808d 	bhi.w	8004820 <wm8994_SetFrequency+0x17c>
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	f245 6222 	movw	r2, #22050	@ 0x5622
 800470c:	4293      	cmp	r3, r2
 800470e:	d06b      	beq.n	80047e8 <wm8994_SetFrequency+0x144>
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004716:	4293      	cmp	r3, r2
 8004718:	f200 8082 	bhi.w	8004820 <wm8994_SetFrequency+0x17c>
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004722:	d01b      	beq.n	800475c <wm8994_SetFrequency+0xb8>
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800472a:	d879      	bhi.n	8004820 <wm8994_SetFrequency+0x17c>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8004732:	d005      	beq.n	8004740 <wm8994_SetFrequency+0x9c>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	f642 3211 	movw	r2, #11025	@ 0x2b11
 800473a:	4293      	cmp	r3, r2
 800473c:	d046      	beq.n	80047cc <wm8994_SetFrequency+0x128>
 800473e:	e06f      	b.n	8004820 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8004740:	88fb      	ldrh	r3, [r7, #6]
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2203      	movs	r2, #3
 8004746:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800474a:	4618      	mov	r0, r3
 800474c:	f000 f89e 	bl	800488c <CODEC_IO_Write>
 8004750:	4603      	mov	r3, r0
 8004752:	461a      	mov	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	4413      	add	r3, r2
 8004758:	60fb      	str	r3, [r7, #12]
    break;
 800475a:	e06f      	b.n	800483c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 800475c:	88fb      	ldrh	r3, [r7, #6]
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2233      	movs	r2, #51	@ 0x33
 8004762:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004766:	4618      	mov	r0, r3
 8004768:	f000 f890 	bl	800488c <CODEC_IO_Write>
 800476c:	4603      	mov	r3, r0
 800476e:	461a      	mov	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	4413      	add	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]
    break;
 8004776:	e061      	b.n	800483c <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8004778:	88fb      	ldrh	r3, [r7, #6]
 800477a:	b2db      	uxtb	r3, r3
 800477c:	2263      	movs	r2, #99	@ 0x63
 800477e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004782:	4618      	mov	r0, r3
 8004784:	f000 f882 	bl	800488c <CODEC_IO_Write>
 8004788:	4603      	mov	r3, r0
 800478a:	461a      	mov	r2, r3
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	4413      	add	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]
    break;
 8004792:	e053      	b.n	800483c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004794:	88fb      	ldrh	r3, [r7, #6]
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2283      	movs	r2, #131	@ 0x83
 800479a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 f874 	bl	800488c <CODEC_IO_Write>
 80047a4:	4603      	mov	r3, r0
 80047a6:	461a      	mov	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	4413      	add	r3, r2
 80047ac:	60fb      	str	r3, [r7, #12]
    break;
 80047ae:	e045      	b.n	800483c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80047b0:	88fb      	ldrh	r3, [r7, #6]
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	22a3      	movs	r2, #163	@ 0xa3
 80047b6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 f866 	bl	800488c <CODEC_IO_Write>
 80047c0:	4603      	mov	r3, r0
 80047c2:	461a      	mov	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	4413      	add	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]
    break;
 80047ca:	e037      	b.n	800483c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80047cc:	88fb      	ldrh	r3, [r7, #6]
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2213      	movs	r2, #19
 80047d2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047d6:	4618      	mov	r0, r3
 80047d8:	f000 f858 	bl	800488c <CODEC_IO_Write>
 80047dc:	4603      	mov	r3, r0
 80047de:	461a      	mov	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4413      	add	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]
    break;
 80047e6:	e029      	b.n	800483c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80047e8:	88fb      	ldrh	r3, [r7, #6]
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2243      	movs	r2, #67	@ 0x43
 80047ee:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 f84a 	bl	800488c <CODEC_IO_Write>
 80047f8:	4603      	mov	r3, r0
 80047fa:	461a      	mov	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	4413      	add	r3, r2
 8004800:	60fb      	str	r3, [r7, #12]
    break;
 8004802:	e01b      	b.n	800483c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8004804:	88fb      	ldrh	r3, [r7, #6]
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2273      	movs	r2, #115	@ 0x73
 800480a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800480e:	4618      	mov	r0, r3
 8004810:	f000 f83c 	bl	800488c <CODEC_IO_Write>
 8004814:	4603      	mov	r3, r0
 8004816:	461a      	mov	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	4413      	add	r3, r2
 800481c:	60fb      	str	r3, [r7, #12]
    break; 
 800481e:	e00d      	b.n	800483c <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004820:	88fb      	ldrh	r3, [r7, #6]
 8004822:	b2db      	uxtb	r3, r3
 8004824:	2283      	movs	r2, #131	@ 0x83
 8004826:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800482a:	4618      	mov	r0, r3
 800482c:	f000 f82e 	bl	800488c <CODEC_IO_Write>
 8004830:	4603      	mov	r3, r0
 8004832:	461a      	mov	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	4413      	add	r3, r2
 8004838:	60fb      	str	r3, [r7, #12]
    break; 
 800483a:	bf00      	nop
  }
  return counter;
 800483c:	68fb      	ldr	r3, [r7, #12]
}
 800483e:	4618      	mov	r0, r3
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	00017700 	.word	0x00017700

0800484c <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	4603      	mov	r3, r0
 8004854:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004856:	2300      	movs	r3, #0
 8004858:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800485a:	88fb      	ldrh	r3, [r7, #6]
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2200      	movs	r2, #0
 8004860:	2100      	movs	r1, #0
 8004862:	4618      	mov	r0, r3
 8004864:	f000 f812 	bl	800488c <CODEC_IO_Write>
 8004868:	4603      	mov	r3, r0
 800486a:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 800486c:	4b05      	ldr	r3, [pc, #20]	@ (8004884 <wm8994_Reset+0x38>)
 800486e:	2200      	movs	r2, #0
 8004870:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8004872:	4b05      	ldr	r3, [pc, #20]	@ (8004888 <wm8994_Reset+0x3c>)
 8004874:	2200      	movs	r2, #0
 8004876:	601a      	str	r2, [r3, #0]

  return counter;
 8004878:	68fb      	ldr	r3, [r7, #12]
}
 800487a:	4618      	mov	r0, r3
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	20013078 	.word	0x20013078
 8004888:	2001307c 	.word	0x2001307c

0800488c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	4603      	mov	r3, r0
 8004894:	71fb      	strb	r3, [r7, #7]
 8004896:	460b      	mov	r3, r1
 8004898:	80bb      	strh	r3, [r7, #4]
 800489a:	4613      	mov	r3, r2
 800489c:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 800489e:	2300      	movs	r3, #0
 80048a0:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 80048a2:	887a      	ldrh	r2, [r7, #2]
 80048a4:	88b9      	ldrh	r1, [r7, #4]
 80048a6:	79fb      	ldrb	r3, [r7, #7]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 f96f 	bl	8004b8c <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	b2db      	uxtb	r3, r3
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
	...

080048bc <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b08c      	sub	sp, #48	@ 0x30
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a51      	ldr	r2, [pc, #324]	@ (8004a0c <I2Cx_MspInit+0x150>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d14d      	bne.n	8004968 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80048cc:	4b50      	ldr	r3, [pc, #320]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80048ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d0:	4a4f      	ldr	r2, [pc, #316]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80048d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80048d8:	4b4d      	ldr	r3, [pc, #308]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80048da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048e0:	61bb      	str	r3, [r7, #24]
 80048e2:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80048e4:	2380      	movs	r3, #128	@ 0x80
 80048e6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80048e8:	2312      	movs	r3, #18
 80048ea:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80048ec:	2300      	movs	r3, #0
 80048ee:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80048f0:	2302      	movs	r3, #2
 80048f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80048f4:	2304      	movs	r3, #4
 80048f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80048f8:	f107 031c 	add.w	r3, r7, #28
 80048fc:	4619      	mov	r1, r3
 80048fe:	4845      	ldr	r0, [pc, #276]	@ (8004a14 <I2Cx_MspInit+0x158>)
 8004900:	f002 fd12 	bl	8007328 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8004904:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004908:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800490a:	f107 031c 	add.w	r3, r7, #28
 800490e:	4619      	mov	r1, r3
 8004910:	4840      	ldr	r0, [pc, #256]	@ (8004a14 <I2Cx_MspInit+0x158>)
 8004912:	f002 fd09 	bl	8007328 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8004916:	4b3e      	ldr	r3, [pc, #248]	@ (8004a10 <I2Cx_MspInit+0x154>)
 8004918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491a:	4a3d      	ldr	r2, [pc, #244]	@ (8004a10 <I2Cx_MspInit+0x154>)
 800491c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004920:	6413      	str	r3, [r2, #64]	@ 0x40
 8004922:	4b3b      	ldr	r3, [pc, #236]	@ (8004a10 <I2Cx_MspInit+0x154>)
 8004924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004926:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800492a:	617b      	str	r3, [r7, #20]
 800492c:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 800492e:	4b38      	ldr	r3, [pc, #224]	@ (8004a10 <I2Cx_MspInit+0x154>)
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	4a37      	ldr	r2, [pc, #220]	@ (8004a10 <I2Cx_MspInit+0x154>)
 8004934:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004938:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 800493a:	4b35      	ldr	r3, [pc, #212]	@ (8004a10 <I2Cx_MspInit+0x154>)
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	4a34      	ldr	r2, [pc, #208]	@ (8004a10 <I2Cx_MspInit+0x154>)
 8004940:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004944:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8004946:	2200      	movs	r2, #0
 8004948:	210f      	movs	r1, #15
 800494a:	2048      	movs	r0, #72	@ 0x48
 800494c:	f001 f9c2 	bl	8005cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8004950:	2048      	movs	r0, #72	@ 0x48
 8004952:	f001 f9db 	bl	8005d0c <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8004956:	2200      	movs	r2, #0
 8004958:	210f      	movs	r1, #15
 800495a:	2049      	movs	r0, #73	@ 0x49
 800495c:	f001 f9ba 	bl	8005cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8004960:	2049      	movs	r0, #73	@ 0x49
 8004962:	f001 f9d3 	bl	8005d0c <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8004966:	e04d      	b.n	8004a04 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004968:	4b29      	ldr	r3, [pc, #164]	@ (8004a10 <I2Cx_MspInit+0x154>)
 800496a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496c:	4a28      	ldr	r2, [pc, #160]	@ (8004a10 <I2Cx_MspInit+0x154>)
 800496e:	f043 0302 	orr.w	r3, r3, #2
 8004972:	6313      	str	r3, [r2, #48]	@ 0x30
 8004974:	4b26      	ldr	r3, [pc, #152]	@ (8004a10 <I2Cx_MspInit+0x154>)
 8004976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	613b      	str	r3, [r7, #16]
 800497e:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8004980:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004984:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004986:	2312      	movs	r3, #18
 8004988:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800498a:	2300      	movs	r3, #0
 800498c:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800498e:	2302      	movs	r3, #2
 8004990:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8004992:	2304      	movs	r3, #4
 8004994:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004996:	f107 031c 	add.w	r3, r7, #28
 800499a:	4619      	mov	r1, r3
 800499c:	481e      	ldr	r0, [pc, #120]	@ (8004a18 <I2Cx_MspInit+0x15c>)
 800499e:	f002 fcc3 	bl	8007328 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80049a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80049a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80049a8:	f107 031c 	add.w	r3, r7, #28
 80049ac:	4619      	mov	r1, r3
 80049ae:	481a      	ldr	r0, [pc, #104]	@ (8004a18 <I2Cx_MspInit+0x15c>)
 80049b0:	f002 fcba 	bl	8007328 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80049b4:	4b16      	ldr	r3, [pc, #88]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80049b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b8:	4a15      	ldr	r2, [pc, #84]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80049ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049be:	6413      	str	r3, [r2, #64]	@ 0x40
 80049c0:	4b13      	ldr	r3, [pc, #76]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80049c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049c8:	60fb      	str	r3, [r7, #12]
 80049ca:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80049cc:	4b10      	ldr	r3, [pc, #64]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	4a0f      	ldr	r2, [pc, #60]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80049d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049d6:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80049d8:	4b0d      	ldr	r3, [pc, #52]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80049da:	6a1b      	ldr	r3, [r3, #32]
 80049dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004a10 <I2Cx_MspInit+0x154>)
 80049de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049e2:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80049e4:	2200      	movs	r2, #0
 80049e6:	210f      	movs	r1, #15
 80049e8:	201f      	movs	r0, #31
 80049ea:	f001 f973 	bl	8005cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80049ee:	201f      	movs	r0, #31
 80049f0:	f001 f98c 	bl	8005d0c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80049f4:	2200      	movs	r2, #0
 80049f6:	210f      	movs	r1, #15
 80049f8:	2020      	movs	r0, #32
 80049fa:	f001 f96b 	bl	8005cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80049fe:	2020      	movs	r0, #32
 8004a00:	f001 f984 	bl	8005d0c <HAL_NVIC_EnableIRQ>
}
 8004a04:	bf00      	nop
 8004a06:	3730      	adds	r7, #48	@ 0x30
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	20013080 	.word	0x20013080
 8004a10:	40023800 	.word	0x40023800
 8004a14:	40021c00 	.word	0x40021c00
 8004a18:	40020400 	.word	0x40020400

08004a1c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f005 fb73 	bl	800a110 <HAL_I2C_GetState>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d125      	bne.n	8004a7c <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a14      	ldr	r2, [pc, #80]	@ (8004a84 <I2Cx_Init+0x68>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d103      	bne.n	8004a40 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a13      	ldr	r2, [pc, #76]	@ (8004a88 <I2Cx_Init+0x6c>)
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	e002      	b.n	8004a46 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a12      	ldr	r2, [pc, #72]	@ (8004a8c <I2Cx_Init+0x70>)
 8004a44:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a11      	ldr	r2, [pc, #68]	@ (8004a90 <I2Cx_Init+0x74>)
 8004a4a:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2201      	movs	r2, #1
 8004a56:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7ff ff23 	bl	80048bc <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f005 f850 	bl	8009b1c <HAL_I2C_Init>
  }
}
 8004a7c:	bf00      	nop
 8004a7e:	3708      	adds	r7, #8
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	20013080 	.word	0x20013080
 8004a88:	40005c00 	.word	0x40005c00
 8004a8c:	40005400 	.word	0x40005400
 8004a90:	40912732 	.word	0x40912732

08004a94 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b08a      	sub	sp, #40	@ 0x28
 8004a98:	af04      	add	r7, sp, #16
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	4608      	mov	r0, r1
 8004a9e:	4611      	mov	r1, r2
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	72fb      	strb	r3, [r7, #11]
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	813b      	strh	r3, [r7, #8]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004ab2:	7afb      	ldrb	r3, [r7, #11]
 8004ab4:	b299      	uxth	r1, r3
 8004ab6:	88f8      	ldrh	r0, [r7, #6]
 8004ab8:	893a      	ldrh	r2, [r7, #8]
 8004aba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004abe:	9302      	str	r3, [sp, #8]
 8004ac0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004ac2:	9301      	str	r3, [sp, #4]
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
 8004ac6:	9300      	str	r3, [sp, #0]
 8004ac8:	4603      	mov	r3, r0
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f005 fa06 	bl	8009edc <HAL_I2C_Mem_Read>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004ad4:	7dfb      	ldrb	r3, [r7, #23]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d004      	beq.n	8004ae4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004ada:	7afb      	ldrb	r3, [r7, #11]
 8004adc:	4619      	mov	r1, r3
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	f000 f832 	bl	8004b48 <I2Cx_Error>
  }
  return status;    
 8004ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3718      	adds	r7, #24
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004aee:	b580      	push	{r7, lr}
 8004af0:	b08a      	sub	sp, #40	@ 0x28
 8004af2:	af04      	add	r7, sp, #16
 8004af4:	60f8      	str	r0, [r7, #12]
 8004af6:	4608      	mov	r0, r1
 8004af8:	4611      	mov	r1, r2
 8004afa:	461a      	mov	r2, r3
 8004afc:	4603      	mov	r3, r0
 8004afe:	72fb      	strb	r3, [r7, #11]
 8004b00:	460b      	mov	r3, r1
 8004b02:	813b      	strh	r3, [r7, #8]
 8004b04:	4613      	mov	r3, r2
 8004b06:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004b0c:	7afb      	ldrb	r3, [r7, #11]
 8004b0e:	b299      	uxth	r1, r3
 8004b10:	88f8      	ldrh	r0, [r7, #6]
 8004b12:	893a      	ldrh	r2, [r7, #8]
 8004b14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b18:	9302      	str	r3, [sp, #8]
 8004b1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004b1c:	9301      	str	r3, [sp, #4]
 8004b1e:	6a3b      	ldr	r3, [r7, #32]
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	4603      	mov	r3, r0
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f005 f8c5 	bl	8009cb4 <HAL_I2C_Mem_Write>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004b2e:	7dfb      	ldrb	r3, [r7, #23]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d004      	beq.n	8004b3e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004b34:	7afb      	ldrb	r3, [r7, #11]
 8004b36:	4619      	mov	r1, r3
 8004b38:	68f8      	ldr	r0, [r7, #12]
 8004b3a:	f000 f805 	bl	8004b48 <I2Cx_Error>
  }
  return status;
 8004b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3718      	adds	r7, #24
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	460b      	mov	r3, r1
 8004b52:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f005 f87d 	bl	8009c54 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7ff ff5e 	bl	8004a1c <I2Cx_Init>
}
 8004b60:	bf00      	nop
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004b6c:	4802      	ldr	r0, [pc, #8]	@ (8004b78 <AUDIO_IO_Init+0x10>)
 8004b6e:	f7ff ff55 	bl	8004a1c <I2Cx_Init>
}
 8004b72:	bf00      	nop
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	20013080 	.word	0x20013080

08004b7c <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
}
 8004b80:	bf00      	nop
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
	...

08004b8c <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b086      	sub	sp, #24
 8004b90:	af02      	add	r7, sp, #8
 8004b92:	4603      	mov	r3, r0
 8004b94:	71fb      	strb	r3, [r7, #7]
 8004b96:	460b      	mov	r3, r1
 8004b98:	80bb      	strh	r3, [r7, #4]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8004b9e:	887b      	ldrh	r3, [r7, #2]
 8004ba0:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8004ba2:	89fb      	ldrh	r3, [r7, #14]
 8004ba4:	0a1b      	lsrs	r3, r3, #8
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8004baa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bae:	021b      	lsls	r3, r3, #8
 8004bb0:	b21a      	sxth	r2, r3
 8004bb2:	887b      	ldrh	r3, [r7, #2]
 8004bb4:	b21b      	sxth	r3, r3
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	b21b      	sxth	r3, r3
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8004bbe:	88ba      	ldrh	r2, [r7, #4]
 8004bc0:	79f9      	ldrb	r1, [r7, #7]
 8004bc2:	2302      	movs	r3, #2
 8004bc4:	9301      	str	r3, [sp, #4]
 8004bc6:	1cbb      	adds	r3, r7, #2
 8004bc8:	9300      	str	r3, [sp, #0]
 8004bca:	2302      	movs	r3, #2
 8004bcc:	4803      	ldr	r0, [pc, #12]	@ (8004bdc <AUDIO_IO_Write+0x50>)
 8004bce:	f7ff ff8e 	bl	8004aee <I2Cx_WriteMultiple>
}
 8004bd2:	bf00      	nop
 8004bd4:	3710      	adds	r7, #16
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}
 8004bda:	bf00      	nop
 8004bdc:	20013080 	.word	0x20013080

08004be0 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af02      	add	r7, sp, #8
 8004be6:	4603      	mov	r3, r0
 8004be8:	460a      	mov	r2, r1
 8004bea:	71fb      	strb	r3, [r7, #7]
 8004bec:	4613      	mov	r3, r2
 8004bee:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	81bb      	strh	r3, [r7, #12]
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8004bf8:	88ba      	ldrh	r2, [r7, #4]
 8004bfa:	79f9      	ldrb	r1, [r7, #7]
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	9301      	str	r3, [sp, #4]
 8004c00:	f107 030c 	add.w	r3, r7, #12
 8004c04:	9300      	str	r3, [sp, #0]
 8004c06:	2302      	movs	r3, #2
 8004c08:	480a      	ldr	r0, [pc, #40]	@ (8004c34 <AUDIO_IO_Read+0x54>)
 8004c0a:	f7ff ff43 	bl	8004a94 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004c0e:	89bb      	ldrh	r3, [r7, #12]
 8004c10:	0a1b      	lsrs	r3, r3, #8
 8004c12:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004c14:	89bb      	ldrh	r3, [r7, #12]
 8004c16:	b21b      	sxth	r3, r3
 8004c18:	021b      	lsls	r3, r3, #8
 8004c1a:	b21a      	sxth	r2, r3
 8004c1c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	b21b      	sxth	r3, r3
 8004c24:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8004c26:	89fb      	ldrh	r3, [r7, #14]
 8004c28:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8004c2a:	89bb      	ldrh	r3, [r7, #12]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	20013080 	.word	0x20013080

08004c38 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 fcd3 	bl	80055ec <HAL_Delay>
}
 8004c46:	bf00      	nop
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
	...

08004c50 <BSP_AUDIO_OUT_Init>:
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @note   The I2S PLL input clock must be done in the user application.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{ 
 8004c50:	b590      	push	{r4, r7, lr}
 8004c52:	b085      	sub	sp, #20
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	4603      	mov	r3, r0
 8004c58:	603a      	str	r2, [r7, #0]
 8004c5a:	80fb      	strh	r3, [r7, #6]
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	73fb      	strb	r3, [r7, #15]
  uint32_t deviceid = 0x00;
 8004c64:	2300      	movs	r3, #0
 8004c66:	60bb      	str	r3, [r7, #8]

  /* Disable SAI */
  SAIx_Out_DeInit();
 8004c68:	f000 fa46 	bl	80050f8 <SAIx_Out_DeInit>

  /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
  BSP_AUDIO_OUT_ClockConfig(&haudio_out_sai, AudioFreq, NULL);
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	6839      	ldr	r1, [r7, #0]
 8004c70:	481c      	ldr	r0, [pc, #112]	@ (8004ce4 <BSP_AUDIO_OUT_Init+0x94>)
 8004c72:	f000 f99f 	bl	8004fb4 <BSP_AUDIO_OUT_ClockConfig>
 
  /* SAI data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004c76:	4b1b      	ldr	r3, [pc, #108]	@ (8004ce4 <BSP_AUDIO_OUT_Init+0x94>)
 8004c78:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce8 <BSP_AUDIO_OUT_Init+0x98>)
 8004c7a:	601a      	str	r2, [r3, #0]
  if(HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET)
 8004c7c:	4819      	ldr	r0, [pc, #100]	@ (8004ce4 <BSP_AUDIO_OUT_Init+0x94>)
 8004c7e:	f008 fbd3 	bl	800d428 <HAL_SAI_GetState>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d103      	bne.n	8004c90 <BSP_AUDIO_OUT_Init+0x40>
  {
    /* Init the SAI MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 8004c88:	2100      	movs	r1, #0
 8004c8a:	4816      	ldr	r0, [pc, #88]	@ (8004ce4 <BSP_AUDIO_OUT_Init+0x94>)
 8004c8c:	f000 f8bc 	bl	8004e08 <BSP_AUDIO_OUT_MspInit>
  }
  SAIx_Out_Init(AudioFreq);
 8004c90:	6838      	ldr	r0, [r7, #0]
 8004c92:	f000 f9d3 	bl	800503c <SAIx_Out_Init>

  /* wm8994 codec initialization */
  deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8004c96:	4b15      	ldr	r3, [pc, #84]	@ (8004cec <BSP_AUDIO_OUT_Init+0x9c>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	2034      	movs	r0, #52	@ 0x34
 8004c9c:	4798      	blx	r3
 8004c9e:	60b8      	str	r0, [r7, #8]
  
  if((deviceid) == WM8994_ID)
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	f648 1294 	movw	r2, #35220	@ 0x8994
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d109      	bne.n	8004cbe <BSP_AUDIO_OUT_Init+0x6e>
  {  
    /* Reset the Codec Registers */
    wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8004caa:	4b10      	ldr	r3, [pc, #64]	@ (8004cec <BSP_AUDIO_OUT_Init+0x9c>)
 8004cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cae:	2034      	movs	r0, #52	@ 0x34
 8004cb0:	4798      	blx	r3
    /* Initialize the audio driver structure */
    audio_drv = &wm8994_drv; 
 8004cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8004cf0 <BSP_AUDIO_OUT_Init+0xa0>)
 8004cb4:	4a0d      	ldr	r2, [pc, #52]	@ (8004cec <BSP_AUDIO_OUT_Init+0x9c>)
 8004cb6:	601a      	str	r2, [r3, #0]
    ret = AUDIO_OK;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	73fb      	strb	r3, [r7, #15]
 8004cbc:	e001      	b.n	8004cc2 <BSP_AUDIO_OUT_Init+0x72>
  }
  else
  {
    ret = AUDIO_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 8004cc2:	7bfb      	ldrb	r3, [r7, #15]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d107      	bne.n	8004cd8 <BSP_AUDIO_OUT_Init+0x88>
  {
    /* Initialize the codec internal registers */
    audio_drv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8004cc8:	4b09      	ldr	r3, [pc, #36]	@ (8004cf0 <BSP_AUDIO_OUT_Init+0xa0>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681c      	ldr	r4, [r3, #0]
 8004cce:	797a      	ldrb	r2, [r7, #5]
 8004cd0:	88f9      	ldrh	r1, [r7, #6]
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2034      	movs	r0, #52	@ 0x34
 8004cd6:	47a0      	blx	r4
  }
 
  return ret;
 8004cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd90      	pop	{r4, r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	200130d8 	.word	0x200130d8
 8004ce8:	40015c04 	.word	0x40015c04
 8004cec:	20012004 	.word	0x20012004
 8004cf0:	200130d4 	.word	0x200130d4

08004cf4 <BSP_AUDIO_OUT_Play>:
  * @param  Size: Number of audio data in BYTES unit.
  *         In memory, first element is for left channel, second element is for right channel
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8004cfe:	4b10      	ldr	r3, [pc, #64]	@ (8004d40 <BSP_AUDIO_OUT_Play+0x4c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	683a      	ldr	r2, [r7, #0]
 8004d06:	b292      	uxth	r2, r2
 8004d08:	6879      	ldr	r1, [r7, #4]
 8004d0a:	2034      	movs	r0, #52	@ 0x34
 8004d0c:	4798      	blx	r3
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d001      	beq.n	8004d18 <BSP_AUDIO_OUT_Play+0x24>
  {  
    return AUDIO_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e00f      	b.n	8004d38 <BSP_AUDIO_OUT_Play+0x44>
  }
  else
  {
    /* Update the Media layer and enable it for play */  
    HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE));
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d1e:	d203      	bcs.n	8004d28 <BSP_AUDIO_OUT_Play+0x34>
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	085b      	lsrs	r3, r3, #1
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	e001      	b.n	8004d2c <BSP_AUDIO_OUT_Play+0x38>
 8004d28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	6879      	ldr	r1, [r7, #4]
 8004d30:	4804      	ldr	r0, [pc, #16]	@ (8004d44 <BSP_AUDIO_OUT_Play+0x50>)
 8004d32:	f008 fa3b 	bl	800d1ac <HAL_SAI_Transmit_DMA>
    
    return AUDIO_OK;
 8004d36:	2300      	movs	r3, #0
  }
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3708      	adds	r7, #8
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	200130d4 	.word	0x200130d4
 8004d44:	200130d8 	.word	0x200130d8

08004d48 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	4603      	mov	r3, r0
 8004d50:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(audio_drv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8004d52:	4b08      	ldr	r3, [pc, #32]	@ (8004d74 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	79fa      	ldrb	r2, [r7, #7]
 8004d5a:	4611      	mov	r1, r2
 8004d5c:	2034      	movs	r0, #52	@ 0x34
 8004d5e:	4798      	blx	r3
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e000      	b.n	8004d6c <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004d6a:	2300      	movs	r3, #0
  }
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	200130d4 	.word	0x200130d4

08004d78 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 8004d80:	f7fc ff0c 	bl	8001b9c <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 8004d84:	bf00      	nop
 8004d86:	3708      	adds	r7, #8
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b082      	sub	sp, #8
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8004d94:	f000 f82a 	bl	8004dec <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8004d98:	bf00      	nop
 8004d9a:	3708      	adds	r7, #8
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8004da8:	480e      	ldr	r0, [pc, #56]	@ (8004de4 <HAL_SAI_ErrorCallback+0x44>)
 8004daa:	f008 fb3d 	bl	800d428 <HAL_SAI_GetState>
 8004dae:	4603      	mov	r3, r0
 8004db0:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8004db2:	480d      	ldr	r0, [pc, #52]	@ (8004de8 <HAL_SAI_ErrorCallback+0x48>)
 8004db4:	f008 fb38 	bl	800d428 <HAL_SAI_GetState>
 8004db8:	4603      	mov	r3, r0
 8004dba:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d002      	beq.n	8004dc8 <HAL_SAI_ErrorCallback+0x28>
 8004dc2:	7bfb      	ldrb	r3, [r7, #15]
 8004dc4:	2b12      	cmp	r3, #18
 8004dc6:	d101      	bne.n	8004dcc <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8004dc8:	f000 f817 	bl	8004dfa <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8004dcc:	7bbb      	ldrb	r3, [r7, #14]
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d002      	beq.n	8004dd8 <HAL_SAI_ErrorCallback+0x38>
 8004dd2:	7bbb      	ldrb	r3, [r7, #14]
 8004dd4:	2b22      	cmp	r3, #34	@ 0x22
 8004dd6:	d101      	bne.n	8004ddc <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8004dd8:	f000 fa55 	bl	8005286 <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8004ddc:	bf00      	nop
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	200130d8 	.word	0x200130d8
 8004de8:	2001315c 	.word	0x2001315c

08004dec <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8004dec:	b480      	push	{r7}
 8004dee:	af00      	add	r7, sp, #0
}
 8004df0:	bf00      	nop
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	af00      	add	r7, sp, #0
}
 8004dfe:	bf00      	nop
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b08c      	sub	sp, #48	@ 0x30
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8004e12:	4b63      	ldr	r3, [pc, #396]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e16:	4a62      	ldr	r2, [pc, #392]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e18:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e1e:	4b60      	ldr	r3, [pc, #384]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e26:	61bb      	str	r3, [r7, #24]
 8004e28:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8004e2a:	4b5d      	ldr	r3, [pc, #372]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2e:	4a5c      	ldr	r2, [pc, #368]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e36:	4b5a      	ldr	r3, [pc, #360]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e3e:	617b      	str	r3, [r7, #20]
 8004e40:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8004e42:	4b57      	ldr	r3, [pc, #348]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e46:	4a56      	ldr	r2, [pc, #344]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e4e:	4b54      	ldr	r3, [pc, #336]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e56:	613b      	str	r3, [r7, #16]
 8004e58:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8004e5a:	4b51      	ldr	r3, [pc, #324]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5e:	4a50      	ldr	r2, [pc, #320]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e66:	4b4e      	ldr	r3, [pc, #312]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e6e:	60fb      	str	r3, [r7, #12]
 8004e70:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8004e72:	2380      	movs	r3, #128	@ 0x80
 8004e74:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004e76:	2302      	movs	r3, #2
 8004e78:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004e82:	230a      	movs	r3, #10
 8004e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8004e86:	f107 031c 	add.w	r3, r7, #28
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	4845      	ldr	r0, [pc, #276]	@ (8004fa4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004e8e:	f002 fa4b 	bl	8007328 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8004e92:	2320      	movs	r3, #32
 8004e94:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004e96:	2302      	movs	r3, #2
 8004e98:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8004ea2:	230a      	movs	r3, #10
 8004ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004ea6:	f107 031c 	add.w	r3, r7, #28
 8004eaa:	4619      	mov	r1, r3
 8004eac:	483d      	ldr	r0, [pc, #244]	@ (8004fa4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004eae:	f002 fa3b 	bl	8007328 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8004eb2:	2340      	movs	r3, #64	@ 0x40
 8004eb4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004ec2:	230a      	movs	r3, #10
 8004ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004ec6:	f107 031c 	add.w	r3, r7, #28
 8004eca:	4619      	mov	r1, r3
 8004ecc:	4835      	ldr	r0, [pc, #212]	@ (8004fa4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004ece:	f002 fa2b 	bl	8007328 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8004ed2:	2310      	movs	r3, #16
 8004ed4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004ed6:	2302      	movs	r3, #2
 8004ed8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004eda:	2300      	movs	r3, #0
 8004edc:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004ee2:	230a      	movs	r3, #10
 8004ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8004ee6:	f107 031c 	add.w	r3, r7, #28
 8004eea:	4619      	mov	r1, r3
 8004eec:	482d      	ldr	r0, [pc, #180]	@ (8004fa4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004eee:	f002 fa1b 	bl	8007328 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8004ef2:	4b2b      	ldr	r3, [pc, #172]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004ef8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004efe:	4b28      	ldr	r3, [pc, #160]	@ (8004fa0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f06:	60bb      	str	r3, [r7, #8]
 8004f08:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a26      	ldr	r2, [pc, #152]	@ (8004fa8 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d138      	bne.n	8004f86 <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8004f14:	4b25      	ldr	r3, [pc, #148]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f16:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8004f1a:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8004f1c:	4b23      	ldr	r3, [pc, #140]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f1e:	2240      	movs	r2, #64	@ 0x40
 8004f20:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004f22:	4b22      	ldr	r3, [pc, #136]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8004f28:	4b20      	ldr	r3, [pc, #128]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f2e:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8004f30:	4b1e      	ldr	r3, [pc, #120]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f36:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8004f38:	4b1c      	ldr	r3, [pc, #112]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004f3e:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8004f40:	4b1a      	ldr	r3, [pc, #104]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f46:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8004f48:	4b18      	ldr	r3, [pc, #96]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f4a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004f4e:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8004f50:	4b16      	ldr	r3, [pc, #88]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f52:	2204      	movs	r2, #4
 8004f54:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004f56:	4b15      	ldr	r3, [pc, #84]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f58:	2203      	movs	r2, #3
 8004f5a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004f5c:	4b13      	ldr	r3, [pc, #76]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8004f62:	4b12      	ldr	r3, [pc, #72]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8004f68:	4b10      	ldr	r3, [pc, #64]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f6a:	4a11      	ldr	r2, [pc, #68]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8004f6c:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a0e      	ldr	r2, [pc, #56]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f72:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004f74:	4a0d      	ldr	r2, [pc, #52]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8004f7a:	480c      	ldr	r0, [pc, #48]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f7c:	f001 f966 	bl	800624c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8004f80:	480a      	ldr	r0, [pc, #40]	@ (8004fac <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f82:	f001 f8b5 	bl	80060f0 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8004f86:	2200      	movs	r2, #0
 8004f88:	210e      	movs	r1, #14
 8004f8a:	203c      	movs	r0, #60	@ 0x3c
 8004f8c:	f000 fea2 	bl	8005cd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8004f90:	203c      	movs	r0, #60	@ 0x3c
 8004f92:	f000 febb 	bl	8005d0c <HAL_NVIC_EnableIRQ>
}
 8004f96:	bf00      	nop
 8004f98:	3730      	adds	r7, #48	@ 0x30
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40023800 	.word	0x40023800
 8004fa4:	40022000 	.word	0x40022000
 8004fa8:	40015c04 	.word	0x40015c04
 8004fac:	200131e0 	.word	0x200131e0
 8004fb0:	40026470 	.word	0x40026470

08004fb4 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b0a6      	sub	sp, #152	@ 0x98
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004fc0:	f107 0314 	add.w	r3, r7, #20
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f007 f8eb 	bl	800c1a0 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d009      	beq.n	8004fe8 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d004      	beq.n	8004fe8 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d112      	bne.n	800500e <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8004fe8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004fec:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004fee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004ff2:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8004ff4:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8004ff8:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8004ffe:	2313      	movs	r3, #19
 8005000:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005002:	f107 0314 	add.w	r3, r7, #20
 8005006:	4618      	mov	r0, r3
 8005008:	f006 fcda 	bl	800b9c0 <HAL_RCCEx_PeriphCLKConfig>
 800500c:	e012      	b.n	8005034 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 800500e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005012:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8005014:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005018:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 800501a:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 800501e:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8005020:	2307      	movs	r3, #7
 8005022:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8005024:	2301      	movs	r3, #1
 8005026:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005028:	f107 0314 	add.w	r3, r7, #20
 800502c:	4618      	mov	r0, r3
 800502e:	f006 fcc7 	bl	800b9c0 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8005032:	bf00      	nop
 8005034:	bf00      	nop
 8005036:	3798      	adds	r7, #152	@ 0x98
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}

0800503c <SAIx_Out_Init>:
  * @note   The default SlotActive configuration is set to CODEC_AUDIOFRAME_SLOT_0123 
  *         and user can update this configuration using 
  * @retval None
  */
static void SAIx_Out_Init(uint32_t AudioFreq)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005044:	4b2a      	ldr	r3, [pc, #168]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 8005046:	4a2b      	ldr	r2, [pc, #172]	@ (80050f4 <SAIx_Out_Init+0xb8>)
 8005048:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800504a:	4b29      	ldr	r3, [pc, #164]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	4b27      	ldr	r3, [pc, #156]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005058:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x 
  LSBFirst: Disabled 
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800505a:	4a25      	ldr	r2, [pc, #148]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SAI_MODEMASTER_TX;
 8005060:	4b23      	ldr	r3, [pc, #140]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 8005062:	2200      	movs	r2, #0
 8005064:	605a      	str	r2, [r3, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005066:	4b22      	ldr	r3, [pc, #136]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 8005068:	2200      	movs	r2, #0
 800506a:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 800506c:	4b20      	ldr	r3, [pc, #128]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 800506e:	2200      	movs	r2, #0
 8005070:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8005072:	4b1f      	ldr	r3, [pc, #124]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 8005074:	2280      	movs	r2, #128	@ 0x80
 8005076:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005078:	4b1d      	ldr	r3, [pc, #116]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 800507a:	2200      	movs	r2, #0
 800507c:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800507e:	4b1c      	ldr	r3, [pc, #112]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 8005080:	2201      	movs	r2, #1
 8005082:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8005084:	4b1a      	ldr	r3, [pc, #104]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 8005086:	2200      	movs	r2, #0
 8005088:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800508a:	4b19      	ldr	r3, [pc, #100]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 800508c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005090:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8005092:	4b17      	ldr	r3, [pc, #92]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 8005094:	2201      	movs	r2, #1
 8005096:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */ 
  haudio_out_sai.FrameInit.FrameLength = 64; 
 8005098:	4b15      	ldr	r3, [pc, #84]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 800509a:	2240      	movs	r2, #64	@ 0x40
 800509c:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 800509e:	4b14      	ldr	r3, [pc, #80]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050a0:	2220      	movs	r2, #32
 80050a2:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80050a4:	4b12      	ldr	r3, [pc, #72]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80050aa:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80050ac:	4b10      	ldr	r3, [pc, #64]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050ae:	2200      	movs	r2, #0
 80050b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80050b2:	4b0f      	ldr	r3, [pc, #60]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050b4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80050b8:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot 
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 80050ba:	4b0d      	ldr	r3, [pc, #52]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050bc:	2200      	movs	r2, #0
 80050be:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80050c0:	4b0b      	ldr	r3, [pc, #44]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4; 
 80050c6:	4b0a      	ldr	r3, [pc, #40]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050c8:	2204      	movs	r2, #4
 80050ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = CODEC_AUDIOFRAME_SLOT_0123;
 80050cc:	4b08      	ldr	r3, [pc, #32]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050ce:	220f      	movs	r2, #15
 80050d0:	661a      	str	r2, [r3, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 80050d2:	4807      	ldr	r0, [pc, #28]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050d4:	f007 feb6 	bl	800ce44 <HAL_SAI_Init>
  
  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 80050d8:	4b05      	ldr	r3, [pc, #20]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	4b04      	ldr	r3, [pc, #16]	@ (80050f0 <SAIx_Out_Init+0xb4>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80050e6:	601a      	str	r2, [r3, #0]
}
 80050e8:	bf00      	nop
 80050ea:	3708      	adds	r7, #8
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	200130d8 	.word	0x200130d8
 80050f4:	40015c04 	.word	0x40015c04

080050f8 <SAIx_Out_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_Out_DeInit(void)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 80050fc:	4b07      	ldr	r3, [pc, #28]	@ (800511c <SAIx_Out_DeInit+0x24>)
 80050fe:	4a08      	ldr	r2, [pc, #32]	@ (8005120 <SAIx_Out_DeInit+0x28>)
 8005100:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8005102:	4b06      	ldr	r3, [pc, #24]	@ (800511c <SAIx_Out_DeInit+0x24>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	4b04      	ldr	r3, [pc, #16]	@ (800511c <SAIx_Out_DeInit+0x24>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005110:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_out_sai);
 8005112:	4802      	ldr	r0, [pc, #8]	@ (800511c <SAIx_Out_DeInit+0x24>)
 8005114:	f008 f814 	bl	800d140 <HAL_SAI_DeInit>
}
 8005118:	bf00      	nop
 800511a:	bd80      	pop	{r7, pc}
 800511c:	200130d8 	.word	0x200130d8
 8005120:	40015c04 	.word	0x40015c04

08005124 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68ba      	ldr	r2, [r7, #8]
 8005134:	68f9      	ldr	r1, [r7, #12]
 8005136:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800513a:	f000 f805 	bl	8005148 <BSP_AUDIO_IN_InitEx>
 800513e:	4603      	mov	r3, r0
}
 8005140:	4618      	mov	r0, r3
 8005142:	3710      	adds	r7, #16
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8005148:	b590      	push	{r4, r7, lr}
 800514a:	b089      	sub	sp, #36	@ 0x24
 800514c:	af00      	add	r7, sp, #0
 800514e:	60b9      	str	r1, [r7, #8]
 8005150:	607a      	str	r2, [r7, #4]
 8005152:	603b      	str	r3, [r7, #0]
 8005154:	4603      	mov	r3, r0
 8005156:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 800515c:	2300      	movs	r3, #0
 800515e:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8005160:	89fb      	ldrh	r3, [r7, #14]
 8005162:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005166:	d006      	beq.n	8005176 <BSP_AUDIO_IN_InitEx+0x2e>
 8005168:	89fb      	ldrh	r3, [r7, #14]
 800516a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800516e:	d002      	beq.n	8005176 <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	77fb      	strb	r3, [r7, #31]
 8005174:	e046      	b.n	8005204 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8005176:	f000 f9f5 	bl	8005564 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 800517a:	2200      	movs	r2, #0
 800517c:	68b9      	ldr	r1, [r7, #8]
 800517e:	4824      	ldr	r0, [pc, #144]	@ (8005210 <BSP_AUDIO_IN_InitEx+0xc8>)
 8005180:	f7ff ff18 	bl	8004fb4 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005184:	4b22      	ldr	r3, [pc, #136]	@ (8005210 <BSP_AUDIO_IN_InitEx+0xc8>)
 8005186:	4a23      	ldr	r2, [pc, #140]	@ (8005214 <BSP_AUDIO_IN_InitEx+0xcc>)
 8005188:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 800518a:	4821      	ldr	r0, [pc, #132]	@ (8005210 <BSP_AUDIO_IN_InitEx+0xc8>)
 800518c:	f008 f94c 	bl	800d428 <HAL_SAI_GetState>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d107      	bne.n	80051a6 <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 8005196:	2100      	movs	r1, #0
 8005198:	481d      	ldr	r0, [pc, #116]	@ (8005210 <BSP_AUDIO_IN_InitEx+0xc8>)
 800519a:	f7ff fe35 	bl	8004e08 <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 800519e:	2100      	movs	r1, #0
 80051a0:	481b      	ldr	r0, [pc, #108]	@ (8005210 <BSP_AUDIO_IN_InitEx+0xc8>)
 80051a2:	f000 f877 	bl	8005294 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 80051a6:	89fb      	ldrh	r3, [r7, #14]
 80051a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051ac:	d102      	bne.n	80051b4 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 80051ae:	230a      	movs	r3, #10
 80051b0:	61bb      	str	r3, [r7, #24]
 80051b2:	e001      	b.n	80051b8 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 80051b4:	2305      	movs	r3, #5
 80051b6:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	69b9      	ldr	r1, [r7, #24]
 80051bc:	2001      	movs	r0, #1
 80051be:	f000 f91b 	bl	80053f8 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 80051c2:	4b15      	ldr	r3, [pc, #84]	@ (8005218 <BSP_AUDIO_IN_InitEx+0xd0>)
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	2034      	movs	r0, #52	@ 0x34
 80051c8:	4798      	blx	r3
 80051ca:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	f648 1294 	movw	r2, #35220	@ 0x8994
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d109      	bne.n	80051ea <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 80051d6:	4b10      	ldr	r3, [pc, #64]	@ (8005218 <BSP_AUDIO_IN_InitEx+0xd0>)
 80051d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051da:	2034      	movs	r0, #52	@ 0x34
 80051dc:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 80051de:	4b0f      	ldr	r3, [pc, #60]	@ (800521c <BSP_AUDIO_IN_InitEx+0xd4>)
 80051e0:	4a0d      	ldr	r2, [pc, #52]	@ (8005218 <BSP_AUDIO_IN_InitEx+0xd0>)
 80051e2:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 80051e4:	2300      	movs	r3, #0
 80051e6:	77fb      	strb	r3, [r7, #31]
 80051e8:	e001      	b.n	80051ee <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 80051ee:	7ffb      	ldrb	r3, [r7, #31]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d107      	bne.n	8005204 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 80051f4:	4b09      	ldr	r3, [pc, #36]	@ (800521c <BSP_AUDIO_IN_InitEx+0xd4>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681c      	ldr	r4, [r3, #0]
 80051fa:	89f9      	ldrh	r1, [r7, #14]
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	2264      	movs	r2, #100	@ 0x64
 8005200:	2034      	movs	r0, #52	@ 0x34
 8005202:	47a0      	blx	r4
    }
  }
  return ret;
 8005204:	7ffb      	ldrb	r3, [r7, #31]
}
 8005206:	4618      	mov	r0, r3
 8005208:	3724      	adds	r7, #36	@ 0x24
 800520a:	46bd      	mov	sp, r7
 800520c:	bd90      	pop	{r4, r7, pc}
 800520e:	bf00      	nop
 8005210:	2001315c 	.word	0x2001315c
 8005214:	40015c24 	.word	0x40015c24
 8005218:	20012004 	.word	0x20012004
 800521c:	200130d4 	.word	0x200130d4

08005220 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	b29b      	uxth	r3, r3
 8005232:	461a      	mov	r2, r3
 8005234:	6879      	ldr	r1, [r7, #4]
 8005236:	4805      	ldr	r0, [pc, #20]	@ (800524c <BSP_AUDIO_IN_Record+0x2c>)
 8005238:	f008 f868 	bl	800d30c <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 800523c:	2300      	movs	r3, #0
 800523e:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	b2db      	uxtb	r3, r3
}
 8005244:	4618      	mov	r0, r3
 8005246:	3710      	adds	r7, #16
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	2001315c 	.word	0x2001315c

08005250 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8005258:	f7fc fc76 	bl	8001b48 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 800525c:	bf00      	nop
 800525e:	3708      	adds	r7, #8
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 800526c:	f000 f804 	bl	8005278 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8005270:	bf00      	nop
 8005272:	3708      	adds	r7, #8
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 8005278:	b480      	push	{r7}
 800527a:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 800527c:	bf00      	nop
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 8005286:	b480      	push	{r7}
 8005288:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 800528a:	bf00      	nop
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b08c      	sub	sp, #48	@ 0x30
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 800529e:	4b50      	ldr	r3, [pc, #320]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a2:	4a4f      	ldr	r2, [pc, #316]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80052a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80052aa:	4b4d      	ldr	r3, [pc, #308]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052b2:	61bb      	str	r3, [r7, #24]
 80052b4:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 80052b6:	4b4a      	ldr	r3, [pc, #296]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ba:	4a49      	ldr	r2, [pc, #292]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80052c2:	4b47      	ldr	r3, [pc, #284]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ca:	617b      	str	r3, [r7, #20]
 80052cc:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 80052ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052d2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80052d4:	2302      	movs	r3, #2
 80052d6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80052d8:	2300      	movs	r3, #0
 80052da:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80052dc:	2302      	movs	r3, #2
 80052de:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 80052e0:	230a      	movs	r3, #10
 80052e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 80052e4:	f107 031c 	add.w	r3, r7, #28
 80052e8:	4619      	mov	r1, r3
 80052ea:	483e      	ldr	r0, [pc, #248]	@ (80053e4 <BSP_AUDIO_IN_MspInit+0x150>)
 80052ec:	f002 f81c 	bl	8007328 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 80052f0:	4b3b      	ldr	r3, [pc, #236]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f4:	4a3a      	ldr	r2, [pc, #232]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80052fc:	4b38      	ldr	r3, [pc, #224]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005304:	613b      	str	r3, [r7, #16]
 8005306:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8005308:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800530c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800530e:	2300      	movs	r3, #0
 8005310:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005312:	2300      	movs	r3, #0
 8005314:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005316:	2302      	movs	r3, #2
 8005318:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 800531a:	f107 031c 	add.w	r3, r7, #28
 800531e:	4619      	mov	r1, r3
 8005320:	4831      	ldr	r0, [pc, #196]	@ (80053e8 <BSP_AUDIO_IN_MspInit+0x154>)
 8005322:	f002 f801 	bl	8007328 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8005326:	4b2e      	ldr	r3, [pc, #184]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800532a:	4a2d      	ldr	r2, [pc, #180]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 800532c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005330:	6313      	str	r3, [r2, #48]	@ 0x30
 8005332:	4b2b      	ldr	r3, [pc, #172]	@ (80053e0 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005336:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800533a:	60fb      	str	r3, [r7, #12]
 800533c:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a2a      	ldr	r2, [pc, #168]	@ (80053ec <BSP_AUDIO_IN_MspInit+0x158>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d137      	bne.n	80053b8 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8005348:	4b29      	ldr	r3, [pc, #164]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 800534a:	2200      	movs	r2, #0
 800534c:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800534e:	4b28      	ldr	r3, [pc, #160]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005350:	2200      	movs	r2, #0
 8005352:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8005354:	4b26      	ldr	r3, [pc, #152]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005356:	2200      	movs	r2, #0
 8005358:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 800535a:	4b25      	ldr	r3, [pc, #148]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 800535c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005360:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 8005362:	4b23      	ldr	r3, [pc, #140]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005364:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005368:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 800536a:	4b21      	ldr	r3, [pc, #132]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 800536c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005370:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8005372:	4b1f      	ldr	r3, [pc, #124]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005374:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005378:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 800537a:	4b1d      	ldr	r3, [pc, #116]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 800537c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005380:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8005382:	4b1b      	ldr	r3, [pc, #108]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005384:	2200      	movs	r2, #0
 8005386:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005388:	4b19      	ldr	r3, [pc, #100]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 800538a:	2203      	movs	r2, #3
 800538c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800538e:	4b18      	ldr	r3, [pc, #96]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005390:	2200      	movs	r2, #0
 8005392:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8005394:	4b16      	ldr	r3, [pc, #88]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005396:	2200      	movs	r2, #0
 8005398:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 800539a:	4b15      	ldr	r3, [pc, #84]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 800539c:	4a15      	ldr	r2, [pc, #84]	@ (80053f4 <BSP_AUDIO_IN_MspInit+0x160>)
 800539e:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a13      	ldr	r2, [pc, #76]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053a4:	671a      	str	r2, [r3, #112]	@ 0x70
 80053a6:	4a12      	ldr	r2, [pc, #72]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 80053ac:	4810      	ldr	r0, [pc, #64]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053ae:	f000 ff4d 	bl	800624c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 80053b2:	480f      	ldr	r0, [pc, #60]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053b4:	f000 fe9c 	bl	80060f0 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80053b8:	2200      	movs	r2, #0
 80053ba:	210f      	movs	r1, #15
 80053bc:	2046      	movs	r0, #70	@ 0x46
 80053be:	f000 fc89 	bl	8005cd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 80053c2:	2046      	movs	r0, #70	@ 0x46
 80053c4:	f000 fca2 	bl	8005d0c <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80053c8:	2200      	movs	r2, #0
 80053ca:	210f      	movs	r1, #15
 80053cc:	2028      	movs	r0, #40	@ 0x28
 80053ce:	f000 fc81 	bl	8005cd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 80053d2:	2028      	movs	r0, #40	@ 0x28
 80053d4:	f000 fc9a 	bl	8005d0c <HAL_NVIC_EnableIRQ>
}
 80053d8:	bf00      	nop
 80053da:	3730      	adds	r7, #48	@ 0x30
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	40023800 	.word	0x40023800
 80053e4:	40021800 	.word	0x40021800
 80053e8:	40021c00 	.word	0x40021c00
 80053ec:	40015c24 	.word	0x40015c24
 80053f0:	20013240 	.word	0x20013240
 80053f4:	400264b8 	.word	0x400264b8

080053f8 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005404:	4b53      	ldr	r3, [pc, #332]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005406:	4a54      	ldr	r2, [pc, #336]	@ (8005558 <SAIx_In_Init+0x160>)
 8005408:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800540a:	4b52      	ldr	r3, [pc, #328]	@ (8005554 <SAIx_In_Init+0x15c>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	4b50      	ldr	r3, [pc, #320]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005418:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800541a:	4a4e      	ldr	r2, [pc, #312]	@ (8005554 <SAIx_In_Init+0x15c>)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8005420:	4a4c      	ldr	r2, [pc, #304]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005426:	4b4b      	ldr	r3, [pc, #300]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005428:	2200      	movs	r2, #0
 800542a:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 800542c:	4b49      	ldr	r3, [pc, #292]	@ (8005554 <SAIx_In_Init+0x15c>)
 800542e:	2200      	movs	r2, #0
 8005430:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8005432:	4b48      	ldr	r3, [pc, #288]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005434:	2280      	movs	r2, #128	@ 0x80
 8005436:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005438:	4b46      	ldr	r3, [pc, #280]	@ (8005554 <SAIx_In_Init+0x15c>)
 800543a:	2200      	movs	r2, #0
 800543c:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800543e:	4b45      	ldr	r3, [pc, #276]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005440:	2201      	movs	r2, #1
 8005442:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8005444:	4b43      	ldr	r3, [pc, #268]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005446:	2200      	movs	r2, #0
 8005448:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800544a:	4b42      	ldr	r3, [pc, #264]	@ (8005554 <SAIx_In_Init+0x15c>)
 800544c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005450:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8005452:	4b40      	ldr	r3, [pc, #256]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005454:	2201      	movs	r2, #1
 8005456:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 8005458:	4b3e      	ldr	r3, [pc, #248]	@ (8005554 <SAIx_In_Init+0x15c>)
 800545a:	2240      	movs	r2, #64	@ 0x40
 800545c:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 800545e:	4b3d      	ldr	r3, [pc, #244]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005460:	2220      	movs	r2, #32
 8005462:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005464:	4b3b      	ldr	r3, [pc, #236]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005466:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800546a:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800546c:	4b39      	ldr	r3, [pc, #228]	@ (8005554 <SAIx_In_Init+0x15c>)
 800546e:	2200      	movs	r2, #0
 8005470:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005472:	4b38      	ldr	r3, [pc, #224]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005474:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005478:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800547a:	4b36      	ldr	r3, [pc, #216]	@ (8005554 <SAIx_In_Init+0x15c>)
 800547c:	2200      	movs	r2, #0
 800547e:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005480:	4b34      	ldr	r3, [pc, #208]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005482:	2200      	movs	r2, #0
 8005484:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 8005486:	4b33      	ldr	r3, [pc, #204]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005488:	2204      	movs	r2, #4
 800548a:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 800548c:	4a31      	ldr	r2, [pc, #196]	@ (8005554 <SAIx_In_Init+0x15c>)
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8005492:	4830      	ldr	r0, [pc, #192]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005494:	f007 fcd6 	bl	800ce44 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005498:	4b30      	ldr	r3, [pc, #192]	@ (800555c <SAIx_In_Init+0x164>)
 800549a:	4a31      	ldr	r2, [pc, #196]	@ (8005560 <SAIx_In_Init+0x168>)
 800549c:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 800549e:	4b2f      	ldr	r3, [pc, #188]	@ (800555c <SAIx_In_Init+0x164>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	4b2d      	ldr	r3, [pc, #180]	@ (800555c <SAIx_In_Init+0x164>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80054ac:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 80054ae:	4a2b      	ldr	r2, [pc, #172]	@ (800555c <SAIx_In_Init+0x164>)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 80054b4:	4b29      	ldr	r3, [pc, #164]	@ (800555c <SAIx_In_Init+0x164>)
 80054b6:	2203      	movs	r2, #3
 80054b8:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 80054ba:	4b28      	ldr	r3, [pc, #160]	@ (800555c <SAIx_In_Init+0x164>)
 80054bc:	2200      	movs	r2, #0
 80054be:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80054c0:	4b26      	ldr	r3, [pc, #152]	@ (800555c <SAIx_In_Init+0x164>)
 80054c2:	2200      	movs	r2, #0
 80054c4:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 80054c6:	4b25      	ldr	r3, [pc, #148]	@ (800555c <SAIx_In_Init+0x164>)
 80054c8:	2280      	movs	r2, #128	@ 0x80
 80054ca:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80054cc:	4b23      	ldr	r3, [pc, #140]	@ (800555c <SAIx_In_Init+0x164>)
 80054ce:	2200      	movs	r2, #0
 80054d0:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80054d2:	4b22      	ldr	r3, [pc, #136]	@ (800555c <SAIx_In_Init+0x164>)
 80054d4:	2201      	movs	r2, #1
 80054d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 80054d8:	4b20      	ldr	r3, [pc, #128]	@ (800555c <SAIx_In_Init+0x164>)
 80054da:	2201      	movs	r2, #1
 80054dc:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 80054de:	4b1f      	ldr	r3, [pc, #124]	@ (800555c <SAIx_In_Init+0x164>)
 80054e0:	2200      	movs	r2, #0
 80054e2:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80054e4:	4b1d      	ldr	r3, [pc, #116]	@ (800555c <SAIx_In_Init+0x164>)
 80054e6:	2201      	movs	r2, #1
 80054e8:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 80054ea:	4b1c      	ldr	r3, [pc, #112]	@ (800555c <SAIx_In_Init+0x164>)
 80054ec:	2240      	movs	r2, #64	@ 0x40
 80054ee:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 80054f0:	4b1a      	ldr	r3, [pc, #104]	@ (800555c <SAIx_In_Init+0x164>)
 80054f2:	2220      	movs	r2, #32
 80054f4:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80054f6:	4b19      	ldr	r3, [pc, #100]	@ (800555c <SAIx_In_Init+0x164>)
 80054f8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80054fc:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80054fe:	4b17      	ldr	r3, [pc, #92]	@ (800555c <SAIx_In_Init+0x164>)
 8005500:	2200      	movs	r2, #0
 8005502:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005504:	4b15      	ldr	r3, [pc, #84]	@ (800555c <SAIx_In_Init+0x164>)
 8005506:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800550a:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 800550c:	4b13      	ldr	r3, [pc, #76]	@ (800555c <SAIx_In_Init+0x164>)
 800550e:	2200      	movs	r2, #0
 8005510:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005512:	4b12      	ldr	r3, [pc, #72]	@ (800555c <SAIx_In_Init+0x164>)
 8005514:	2200      	movs	r2, #0
 8005516:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8005518:	4b10      	ldr	r3, [pc, #64]	@ (800555c <SAIx_In_Init+0x164>)
 800551a:	2204      	movs	r2, #4
 800551c:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 800551e:	4a0f      	ldr	r2, [pc, #60]	@ (800555c <SAIx_In_Init+0x164>)
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8005524:	480d      	ldr	r0, [pc, #52]	@ (800555c <SAIx_In_Init+0x164>)
 8005526:	f007 fc8d 	bl	800ce44 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 800552a:	4b0a      	ldr	r3, [pc, #40]	@ (8005554 <SAIx_In_Init+0x15c>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	4b08      	ldr	r3, [pc, #32]	@ (8005554 <SAIx_In_Init+0x15c>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005538:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 800553a:	4b08      	ldr	r3, [pc, #32]	@ (800555c <SAIx_In_Init+0x164>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	4b06      	ldr	r3, [pc, #24]	@ (800555c <SAIx_In_Init+0x164>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005548:	601a      	str	r2, [r3, #0]
}
 800554a:	bf00      	nop
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	200130d8 	.word	0x200130d8
 8005558:	40015c04 	.word	0x40015c04
 800555c:	2001315c 	.word	0x2001315c
 8005560:	40015c24 	.word	0x40015c24

08005564 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005568:	4b07      	ldr	r3, [pc, #28]	@ (8005588 <SAIx_In_DeInit+0x24>)
 800556a:	4a08      	ldr	r2, [pc, #32]	@ (800558c <SAIx_In_DeInit+0x28>)
 800556c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 800556e:	4b06      	ldr	r3, [pc, #24]	@ (8005588 <SAIx_In_DeInit+0x24>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	4b04      	ldr	r3, [pc, #16]	@ (8005588 <SAIx_In_DeInit+0x24>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800557c:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 800557e:	4802      	ldr	r0, [pc, #8]	@ (8005588 <SAIx_In_DeInit+0x24>)
 8005580:	f007 fdde 	bl	800d140 <HAL_SAI_DeInit>
}
 8005584:	bf00      	nop
 8005586:	bd80      	pop	{r7, pc}
 8005588:	2001315c 	.word	0x2001315c
 800558c:	40015c24 	.word	0x40015c24

08005590 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005594:	2003      	movs	r0, #3
 8005596:	f000 fb92 	bl	8005cbe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800559a:	2000      	movs	r0, #0
 800559c:	f7fd fd18 	bl	8002fd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80055a0:	f7fc fb6e 	bl	8001c80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	bd80      	pop	{r7, pc}
	...

080055ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80055b0:	4b06      	ldr	r3, [pc, #24]	@ (80055cc <HAL_IncTick+0x20>)
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	461a      	mov	r2, r3
 80055b6:	4b06      	ldr	r3, [pc, #24]	@ (80055d0 <HAL_IncTick+0x24>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4413      	add	r3, r2
 80055bc:	4a04      	ldr	r2, [pc, #16]	@ (80055d0 <HAL_IncTick+0x24>)
 80055be:	6013      	str	r3, [r2, #0]
}
 80055c0:	bf00      	nop
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	2001203c 	.word	0x2001203c
 80055d0:	200132a0 	.word	0x200132a0

080055d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
  return uwTick;
 80055d8:	4b03      	ldr	r3, [pc, #12]	@ (80055e8 <HAL_GetTick+0x14>)
 80055da:	681b      	ldr	r3, [r3, #0]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop
 80055e8:	200132a0 	.word	0x200132a0

080055ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055f4:	f7ff ffee 	bl	80055d4 <HAL_GetTick>
 80055f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005604:	d005      	beq.n	8005612 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005606:	4b0a      	ldr	r3, [pc, #40]	@ (8005630 <HAL_Delay+0x44>)
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	4413      	add	r3, r2
 8005610:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005612:	bf00      	nop
 8005614:	f7ff ffde 	bl	80055d4 <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	429a      	cmp	r2, r3
 8005622:	d8f7      	bhi.n	8005614 <HAL_Delay+0x28>
  {
  }
}
 8005624:	bf00      	nop
 8005626:	bf00      	nop
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	2001203c 	.word	0x2001203c

08005634 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800563c:	2300      	movs	r3, #0
 800563e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e031      	b.n	80056ae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564e:	2b00      	cmp	r3, #0
 8005650:	d109      	bne.n	8005666 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7fc fb3c 	bl	8001cd0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566a:	f003 0310 	and.w	r3, r3, #16
 800566e:	2b00      	cmp	r3, #0
 8005670:	d116      	bne.n	80056a0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005676:	4b10      	ldr	r3, [pc, #64]	@ (80056b8 <HAL_ADC_Init+0x84>)
 8005678:	4013      	ands	r3, r2
 800567a:	f043 0202 	orr.w	r2, r3, #2
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f974 	bl	8005970 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005692:	f023 0303 	bic.w	r3, r3, #3
 8005696:	f043 0201 	orr.w	r2, r3, #1
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	641a      	str	r2, [r3, #64]	@ 0x40
 800569e:	e001      	b.n	80056a4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80056ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3710      	adds	r7, #16
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	ffffeefd 	.word	0xffffeefd

080056bc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80056bc:	b480      	push	{r7}
 80056be:	b085      	sub	sp, #20
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80056c6:	2300      	movs	r3, #0
 80056c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d101      	bne.n	80056d8 <HAL_ADC_ConfigChannel+0x1c>
 80056d4:	2302      	movs	r3, #2
 80056d6:	e13a      	b.n	800594e <HAL_ADC_ConfigChannel+0x292>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2b09      	cmp	r3, #9
 80056e6:	d93a      	bls.n	800575e <HAL_ADC_ConfigChannel+0xa2>
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056f0:	d035      	beq.n	800575e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68d9      	ldr	r1, [r3, #12]
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	461a      	mov	r2, r3
 8005700:	4613      	mov	r3, r2
 8005702:	005b      	lsls	r3, r3, #1
 8005704:	4413      	add	r3, r2
 8005706:	3b1e      	subs	r3, #30
 8005708:	2207      	movs	r2, #7
 800570a:	fa02 f303 	lsl.w	r3, r2, r3
 800570e:	43da      	mvns	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	400a      	ands	r2, r1
 8005716:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a8f      	ldr	r2, [pc, #572]	@ (800595c <HAL_ADC_ConfigChannel+0x2a0>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d10a      	bne.n	8005738 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68d9      	ldr	r1, [r3, #12]
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	061a      	lsls	r2, r3, #24
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	430a      	orrs	r2, r1
 8005734:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005736:	e039      	b.n	80057ac <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68d9      	ldr	r1, [r3, #12]
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	689a      	ldr	r2, [r3, #8]
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	b29b      	uxth	r3, r3
 8005748:	4618      	mov	r0, r3
 800574a:	4603      	mov	r3, r0
 800574c:	005b      	lsls	r3, r3, #1
 800574e:	4403      	add	r3, r0
 8005750:	3b1e      	subs	r3, #30
 8005752:	409a      	lsls	r2, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800575c:	e026      	b.n	80057ac <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6919      	ldr	r1, [r3, #16]
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	b29b      	uxth	r3, r3
 800576a:	461a      	mov	r2, r3
 800576c:	4613      	mov	r3, r2
 800576e:	005b      	lsls	r3, r3, #1
 8005770:	4413      	add	r3, r2
 8005772:	f003 031f 	and.w	r3, r3, #31
 8005776:	2207      	movs	r2, #7
 8005778:	fa02 f303 	lsl.w	r3, r2, r3
 800577c:	43da      	mvns	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	400a      	ands	r2, r1
 8005784:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	6919      	ldr	r1, [r3, #16]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	689a      	ldr	r2, [r3, #8]
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	b29b      	uxth	r3, r3
 8005796:	4618      	mov	r0, r3
 8005798:	4603      	mov	r3, r0
 800579a:	005b      	lsls	r3, r3, #1
 800579c:	4403      	add	r3, r0
 800579e:	f003 031f 	and.w	r3, r3, #31
 80057a2:	409a      	lsls	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	430a      	orrs	r2, r1
 80057aa:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	2b06      	cmp	r3, #6
 80057b2:	d824      	bhi.n	80057fe <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	685a      	ldr	r2, [r3, #4]
 80057be:	4613      	mov	r3, r2
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	4413      	add	r3, r2
 80057c4:	3b05      	subs	r3, #5
 80057c6:	221f      	movs	r2, #31
 80057c8:	fa02 f303 	lsl.w	r3, r2, r3
 80057cc:	43da      	mvns	r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	400a      	ands	r2, r1
 80057d4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	4618      	mov	r0, r3
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	4613      	mov	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	3b05      	subs	r3, #5
 80057f0:	fa00 f203 	lsl.w	r2, r0, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	635a      	str	r2, [r3, #52]	@ 0x34
 80057fc:	e04c      	b.n	8005898 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	2b0c      	cmp	r3, #12
 8005804:	d824      	bhi.n	8005850 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685a      	ldr	r2, [r3, #4]
 8005810:	4613      	mov	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4413      	add	r3, r2
 8005816:	3b23      	subs	r3, #35	@ 0x23
 8005818:	221f      	movs	r2, #31
 800581a:	fa02 f303 	lsl.w	r3, r2, r3
 800581e:	43da      	mvns	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	400a      	ands	r2, r1
 8005826:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	b29b      	uxth	r3, r3
 8005834:	4618      	mov	r0, r3
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	685a      	ldr	r2, [r3, #4]
 800583a:	4613      	mov	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	4413      	add	r3, r2
 8005840:	3b23      	subs	r3, #35	@ 0x23
 8005842:	fa00 f203 	lsl.w	r2, r0, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	631a      	str	r2, [r3, #48]	@ 0x30
 800584e:	e023      	b.n	8005898 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685a      	ldr	r2, [r3, #4]
 800585a:	4613      	mov	r3, r2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	3b41      	subs	r3, #65	@ 0x41
 8005862:	221f      	movs	r2, #31
 8005864:	fa02 f303 	lsl.w	r3, r2, r3
 8005868:	43da      	mvns	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	400a      	ands	r2, r1
 8005870:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	b29b      	uxth	r3, r3
 800587e:	4618      	mov	r0, r3
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	4613      	mov	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	3b41      	subs	r3, #65	@ 0x41
 800588c:	fa00 f203 	lsl.w	r2, r0, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	430a      	orrs	r2, r1
 8005896:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a30      	ldr	r2, [pc, #192]	@ (8005960 <HAL_ADC_ConfigChannel+0x2a4>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d10a      	bne.n	80058b8 <HAL_ADC_ConfigChannel+0x1fc>
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058aa:	d105      	bne.n	80058b8 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80058ac:	4b2d      	ldr	r3, [pc, #180]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	4a2c      	ldr	r2, [pc, #176]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 80058b2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80058b6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a28      	ldr	r2, [pc, #160]	@ (8005960 <HAL_ADC_ConfigChannel+0x2a4>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d10f      	bne.n	80058e2 <HAL_ADC_ConfigChannel+0x226>
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2b12      	cmp	r3, #18
 80058c8:	d10b      	bne.n	80058e2 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80058ca:	4b26      	ldr	r3, [pc, #152]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	4a25      	ldr	r2, [pc, #148]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 80058d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80058d4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80058d6:	4b23      	ldr	r3, [pc, #140]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	4a22      	ldr	r2, [pc, #136]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 80058dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80058e0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a1e      	ldr	r2, [pc, #120]	@ (8005960 <HAL_ADC_ConfigChannel+0x2a4>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d12b      	bne.n	8005944 <HAL_ADC_ConfigChannel+0x288>
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a1a      	ldr	r2, [pc, #104]	@ (800595c <HAL_ADC_ConfigChannel+0x2a0>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d003      	beq.n	80058fe <HAL_ADC_ConfigChannel+0x242>
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2b11      	cmp	r3, #17
 80058fc:	d122      	bne.n	8005944 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80058fe:	4b19      	ldr	r3, [pc, #100]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	4a18      	ldr	r2, [pc, #96]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 8005904:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005908:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800590a:	4b16      	ldr	r3, [pc, #88]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	4a15      	ldr	r2, [pc, #84]	@ (8005964 <HAL_ADC_ConfigChannel+0x2a8>)
 8005910:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005914:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a10      	ldr	r2, [pc, #64]	@ (800595c <HAL_ADC_ConfigChannel+0x2a0>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d111      	bne.n	8005944 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005920:	4b11      	ldr	r3, [pc, #68]	@ (8005968 <HAL_ADC_ConfigChannel+0x2ac>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a11      	ldr	r2, [pc, #68]	@ (800596c <HAL_ADC_ConfigChannel+0x2b0>)
 8005926:	fba2 2303 	umull	r2, r3, r2, r3
 800592a:	0c9a      	lsrs	r2, r3, #18
 800592c:	4613      	mov	r3, r2
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	4413      	add	r3, r2
 8005932:	005b      	lsls	r3, r3, #1
 8005934:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005936:	e002      	b.n	800593e <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	3b01      	subs	r3, #1
 800593c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1f9      	bne.n	8005938 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3714      	adds	r7, #20
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	10000012 	.word	0x10000012
 8005960:	40012000 	.word	0x40012000
 8005964:	40012300 	.word	0x40012300
 8005968:	20012000 	.word	0x20012000
 800596c:	431bde83 	.word	0x431bde83

08005970 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005978:	4b78      	ldr	r3, [pc, #480]	@ (8005b5c <ADC_Init+0x1ec>)
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	4a77      	ldr	r2, [pc, #476]	@ (8005b5c <ADC_Init+0x1ec>)
 800597e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8005982:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005984:	4b75      	ldr	r3, [pc, #468]	@ (8005b5c <ADC_Init+0x1ec>)
 8005986:	685a      	ldr	r2, [r3, #4]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	4973      	ldr	r1, [pc, #460]	@ (8005b5c <ADC_Init+0x1ec>)
 800598e:	4313      	orrs	r3, r2
 8005990:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	6859      	ldr	r1, [r3, #4]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	021a      	lsls	r2, r3, #8
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	430a      	orrs	r2, r1
 80059b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80059c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6859      	ldr	r1, [r3, #4]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	689a      	ldr	r2, [r3, #8]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	430a      	orrs	r2, r1
 80059d6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	689a      	ldr	r2, [r3, #8]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6899      	ldr	r1, [r3, #8]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	68da      	ldr	r2, [r3, #12]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059fe:	4a58      	ldr	r2, [pc, #352]	@ (8005b60 <ADC_Init+0x1f0>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d022      	beq.n	8005a4a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	689a      	ldr	r2, [r3, #8]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005a12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6899      	ldr	r1, [r3, #8]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	430a      	orrs	r2, r1
 8005a24:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005a34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	6899      	ldr	r1, [r3, #8]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	430a      	orrs	r2, r1
 8005a46:	609a      	str	r2, [r3, #8]
 8005a48:	e00f      	b.n	8005a6a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	689a      	ldr	r2, [r3, #8]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005a58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689a      	ldr	r2, [r3, #8]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005a68:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f022 0202 	bic.w	r2, r2, #2
 8005a78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	6899      	ldr	r1, [r3, #8]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	005a      	lsls	r2, r3, #1
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d01b      	beq.n	8005ad0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005aa6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685a      	ldr	r2, [r3, #4]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005ab6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6859      	ldr	r1, [r3, #4]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	035a      	lsls	r2, r3, #13
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	605a      	str	r2, [r3, #4]
 8005ace:	e007      	b.n	8005ae0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ade:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005aee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	69db      	ldr	r3, [r3, #28]
 8005afa:	3b01      	subs	r3, #1
 8005afc:	051a      	lsls	r2, r3, #20
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	689a      	ldr	r2, [r3, #8]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005b14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	6899      	ldr	r1, [r3, #8]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005b22:	025a      	lsls	r2, r3, #9
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	430a      	orrs	r2, r1
 8005b2a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689a      	ldr	r2, [r3, #8]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	6899      	ldr	r1, [r3, #8]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	029a      	lsls	r2, r3, #10
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	609a      	str	r2, [r3, #8]
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr
 8005b5c:	40012300 	.word	0x40012300
 8005b60:	0f000001 	.word	0x0f000001

08005b64 <__NVIC_SetPriorityGrouping>:
{
 8005b64:	b480      	push	{r7}
 8005b66:	b085      	sub	sp, #20
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f003 0307 	and.w	r3, r3, #7
 8005b72:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b74:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba4 <__NVIC_SetPriorityGrouping+0x40>)
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005b80:	4013      	ands	r3, r2
 8005b82:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005b8c:	4b06      	ldr	r3, [pc, #24]	@ (8005ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b92:	4a04      	ldr	r2, [pc, #16]	@ (8005ba4 <__NVIC_SetPriorityGrouping+0x40>)
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	60d3      	str	r3, [r2, #12]
}
 8005b98:	bf00      	nop
 8005b9a:	3714      	adds	r7, #20
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr
 8005ba4:	e000ed00 	.word	0xe000ed00
 8005ba8:	05fa0000 	.word	0x05fa0000

08005bac <__NVIC_GetPriorityGrouping>:
{
 8005bac:	b480      	push	{r7}
 8005bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005bb0:	4b04      	ldr	r3, [pc, #16]	@ (8005bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	0a1b      	lsrs	r3, r3, #8
 8005bb6:	f003 0307 	and.w	r3, r3, #7
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr
 8005bc4:	e000ed00 	.word	0xe000ed00

08005bc8 <__NVIC_EnableIRQ>:
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	4603      	mov	r3, r0
 8005bd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	db0b      	blt.n	8005bf2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bda:	79fb      	ldrb	r3, [r7, #7]
 8005bdc:	f003 021f 	and.w	r2, r3, #31
 8005be0:	4907      	ldr	r1, [pc, #28]	@ (8005c00 <__NVIC_EnableIRQ+0x38>)
 8005be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005be6:	095b      	lsrs	r3, r3, #5
 8005be8:	2001      	movs	r0, #1
 8005bea:	fa00 f202 	lsl.w	r2, r0, r2
 8005bee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005bf2:	bf00      	nop
 8005bf4:	370c      	adds	r7, #12
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	e000e100 	.word	0xe000e100

08005c04 <__NVIC_SetPriority>:
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	6039      	str	r1, [r7, #0]
 8005c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	db0a      	blt.n	8005c2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	b2da      	uxtb	r2, r3
 8005c1c:	490c      	ldr	r1, [pc, #48]	@ (8005c50 <__NVIC_SetPriority+0x4c>)
 8005c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c22:	0112      	lsls	r2, r2, #4
 8005c24:	b2d2      	uxtb	r2, r2
 8005c26:	440b      	add	r3, r1
 8005c28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005c2c:	e00a      	b.n	8005c44 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	b2da      	uxtb	r2, r3
 8005c32:	4908      	ldr	r1, [pc, #32]	@ (8005c54 <__NVIC_SetPriority+0x50>)
 8005c34:	79fb      	ldrb	r3, [r7, #7]
 8005c36:	f003 030f 	and.w	r3, r3, #15
 8005c3a:	3b04      	subs	r3, #4
 8005c3c:	0112      	lsls	r2, r2, #4
 8005c3e:	b2d2      	uxtb	r2, r2
 8005c40:	440b      	add	r3, r1
 8005c42:	761a      	strb	r2, [r3, #24]
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr
 8005c50:	e000e100 	.word	0xe000e100
 8005c54:	e000ed00 	.word	0xe000ed00

08005c58 <NVIC_EncodePriority>:
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b089      	sub	sp, #36	@ 0x24
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f003 0307 	and.w	r3, r3, #7
 8005c6a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	f1c3 0307 	rsb	r3, r3, #7
 8005c72:	2b04      	cmp	r3, #4
 8005c74:	bf28      	it	cs
 8005c76:	2304      	movcs	r3, #4
 8005c78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	3304      	adds	r3, #4
 8005c7e:	2b06      	cmp	r3, #6
 8005c80:	d902      	bls.n	8005c88 <NVIC_EncodePriority+0x30>
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	3b03      	subs	r3, #3
 8005c86:	e000      	b.n	8005c8a <NVIC_EncodePriority+0x32>
 8005c88:	2300      	movs	r3, #0
 8005c8a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	fa02 f303 	lsl.w	r3, r2, r3
 8005c96:	43da      	mvns	r2, r3
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	401a      	ands	r2, r3
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ca0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8005caa:	43d9      	mvns	r1, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cb0:	4313      	orrs	r3, r2
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3724      	adds	r7, #36	@ 0x24
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b082      	sub	sp, #8
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f7ff ff4c 	bl	8005b64 <__NVIC_SetPriorityGrouping>
}
 8005ccc:	bf00      	nop
 8005cce:	3708      	adds	r7, #8
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b086      	sub	sp, #24
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	4603      	mov	r3, r0
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
 8005ce0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005ce6:	f7ff ff61 	bl	8005bac <__NVIC_GetPriorityGrouping>
 8005cea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	68b9      	ldr	r1, [r7, #8]
 8005cf0:	6978      	ldr	r0, [r7, #20]
 8005cf2:	f7ff ffb1 	bl	8005c58 <NVIC_EncodePriority>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cfc:	4611      	mov	r1, r2
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7ff ff80 	bl	8005c04 <__NVIC_SetPriority>
}
 8005d04:	bf00      	nop
 8005d06:	3718      	adds	r7, #24
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	4603      	mov	r3, r0
 8005d14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f7ff ff54 	bl	8005bc8 <__NVIC_EnableIRQ>
}
 8005d20:	bf00      	nop
 8005d22:	3708      	adds	r7, #8
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005d2c:	f3bf 8f5f 	dmb	sy
}
 8005d30:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005d32:	4b07      	ldr	r3, [pc, #28]	@ (8005d50 <HAL_MPU_Disable+0x28>)
 8005d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d36:	4a06      	ldr	r2, [pc, #24]	@ (8005d50 <HAL_MPU_Disable+0x28>)
 8005d38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d3c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005d3e:	4b05      	ldr	r3, [pc, #20]	@ (8005d54 <HAL_MPU_Disable+0x2c>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	605a      	str	r2, [r3, #4]
}
 8005d44:	bf00      	nop
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	e000ed00 	.word	0xe000ed00
 8005d54:	e000ed90 	.word	0xe000ed90

08005d58 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005d60:	4a0b      	ldr	r2, [pc, #44]	@ (8005d90 <HAL_MPU_Enable+0x38>)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f043 0301 	orr.w	r3, r3, #1
 8005d68:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d94 <HAL_MPU_Enable+0x3c>)
 8005d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6e:	4a09      	ldr	r2, [pc, #36]	@ (8005d94 <HAL_MPU_Enable+0x3c>)
 8005d70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d74:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005d76:	f3bf 8f4f 	dsb	sy
}
 8005d7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005d7c:	f3bf 8f6f 	isb	sy
}
 8005d80:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005d82:	bf00      	nop
 8005d84:	370c      	adds	r7, #12
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	e000ed90 	.word	0xe000ed90
 8005d94:	e000ed00 	.word	0xe000ed00

08005d98 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	785a      	ldrb	r2, [r3, #1]
 8005da4:	4b1b      	ldr	r3, [pc, #108]	@ (8005e14 <HAL_MPU_ConfigRegion+0x7c>)
 8005da6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005da8:	4b1a      	ldr	r3, [pc, #104]	@ (8005e14 <HAL_MPU_ConfigRegion+0x7c>)
 8005daa:	691b      	ldr	r3, [r3, #16]
 8005dac:	4a19      	ldr	r2, [pc, #100]	@ (8005e14 <HAL_MPU_ConfigRegion+0x7c>)
 8005dae:	f023 0301 	bic.w	r3, r3, #1
 8005db2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005db4:	4a17      	ldr	r2, [pc, #92]	@ (8005e14 <HAL_MPU_ConfigRegion+0x7c>)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	7b1b      	ldrb	r3, [r3, #12]
 8005dc0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	7adb      	ldrb	r3, [r3, #11]
 8005dc6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005dc8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	7a9b      	ldrb	r3, [r3, #10]
 8005dce:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005dd0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	7b5b      	ldrb	r3, [r3, #13]
 8005dd6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005dd8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	7b9b      	ldrb	r3, [r3, #14]
 8005dde:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005de0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	7bdb      	ldrb	r3, [r3, #15]
 8005de6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005de8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	7a5b      	ldrb	r3, [r3, #9]
 8005dee:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005df0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	7a1b      	ldrb	r3, [r3, #8]
 8005df6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005df8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	7812      	ldrb	r2, [r2, #0]
 8005dfe:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005e00:	4a04      	ldr	r2, [pc, #16]	@ (8005e14 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005e02:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005e04:	6113      	str	r3, [r2, #16]
}
 8005e06:	bf00      	nop
 8005e08:	370c      	adds	r7, #12
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	e000ed90 	.word	0xe000ed90

08005e18 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d101      	bne.n	8005e2a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e054      	b.n	8005ed4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	7f5b      	ldrb	r3, [r3, #29]
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d105      	bne.n	8005e40 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f7fb ffa2 	bl	8001d84 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2202      	movs	r2, #2
 8005e44:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	791b      	ldrb	r3, [r3, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d10c      	bne.n	8005e68 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a22      	ldr	r2, [pc, #136]	@ (8005edc <HAL_CRC_Init+0xc4>)
 8005e54:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	689a      	ldr	r2, [r3, #8]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f022 0218 	bic.w	r2, r2, #24
 8005e64:	609a      	str	r2, [r3, #8]
 8005e66:	e00c      	b.n	8005e82 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6899      	ldr	r1, [r3, #8]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	461a      	mov	r2, r3
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 f834 	bl	8005ee0 <HAL_CRCEx_Polynomial_Set>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e028      	b.n	8005ed4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	795b      	ldrb	r3, [r3, #5]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d105      	bne.n	8005e96 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e92:	611a      	str	r2, [r3, #16]
 8005e94:	e004      	b.n	8005ea0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	6912      	ldr	r2, [r2, #16]
 8005e9e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	695a      	ldr	r2, [r3, #20]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	430a      	orrs	r2, r1
 8005eb4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	699a      	ldr	r2, [r3, #24]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	430a      	orrs	r2, r1
 8005eca:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3708      	adds	r7, #8
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}
 8005edc:	04c11db7 	.word	0x04c11db7

08005ee0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b087      	sub	sp, #28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eec:	2300      	movs	r3, #0
 8005eee:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005ef0:	231f      	movs	r3, #31
 8005ef2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d102      	bne.n	8005f04 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	75fb      	strb	r3, [r7, #23]
 8005f02:	e063      	b.n	8005fcc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005f04:	bf00      	nop
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	1e5a      	subs	r2, r3, #1
 8005f0a:	613a      	str	r2, [r7, #16]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d009      	beq.n	8005f24 <HAL_CRCEx_Polynomial_Set+0x44>
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	f003 031f 	and.w	r3, r3, #31
 8005f16:	68ba      	ldr	r2, [r7, #8]
 8005f18:	fa22 f303 	lsr.w	r3, r2, r3
 8005f1c:	f003 0301 	and.w	r3, r3, #1
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d0f0      	beq.n	8005f06 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b18      	cmp	r3, #24
 8005f28:	d846      	bhi.n	8005fb8 <HAL_CRCEx_Polynomial_Set+0xd8>
 8005f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f30 <HAL_CRCEx_Polynomial_Set+0x50>)
 8005f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f30:	08005fbf 	.word	0x08005fbf
 8005f34:	08005fb9 	.word	0x08005fb9
 8005f38:	08005fb9 	.word	0x08005fb9
 8005f3c:	08005fb9 	.word	0x08005fb9
 8005f40:	08005fb9 	.word	0x08005fb9
 8005f44:	08005fb9 	.word	0x08005fb9
 8005f48:	08005fb9 	.word	0x08005fb9
 8005f4c:	08005fb9 	.word	0x08005fb9
 8005f50:	08005fad 	.word	0x08005fad
 8005f54:	08005fb9 	.word	0x08005fb9
 8005f58:	08005fb9 	.word	0x08005fb9
 8005f5c:	08005fb9 	.word	0x08005fb9
 8005f60:	08005fb9 	.word	0x08005fb9
 8005f64:	08005fb9 	.word	0x08005fb9
 8005f68:	08005fb9 	.word	0x08005fb9
 8005f6c:	08005fb9 	.word	0x08005fb9
 8005f70:	08005fa1 	.word	0x08005fa1
 8005f74:	08005fb9 	.word	0x08005fb9
 8005f78:	08005fb9 	.word	0x08005fb9
 8005f7c:	08005fb9 	.word	0x08005fb9
 8005f80:	08005fb9 	.word	0x08005fb9
 8005f84:	08005fb9 	.word	0x08005fb9
 8005f88:	08005fb9 	.word	0x08005fb9
 8005f8c:	08005fb9 	.word	0x08005fb9
 8005f90:	08005f95 	.word	0x08005f95
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	2b06      	cmp	r3, #6
 8005f98:	d913      	bls.n	8005fc2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005f9e:	e010      	b.n	8005fc2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	2b07      	cmp	r3, #7
 8005fa4:	d90f      	bls.n	8005fc6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005faa:	e00c      	b.n	8005fc6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	2b0f      	cmp	r3, #15
 8005fb0:	d90b      	bls.n	8005fca <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005fb6:	e008      	b.n	8005fca <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	75fb      	strb	r3, [r7, #23]
        break;
 8005fbc:	e006      	b.n	8005fcc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005fbe:	bf00      	nop
 8005fc0:	e004      	b.n	8005fcc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005fc2:	bf00      	nop
 8005fc4:	e002      	b.n	8005fcc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005fc6:	bf00      	nop
 8005fc8:	e000      	b.n	8005fcc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005fca:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005fcc:	7dfb      	ldrb	r3, [r7, #23]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10d      	bne.n	8005fee <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68ba      	ldr	r2, [r7, #8]
 8005fd8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f023 0118 	bic.w	r1, r3, #24
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	430a      	orrs	r2, r1
 8005fec:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	371c      	adds	r7, #28
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d101      	bne.n	800600e <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e069      	b.n	80060e2 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d102      	bne.n	8006020 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f7fb fed2 	bl	8001dc4 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2202      	movs	r2, #2
 8006024:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	699b      	ldr	r3, [r3, #24]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	6819      	ldr	r1, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	4b2a      	ldr	r3, [pc, #168]	@ (80060ec <HAL_DCMI_Init+0xf0>)
 8006042:	400b      	ands	r3, r1
 8006044:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6819      	ldr	r1, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	685a      	ldr	r2, [r3, #4]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	695b      	ldr	r3, [r3, #20]
 8006054:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800605a:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006066:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	699b      	ldr	r3, [r3, #24]
 800606c:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006072:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006078:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800607e:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006084:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800608a:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	430a      	orrs	r2, r1
 8006092:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	2b10      	cmp	r3, #16
 800609a:	d112      	bne.n	80060c2 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	7f1b      	ldrb	r3, [r3, #28]
 80060a0:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	7f5b      	ldrb	r3, [r3, #29]
 80060a6:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80060a8:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	7f9b      	ldrb	r3, [r3, #30]
 80060ae:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80060b0:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	7fdb      	ldrb	r3, [r3, #31]
 80060b8:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80060be:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80060c0:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68da      	ldr	r2, [r3, #12]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f042 021e 	orr.w	r2, r2, #30
 80060d0:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3708      	adds	r7, #8
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	ffe0f007 	.word	0xffe0f007

080060f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80060fc:	f7ff fa6a 	bl	80055d4 <HAL_GetTick>
 8006100:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d101      	bne.n	800610c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e099      	b.n	8006240 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2202      	movs	r2, #2
 8006110:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f022 0201 	bic.w	r2, r2, #1
 800612a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800612c:	e00f      	b.n	800614e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800612e:	f7ff fa51 	bl	80055d4 <HAL_GetTick>
 8006132:	4602      	mov	r2, r0
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	1ad3      	subs	r3, r2, r3
 8006138:	2b05      	cmp	r3, #5
 800613a:	d908      	bls.n	800614e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2220      	movs	r2, #32
 8006140:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2203      	movs	r2, #3
 8006146:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e078      	b.n	8006240 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	2b00      	cmp	r3, #0
 800615a:	d1e8      	bne.n	800612e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006164:	697a      	ldr	r2, [r7, #20]
 8006166:	4b38      	ldr	r3, [pc, #224]	@ (8006248 <HAL_DMA_Init+0x158>)
 8006168:	4013      	ands	r3, r2
 800616a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685a      	ldr	r2, [r3, #4]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800617a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006186:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006192:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	4313      	orrs	r3, r2
 800619e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a4:	2b04      	cmp	r3, #4
 80061a6:	d107      	bne.n	80061b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061b0:	4313      	orrs	r3, r2
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	695b      	ldr	r3, [r3, #20]
 80061c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	f023 0307 	bic.w	r3, r3, #7
 80061ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061de:	2b04      	cmp	r3, #4
 80061e0:	d117      	bne.n	8006212 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00e      	beq.n	8006212 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f000 fae1 	bl	80067bc <DMA_CheckFifoParam>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d008      	beq.n	8006212 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2240      	movs	r2, #64	@ 0x40
 8006204:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800620e:	2301      	movs	r3, #1
 8006210:	e016      	b.n	8006240 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 fa98 	bl	8006750 <DMA_CalcBaseAndBitshift>
 8006220:	4603      	mov	r3, r0
 8006222:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006228:	223f      	movs	r2, #63	@ 0x3f
 800622a:	409a      	lsls	r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2201      	movs	r2, #1
 800623a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3718      	adds	r7, #24
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	f010803f 	.word	0xf010803f

0800624c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e050      	b.n	8006300 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006264:	b2db      	uxtb	r3, r3
 8006266:	2b02      	cmp	r3, #2
 8006268:	d101      	bne.n	800626e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800626a:	2302      	movs	r3, #2
 800626c:	e048      	b.n	8006300 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0201 	bic.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2200      	movs	r2, #0
 8006284:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2200      	movs	r2, #0
 800628c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	2200      	movs	r2, #0
 8006294:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2200      	movs	r2, #0
 800629c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2200      	movs	r2, #0
 80062a4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2221      	movs	r2, #33	@ 0x21
 80062ac:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 fa4e 	bl	8006750 <DMA_CalcBaseAndBitshift>
 80062b4:	4603      	mov	r3, r0
 80062b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062bc:	223f      	movs	r2, #63	@ 0x3f
 80062be:	409a      	lsls	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
 8006314:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006316:	2300      	movs	r3, #0
 8006318:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800631e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006326:	2b01      	cmp	r3, #1
 8006328:	d101      	bne.n	800632e <HAL_DMA_Start_IT+0x26>
 800632a:	2302      	movs	r3, #2
 800632c:	e048      	b.n	80063c0 <HAL_DMA_Start_IT+0xb8>
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2201      	movs	r2, #1
 8006332:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b01      	cmp	r3, #1
 8006340:	d137      	bne.n	80063b2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2202      	movs	r2, #2
 8006346:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	68b9      	ldr	r1, [r7, #8]
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f000 f9cc 	bl	80066f4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006360:	223f      	movs	r2, #63	@ 0x3f
 8006362:	409a      	lsls	r2, r3
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f042 0216 	orr.w	r2, r2, #22
 8006376:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	695a      	ldr	r2, [r3, #20]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006386:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638c:	2b00      	cmp	r3, #0
 800638e:	d007      	beq.n	80063a0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f042 0208 	orr.w	r2, r2, #8
 800639e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f042 0201 	orr.w	r2, r2, #1
 80063ae:	601a      	str	r2, [r3, #0]
 80063b0:	e005      	b.n	80063be <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80063ba:	2302      	movs	r3, #2
 80063bc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80063be:	7dfb      	ldrb	r3, [r7, #23]
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3718      	adds	r7, #24
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}

080063c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b086      	sub	sp, #24
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80063d0:	2300      	movs	r3, #0
 80063d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80063d4:	4b8e      	ldr	r3, [pc, #568]	@ (8006610 <HAL_DMA_IRQHandler+0x248>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a8e      	ldr	r2, [pc, #568]	@ (8006614 <HAL_DMA_IRQHandler+0x24c>)
 80063da:	fba2 2303 	umull	r2, r3, r2, r3
 80063de:	0a9b      	lsrs	r3, r3, #10
 80063e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063f2:	2208      	movs	r2, #8
 80063f4:	409a      	lsls	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	4013      	ands	r3, r2
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d01a      	beq.n	8006434 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 0304 	and.w	r3, r3, #4
 8006408:	2b00      	cmp	r3, #0
 800640a:	d013      	beq.n	8006434 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f022 0204 	bic.w	r2, r2, #4
 800641a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006420:	2208      	movs	r2, #8
 8006422:	409a      	lsls	r2, r3
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800642c:	f043 0201 	orr.w	r2, r3, #1
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006438:	2201      	movs	r2, #1
 800643a:	409a      	lsls	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4013      	ands	r3, r2
 8006440:	2b00      	cmp	r3, #0
 8006442:	d012      	beq.n	800646a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	695b      	ldr	r3, [r3, #20]
 800644a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00b      	beq.n	800646a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006456:	2201      	movs	r2, #1
 8006458:	409a      	lsls	r2, r3
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006462:	f043 0202 	orr.w	r2, r3, #2
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800646e:	2204      	movs	r2, #4
 8006470:	409a      	lsls	r2, r3
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	4013      	ands	r3, r2
 8006476:	2b00      	cmp	r3, #0
 8006478:	d012      	beq.n	80064a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00b      	beq.n	80064a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800648c:	2204      	movs	r2, #4
 800648e:	409a      	lsls	r2, r3
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006498:	f043 0204 	orr.w	r2, r3, #4
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064a4:	2210      	movs	r2, #16
 80064a6:	409a      	lsls	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	4013      	ands	r3, r2
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d043      	beq.n	8006538 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0308 	and.w	r3, r3, #8
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d03c      	beq.n	8006538 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064c2:	2210      	movs	r2, #16
 80064c4:	409a      	lsls	r2, r3
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d018      	beq.n	800650a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d108      	bne.n	80064f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d024      	beq.n	8006538 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	4798      	blx	r3
 80064f6:	e01f      	b.n	8006538 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d01b      	beq.n	8006538 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	4798      	blx	r3
 8006508:	e016      	b.n	8006538 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006514:	2b00      	cmp	r3, #0
 8006516:	d107      	bne.n	8006528 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f022 0208 	bic.w	r2, r2, #8
 8006526:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652c:	2b00      	cmp	r3, #0
 800652e:	d003      	beq.n	8006538 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800653c:	2220      	movs	r2, #32
 800653e:	409a      	lsls	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	4013      	ands	r3, r2
 8006544:	2b00      	cmp	r3, #0
 8006546:	f000 808f 	beq.w	8006668 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0310 	and.w	r3, r3, #16
 8006554:	2b00      	cmp	r3, #0
 8006556:	f000 8087 	beq.w	8006668 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800655e:	2220      	movs	r2, #32
 8006560:	409a      	lsls	r2, r3
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800656c:	b2db      	uxtb	r3, r3
 800656e:	2b05      	cmp	r3, #5
 8006570:	d136      	bne.n	80065e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f022 0216 	bic.w	r2, r2, #22
 8006580:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	695a      	ldr	r2, [r3, #20]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006590:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006596:	2b00      	cmp	r3, #0
 8006598:	d103      	bne.n	80065a2 <HAL_DMA_IRQHandler+0x1da>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d007      	beq.n	80065b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f022 0208 	bic.w	r2, r2, #8
 80065b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065b6:	223f      	movs	r2, #63	@ 0x3f
 80065b8:	409a      	lsls	r2, r3
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d07e      	beq.n	80066d4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	4798      	blx	r3
        }
        return;
 80065de:	e079      	b.n	80066d4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d01d      	beq.n	800662a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d10d      	bne.n	8006618 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006600:	2b00      	cmp	r3, #0
 8006602:	d031      	beq.n	8006668 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	4798      	blx	r3
 800660c:	e02c      	b.n	8006668 <HAL_DMA_IRQHandler+0x2a0>
 800660e:	bf00      	nop
 8006610:	20012000 	.word	0x20012000
 8006614:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800661c:	2b00      	cmp	r3, #0
 800661e:	d023      	beq.n	8006668 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	4798      	blx	r3
 8006628:	e01e      	b.n	8006668 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006634:	2b00      	cmp	r3, #0
 8006636:	d10f      	bne.n	8006658 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f022 0210 	bic.w	r2, r2, #16
 8006646:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800665c:	2b00      	cmp	r3, #0
 800665e:	d003      	beq.n	8006668 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800666c:	2b00      	cmp	r3, #0
 800666e:	d032      	beq.n	80066d6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	2b00      	cmp	r3, #0
 800667a:	d022      	beq.n	80066c2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2205      	movs	r2, #5
 8006680:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f022 0201 	bic.w	r2, r2, #1
 8006692:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	3301      	adds	r3, #1
 8006698:	60bb      	str	r3, [r7, #8]
 800669a:	697a      	ldr	r2, [r7, #20]
 800669c:	429a      	cmp	r2, r3
 800669e:	d307      	bcc.n	80066b0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 0301 	and.w	r3, r3, #1
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d1f2      	bne.n	8006694 <HAL_DMA_IRQHandler+0x2cc>
 80066ae:	e000      	b.n	80066b2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80066b0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2201      	movs	r2, #1
 80066b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d005      	beq.n	80066d6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	4798      	blx	r3
 80066d2:	e000      	b.n	80066d6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80066d4:	bf00      	nop
    }
  }
}
 80066d6:	3718      	adds	r7, #24
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	60f8      	str	r0, [r7, #12]
 80066fc:	60b9      	str	r1, [r7, #8]
 80066fe:	607a      	str	r2, [r7, #4]
 8006700:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006710:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	683a      	ldr	r2, [r7, #0]
 8006718:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	2b40      	cmp	r3, #64	@ 0x40
 8006720:	d108      	bne.n	8006734 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	68ba      	ldr	r2, [r7, #8]
 8006730:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006732:	e007      	b.n	8006744 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68ba      	ldr	r2, [r7, #8]
 800673a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	60da      	str	r2, [r3, #12]
}
 8006744:	bf00      	nop
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006750:	b480      	push	{r7}
 8006752:	b085      	sub	sp, #20
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	b2db      	uxtb	r3, r3
 800675e:	3b10      	subs	r3, #16
 8006760:	4a13      	ldr	r2, [pc, #76]	@ (80067b0 <DMA_CalcBaseAndBitshift+0x60>)
 8006762:	fba2 2303 	umull	r2, r3, r2, r3
 8006766:	091b      	lsrs	r3, r3, #4
 8006768:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800676a:	4a12      	ldr	r2, [pc, #72]	@ (80067b4 <DMA_CalcBaseAndBitshift+0x64>)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	4413      	add	r3, r2
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	461a      	mov	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2b03      	cmp	r3, #3
 800677c:	d908      	bls.n	8006790 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	461a      	mov	r2, r3
 8006784:	4b0c      	ldr	r3, [pc, #48]	@ (80067b8 <DMA_CalcBaseAndBitshift+0x68>)
 8006786:	4013      	ands	r3, r2
 8006788:	1d1a      	adds	r2, r3, #4
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	659a      	str	r2, [r3, #88]	@ 0x58
 800678e:	e006      	b.n	800679e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	461a      	mov	r2, r3
 8006796:	4b08      	ldr	r3, [pc, #32]	@ (80067b8 <DMA_CalcBaseAndBitshift+0x68>)
 8006798:	4013      	ands	r3, r2
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3714      	adds	r7, #20
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	aaaaaaab 	.word	0xaaaaaaab
 80067b4:	08017fe0 	.word	0x08017fe0
 80067b8:	fffffc00 	.word	0xfffffc00

080067bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80067bc:	b480      	push	{r7}
 80067be:	b085      	sub	sp, #20
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067c4:	2300      	movs	r3, #0
 80067c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d11f      	bne.n	8006816 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	2b03      	cmp	r3, #3
 80067da:	d856      	bhi.n	800688a <DMA_CheckFifoParam+0xce>
 80067dc:	a201      	add	r2, pc, #4	@ (adr r2, 80067e4 <DMA_CheckFifoParam+0x28>)
 80067de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e2:	bf00      	nop
 80067e4:	080067f5 	.word	0x080067f5
 80067e8:	08006807 	.word	0x08006807
 80067ec:	080067f5 	.word	0x080067f5
 80067f0:	0800688b 	.word	0x0800688b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d046      	beq.n	800688e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006804:	e043      	b.n	800688e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800680e:	d140      	bne.n	8006892 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006814:	e03d      	b.n	8006892 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800681e:	d121      	bne.n	8006864 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	2b03      	cmp	r3, #3
 8006824:	d837      	bhi.n	8006896 <DMA_CheckFifoParam+0xda>
 8006826:	a201      	add	r2, pc, #4	@ (adr r2, 800682c <DMA_CheckFifoParam+0x70>)
 8006828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800682c:	0800683d 	.word	0x0800683d
 8006830:	08006843 	.word	0x08006843
 8006834:	0800683d 	.word	0x0800683d
 8006838:	08006855 	.word	0x08006855
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	73fb      	strb	r3, [r7, #15]
      break;
 8006840:	e030      	b.n	80068a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006846:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800684a:	2b00      	cmp	r3, #0
 800684c:	d025      	beq.n	800689a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006852:	e022      	b.n	800689a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006858:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800685c:	d11f      	bne.n	800689e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006862:	e01c      	b.n	800689e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	2b02      	cmp	r3, #2
 8006868:	d903      	bls.n	8006872 <DMA_CheckFifoParam+0xb6>
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	2b03      	cmp	r3, #3
 800686e:	d003      	beq.n	8006878 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006870:	e018      	b.n	80068a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	73fb      	strb	r3, [r7, #15]
      break;
 8006876:	e015      	b.n	80068a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00e      	beq.n	80068a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	73fb      	strb	r3, [r7, #15]
      break;
 8006888:	e00b      	b.n	80068a2 <DMA_CheckFifoParam+0xe6>
      break;
 800688a:	bf00      	nop
 800688c:	e00a      	b.n	80068a4 <DMA_CheckFifoParam+0xe8>
      break;
 800688e:	bf00      	nop
 8006890:	e008      	b.n	80068a4 <DMA_CheckFifoParam+0xe8>
      break;
 8006892:	bf00      	nop
 8006894:	e006      	b.n	80068a4 <DMA_CheckFifoParam+0xe8>
      break;
 8006896:	bf00      	nop
 8006898:	e004      	b.n	80068a4 <DMA_CheckFifoParam+0xe8>
      break;
 800689a:	bf00      	nop
 800689c:	e002      	b.n	80068a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800689e:	bf00      	nop
 80068a0:	e000      	b.n	80068a4 <DMA_CheckFifoParam+0xe8>
      break;
 80068a2:	bf00      	nop
    }
  } 
  
  return status; 
 80068a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3714      	adds	r7, #20
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop

080068b4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e039      	b.n	800693a <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d106      	bne.n	80068e0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f7fb fb30 	bl	8001f40 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2202      	movs	r2, #2
 80068e4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	685a      	ldr	r2, [r3, #4]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006904:	f023 0107 	bic.w	r1, r3, #7
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	430a      	orrs	r2, r1
 8006912:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800691a:	4b0a      	ldr	r3, [pc, #40]	@ (8006944 <HAL_DMA2D_Init+0x90>)
 800691c:	4013      	ands	r3, r2
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	68d1      	ldr	r1, [r2, #12]
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	6812      	ldr	r2, [r2, #0]
 8006926:	430b      	orrs	r3, r1
 8006928:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3708      	adds	r7, #8
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	ffffc000 	.word	0xffffc000

08006948 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d026      	beq.n	80069b8 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006970:	2b00      	cmp	r3, #0
 8006972:	d021      	beq.n	80069b8 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006982:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006988:	f043 0201 	orr.w	r2, r3, #1
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2201      	movs	r2, #1
 8006996:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2204      	movs	r2, #4
 800699c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	695b      	ldr	r3, [r3, #20]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d003      	beq.n	80069b8 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	695b      	ldr	r3, [r3, #20]
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f003 0320 	and.w	r3, r3, #32
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d026      	beq.n	8006a10 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d021      	beq.n	8006a10 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069da:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2220      	movs	r2, #32
 80069e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069e8:	f043 0202 	orr.w	r2, r3, #2
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2204      	movs	r2, #4
 80069f4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d003      	beq.n	8006a10 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	695b      	ldr	r3, [r3, #20]
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	f003 0308 	and.w	r3, r3, #8
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d026      	beq.n	8006a68 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d021      	beq.n	8006a68 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	681a      	ldr	r2, [r3, #0]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a32:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2208      	movs	r2, #8
 8006a3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a40:	f043 0204 	orr.w	r2, r3, #4
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2204      	movs	r2, #4
 8006a4c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	695b      	ldr	r3, [r3, #20]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d003      	beq.n	8006a68 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	695b      	ldr	r3, [r3, #20]
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d013      	beq.n	8006a9a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00e      	beq.n	8006a9a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a8a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2204      	movs	r2, #4
 8006a92:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 f853 	bl	8006b40 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f003 0302 	and.w	r3, r3, #2
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d024      	beq.n	8006aee <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d01f      	beq.n	8006aee <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006abc:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2202      	movs	r2, #2
 8006ac4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	691b      	ldr	r3, [r3, #16]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d003      	beq.n	8006aee <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f003 0310 	and.w	r3, r3, #16
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d01f      	beq.n	8006b38 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d01a      	beq.n	8006b38 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b10:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2210      	movs	r2, #16
 8006b18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2201      	movs	r2, #1
 8006b26:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 f80e 	bl	8006b54 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006b38:	bf00      	nop
 8006b3a:	3710      	adds	r7, #16
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8006b48:	bf00      	nop
 8006b4a:	370c      	adds	r7, #12
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b087      	sub	sp, #28
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d101      	bne.n	8006b88 <HAL_DMA2D_ConfigLayer+0x20>
 8006b84:	2302      	movs	r3, #2
 8006b86:	e079      	b.n	8006c7c <HAL_DMA2D_ConfigLayer+0x114>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2202      	movs	r2, #2
 8006b94:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	011b      	lsls	r3, r3, #4
 8006b9c:	3318      	adds	r3, #24
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	685a      	ldr	r2, [r3, #4]
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	041b      	lsls	r3, r3, #16
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8006bb2:	4b35      	ldr	r3, [pc, #212]	@ (8006c88 <HAL_DMA2D_ConfigLayer+0x120>)
 8006bb4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	2b0a      	cmp	r3, #10
 8006bbc:	d003      	beq.n	8006bc6 <HAL_DMA2D_ConfigLayer+0x5e>
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	2b09      	cmp	r3, #9
 8006bc4:	d107      	bne.n	8006bd6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	617b      	str	r3, [r7, #20]
 8006bd4:	e005      	b.n	8006be2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	061b      	lsls	r3, r3, #24
 8006bdc:	697a      	ldr	r2, [r7, #20]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d120      	bne.n	8006c2a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	43db      	mvns	r3, r3
 8006bf2:	ea02 0103 	and.w	r1, r2, r3
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	430a      	orrs	r2, r1
 8006bfe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	6812      	ldr	r2, [r2, #0]
 8006c08:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	2b0a      	cmp	r3, #10
 8006c10:	d003      	beq.n	8006c1a <HAL_DMA2D_ConfigLayer+0xb2>
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	2b09      	cmp	r3, #9
 8006c18:	d127      	bne.n	8006c6a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	68da      	ldr	r2, [r3, #12]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006c26:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c28:	e01f      	b.n	8006c6a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	69da      	ldr	r2, [r3, #28]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	43db      	mvns	r3, r3
 8006c34:	ea02 0103 	and.w	r1, r2, r3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	430a      	orrs	r2, r1
 8006c40:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	693a      	ldr	r2, [r7, #16]
 8006c48:	6812      	ldr	r2, [r2, #0]
 8006c4a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	2b0a      	cmp	r3, #10
 8006c52:	d003      	beq.n	8006c5c <HAL_DMA2D_ConfigLayer+0xf4>
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	2b09      	cmp	r3, #9
 8006c5a:	d106      	bne.n	8006c6a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	68da      	ldr	r2, [r3, #12]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006c68:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	371c      	adds	r7, #28
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr
 8006c88:	ff03000f 	.word	0xff03000f

08006c8c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e086      	b.n	8006dac <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d106      	bne.n	8006cb6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2220      	movs	r2, #32
 8006cac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f7fb f96b 	bl	8001f8c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8006db4 <HAL_ETH_Init+0x128>)
 8006cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cba:	4a3e      	ldr	r2, [pc, #248]	@ (8006db4 <HAL_ETH_Init+0x128>)
 8006cbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8006cc2:	4b3c      	ldr	r3, [pc, #240]	@ (8006db4 <HAL_ETH_Init+0x128>)
 8006cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cca:	60bb      	str	r3, [r7, #8]
 8006ccc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8006cce:	4b3a      	ldr	r3, [pc, #232]	@ (8006db8 <HAL_ETH_Init+0x12c>)
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	4a39      	ldr	r2, [pc, #228]	@ (8006db8 <HAL_ETH_Init+0x12c>)
 8006cd4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006cd8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8006cda:	4b37      	ldr	r3, [pc, #220]	@ (8006db8 <HAL_ETH_Init+0x12c>)
 8006cdc:	685a      	ldr	r2, [r3, #4]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	4935      	ldr	r1, [pc, #212]	@ (8006db8 <HAL_ETH_Init+0x12c>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8006ce8:	4b33      	ldr	r3, [pc, #204]	@ (8006db8 <HAL_ETH_Init+0x12c>)
 8006cea:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	6812      	ldr	r2, [r2, #0]
 8006cfa:	f043 0301 	orr.w	r3, r3, #1
 8006cfe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006d02:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006d04:	f7fe fc66 	bl	80055d4 <HAL_GetTick>
 8006d08:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006d0a:	e011      	b.n	8006d30 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8006d0c:	f7fe fc62 	bl	80055d4 <HAL_GetTick>
 8006d10:	4602      	mov	r2, r0
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	1ad3      	subs	r3, r2, r3
 8006d16:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006d1a:	d909      	bls.n	8006d30 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2204      	movs	r2, #4
 8006d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	22e0      	movs	r2, #224	@ 0xe0
 8006d28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e03d      	b.n	8006dac <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0301 	and.w	r3, r3, #1
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d1e4      	bne.n	8006d0c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f97a 	bl	800703c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f000 fa25 	bl	8007198 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 fa7b 	bl	800724a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	461a      	mov	r2, r3
 8006d5a:	2100      	movs	r1, #0
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 f9e3 	bl	8007128 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8006d70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8006dbc <HAL_ETH_Init+0x130>)
 8006d80:	430b      	orrs	r3, r1
 8006d82:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8006d96:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2210      	movs	r2, #16
 8006da6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	40023800 	.word	0x40023800
 8006db8:	40013800 	.word	0x40013800
 8006dbc:	00020060 	.word	0x00020060

08006dc0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	4b53      	ldr	r3, [pc, #332]	@ (8006f24 <ETH_SetMACConfig+0x164>)
 8006dd6:	4013      	ands	r3, r2
 8006dd8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	7b9b      	ldrb	r3, [r3, #14]
 8006dde:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	7c12      	ldrb	r2, [r2, #16]
 8006de4:	2a00      	cmp	r2, #0
 8006de6:	d102      	bne.n	8006dee <ETH_SetMACConfig+0x2e>
 8006de8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8006dec:	e000      	b.n	8006df0 <ETH_SetMACConfig+0x30>
 8006dee:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006df0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	7c52      	ldrb	r2, [r2, #17]
 8006df6:	2a00      	cmp	r2, #0
 8006df8:	d102      	bne.n	8006e00 <ETH_SetMACConfig+0x40>
 8006dfa:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006dfe:	e000      	b.n	8006e02 <ETH_SetMACConfig+0x42>
 8006e00:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006e02:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006e08:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	7fdb      	ldrb	r3, [r3, #31]
 8006e0e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8006e10:	431a      	orrs	r2, r3
                        macconf->Speed |
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006e16:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	7f92      	ldrb	r2, [r2, #30]
 8006e1c:	2a00      	cmp	r2, #0
 8006e1e:	d102      	bne.n	8006e26 <ETH_SetMACConfig+0x66>
 8006e20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006e24:	e000      	b.n	8006e28 <ETH_SetMACConfig+0x68>
 8006e26:	2200      	movs	r2, #0
                        macconf->Speed |
 8006e28:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	7f1b      	ldrb	r3, [r3, #28]
 8006e2e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006e30:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006e36:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	791b      	ldrb	r3, [r3, #4]
 8006e3c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8006e3e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006e40:	683a      	ldr	r2, [r7, #0]
 8006e42:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006e46:	2a00      	cmp	r2, #0
 8006e48:	d102      	bne.n	8006e50 <ETH_SetMACConfig+0x90>
 8006e4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e4e:	e000      	b.n	8006e52 <ETH_SetMACConfig+0x92>
 8006e50:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006e52:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	7bdb      	ldrb	r3, [r3, #15]
 8006e58:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006e5a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006e60:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e68:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68fa      	ldr	r2, [r7, #12]
 8006e78:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006e82:	2001      	movs	r0, #1
 8006e84:	f7fe fbb2 	bl	80055ec <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	699b      	ldr	r3, [r3, #24]
 8006e96:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006e98:	68fa      	ldr	r2, [r7, #12]
 8006e9a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ea6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006ea8:	683a      	ldr	r2, [r7, #0]
 8006eaa:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8006eae:	2a00      	cmp	r2, #0
 8006eb0:	d101      	bne.n	8006eb6 <ETH_SetMACConfig+0xf6>
 8006eb2:	2280      	movs	r2, #128	@ 0x80
 8006eb4:	e000      	b.n	8006eb8 <ETH_SetMACConfig+0xf8>
 8006eb6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006eb8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006ebe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006ec0:	683a      	ldr	r2, [r7, #0]
 8006ec2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8006ec6:	2a01      	cmp	r2, #1
 8006ec8:	d101      	bne.n	8006ece <ETH_SetMACConfig+0x10e>
 8006eca:	2208      	movs	r2, #8
 8006ecc:	e000      	b.n	8006ed0 <ETH_SetMACConfig+0x110>
 8006ece:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8006ed0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8006ed2:	683a      	ldr	r2, [r7, #0]
 8006ed4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8006ed8:	2a01      	cmp	r2, #1
 8006eda:	d101      	bne.n	8006ee0 <ETH_SetMACConfig+0x120>
 8006edc:	2204      	movs	r2, #4
 8006ede:	e000      	b.n	8006ee2 <ETH_SetMACConfig+0x122>
 8006ee0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006ee2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8006ee4:	683a      	ldr	r2, [r7, #0]
 8006ee6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8006eea:	2a01      	cmp	r2, #1
 8006eec:	d101      	bne.n	8006ef2 <ETH_SetMACConfig+0x132>
 8006eee:	2202      	movs	r2, #2
 8006ef0:	e000      	b.n	8006ef4 <ETH_SetMACConfig+0x134>
 8006ef2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006f0c:	2001      	movs	r0, #1
 8006f0e:	f7fe fb6d 	bl	80055ec <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	619a      	str	r2, [r3, #24]
}
 8006f1a:	bf00      	nop
 8006f1c:	3710      	adds	r7, #16
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	fd20810f 	.word	0xfd20810f

08006f28 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8006f3e:	68fa      	ldr	r2, [r7, #12]
 8006f40:	4b3d      	ldr	r3, [pc, #244]	@ (8007038 <ETH_SetDMAConfig+0x110>)
 8006f42:	4013      	ands	r3, r2
 8006f44:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	7b1b      	ldrb	r3, [r3, #12]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d102      	bne.n	8006f54 <ETH_SetDMAConfig+0x2c>
 8006f4e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006f52:	e000      	b.n	8006f56 <ETH_SetDMAConfig+0x2e>
 8006f54:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	7b5b      	ldrb	r3, [r3, #13]
 8006f5a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006f5c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006f5e:	683a      	ldr	r2, [r7, #0]
 8006f60:	7f52      	ldrb	r2, [r2, #29]
 8006f62:	2a00      	cmp	r2, #0
 8006f64:	d102      	bne.n	8006f6c <ETH_SetDMAConfig+0x44>
 8006f66:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006f6a:	e000      	b.n	8006f6e <ETH_SetDMAConfig+0x46>
 8006f6c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006f6e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	7b9b      	ldrb	r3, [r3, #14]
 8006f74:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006f76:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006f7c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	7f1b      	ldrb	r3, [r3, #28]
 8006f82:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8006f84:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	7f9b      	ldrb	r3, [r3, #30]
 8006f8a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006f8c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006f92:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006f9a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fac:	461a      	mov	r2, r3
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fba:	699b      	ldr	r3, [r3, #24]
 8006fbc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006fbe:	2001      	movs	r0, #1
 8006fc0:	f7fe fb14 	bl	80055ec <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fcc:	461a      	mov	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	791b      	ldrb	r3, [r3, #4]
 8006fd6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006fdc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8006fe2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006fe8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006ff0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8006ff2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006ffa:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007000:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	6812      	ldr	r2, [r2, #0]
 8007006:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800700a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800700e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800701c:	2001      	movs	r0, #1
 800701e:	f7fe fae5 	bl	80055ec <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800702a:	461a      	mov	r2, r3
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6013      	str	r3, [r2, #0]
}
 8007030:	bf00      	nop
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	f8de3f23 	.word	0xf8de3f23

0800703c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b0a6      	sub	sp, #152	@ 0x98
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8007044:	2301      	movs	r3, #1
 8007046:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800704a:	2301      	movs	r3, #1
 800704c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007050:	2300      	movs	r3, #0
 8007052:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007054:	2300      	movs	r3, #0
 8007056:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800705a:	2301      	movs	r3, #1
 800705c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007060:	2300      	movs	r3, #0
 8007062:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8007066:	2301      	movs	r3, #1
 8007068:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800706c:	2301      	movs	r3, #1
 800706e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8007072:	2300      	movs	r3, #0
 8007074:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8007078:	2300      	movs	r3, #0
 800707a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800707e:	2300      	movs	r3, #0
 8007080:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007082:	2300      	movs	r3, #0
 8007084:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8007088:	2300      	movs	r3, #0
 800708a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800708c:	2300      	movs	r3, #0
 800708e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007092:	2300      	movs	r3, #0
 8007094:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007098:	2300      	movs	r3, #0
 800709a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800709e:	2300      	movs	r3, #0
 80070a0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80070a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80070a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80070aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80070ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80070b0:	2300      	movs	r3, #0
 80070b2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80070b6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80070ba:	4619      	mov	r1, r3
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f7ff fe7f 	bl	8006dc0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80070c2:	2301      	movs	r3, #1
 80070c4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80070c6:	2301      	movs	r3, #1
 80070c8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80070ca:	2301      	movs	r3, #1
 80070cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80070d0:	2301      	movs	r3, #1
 80070d2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80070d4:	2300      	movs	r3, #0
 80070d6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80070d8:	2300      	movs	r3, #0
 80070da:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80070de:	2300      	movs	r3, #0
 80070e0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80070e4:	2300      	movs	r3, #0
 80070e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80070e8:	2301      	movs	r3, #1
 80070ea:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80070ee:	2301      	movs	r3, #1
 80070f0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80070f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80070f6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80070f8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80070fc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80070fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007102:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8007104:	2301      	movs	r3, #1
 8007106:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800710a:	2300      	movs	r3, #0
 800710c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800710e:	2300      	movs	r3, #0
 8007110:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007112:	f107 0308 	add.w	r3, r7, #8
 8007116:	4619      	mov	r1, r3
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f7ff ff05 	bl	8006f28 <ETH_SetDMAConfig>
}
 800711e:	bf00      	nop
 8007120:	3798      	adds	r7, #152	@ 0x98
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
	...

08007128 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8007128:	b480      	push	{r7}
 800712a:	b087      	sub	sp, #28
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	3305      	adds	r3, #5
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	021b      	lsls	r3, r3, #8
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	3204      	adds	r2, #4
 8007140:	7812      	ldrb	r2, [r2, #0]
 8007142:	4313      	orrs	r3, r2
 8007144:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	4b11      	ldr	r3, [pc, #68]	@ (8007190 <ETH_MACAddressConfig+0x68>)
 800714a:	4413      	add	r3, r2
 800714c:	461a      	mov	r2, r3
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	3303      	adds	r3, #3
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	061a      	lsls	r2, r3, #24
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	3302      	adds	r3, #2
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	041b      	lsls	r3, r3, #16
 8007162:	431a      	orrs	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	3301      	adds	r3, #1
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	021b      	lsls	r3, r3, #8
 800716c:	4313      	orrs	r3, r2
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	7812      	ldrb	r2, [r2, #0]
 8007172:	4313      	orrs	r3, r2
 8007174:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8007176:	68ba      	ldr	r2, [r7, #8]
 8007178:	4b06      	ldr	r3, [pc, #24]	@ (8007194 <ETH_MACAddressConfig+0x6c>)
 800717a:	4413      	add	r3, r2
 800717c:	461a      	mov	r2, r3
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	6013      	str	r3, [r2, #0]
}
 8007182:	bf00      	nop
 8007184:	371c      	adds	r7, #28
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	40028040 	.word	0x40028040
 8007194:	40028044 	.word	0x40028044

08007198 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8007198:	b480      	push	{r7}
 800719a:	b085      	sub	sp, #20
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80071a0:	2300      	movs	r3, #0
 80071a2:	60fb      	str	r3, [r7, #12]
 80071a4:	e03e      	b.n	8007224 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	68d9      	ldr	r1, [r3, #12]
 80071aa:	68fa      	ldr	r2, [r7, #12]
 80071ac:	4613      	mov	r3, r2
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	4413      	add	r3, r2
 80071b2:	00db      	lsls	r3, r3, #3
 80071b4:	440b      	add	r3, r1
 80071b6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	2200      	movs	r2, #0
 80071bc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	2200      	movs	r2, #0
 80071c2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2200      	movs	r2, #0
 80071c8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	2200      	movs	r2, #0
 80071ce:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80071d0:	68b9      	ldr	r1, [r7, #8]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	68fa      	ldr	r2, [r7, #12]
 80071d6:	3206      	adds	r2, #6
 80071d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2b02      	cmp	r3, #2
 80071ec:	d80c      	bhi.n	8007208 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	68d9      	ldr	r1, [r3, #12]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	1c5a      	adds	r2, r3, #1
 80071f6:	4613      	mov	r3, r2
 80071f8:	009b      	lsls	r3, r3, #2
 80071fa:	4413      	add	r3, r2
 80071fc:	00db      	lsls	r3, r3, #3
 80071fe:	440b      	add	r3, r1
 8007200:	461a      	mov	r2, r3
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	60da      	str	r2, [r3, #12]
 8007206:	e004      	b.n	8007212 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	461a      	mov	r2, r3
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	3301      	adds	r3, #1
 8007222:	60fb      	str	r3, [r7, #12]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2b03      	cmp	r3, #3
 8007228:	d9bd      	bls.n	80071a6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	68da      	ldr	r2, [r3, #12]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800723c:	611a      	str	r2, [r3, #16]
}
 800723e:	bf00      	nop
 8007240:	3714      	adds	r7, #20
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr

0800724a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800724a:	b480      	push	{r7}
 800724c:	b085      	sub	sp, #20
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007252:	2300      	movs	r3, #0
 8007254:	60fb      	str	r3, [r7, #12]
 8007256:	e048      	b.n	80072ea <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6919      	ldr	r1, [r3, #16]
 800725c:	68fa      	ldr	r2, [r7, #12]
 800725e:	4613      	mov	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	4413      	add	r3, r2
 8007264:	00db      	lsls	r3, r3, #3
 8007266:	440b      	add	r3, r1
 8007268:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	2200      	movs	r2, #0
 800726e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	2200      	movs	r2, #0
 8007274:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	2200      	movs	r2, #0
 800727a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	2200      	movs	r2, #0
 8007280:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	2200      	movs	r2, #0
 8007286:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	2200      	movs	r2, #0
 800728c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007294:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80072ae:	68b9      	ldr	r1, [r7, #8]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	68fa      	ldr	r2, [r7, #12]
 80072b4:	3212      	adds	r2, #18
 80072b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d80c      	bhi.n	80072da <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6919      	ldr	r1, [r3, #16]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	1c5a      	adds	r2, r3, #1
 80072c8:	4613      	mov	r3, r2
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	4413      	add	r3, r2
 80072ce:	00db      	lsls	r3, r3, #3
 80072d0:	440b      	add	r3, r1
 80072d2:	461a      	mov	r2, r3
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	60da      	str	r2, [r3, #12]
 80072d8:	e004      	b.n	80072e4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	691b      	ldr	r3, [r3, #16]
 80072de:	461a      	mov	r2, r3
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	3301      	adds	r3, #1
 80072e8:	60fb      	str	r3, [r7, #12]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2b03      	cmp	r3, #3
 80072ee:	d9b3      	bls.n	8007258 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	691a      	ldr	r2, [r3, #16]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800731a:	60da      	str	r2, [r3, #12]
}
 800731c:	bf00      	nop
 800731e:	3714      	adds	r7, #20
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007328:	b480      	push	{r7}
 800732a:	b089      	sub	sp, #36	@ 0x24
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007332:	2300      	movs	r3, #0
 8007334:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8007336:	2300      	movs	r3, #0
 8007338:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800733a:	2300      	movs	r3, #0
 800733c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800733e:	2300      	movs	r3, #0
 8007340:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007342:	2300      	movs	r3, #0
 8007344:	61fb      	str	r3, [r7, #28]
 8007346:	e175      	b.n	8007634 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007348:	2201      	movs	r2, #1
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	fa02 f303 	lsl.w	r3, r2, r3
 8007350:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	697a      	ldr	r2, [r7, #20]
 8007358:	4013      	ands	r3, r2
 800735a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800735c:	693a      	ldr	r2, [r7, #16]
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	429a      	cmp	r2, r3
 8007362:	f040 8164 	bne.w	800762e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	f003 0303 	and.w	r3, r3, #3
 800736e:	2b01      	cmp	r3, #1
 8007370:	d005      	beq.n	800737e <HAL_GPIO_Init+0x56>
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	f003 0303 	and.w	r3, r3, #3
 800737a:	2b02      	cmp	r3, #2
 800737c:	d130      	bne.n	80073e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	005b      	lsls	r3, r3, #1
 8007388:	2203      	movs	r2, #3
 800738a:	fa02 f303 	lsl.w	r3, r2, r3
 800738e:	43db      	mvns	r3, r3
 8007390:	69ba      	ldr	r2, [r7, #24]
 8007392:	4013      	ands	r3, r2
 8007394:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	68da      	ldr	r2, [r3, #12]
 800739a:	69fb      	ldr	r3, [r7, #28]
 800739c:	005b      	lsls	r3, r3, #1
 800739e:	fa02 f303 	lsl.w	r3, r2, r3
 80073a2:	69ba      	ldr	r2, [r7, #24]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	69ba      	ldr	r2, [r7, #24]
 80073ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80073b4:	2201      	movs	r2, #1
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	fa02 f303 	lsl.w	r3, r2, r3
 80073bc:	43db      	mvns	r3, r3
 80073be:	69ba      	ldr	r2, [r7, #24]
 80073c0:	4013      	ands	r3, r2
 80073c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	091b      	lsrs	r3, r3, #4
 80073ca:	f003 0201 	and.w	r2, r3, #1
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	fa02 f303 	lsl.w	r3, r2, r3
 80073d4:	69ba      	ldr	r2, [r7, #24]
 80073d6:	4313      	orrs	r3, r2
 80073d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	69ba      	ldr	r2, [r7, #24]
 80073de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	f003 0303 	and.w	r3, r3, #3
 80073e8:	2b03      	cmp	r3, #3
 80073ea:	d017      	beq.n	800741c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	005b      	lsls	r3, r3, #1
 80073f6:	2203      	movs	r2, #3
 80073f8:	fa02 f303 	lsl.w	r3, r2, r3
 80073fc:	43db      	mvns	r3, r3
 80073fe:	69ba      	ldr	r2, [r7, #24]
 8007400:	4013      	ands	r3, r2
 8007402:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	689a      	ldr	r2, [r3, #8]
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	005b      	lsls	r3, r3, #1
 800740c:	fa02 f303 	lsl.w	r3, r2, r3
 8007410:	69ba      	ldr	r2, [r7, #24]
 8007412:	4313      	orrs	r3, r2
 8007414:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	69ba      	ldr	r2, [r7, #24]
 800741a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	f003 0303 	and.w	r3, r3, #3
 8007424:	2b02      	cmp	r3, #2
 8007426:	d123      	bne.n	8007470 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	08da      	lsrs	r2, r3, #3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	3208      	adds	r2, #8
 8007430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	f003 0307 	and.w	r3, r3, #7
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	220f      	movs	r2, #15
 8007440:	fa02 f303 	lsl.w	r3, r2, r3
 8007444:	43db      	mvns	r3, r3
 8007446:	69ba      	ldr	r2, [r7, #24]
 8007448:	4013      	ands	r3, r2
 800744a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	691a      	ldr	r2, [r3, #16]
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	f003 0307 	and.w	r3, r3, #7
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	fa02 f303 	lsl.w	r3, r2, r3
 800745c:	69ba      	ldr	r2, [r7, #24]
 800745e:	4313      	orrs	r3, r2
 8007460:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	08da      	lsrs	r2, r3, #3
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	3208      	adds	r2, #8
 800746a:	69b9      	ldr	r1, [r7, #24]
 800746c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007476:	69fb      	ldr	r3, [r7, #28]
 8007478:	005b      	lsls	r3, r3, #1
 800747a:	2203      	movs	r2, #3
 800747c:	fa02 f303 	lsl.w	r3, r2, r3
 8007480:	43db      	mvns	r3, r3
 8007482:	69ba      	ldr	r2, [r7, #24]
 8007484:	4013      	ands	r3, r2
 8007486:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	f003 0203 	and.w	r2, r3, #3
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	005b      	lsls	r3, r3, #1
 8007494:	fa02 f303 	lsl.w	r3, r2, r3
 8007498:	69ba      	ldr	r2, [r7, #24]
 800749a:	4313      	orrs	r3, r2
 800749c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	69ba      	ldr	r2, [r7, #24]
 80074a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	f000 80be 	beq.w	800762e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074b2:	4b66      	ldr	r3, [pc, #408]	@ (800764c <HAL_GPIO_Init+0x324>)
 80074b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074b6:	4a65      	ldr	r2, [pc, #404]	@ (800764c <HAL_GPIO_Init+0x324>)
 80074b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80074bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80074be:	4b63      	ldr	r3, [pc, #396]	@ (800764c <HAL_GPIO_Init+0x324>)
 80074c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074c6:	60fb      	str	r3, [r7, #12]
 80074c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80074ca:	4a61      	ldr	r2, [pc, #388]	@ (8007650 <HAL_GPIO_Init+0x328>)
 80074cc:	69fb      	ldr	r3, [r7, #28]
 80074ce:	089b      	lsrs	r3, r3, #2
 80074d0:	3302      	adds	r3, #2
 80074d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80074d8:	69fb      	ldr	r3, [r7, #28]
 80074da:	f003 0303 	and.w	r3, r3, #3
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	220f      	movs	r2, #15
 80074e2:	fa02 f303 	lsl.w	r3, r2, r3
 80074e6:	43db      	mvns	r3, r3
 80074e8:	69ba      	ldr	r2, [r7, #24]
 80074ea:	4013      	ands	r3, r2
 80074ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a58      	ldr	r2, [pc, #352]	@ (8007654 <HAL_GPIO_Init+0x32c>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d037      	beq.n	8007566 <HAL_GPIO_Init+0x23e>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a57      	ldr	r2, [pc, #348]	@ (8007658 <HAL_GPIO_Init+0x330>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d031      	beq.n	8007562 <HAL_GPIO_Init+0x23a>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a56      	ldr	r2, [pc, #344]	@ (800765c <HAL_GPIO_Init+0x334>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d02b      	beq.n	800755e <HAL_GPIO_Init+0x236>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a55      	ldr	r2, [pc, #340]	@ (8007660 <HAL_GPIO_Init+0x338>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d025      	beq.n	800755a <HAL_GPIO_Init+0x232>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a54      	ldr	r2, [pc, #336]	@ (8007664 <HAL_GPIO_Init+0x33c>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d01f      	beq.n	8007556 <HAL_GPIO_Init+0x22e>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a53      	ldr	r2, [pc, #332]	@ (8007668 <HAL_GPIO_Init+0x340>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d019      	beq.n	8007552 <HAL_GPIO_Init+0x22a>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a52      	ldr	r2, [pc, #328]	@ (800766c <HAL_GPIO_Init+0x344>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d013      	beq.n	800754e <HAL_GPIO_Init+0x226>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a51      	ldr	r2, [pc, #324]	@ (8007670 <HAL_GPIO_Init+0x348>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d00d      	beq.n	800754a <HAL_GPIO_Init+0x222>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a50      	ldr	r2, [pc, #320]	@ (8007674 <HAL_GPIO_Init+0x34c>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d007      	beq.n	8007546 <HAL_GPIO_Init+0x21e>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a4f      	ldr	r2, [pc, #316]	@ (8007678 <HAL_GPIO_Init+0x350>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d101      	bne.n	8007542 <HAL_GPIO_Init+0x21a>
 800753e:	2309      	movs	r3, #9
 8007540:	e012      	b.n	8007568 <HAL_GPIO_Init+0x240>
 8007542:	230a      	movs	r3, #10
 8007544:	e010      	b.n	8007568 <HAL_GPIO_Init+0x240>
 8007546:	2308      	movs	r3, #8
 8007548:	e00e      	b.n	8007568 <HAL_GPIO_Init+0x240>
 800754a:	2307      	movs	r3, #7
 800754c:	e00c      	b.n	8007568 <HAL_GPIO_Init+0x240>
 800754e:	2306      	movs	r3, #6
 8007550:	e00a      	b.n	8007568 <HAL_GPIO_Init+0x240>
 8007552:	2305      	movs	r3, #5
 8007554:	e008      	b.n	8007568 <HAL_GPIO_Init+0x240>
 8007556:	2304      	movs	r3, #4
 8007558:	e006      	b.n	8007568 <HAL_GPIO_Init+0x240>
 800755a:	2303      	movs	r3, #3
 800755c:	e004      	b.n	8007568 <HAL_GPIO_Init+0x240>
 800755e:	2302      	movs	r3, #2
 8007560:	e002      	b.n	8007568 <HAL_GPIO_Init+0x240>
 8007562:	2301      	movs	r3, #1
 8007564:	e000      	b.n	8007568 <HAL_GPIO_Init+0x240>
 8007566:	2300      	movs	r3, #0
 8007568:	69fa      	ldr	r2, [r7, #28]
 800756a:	f002 0203 	and.w	r2, r2, #3
 800756e:	0092      	lsls	r2, r2, #2
 8007570:	4093      	lsls	r3, r2
 8007572:	69ba      	ldr	r2, [r7, #24]
 8007574:	4313      	orrs	r3, r2
 8007576:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007578:	4935      	ldr	r1, [pc, #212]	@ (8007650 <HAL_GPIO_Init+0x328>)
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	089b      	lsrs	r3, r3, #2
 800757e:	3302      	adds	r3, #2
 8007580:	69ba      	ldr	r2, [r7, #24]
 8007582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007586:	4b3d      	ldr	r3, [pc, #244]	@ (800767c <HAL_GPIO_Init+0x354>)
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	43db      	mvns	r3, r3
 8007590:	69ba      	ldr	r2, [r7, #24]
 8007592:	4013      	ands	r3, r2
 8007594:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d003      	beq.n	80075aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80075a2:	69ba      	ldr	r2, [r7, #24]
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80075aa:	4a34      	ldr	r2, [pc, #208]	@ (800767c <HAL_GPIO_Init+0x354>)
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80075b0:	4b32      	ldr	r3, [pc, #200]	@ (800767c <HAL_GPIO_Init+0x354>)
 80075b2:	68db      	ldr	r3, [r3, #12]
 80075b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	43db      	mvns	r3, r3
 80075ba:	69ba      	ldr	r2, [r7, #24]
 80075bc:	4013      	ands	r3, r2
 80075be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d003      	beq.n	80075d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80075cc:	69ba      	ldr	r2, [r7, #24]
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80075d4:	4a29      	ldr	r2, [pc, #164]	@ (800767c <HAL_GPIO_Init+0x354>)
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80075da:	4b28      	ldr	r3, [pc, #160]	@ (800767c <HAL_GPIO_Init+0x354>)
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	43db      	mvns	r3, r3
 80075e4:	69ba      	ldr	r2, [r7, #24]
 80075e6:	4013      	ands	r3, r2
 80075e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d003      	beq.n	80075fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80075f6:	69ba      	ldr	r2, [r7, #24]
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	4313      	orrs	r3, r2
 80075fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80075fe:	4a1f      	ldr	r2, [pc, #124]	@ (800767c <HAL_GPIO_Init+0x354>)
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007604:	4b1d      	ldr	r3, [pc, #116]	@ (800767c <HAL_GPIO_Init+0x354>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	43db      	mvns	r3, r3
 800760e:	69ba      	ldr	r2, [r7, #24]
 8007610:	4013      	ands	r3, r2
 8007612:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800761c:	2b00      	cmp	r3, #0
 800761e:	d003      	beq.n	8007628 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007620:	69ba      	ldr	r2, [r7, #24]
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	4313      	orrs	r3, r2
 8007626:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007628:	4a14      	ldr	r2, [pc, #80]	@ (800767c <HAL_GPIO_Init+0x354>)
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	3301      	adds	r3, #1
 8007632:	61fb      	str	r3, [r7, #28]
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	2b0f      	cmp	r3, #15
 8007638:	f67f ae86 	bls.w	8007348 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800763c:	bf00      	nop
 800763e:	bf00      	nop
 8007640:	3724      	adds	r7, #36	@ 0x24
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	40023800 	.word	0x40023800
 8007650:	40013800 	.word	0x40013800
 8007654:	40020000 	.word	0x40020000
 8007658:	40020400 	.word	0x40020400
 800765c:	40020800 	.word	0x40020800
 8007660:	40020c00 	.word	0x40020c00
 8007664:	40021000 	.word	0x40021000
 8007668:	40021400 	.word	0x40021400
 800766c:	40021800 	.word	0x40021800
 8007670:	40021c00 	.word	0x40021c00
 8007674:	40022000 	.word	0x40022000
 8007678:	40022400 	.word	0x40022400
 800767c:	40013c00 	.word	0x40013c00

08007680 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007680:	b480      	push	{r7}
 8007682:	b087      	sub	sp, #28
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800768a:	2300      	movs	r3, #0
 800768c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800768e:	2300      	movs	r3, #0
 8007690:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8007692:	2300      	movs	r3, #0
 8007694:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007696:	2300      	movs	r3, #0
 8007698:	617b      	str	r3, [r7, #20]
 800769a:	e0d9      	b.n	8007850 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800769c:	2201      	movs	r2, #1
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	fa02 f303 	lsl.w	r3, r2, r3
 80076a4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80076a6:	683a      	ldr	r2, [r7, #0]
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	4013      	ands	r3, r2
 80076ac:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 80076ae:	68fa      	ldr	r2, [r7, #12]
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	f040 80c9 	bne.w	800784a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80076b8:	4a6b      	ldr	r2, [pc, #428]	@ (8007868 <HAL_GPIO_DeInit+0x1e8>)
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	089b      	lsrs	r3, r3, #2
 80076be:	3302      	adds	r3, #2
 80076c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076c4:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	f003 0303 	and.w	r3, r3, #3
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	220f      	movs	r2, #15
 80076d0:	fa02 f303 	lsl.w	r3, r2, r3
 80076d4:	68ba      	ldr	r2, [r7, #8]
 80076d6:	4013      	ands	r3, r2
 80076d8:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a63      	ldr	r2, [pc, #396]	@ (800786c <HAL_GPIO_DeInit+0x1ec>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d037      	beq.n	8007752 <HAL_GPIO_DeInit+0xd2>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a62      	ldr	r2, [pc, #392]	@ (8007870 <HAL_GPIO_DeInit+0x1f0>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d031      	beq.n	800774e <HAL_GPIO_DeInit+0xce>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a61      	ldr	r2, [pc, #388]	@ (8007874 <HAL_GPIO_DeInit+0x1f4>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d02b      	beq.n	800774a <HAL_GPIO_DeInit+0xca>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a60      	ldr	r2, [pc, #384]	@ (8007878 <HAL_GPIO_DeInit+0x1f8>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d025      	beq.n	8007746 <HAL_GPIO_DeInit+0xc6>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a5f      	ldr	r2, [pc, #380]	@ (800787c <HAL_GPIO_DeInit+0x1fc>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d01f      	beq.n	8007742 <HAL_GPIO_DeInit+0xc2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a5e      	ldr	r2, [pc, #376]	@ (8007880 <HAL_GPIO_DeInit+0x200>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d019      	beq.n	800773e <HAL_GPIO_DeInit+0xbe>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a5d      	ldr	r2, [pc, #372]	@ (8007884 <HAL_GPIO_DeInit+0x204>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d013      	beq.n	800773a <HAL_GPIO_DeInit+0xba>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a5c      	ldr	r2, [pc, #368]	@ (8007888 <HAL_GPIO_DeInit+0x208>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d00d      	beq.n	8007736 <HAL_GPIO_DeInit+0xb6>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a5b      	ldr	r2, [pc, #364]	@ (800788c <HAL_GPIO_DeInit+0x20c>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d007      	beq.n	8007732 <HAL_GPIO_DeInit+0xb2>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a5a      	ldr	r2, [pc, #360]	@ (8007890 <HAL_GPIO_DeInit+0x210>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d101      	bne.n	800772e <HAL_GPIO_DeInit+0xae>
 800772a:	2309      	movs	r3, #9
 800772c:	e012      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 800772e:	230a      	movs	r3, #10
 8007730:	e010      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 8007732:	2308      	movs	r3, #8
 8007734:	e00e      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 8007736:	2307      	movs	r3, #7
 8007738:	e00c      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 800773a:	2306      	movs	r3, #6
 800773c:	e00a      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 800773e:	2305      	movs	r3, #5
 8007740:	e008      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 8007742:	2304      	movs	r3, #4
 8007744:	e006      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 8007746:	2303      	movs	r3, #3
 8007748:	e004      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 800774a:	2302      	movs	r3, #2
 800774c:	e002      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 800774e:	2301      	movs	r3, #1
 8007750:	e000      	b.n	8007754 <HAL_GPIO_DeInit+0xd4>
 8007752:	2300      	movs	r3, #0
 8007754:	697a      	ldr	r2, [r7, #20]
 8007756:	f002 0203 	and.w	r2, r2, #3
 800775a:	0092      	lsls	r2, r2, #2
 800775c:	4093      	lsls	r3, r2
 800775e:	68ba      	ldr	r2, [r7, #8]
 8007760:	429a      	cmp	r2, r3
 8007762:	d132      	bne.n	80077ca <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007764:	4b4b      	ldr	r3, [pc, #300]	@ (8007894 <HAL_GPIO_DeInit+0x214>)
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	43db      	mvns	r3, r3
 800776c:	4949      	ldr	r1, [pc, #292]	@ (8007894 <HAL_GPIO_DeInit+0x214>)
 800776e:	4013      	ands	r3, r2
 8007770:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007772:	4b48      	ldr	r3, [pc, #288]	@ (8007894 <HAL_GPIO_DeInit+0x214>)
 8007774:	685a      	ldr	r2, [r3, #4]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	43db      	mvns	r3, r3
 800777a:	4946      	ldr	r1, [pc, #280]	@ (8007894 <HAL_GPIO_DeInit+0x214>)
 800777c:	4013      	ands	r3, r2
 800777e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007780:	4b44      	ldr	r3, [pc, #272]	@ (8007894 <HAL_GPIO_DeInit+0x214>)
 8007782:	68da      	ldr	r2, [r3, #12]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	43db      	mvns	r3, r3
 8007788:	4942      	ldr	r1, [pc, #264]	@ (8007894 <HAL_GPIO_DeInit+0x214>)
 800778a:	4013      	ands	r3, r2
 800778c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800778e:	4b41      	ldr	r3, [pc, #260]	@ (8007894 <HAL_GPIO_DeInit+0x214>)
 8007790:	689a      	ldr	r2, [r3, #8]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	43db      	mvns	r3, r3
 8007796:	493f      	ldr	r1, [pc, #252]	@ (8007894 <HAL_GPIO_DeInit+0x214>)
 8007798:	4013      	ands	r3, r2
 800779a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	f003 0303 	and.w	r3, r3, #3
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	220f      	movs	r2, #15
 80077a6:	fa02 f303 	lsl.w	r3, r2, r3
 80077aa:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80077ac:	4a2e      	ldr	r2, [pc, #184]	@ (8007868 <HAL_GPIO_DeInit+0x1e8>)
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	089b      	lsrs	r3, r3, #2
 80077b2:	3302      	adds	r3, #2
 80077b4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	43da      	mvns	r2, r3
 80077bc:	482a      	ldr	r0, [pc, #168]	@ (8007868 <HAL_GPIO_DeInit+0x1e8>)
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	089b      	lsrs	r3, r3, #2
 80077c2:	400a      	ands	r2, r1
 80077c4:	3302      	adds	r3, #2
 80077c6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	005b      	lsls	r3, r3, #1
 80077d2:	2103      	movs	r1, #3
 80077d4:	fa01 f303 	lsl.w	r3, r1, r3
 80077d8:	43db      	mvns	r3, r3
 80077da:	401a      	ands	r2, r3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	08da      	lsrs	r2, r3, #3
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	3208      	adds	r2, #8
 80077e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	f003 0307 	and.w	r3, r3, #7
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	220f      	movs	r2, #15
 80077f6:	fa02 f303 	lsl.w	r3, r2, r3
 80077fa:	43db      	mvns	r3, r3
 80077fc:	697a      	ldr	r2, [r7, #20]
 80077fe:	08d2      	lsrs	r2, r2, #3
 8007800:	4019      	ands	r1, r3
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	3208      	adds	r2, #8
 8007806:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68da      	ldr	r2, [r3, #12]
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	005b      	lsls	r3, r3, #1
 8007812:	2103      	movs	r1, #3
 8007814:	fa01 f303 	lsl.w	r3, r1, r3
 8007818:	43db      	mvns	r3, r3
 800781a:	401a      	ands	r2, r3
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	685a      	ldr	r2, [r3, #4]
 8007824:	2101      	movs	r1, #1
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	fa01 f303 	lsl.w	r3, r1, r3
 800782c:	43db      	mvns	r3, r3
 800782e:	401a      	ands	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	689a      	ldr	r2, [r3, #8]
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	005b      	lsls	r3, r3, #1
 800783c:	2103      	movs	r1, #3
 800783e:	fa01 f303 	lsl.w	r3, r1, r3
 8007842:	43db      	mvns	r3, r3
 8007844:	401a      	ands	r2, r3
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	3301      	adds	r3, #1
 800784e:	617b      	str	r3, [r7, #20]
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	2b0f      	cmp	r3, #15
 8007854:	f67f af22 	bls.w	800769c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007858:	bf00      	nop
 800785a:	bf00      	nop
 800785c:	371c      	adds	r7, #28
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr
 8007866:	bf00      	nop
 8007868:	40013800 	.word	0x40013800
 800786c:	40020000 	.word	0x40020000
 8007870:	40020400 	.word	0x40020400
 8007874:	40020800 	.word	0x40020800
 8007878:	40020c00 	.word	0x40020c00
 800787c:	40021000 	.word	0x40021000
 8007880:	40021400 	.word	0x40021400
 8007884:	40021800 	.word	0x40021800
 8007888:	40021c00 	.word	0x40021c00
 800788c:	40022000 	.word	0x40022000
 8007890:	40022400 	.word	0x40022400
 8007894:	40013c00 	.word	0x40013c00

08007898 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007898:	b480      	push	{r7}
 800789a:	b085      	sub	sp, #20
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	460b      	mov	r3, r1
 80078a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	691a      	ldr	r2, [r3, #16]
 80078a8:	887b      	ldrh	r3, [r7, #2]
 80078aa:	4013      	ands	r3, r2
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d002      	beq.n	80078b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80078b0:	2301      	movs	r3, #1
 80078b2:	73fb      	strb	r3, [r7, #15]
 80078b4:	e001      	b.n	80078ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80078b6:	2300      	movs	r3, #0
 80078b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80078ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	807b      	strh	r3, [r7, #2]
 80078d4:	4613      	mov	r3, r2
 80078d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80078d8:	787b      	ldrb	r3, [r7, #1]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d003      	beq.n	80078e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80078de:	887a      	ldrh	r2, [r7, #2]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80078e4:	e003      	b.n	80078ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80078e6:	887b      	ldrh	r3, [r7, #2]
 80078e8:	041a      	lsls	r2, r3, #16
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	619a      	str	r2, [r3, #24]
}
 80078ee:	bf00      	nop
 80078f0:	370c      	adds	r7, #12
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr

080078fa <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b086      	sub	sp, #24
 80078fe:	af02      	add	r7, sp, #8
 8007900:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	e059      	b.n	80079c0 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007918:	b2db      	uxtb	r3, r3
 800791a:	2b00      	cmp	r3, #0
 800791c:	d106      	bne.n	800792c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f00f ff18 	bl	801775c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2203      	movs	r2, #3
 8007930:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800793a:	d102      	bne.n	8007942 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2200      	movs	r2, #0
 8007940:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4618      	mov	r0, r3
 8007948:	f009 fdab 	bl	80114a2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6818      	ldr	r0, [r3, #0]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	7c1a      	ldrb	r2, [r3, #16]
 8007954:	f88d 2000 	strb.w	r2, [sp]
 8007958:	3304      	adds	r3, #4
 800795a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800795c:	f009 fd36 	bl	80113cc <USB_CoreInit>
 8007960:	4603      	mov	r3, r0
 8007962:	2b00      	cmp	r3, #0
 8007964:	d005      	beq.n	8007972 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2202      	movs	r2, #2
 800796a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e026      	b.n	80079c0 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2101      	movs	r1, #1
 8007978:	4618      	mov	r0, r3
 800797a:	f009 fda3 	bl	80114c4 <USB_SetCurrentMode>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d005      	beq.n	8007990 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2202      	movs	r2, #2
 8007988:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	e017      	b.n	80079c0 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6818      	ldr	r0, [r3, #0]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	7c1a      	ldrb	r2, [r3, #16]
 8007998:	f88d 2000 	strb.w	r2, [sp]
 800799c:	3304      	adds	r3, #4
 800799e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80079a0:	f009 ff4c 	bl	801183c <USB_HostInit>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d005      	beq.n	80079b6 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2202      	movs	r2, #2
 80079ae:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80079b2:	2301      	movs	r3, #1
 80079b4:	e004      	b.n	80079c0 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2201      	movs	r2, #1
 80079ba:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3710      	adds	r7, #16
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80079c8:	b590      	push	{r4, r7, lr}
 80079ca:	b08b      	sub	sp, #44	@ 0x2c
 80079cc:	af04      	add	r7, sp, #16
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	4608      	mov	r0, r1
 80079d2:	4611      	mov	r1, r2
 80079d4:	461a      	mov	r2, r3
 80079d6:	4603      	mov	r3, r0
 80079d8:	70fb      	strb	r3, [r7, #3]
 80079da:	460b      	mov	r3, r1
 80079dc:	70bb      	strb	r3, [r7, #2]
 80079de:	4613      	mov	r3, r2
 80079e0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80079e2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80079e4:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d101      	bne.n	80079f4 <HAL_HCD_HC_Init+0x2c>
 80079f0:	2302      	movs	r3, #2
 80079f2:	e09d      	b.n	8007b30 <HAL_HCD_HC_Init+0x168>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80079fc:	78fa      	ldrb	r2, [r7, #3]
 80079fe:	6879      	ldr	r1, [r7, #4]
 8007a00:	4613      	mov	r3, r2
 8007a02:	011b      	lsls	r3, r3, #4
 8007a04:	1a9b      	subs	r3, r3, r2
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	440b      	add	r3, r1
 8007a0a:	3319      	adds	r3, #25
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007a10:	78fa      	ldrb	r2, [r7, #3]
 8007a12:	6879      	ldr	r1, [r7, #4]
 8007a14:	4613      	mov	r3, r2
 8007a16:	011b      	lsls	r3, r3, #4
 8007a18:	1a9b      	subs	r3, r3, r2
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	440b      	add	r3, r1
 8007a1e:	3314      	adds	r3, #20
 8007a20:	787a      	ldrb	r2, [r7, #1]
 8007a22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007a24:	78fa      	ldrb	r2, [r7, #3]
 8007a26:	6879      	ldr	r1, [r7, #4]
 8007a28:	4613      	mov	r3, r2
 8007a2a:	011b      	lsls	r3, r3, #4
 8007a2c:	1a9b      	subs	r3, r3, r2
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	440b      	add	r3, r1
 8007a32:	3315      	adds	r3, #21
 8007a34:	78fa      	ldrb	r2, [r7, #3]
 8007a36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007a38:	78fa      	ldrb	r2, [r7, #3]
 8007a3a:	6879      	ldr	r1, [r7, #4]
 8007a3c:	4613      	mov	r3, r2
 8007a3e:	011b      	lsls	r3, r3, #4
 8007a40:	1a9b      	subs	r3, r3, r2
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	440b      	add	r3, r1
 8007a46:	3326      	adds	r3, #38	@ 0x26
 8007a48:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007a4c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007a4e:	78fa      	ldrb	r2, [r7, #3]
 8007a50:	78bb      	ldrb	r3, [r7, #2]
 8007a52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a56:	b2d8      	uxtb	r0, r3
 8007a58:	6879      	ldr	r1, [r7, #4]
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	011b      	lsls	r3, r3, #4
 8007a5e:	1a9b      	subs	r3, r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	440b      	add	r3, r1
 8007a64:	3316      	adds	r3, #22
 8007a66:	4602      	mov	r2, r0
 8007a68:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007a6a:	78fb      	ldrb	r3, [r7, #3]
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 fba4 	bl	80081bc <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8007a74:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	da0a      	bge.n	8007a92 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007a7c:	78fa      	ldrb	r2, [r7, #3]
 8007a7e:	6879      	ldr	r1, [r7, #4]
 8007a80:	4613      	mov	r3, r2
 8007a82:	011b      	lsls	r3, r3, #4
 8007a84:	1a9b      	subs	r3, r3, r2
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	440b      	add	r3, r1
 8007a8a:	3317      	adds	r3, #23
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	701a      	strb	r2, [r3, #0]
 8007a90:	e009      	b.n	8007aa6 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007a92:	78fa      	ldrb	r2, [r7, #3]
 8007a94:	6879      	ldr	r1, [r7, #4]
 8007a96:	4613      	mov	r3, r2
 8007a98:	011b      	lsls	r3, r3, #4
 8007a9a:	1a9b      	subs	r3, r3, r2
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	440b      	add	r3, r1
 8007aa0:	3317      	adds	r3, #23
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f00a f81e 	bl	8011aec <USB_GetHostSpeed>
 8007ab0:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8007ab2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d10b      	bne.n	8007ad2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007aba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d107      	bne.n	8007ad2 <HAL_HCD_HC_Init+0x10a>
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d104      	bne.n	8007ad2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	2bbc      	cmp	r3, #188	@ 0xbc
 8007acc:	d901      	bls.n	8007ad2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8007ace:	23bc      	movs	r3, #188	@ 0xbc
 8007ad0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8007ad2:	78fa      	ldrb	r2, [r7, #3]
 8007ad4:	6879      	ldr	r1, [r7, #4]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	011b      	lsls	r3, r3, #4
 8007ada:	1a9b      	subs	r3, r3, r2
 8007adc:	009b      	lsls	r3, r3, #2
 8007ade:	440b      	add	r3, r1
 8007ae0:	3318      	adds	r3, #24
 8007ae2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8007ae6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007ae8:	78fa      	ldrb	r2, [r7, #3]
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	b298      	uxth	r0, r3
 8007aee:	6879      	ldr	r1, [r7, #4]
 8007af0:	4613      	mov	r3, r2
 8007af2:	011b      	lsls	r3, r3, #4
 8007af4:	1a9b      	subs	r3, r3, r2
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	440b      	add	r3, r1
 8007afa:	3328      	adds	r3, #40	@ 0x28
 8007afc:	4602      	mov	r2, r0
 8007afe:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6818      	ldr	r0, [r3, #0]
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	787c      	ldrb	r4, [r7, #1]
 8007b0a:	78ba      	ldrb	r2, [r7, #2]
 8007b0c:	78f9      	ldrb	r1, [r7, #3]
 8007b0e:	9302      	str	r3, [sp, #8]
 8007b10:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007b14:	9301      	str	r3, [sp, #4]
 8007b16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007b1a:	9300      	str	r3, [sp, #0]
 8007b1c:	4623      	mov	r3, r4
 8007b1e:	f00a f80d 	bl	8011b3c <USB_HC_Init>
 8007b22:	4603      	mov	r3, r0
 8007b24:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	371c      	adds	r7, #28
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd90      	pop	{r4, r7, pc}

08007b38 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	4608      	mov	r0, r1
 8007b42:	4611      	mov	r1, r2
 8007b44:	461a      	mov	r2, r3
 8007b46:	4603      	mov	r3, r0
 8007b48:	70fb      	strb	r3, [r7, #3]
 8007b4a:	460b      	mov	r3, r1
 8007b4c:	70bb      	strb	r3, [r7, #2]
 8007b4e:	4613      	mov	r3, r2
 8007b50:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8007b52:	78fa      	ldrb	r2, [r7, #3]
 8007b54:	6879      	ldr	r1, [r7, #4]
 8007b56:	4613      	mov	r3, r2
 8007b58:	011b      	lsls	r3, r3, #4
 8007b5a:	1a9b      	subs	r3, r3, r2
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	440b      	add	r3, r1
 8007b60:	3317      	adds	r3, #23
 8007b62:	78ba      	ldrb	r2, [r7, #2]
 8007b64:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007b66:	78fa      	ldrb	r2, [r7, #3]
 8007b68:	6879      	ldr	r1, [r7, #4]
 8007b6a:	4613      	mov	r3, r2
 8007b6c:	011b      	lsls	r3, r3, #4
 8007b6e:	1a9b      	subs	r3, r3, r2
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	440b      	add	r3, r1
 8007b74:	3326      	adds	r3, #38	@ 0x26
 8007b76:	787a      	ldrb	r2, [r7, #1]
 8007b78:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007b7a:	7c3b      	ldrb	r3, [r7, #16]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d114      	bne.n	8007baa <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007b80:	78fa      	ldrb	r2, [r7, #3]
 8007b82:	6879      	ldr	r1, [r7, #4]
 8007b84:	4613      	mov	r3, r2
 8007b86:	011b      	lsls	r3, r3, #4
 8007b88:	1a9b      	subs	r3, r3, r2
 8007b8a:	009b      	lsls	r3, r3, #2
 8007b8c:	440b      	add	r3, r1
 8007b8e:	332a      	adds	r3, #42	@ 0x2a
 8007b90:	2203      	movs	r2, #3
 8007b92:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8007b94:	78fa      	ldrb	r2, [r7, #3]
 8007b96:	6879      	ldr	r1, [r7, #4]
 8007b98:	4613      	mov	r3, r2
 8007b9a:	011b      	lsls	r3, r3, #4
 8007b9c:	1a9b      	subs	r3, r3, r2
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	440b      	add	r3, r1
 8007ba2:	3319      	adds	r3, #25
 8007ba4:	7f3a      	ldrb	r2, [r7, #28]
 8007ba6:	701a      	strb	r2, [r3, #0]
 8007ba8:	e009      	b.n	8007bbe <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007baa:	78fa      	ldrb	r2, [r7, #3]
 8007bac:	6879      	ldr	r1, [r7, #4]
 8007bae:	4613      	mov	r3, r2
 8007bb0:	011b      	lsls	r3, r3, #4
 8007bb2:	1a9b      	subs	r3, r3, r2
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	440b      	add	r3, r1
 8007bb8:	332a      	adds	r3, #42	@ 0x2a
 8007bba:	2202      	movs	r2, #2
 8007bbc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007bbe:	787b      	ldrb	r3, [r7, #1]
 8007bc0:	2b03      	cmp	r3, #3
 8007bc2:	f200 8102 	bhi.w	8007dca <HAL_HCD_HC_SubmitRequest+0x292>
 8007bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8007bcc <HAL_HCD_HC_SubmitRequest+0x94>)
 8007bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bcc:	08007bdd 	.word	0x08007bdd
 8007bd0:	08007db5 	.word	0x08007db5
 8007bd4:	08007ca1 	.word	0x08007ca1
 8007bd8:	08007d2b 	.word	0x08007d2b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8007bdc:	7c3b      	ldrb	r3, [r7, #16]
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	f040 80f5 	bne.w	8007dce <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8007be4:	78bb      	ldrb	r3, [r7, #2]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d12d      	bne.n	8007c46 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8007bea:	8b3b      	ldrh	r3, [r7, #24]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d109      	bne.n	8007c04 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8007bf0:	78fa      	ldrb	r2, [r7, #3]
 8007bf2:	6879      	ldr	r1, [r7, #4]
 8007bf4:	4613      	mov	r3, r2
 8007bf6:	011b      	lsls	r3, r3, #4
 8007bf8:	1a9b      	subs	r3, r3, r2
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	440b      	add	r3, r1
 8007bfe:	333d      	adds	r3, #61	@ 0x3d
 8007c00:	2201      	movs	r2, #1
 8007c02:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8007c04:	78fa      	ldrb	r2, [r7, #3]
 8007c06:	6879      	ldr	r1, [r7, #4]
 8007c08:	4613      	mov	r3, r2
 8007c0a:	011b      	lsls	r3, r3, #4
 8007c0c:	1a9b      	subs	r3, r3, r2
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	440b      	add	r3, r1
 8007c12:	333d      	adds	r3, #61	@ 0x3d
 8007c14:	781b      	ldrb	r3, [r3, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d10a      	bne.n	8007c30 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007c1a:	78fa      	ldrb	r2, [r7, #3]
 8007c1c:	6879      	ldr	r1, [r7, #4]
 8007c1e:	4613      	mov	r3, r2
 8007c20:	011b      	lsls	r3, r3, #4
 8007c22:	1a9b      	subs	r3, r3, r2
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	440b      	add	r3, r1
 8007c28:	332a      	adds	r3, #42	@ 0x2a
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8007c2e:	e0ce      	b.n	8007dce <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007c30:	78fa      	ldrb	r2, [r7, #3]
 8007c32:	6879      	ldr	r1, [r7, #4]
 8007c34:	4613      	mov	r3, r2
 8007c36:	011b      	lsls	r3, r3, #4
 8007c38:	1a9b      	subs	r3, r3, r2
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	440b      	add	r3, r1
 8007c3e:	332a      	adds	r3, #42	@ 0x2a
 8007c40:	2202      	movs	r2, #2
 8007c42:	701a      	strb	r2, [r3, #0]
      break;
 8007c44:	e0c3      	b.n	8007dce <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8007c46:	78fa      	ldrb	r2, [r7, #3]
 8007c48:	6879      	ldr	r1, [r7, #4]
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	011b      	lsls	r3, r3, #4
 8007c4e:	1a9b      	subs	r3, r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	440b      	add	r3, r1
 8007c54:	331a      	adds	r3, #26
 8007c56:	781b      	ldrb	r3, [r3, #0]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	f040 80b8 	bne.w	8007dce <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8007c5e:	78fa      	ldrb	r2, [r7, #3]
 8007c60:	6879      	ldr	r1, [r7, #4]
 8007c62:	4613      	mov	r3, r2
 8007c64:	011b      	lsls	r3, r3, #4
 8007c66:	1a9b      	subs	r3, r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	440b      	add	r3, r1
 8007c6c:	333c      	adds	r3, #60	@ 0x3c
 8007c6e:	781b      	ldrb	r3, [r3, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d10a      	bne.n	8007c8a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007c74:	78fa      	ldrb	r2, [r7, #3]
 8007c76:	6879      	ldr	r1, [r7, #4]
 8007c78:	4613      	mov	r3, r2
 8007c7a:	011b      	lsls	r3, r3, #4
 8007c7c:	1a9b      	subs	r3, r3, r2
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	440b      	add	r3, r1
 8007c82:	332a      	adds	r3, #42	@ 0x2a
 8007c84:	2200      	movs	r2, #0
 8007c86:	701a      	strb	r2, [r3, #0]
      break;
 8007c88:	e0a1      	b.n	8007dce <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007c8a:	78fa      	ldrb	r2, [r7, #3]
 8007c8c:	6879      	ldr	r1, [r7, #4]
 8007c8e:	4613      	mov	r3, r2
 8007c90:	011b      	lsls	r3, r3, #4
 8007c92:	1a9b      	subs	r3, r3, r2
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	440b      	add	r3, r1
 8007c98:	332a      	adds	r3, #42	@ 0x2a
 8007c9a:	2202      	movs	r2, #2
 8007c9c:	701a      	strb	r2, [r3, #0]
      break;
 8007c9e:	e096      	b.n	8007dce <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8007ca0:	78bb      	ldrb	r3, [r7, #2]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d120      	bne.n	8007ce8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007ca6:	78fa      	ldrb	r2, [r7, #3]
 8007ca8:	6879      	ldr	r1, [r7, #4]
 8007caa:	4613      	mov	r3, r2
 8007cac:	011b      	lsls	r3, r3, #4
 8007cae:	1a9b      	subs	r3, r3, r2
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	440b      	add	r3, r1
 8007cb4:	333d      	adds	r3, #61	@ 0x3d
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d10a      	bne.n	8007cd2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007cbc:	78fa      	ldrb	r2, [r7, #3]
 8007cbe:	6879      	ldr	r1, [r7, #4]
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	011b      	lsls	r3, r3, #4
 8007cc4:	1a9b      	subs	r3, r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	440b      	add	r3, r1
 8007cca:	332a      	adds	r3, #42	@ 0x2a
 8007ccc:	2200      	movs	r2, #0
 8007cce:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8007cd0:	e07e      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007cd2:	78fa      	ldrb	r2, [r7, #3]
 8007cd4:	6879      	ldr	r1, [r7, #4]
 8007cd6:	4613      	mov	r3, r2
 8007cd8:	011b      	lsls	r3, r3, #4
 8007cda:	1a9b      	subs	r3, r3, r2
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	440b      	add	r3, r1
 8007ce0:	332a      	adds	r3, #42	@ 0x2a
 8007ce2:	2202      	movs	r2, #2
 8007ce4:	701a      	strb	r2, [r3, #0]
      break;
 8007ce6:	e073      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007ce8:	78fa      	ldrb	r2, [r7, #3]
 8007cea:	6879      	ldr	r1, [r7, #4]
 8007cec:	4613      	mov	r3, r2
 8007cee:	011b      	lsls	r3, r3, #4
 8007cf0:	1a9b      	subs	r3, r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	440b      	add	r3, r1
 8007cf6:	333c      	adds	r3, #60	@ 0x3c
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10a      	bne.n	8007d14 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007cfe:	78fa      	ldrb	r2, [r7, #3]
 8007d00:	6879      	ldr	r1, [r7, #4]
 8007d02:	4613      	mov	r3, r2
 8007d04:	011b      	lsls	r3, r3, #4
 8007d06:	1a9b      	subs	r3, r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	440b      	add	r3, r1
 8007d0c:	332a      	adds	r3, #42	@ 0x2a
 8007d0e:	2200      	movs	r2, #0
 8007d10:	701a      	strb	r2, [r3, #0]
      break;
 8007d12:	e05d      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d14:	78fa      	ldrb	r2, [r7, #3]
 8007d16:	6879      	ldr	r1, [r7, #4]
 8007d18:	4613      	mov	r3, r2
 8007d1a:	011b      	lsls	r3, r3, #4
 8007d1c:	1a9b      	subs	r3, r3, r2
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	440b      	add	r3, r1
 8007d22:	332a      	adds	r3, #42	@ 0x2a
 8007d24:	2202      	movs	r2, #2
 8007d26:	701a      	strb	r2, [r3, #0]
      break;
 8007d28:	e052      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8007d2a:	78bb      	ldrb	r3, [r7, #2]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d120      	bne.n	8007d72 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007d30:	78fa      	ldrb	r2, [r7, #3]
 8007d32:	6879      	ldr	r1, [r7, #4]
 8007d34:	4613      	mov	r3, r2
 8007d36:	011b      	lsls	r3, r3, #4
 8007d38:	1a9b      	subs	r3, r3, r2
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	440b      	add	r3, r1
 8007d3e:	333d      	adds	r3, #61	@ 0x3d
 8007d40:	781b      	ldrb	r3, [r3, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d10a      	bne.n	8007d5c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d46:	78fa      	ldrb	r2, [r7, #3]
 8007d48:	6879      	ldr	r1, [r7, #4]
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	011b      	lsls	r3, r3, #4
 8007d4e:	1a9b      	subs	r3, r3, r2
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	440b      	add	r3, r1
 8007d54:	332a      	adds	r3, #42	@ 0x2a
 8007d56:	2200      	movs	r2, #0
 8007d58:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8007d5a:	e039      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d5c:	78fa      	ldrb	r2, [r7, #3]
 8007d5e:	6879      	ldr	r1, [r7, #4]
 8007d60:	4613      	mov	r3, r2
 8007d62:	011b      	lsls	r3, r3, #4
 8007d64:	1a9b      	subs	r3, r3, r2
 8007d66:	009b      	lsls	r3, r3, #2
 8007d68:	440b      	add	r3, r1
 8007d6a:	332a      	adds	r3, #42	@ 0x2a
 8007d6c:	2202      	movs	r2, #2
 8007d6e:	701a      	strb	r2, [r3, #0]
      break;
 8007d70:	e02e      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007d72:	78fa      	ldrb	r2, [r7, #3]
 8007d74:	6879      	ldr	r1, [r7, #4]
 8007d76:	4613      	mov	r3, r2
 8007d78:	011b      	lsls	r3, r3, #4
 8007d7a:	1a9b      	subs	r3, r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	440b      	add	r3, r1
 8007d80:	333c      	adds	r3, #60	@ 0x3c
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d10a      	bne.n	8007d9e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d88:	78fa      	ldrb	r2, [r7, #3]
 8007d8a:	6879      	ldr	r1, [r7, #4]
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	011b      	lsls	r3, r3, #4
 8007d90:	1a9b      	subs	r3, r3, r2
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	440b      	add	r3, r1
 8007d96:	332a      	adds	r3, #42	@ 0x2a
 8007d98:	2200      	movs	r2, #0
 8007d9a:	701a      	strb	r2, [r3, #0]
      break;
 8007d9c:	e018      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d9e:	78fa      	ldrb	r2, [r7, #3]
 8007da0:	6879      	ldr	r1, [r7, #4]
 8007da2:	4613      	mov	r3, r2
 8007da4:	011b      	lsls	r3, r3, #4
 8007da6:	1a9b      	subs	r3, r3, r2
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	440b      	add	r3, r1
 8007dac:	332a      	adds	r3, #42	@ 0x2a
 8007dae:	2202      	movs	r2, #2
 8007db0:	701a      	strb	r2, [r3, #0]
      break;
 8007db2:	e00d      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007db4:	78fa      	ldrb	r2, [r7, #3]
 8007db6:	6879      	ldr	r1, [r7, #4]
 8007db8:	4613      	mov	r3, r2
 8007dba:	011b      	lsls	r3, r3, #4
 8007dbc:	1a9b      	subs	r3, r3, r2
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	440b      	add	r3, r1
 8007dc2:	332a      	adds	r3, #42	@ 0x2a
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	701a      	strb	r2, [r3, #0]
      break;
 8007dc8:	e002      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8007dca:	bf00      	nop
 8007dcc:	e000      	b.n	8007dd0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8007dce:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8007dd0:	78fa      	ldrb	r2, [r7, #3]
 8007dd2:	6879      	ldr	r1, [r7, #4]
 8007dd4:	4613      	mov	r3, r2
 8007dd6:	011b      	lsls	r3, r3, #4
 8007dd8:	1a9b      	subs	r3, r3, r2
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	440b      	add	r3, r1
 8007dde:	332c      	adds	r3, #44	@ 0x2c
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8007de4:	78fa      	ldrb	r2, [r7, #3]
 8007de6:	8b39      	ldrh	r1, [r7, #24]
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	4613      	mov	r3, r2
 8007dec:	011b      	lsls	r3, r3, #4
 8007dee:	1a9b      	subs	r3, r3, r2
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	4403      	add	r3, r0
 8007df4:	3334      	adds	r3, #52	@ 0x34
 8007df6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8007df8:	78fa      	ldrb	r2, [r7, #3]
 8007dfa:	6879      	ldr	r1, [r7, #4]
 8007dfc:	4613      	mov	r3, r2
 8007dfe:	011b      	lsls	r3, r3, #4
 8007e00:	1a9b      	subs	r3, r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	440b      	add	r3, r1
 8007e06:	334c      	adds	r3, #76	@ 0x4c
 8007e08:	2200      	movs	r2, #0
 8007e0a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8007e0c:	78fa      	ldrb	r2, [r7, #3]
 8007e0e:	6879      	ldr	r1, [r7, #4]
 8007e10:	4613      	mov	r3, r2
 8007e12:	011b      	lsls	r3, r3, #4
 8007e14:	1a9b      	subs	r3, r3, r2
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	440b      	add	r3, r1
 8007e1a:	3338      	adds	r3, #56	@ 0x38
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007e20:	78fa      	ldrb	r2, [r7, #3]
 8007e22:	6879      	ldr	r1, [r7, #4]
 8007e24:	4613      	mov	r3, r2
 8007e26:	011b      	lsls	r3, r3, #4
 8007e28:	1a9b      	subs	r3, r3, r2
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	440b      	add	r3, r1
 8007e2e:	3315      	adds	r3, #21
 8007e30:	78fa      	ldrb	r2, [r7, #3]
 8007e32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8007e34:	78fa      	ldrb	r2, [r7, #3]
 8007e36:	6879      	ldr	r1, [r7, #4]
 8007e38:	4613      	mov	r3, r2
 8007e3a:	011b      	lsls	r3, r3, #4
 8007e3c:	1a9b      	subs	r3, r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	440b      	add	r3, r1
 8007e42:	334d      	adds	r3, #77	@ 0x4d
 8007e44:	2200      	movs	r2, #0
 8007e46:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6818      	ldr	r0, [r3, #0]
 8007e4c:	78fa      	ldrb	r2, [r7, #3]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	011b      	lsls	r3, r3, #4
 8007e52:	1a9b      	subs	r3, r3, r2
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	3310      	adds	r3, #16
 8007e58:	687a      	ldr	r2, [r7, #4]
 8007e5a:	4413      	add	r3, r2
 8007e5c:	1d19      	adds	r1, r3, #4
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	799b      	ldrb	r3, [r3, #6]
 8007e62:	461a      	mov	r2, r3
 8007e64:	f009 ff96 	bl	8011d94 <USB_HC_StartXfer>
 8007e68:	4603      	mov	r3, r0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3708      	adds	r7, #8
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	bf00      	nop

08007e74 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b086      	sub	sp, #24
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f009 fc90 	bl	80117b0 <USB_GetMode>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	f040 80fb 	bne.w	800808e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f009 fc53 	bl	8011748 <USB_ReadInterrupts>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f000 80f1 	beq.w	800808c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f009 fc4a 	bl	8011748 <USB_ReadInterrupts>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007eba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ebe:	d104      	bne.n	8007eca <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8007ec8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f009 fc3a 	bl	8011748 <USB_ReadInterrupts>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007eda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ede:	d104      	bne.n	8007eea <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007ee8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f009 fc2a 	bl	8011748 <USB_ReadInterrupts>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007efa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007efe:	d104      	bne.n	8007f0a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007f08:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f009 fc1a 	bl	8011748 <USB_ReadInterrupts>
 8007f14:	4603      	mov	r3, r0
 8007f16:	f003 0302 	and.w	r3, r3, #2
 8007f1a:	2b02      	cmp	r3, #2
 8007f1c:	d103      	bne.n	8007f26 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	2202      	movs	r2, #2
 8007f24:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f009 fc0c 	bl	8011748 <USB_ReadInterrupts>
 8007f30:	4603      	mov	r3, r0
 8007f32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f3a:	d120      	bne.n	8007f7e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8007f44:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f003 0301 	and.w	r3, r3, #1
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d113      	bne.n	8007f7e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8007f56:	2110      	movs	r1, #16
 8007f58:	6938      	ldr	r0, [r7, #16]
 8007f5a:	f009 faff 	bl	801155c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8007f5e:	6938      	ldr	r0, [r7, #16]
 8007f60:	f009 fb2e 	bl	80115c0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	7a5b      	ldrb	r3, [r3, #9]
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d105      	bne.n	8007f78 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2101      	movs	r1, #1
 8007f72:	4618      	mov	r0, r3
 8007f74:	f009 fd1a 	bl	80119ac <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f00f fc61 	bl	8017840 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4618      	mov	r0, r3
 8007f84:	f009 fbe0 	bl	8011748 <USB_ReadInterrupts>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f92:	d102      	bne.n	8007f9a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f001 fd4d 	bl	8009a34 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f009 fbd2 	bl	8011748 <USB_ReadInterrupts>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	f003 0308 	and.w	r3, r3, #8
 8007faa:	2b08      	cmp	r3, #8
 8007fac:	d106      	bne.n	8007fbc <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f00f fc2a 	bl	8017808 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	2208      	movs	r2, #8
 8007fba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f009 fbc1 	bl	8011748 <USB_ReadInterrupts>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fcc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007fd0:	d139      	bne.n	8008046 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f00a f956 	bl	8012288 <USB_HC_ReadInterrupt>
 8007fdc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007fde:	2300      	movs	r3, #0
 8007fe0:	617b      	str	r3, [r7, #20]
 8007fe2:	e025      	b.n	8008030 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	f003 030f 	and.w	r3, r3, #15
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	fa22 f303 	lsr.w	r3, r2, r3
 8007ff0:	f003 0301 	and.w	r3, r3, #1
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d018      	beq.n	800802a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	015a      	lsls	r2, r3, #5
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	4413      	add	r3, r2
 8008000:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800800a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800800e:	d106      	bne.n	800801e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	b2db      	uxtb	r3, r3
 8008014:	4619      	mov	r1, r3
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 f905 	bl	8008226 <HCD_HC_IN_IRQHandler>
 800801c:	e005      	b.n	800802a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	b2db      	uxtb	r3, r3
 8008022:	4619      	mov	r1, r3
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 ff67 	bl	8008ef8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	3301      	adds	r3, #1
 800802e:	617b      	str	r3, [r7, #20]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	795b      	ldrb	r3, [r3, #5]
 8008034:	461a      	mov	r2, r3
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	4293      	cmp	r3, r2
 800803a:	d3d3      	bcc.n	8007fe4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008044:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4618      	mov	r0, r3
 800804c:	f009 fb7c 	bl	8011748 <USB_ReadInterrupts>
 8008050:	4603      	mov	r3, r0
 8008052:	f003 0310 	and.w	r3, r3, #16
 8008056:	2b10      	cmp	r3, #16
 8008058:	d101      	bne.n	800805e <HAL_HCD_IRQHandler+0x1ea>
 800805a:	2301      	movs	r3, #1
 800805c:	e000      	b.n	8008060 <HAL_HCD_IRQHandler+0x1ec>
 800805e:	2300      	movs	r3, #0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d014      	beq.n	800808e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	699a      	ldr	r2, [r3, #24]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f022 0210 	bic.w	r2, r2, #16
 8008072:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f001 fbfe 	bl	8009876 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	699a      	ldr	r2, [r3, #24]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f042 0210 	orr.w	r2, r2, #16
 8008088:	619a      	str	r2, [r3, #24]
 800808a:	e000      	b.n	800808e <HAL_HCD_IRQHandler+0x21a>
      return;
 800808c:	bf00      	nop
    }
  }
}
 800808e:	3718      	adds	r7, #24
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b082      	sub	sp, #8
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d101      	bne.n	80080aa <HAL_HCD_Start+0x16>
 80080a6:	2302      	movs	r3, #2
 80080a8:	e013      	b.n	80080d2 <HAL_HCD_Start+0x3e>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2201      	movs	r2, #1
 80080ae:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2101      	movs	r1, #1
 80080b8:	4618      	mov	r0, r3
 80080ba:	f009 fcde 	bl	8011a7a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4618      	mov	r0, r3
 80080c4:	f009 f9dc 	bl	8011480 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80080d0:	2300      	movs	r3, #0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3708      	adds	r7, #8
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80080da:	b580      	push	{r7, lr}
 80080dc:	b082      	sub	sp, #8
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	d101      	bne.n	80080f0 <HAL_HCD_Stop+0x16>
 80080ec:	2302      	movs	r3, #2
 80080ee:	e00d      	b.n	800810c <HAL_HCD_Stop+0x32>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2201      	movs	r2, #1
 80080f4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4618      	mov	r0, r3
 80080fe:	f00a fa31 	bl	8012564 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2200      	movs	r2, #0
 8008106:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3708      	adds	r7, #8
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b082      	sub	sp, #8
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4618      	mov	r0, r3
 8008122:	f009 fc80 	bl	8011a26 <USB_ResetPort>
 8008126:	4603      	mov	r3, r0
}
 8008128:	4618      	mov	r0, r3
 800812a:	3708      	adds	r7, #8
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	460b      	mov	r3, r1
 800813a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800813c:	78fa      	ldrb	r2, [r7, #3]
 800813e:	6879      	ldr	r1, [r7, #4]
 8008140:	4613      	mov	r3, r2
 8008142:	011b      	lsls	r3, r3, #4
 8008144:	1a9b      	subs	r3, r3, r2
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	440b      	add	r3, r1
 800814a:	334c      	adds	r3, #76	@ 0x4c
 800814c:	781b      	ldrb	r3, [r3, #0]
}
 800814e:	4618      	mov	r0, r3
 8008150:	370c      	adds	r7, #12
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr

0800815a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800815a:	b480      	push	{r7}
 800815c:	b083      	sub	sp, #12
 800815e:	af00      	add	r7, sp, #0
 8008160:	6078      	str	r0, [r7, #4]
 8008162:	460b      	mov	r3, r1
 8008164:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8008166:	78fa      	ldrb	r2, [r7, #3]
 8008168:	6879      	ldr	r1, [r7, #4]
 800816a:	4613      	mov	r3, r2
 800816c:	011b      	lsls	r3, r3, #4
 800816e:	1a9b      	subs	r3, r3, r2
 8008170:	009b      	lsls	r3, r3, #2
 8008172:	440b      	add	r3, r1
 8008174:	3338      	adds	r3, #56	@ 0x38
 8008176:	681b      	ldr	r3, [r3, #0]
}
 8008178:	4618      	mov	r0, r3
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4618      	mov	r0, r3
 8008192:	f009 fcc2 	bl	8011b1a <USB_GetCurrentFrame>
 8008196:	4603      	mov	r3, r0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4618      	mov	r0, r3
 80081ae:	f009 fc9d 	bl	8011aec <USB_GetHostSpeed>
 80081b2:	4603      	mov	r3, r0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3708      	adds	r7, #8
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80081bc:	b480      	push	{r7}
 80081be:	b083      	sub	sp, #12
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	460b      	mov	r3, r1
 80081c6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80081c8:	78fa      	ldrb	r2, [r7, #3]
 80081ca:	6879      	ldr	r1, [r7, #4]
 80081cc:	4613      	mov	r3, r2
 80081ce:	011b      	lsls	r3, r3, #4
 80081d0:	1a9b      	subs	r3, r3, r2
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	440b      	add	r3, r1
 80081d6:	331a      	adds	r3, #26
 80081d8:	2200      	movs	r2, #0
 80081da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80081dc:	78fa      	ldrb	r2, [r7, #3]
 80081de:	6879      	ldr	r1, [r7, #4]
 80081e0:	4613      	mov	r3, r2
 80081e2:	011b      	lsls	r3, r3, #4
 80081e4:	1a9b      	subs	r3, r3, r2
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	440b      	add	r3, r1
 80081ea:	331b      	adds	r3, #27
 80081ec:	2200      	movs	r2, #0
 80081ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80081f0:	78fa      	ldrb	r2, [r7, #3]
 80081f2:	6879      	ldr	r1, [r7, #4]
 80081f4:	4613      	mov	r3, r2
 80081f6:	011b      	lsls	r3, r3, #4
 80081f8:	1a9b      	subs	r3, r3, r2
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	440b      	add	r3, r1
 80081fe:	3325      	adds	r3, #37	@ 0x25
 8008200:	2200      	movs	r2, #0
 8008202:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8008204:	78fa      	ldrb	r2, [r7, #3]
 8008206:	6879      	ldr	r1, [r7, #4]
 8008208:	4613      	mov	r3, r2
 800820a:	011b      	lsls	r3, r3, #4
 800820c:	1a9b      	subs	r3, r3, r2
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	440b      	add	r3, r1
 8008212:	3324      	adds	r3, #36	@ 0x24
 8008214:	2200      	movs	r2, #0
 8008216:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	370c      	adds	r7, #12
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr

08008226 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b086      	sub	sp, #24
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
 800822e:	460b      	mov	r3, r1
 8008230:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	78fa      	ldrb	r2, [r7, #3]
 8008242:	4611      	mov	r1, r2
 8008244:	4618      	mov	r0, r3
 8008246:	f009 fa92 	bl	801176e <USB_ReadChInterrupts>
 800824a:	4603      	mov	r3, r0
 800824c:	f003 0304 	and.w	r3, r3, #4
 8008250:	2b04      	cmp	r3, #4
 8008252:	d11a      	bne.n	800828a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008254:	78fb      	ldrb	r3, [r7, #3]
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	4413      	add	r3, r2
 800825c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008260:	461a      	mov	r2, r3
 8008262:	2304      	movs	r3, #4
 8008264:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008266:	78fa      	ldrb	r2, [r7, #3]
 8008268:	6879      	ldr	r1, [r7, #4]
 800826a:	4613      	mov	r3, r2
 800826c:	011b      	lsls	r3, r3, #4
 800826e:	1a9b      	subs	r3, r3, r2
 8008270:	009b      	lsls	r3, r3, #2
 8008272:	440b      	add	r3, r1
 8008274:	334d      	adds	r3, #77	@ 0x4d
 8008276:	2207      	movs	r2, #7
 8008278:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	78fa      	ldrb	r2, [r7, #3]
 8008280:	4611      	mov	r1, r2
 8008282:	4618      	mov	r0, r3
 8008284:	f00a f811 	bl	80122aa <USB_HC_Halt>
 8008288:	e09e      	b.n	80083c8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	78fa      	ldrb	r2, [r7, #3]
 8008290:	4611      	mov	r1, r2
 8008292:	4618      	mov	r0, r3
 8008294:	f009 fa6b 	bl	801176e <USB_ReadChInterrupts>
 8008298:	4603      	mov	r3, r0
 800829a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800829e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082a2:	d11b      	bne.n	80082dc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80082a4:	78fb      	ldrb	r3, [r7, #3]
 80082a6:	015a      	lsls	r2, r3, #5
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	4413      	add	r3, r2
 80082ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082b0:	461a      	mov	r2, r3
 80082b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80082b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80082b8:	78fa      	ldrb	r2, [r7, #3]
 80082ba:	6879      	ldr	r1, [r7, #4]
 80082bc:	4613      	mov	r3, r2
 80082be:	011b      	lsls	r3, r3, #4
 80082c0:	1a9b      	subs	r3, r3, r2
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	440b      	add	r3, r1
 80082c6:	334d      	adds	r3, #77	@ 0x4d
 80082c8:	2208      	movs	r2, #8
 80082ca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	78fa      	ldrb	r2, [r7, #3]
 80082d2:	4611      	mov	r1, r2
 80082d4:	4618      	mov	r0, r3
 80082d6:	f009 ffe8 	bl	80122aa <USB_HC_Halt>
 80082da:	e075      	b.n	80083c8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	78fa      	ldrb	r2, [r7, #3]
 80082e2:	4611      	mov	r1, r2
 80082e4:	4618      	mov	r0, r3
 80082e6:	f009 fa42 	bl	801176e <USB_ReadChInterrupts>
 80082ea:	4603      	mov	r3, r0
 80082ec:	f003 0308 	and.w	r3, r3, #8
 80082f0:	2b08      	cmp	r3, #8
 80082f2:	d11a      	bne.n	800832a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80082f4:	78fb      	ldrb	r3, [r7, #3]
 80082f6:	015a      	lsls	r2, r3, #5
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	4413      	add	r3, r2
 80082fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008300:	461a      	mov	r2, r3
 8008302:	2308      	movs	r3, #8
 8008304:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8008306:	78fa      	ldrb	r2, [r7, #3]
 8008308:	6879      	ldr	r1, [r7, #4]
 800830a:	4613      	mov	r3, r2
 800830c:	011b      	lsls	r3, r3, #4
 800830e:	1a9b      	subs	r3, r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	440b      	add	r3, r1
 8008314:	334d      	adds	r3, #77	@ 0x4d
 8008316:	2206      	movs	r2, #6
 8008318:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	78fa      	ldrb	r2, [r7, #3]
 8008320:	4611      	mov	r1, r2
 8008322:	4618      	mov	r0, r3
 8008324:	f009 ffc1 	bl	80122aa <USB_HC_Halt>
 8008328:	e04e      	b.n	80083c8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	78fa      	ldrb	r2, [r7, #3]
 8008330:	4611      	mov	r1, r2
 8008332:	4618      	mov	r0, r3
 8008334:	f009 fa1b 	bl	801176e <USB_ReadChInterrupts>
 8008338:	4603      	mov	r3, r0
 800833a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800833e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008342:	d11b      	bne.n	800837c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8008344:	78fb      	ldrb	r3, [r7, #3]
 8008346:	015a      	lsls	r2, r3, #5
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	4413      	add	r3, r2
 800834c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008350:	461a      	mov	r2, r3
 8008352:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008356:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8008358:	78fa      	ldrb	r2, [r7, #3]
 800835a:	6879      	ldr	r1, [r7, #4]
 800835c:	4613      	mov	r3, r2
 800835e:	011b      	lsls	r3, r3, #4
 8008360:	1a9b      	subs	r3, r3, r2
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	440b      	add	r3, r1
 8008366:	334d      	adds	r3, #77	@ 0x4d
 8008368:	2209      	movs	r2, #9
 800836a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	78fa      	ldrb	r2, [r7, #3]
 8008372:	4611      	mov	r1, r2
 8008374:	4618      	mov	r0, r3
 8008376:	f009 ff98 	bl	80122aa <USB_HC_Halt>
 800837a:	e025      	b.n	80083c8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	78fa      	ldrb	r2, [r7, #3]
 8008382:	4611      	mov	r1, r2
 8008384:	4618      	mov	r0, r3
 8008386:	f009 f9f2 	bl	801176e <USB_ReadChInterrupts>
 800838a:	4603      	mov	r3, r0
 800838c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008390:	2b80      	cmp	r3, #128	@ 0x80
 8008392:	d119      	bne.n	80083c8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008394:	78fb      	ldrb	r3, [r7, #3]
 8008396:	015a      	lsls	r2, r3, #5
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	4413      	add	r3, r2
 800839c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083a0:	461a      	mov	r2, r3
 80083a2:	2380      	movs	r3, #128	@ 0x80
 80083a4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80083a6:	78fa      	ldrb	r2, [r7, #3]
 80083a8:	6879      	ldr	r1, [r7, #4]
 80083aa:	4613      	mov	r3, r2
 80083ac:	011b      	lsls	r3, r3, #4
 80083ae:	1a9b      	subs	r3, r3, r2
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	440b      	add	r3, r1
 80083b4:	334d      	adds	r3, #77	@ 0x4d
 80083b6:	2207      	movs	r2, #7
 80083b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	78fa      	ldrb	r2, [r7, #3]
 80083c0:	4611      	mov	r1, r2
 80083c2:	4618      	mov	r0, r3
 80083c4:	f009 ff71 	bl	80122aa <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	78fa      	ldrb	r2, [r7, #3]
 80083ce:	4611      	mov	r1, r2
 80083d0:	4618      	mov	r0, r3
 80083d2:	f009 f9cc 	bl	801176e <USB_ReadChInterrupts>
 80083d6:	4603      	mov	r3, r0
 80083d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083e0:	d112      	bne.n	8008408 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	78fa      	ldrb	r2, [r7, #3]
 80083e8:	4611      	mov	r1, r2
 80083ea:	4618      	mov	r0, r3
 80083ec:	f009 ff5d 	bl	80122aa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80083f0:	78fb      	ldrb	r3, [r7, #3]
 80083f2:	015a      	lsls	r2, r3, #5
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083fc:	461a      	mov	r2, r3
 80083fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008402:	6093      	str	r3, [r2, #8]
 8008404:	f000 bd75 	b.w	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	78fa      	ldrb	r2, [r7, #3]
 800840e:	4611      	mov	r1, r2
 8008410:	4618      	mov	r0, r3
 8008412:	f009 f9ac 	bl	801176e <USB_ReadChInterrupts>
 8008416:	4603      	mov	r3, r0
 8008418:	f003 0301 	and.w	r3, r3, #1
 800841c:	2b01      	cmp	r3, #1
 800841e:	f040 8128 	bne.w	8008672 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008422:	78fb      	ldrb	r3, [r7, #3]
 8008424:	015a      	lsls	r2, r3, #5
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	4413      	add	r3, r2
 800842a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800842e:	461a      	mov	r2, r3
 8008430:	2320      	movs	r3, #32
 8008432:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008434:	78fa      	ldrb	r2, [r7, #3]
 8008436:	6879      	ldr	r1, [r7, #4]
 8008438:	4613      	mov	r3, r2
 800843a:	011b      	lsls	r3, r3, #4
 800843c:	1a9b      	subs	r3, r3, r2
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	440b      	add	r3, r1
 8008442:	331b      	adds	r3, #27
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	2b01      	cmp	r3, #1
 8008448:	d119      	bne.n	800847e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800844a:	78fa      	ldrb	r2, [r7, #3]
 800844c:	6879      	ldr	r1, [r7, #4]
 800844e:	4613      	mov	r3, r2
 8008450:	011b      	lsls	r3, r3, #4
 8008452:	1a9b      	subs	r3, r3, r2
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	440b      	add	r3, r1
 8008458:	331b      	adds	r3, #27
 800845a:	2200      	movs	r2, #0
 800845c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800845e:	78fb      	ldrb	r3, [r7, #3]
 8008460:	015a      	lsls	r2, r3, #5
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	4413      	add	r3, r2
 8008466:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	78fa      	ldrb	r2, [r7, #3]
 800846e:	0151      	lsls	r1, r2, #5
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	440a      	add	r2, r1
 8008474:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008478:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800847c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	799b      	ldrb	r3, [r3, #6]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d01b      	beq.n	80084be <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008486:	78fa      	ldrb	r2, [r7, #3]
 8008488:	6879      	ldr	r1, [r7, #4]
 800848a:	4613      	mov	r3, r2
 800848c:	011b      	lsls	r3, r3, #4
 800848e:	1a9b      	subs	r3, r3, r2
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	440b      	add	r3, r1
 8008494:	3330      	adds	r3, #48	@ 0x30
 8008496:	6819      	ldr	r1, [r3, #0]
 8008498:	78fb      	ldrb	r3, [r7, #3]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084a4:	691b      	ldr	r3, [r3, #16]
 80084a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084aa:	78fa      	ldrb	r2, [r7, #3]
 80084ac:	1ac9      	subs	r1, r1, r3
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	4613      	mov	r3, r2
 80084b2:	011b      	lsls	r3, r3, #4
 80084b4:	1a9b      	subs	r3, r3, r2
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	4403      	add	r3, r0
 80084ba:	3338      	adds	r3, #56	@ 0x38
 80084bc:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80084be:	78fa      	ldrb	r2, [r7, #3]
 80084c0:	6879      	ldr	r1, [r7, #4]
 80084c2:	4613      	mov	r3, r2
 80084c4:	011b      	lsls	r3, r3, #4
 80084c6:	1a9b      	subs	r3, r3, r2
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	440b      	add	r3, r1
 80084cc:	334d      	adds	r3, #77	@ 0x4d
 80084ce:	2201      	movs	r2, #1
 80084d0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80084d2:	78fa      	ldrb	r2, [r7, #3]
 80084d4:	6879      	ldr	r1, [r7, #4]
 80084d6:	4613      	mov	r3, r2
 80084d8:	011b      	lsls	r3, r3, #4
 80084da:	1a9b      	subs	r3, r3, r2
 80084dc:	009b      	lsls	r3, r3, #2
 80084de:	440b      	add	r3, r1
 80084e0:	3344      	adds	r3, #68	@ 0x44
 80084e2:	2200      	movs	r2, #0
 80084e4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80084e6:	78fb      	ldrb	r3, [r7, #3]
 80084e8:	015a      	lsls	r2, r3, #5
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	4413      	add	r3, r2
 80084ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084f2:	461a      	mov	r2, r3
 80084f4:	2301      	movs	r3, #1
 80084f6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80084f8:	78fa      	ldrb	r2, [r7, #3]
 80084fa:	6879      	ldr	r1, [r7, #4]
 80084fc:	4613      	mov	r3, r2
 80084fe:	011b      	lsls	r3, r3, #4
 8008500:	1a9b      	subs	r3, r3, r2
 8008502:	009b      	lsls	r3, r3, #2
 8008504:	440b      	add	r3, r1
 8008506:	3326      	adds	r3, #38	@ 0x26
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00a      	beq.n	8008524 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800850e:	78fa      	ldrb	r2, [r7, #3]
 8008510:	6879      	ldr	r1, [r7, #4]
 8008512:	4613      	mov	r3, r2
 8008514:	011b      	lsls	r3, r3, #4
 8008516:	1a9b      	subs	r3, r3, r2
 8008518:	009b      	lsls	r3, r3, #2
 800851a:	440b      	add	r3, r1
 800851c:	3326      	adds	r3, #38	@ 0x26
 800851e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008520:	2b02      	cmp	r3, #2
 8008522:	d110      	bne.n	8008546 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	78fa      	ldrb	r2, [r7, #3]
 800852a:	4611      	mov	r1, r2
 800852c:	4618      	mov	r0, r3
 800852e:	f009 febc 	bl	80122aa <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008532:	78fb      	ldrb	r3, [r7, #3]
 8008534:	015a      	lsls	r2, r3, #5
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	4413      	add	r3, r2
 800853a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800853e:	461a      	mov	r2, r3
 8008540:	2310      	movs	r3, #16
 8008542:	6093      	str	r3, [r2, #8]
 8008544:	e03d      	b.n	80085c2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008546:	78fa      	ldrb	r2, [r7, #3]
 8008548:	6879      	ldr	r1, [r7, #4]
 800854a:	4613      	mov	r3, r2
 800854c:	011b      	lsls	r3, r3, #4
 800854e:	1a9b      	subs	r3, r3, r2
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	440b      	add	r3, r1
 8008554:	3326      	adds	r3, #38	@ 0x26
 8008556:	781b      	ldrb	r3, [r3, #0]
 8008558:	2b03      	cmp	r3, #3
 800855a:	d00a      	beq.n	8008572 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800855c:	78fa      	ldrb	r2, [r7, #3]
 800855e:	6879      	ldr	r1, [r7, #4]
 8008560:	4613      	mov	r3, r2
 8008562:	011b      	lsls	r3, r3, #4
 8008564:	1a9b      	subs	r3, r3, r2
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	440b      	add	r3, r1
 800856a:	3326      	adds	r3, #38	@ 0x26
 800856c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800856e:	2b01      	cmp	r3, #1
 8008570:	d127      	bne.n	80085c2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008572:	78fb      	ldrb	r3, [r7, #3]
 8008574:	015a      	lsls	r2, r3, #5
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	4413      	add	r3, r2
 800857a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	78fa      	ldrb	r2, [r7, #3]
 8008582:	0151      	lsls	r1, r2, #5
 8008584:	693a      	ldr	r2, [r7, #16]
 8008586:	440a      	add	r2, r1
 8008588:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800858c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008590:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008592:	78fa      	ldrb	r2, [r7, #3]
 8008594:	6879      	ldr	r1, [r7, #4]
 8008596:	4613      	mov	r3, r2
 8008598:	011b      	lsls	r3, r3, #4
 800859a:	1a9b      	subs	r3, r3, r2
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	440b      	add	r3, r1
 80085a0:	334c      	adds	r3, #76	@ 0x4c
 80085a2:	2201      	movs	r2, #1
 80085a4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80085a6:	78fa      	ldrb	r2, [r7, #3]
 80085a8:	6879      	ldr	r1, [r7, #4]
 80085aa:	4613      	mov	r3, r2
 80085ac:	011b      	lsls	r3, r3, #4
 80085ae:	1a9b      	subs	r3, r3, r2
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	440b      	add	r3, r1
 80085b4:	334c      	adds	r3, #76	@ 0x4c
 80085b6:	781a      	ldrb	r2, [r3, #0]
 80085b8:	78fb      	ldrb	r3, [r7, #3]
 80085ba:	4619      	mov	r1, r3
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f00f f94d 	bl	801785c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	799b      	ldrb	r3, [r3, #6]
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d13b      	bne.n	8008642 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80085ca:	78fa      	ldrb	r2, [r7, #3]
 80085cc:	6879      	ldr	r1, [r7, #4]
 80085ce:	4613      	mov	r3, r2
 80085d0:	011b      	lsls	r3, r3, #4
 80085d2:	1a9b      	subs	r3, r3, r2
 80085d4:	009b      	lsls	r3, r3, #2
 80085d6:	440b      	add	r3, r1
 80085d8:	3338      	adds	r3, #56	@ 0x38
 80085da:	6819      	ldr	r1, [r3, #0]
 80085dc:	78fa      	ldrb	r2, [r7, #3]
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	4613      	mov	r3, r2
 80085e2:	011b      	lsls	r3, r3, #4
 80085e4:	1a9b      	subs	r3, r3, r2
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	4403      	add	r3, r0
 80085ea:	3328      	adds	r3, #40	@ 0x28
 80085ec:	881b      	ldrh	r3, [r3, #0]
 80085ee:	440b      	add	r3, r1
 80085f0:	1e59      	subs	r1, r3, #1
 80085f2:	78fa      	ldrb	r2, [r7, #3]
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	4613      	mov	r3, r2
 80085f8:	011b      	lsls	r3, r3, #4
 80085fa:	1a9b      	subs	r3, r3, r2
 80085fc:	009b      	lsls	r3, r3, #2
 80085fe:	4403      	add	r3, r0
 8008600:	3328      	adds	r3, #40	@ 0x28
 8008602:	881b      	ldrh	r3, [r3, #0]
 8008604:	fbb1 f3f3 	udiv	r3, r1, r3
 8008608:	f003 0301 	and.w	r3, r3, #1
 800860c:	2b00      	cmp	r3, #0
 800860e:	f000 8470 	beq.w	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008612:	78fa      	ldrb	r2, [r7, #3]
 8008614:	6879      	ldr	r1, [r7, #4]
 8008616:	4613      	mov	r3, r2
 8008618:	011b      	lsls	r3, r3, #4
 800861a:	1a9b      	subs	r3, r3, r2
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	440b      	add	r3, r1
 8008620:	333c      	adds	r3, #60	@ 0x3c
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	78fa      	ldrb	r2, [r7, #3]
 8008626:	f083 0301 	eor.w	r3, r3, #1
 800862a:	b2d8      	uxtb	r0, r3
 800862c:	6879      	ldr	r1, [r7, #4]
 800862e:	4613      	mov	r3, r2
 8008630:	011b      	lsls	r3, r3, #4
 8008632:	1a9b      	subs	r3, r3, r2
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	440b      	add	r3, r1
 8008638:	333c      	adds	r3, #60	@ 0x3c
 800863a:	4602      	mov	r2, r0
 800863c:	701a      	strb	r2, [r3, #0]
 800863e:	f000 bc58 	b.w	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008642:	78fa      	ldrb	r2, [r7, #3]
 8008644:	6879      	ldr	r1, [r7, #4]
 8008646:	4613      	mov	r3, r2
 8008648:	011b      	lsls	r3, r3, #4
 800864a:	1a9b      	subs	r3, r3, r2
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	440b      	add	r3, r1
 8008650:	333c      	adds	r3, #60	@ 0x3c
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	78fa      	ldrb	r2, [r7, #3]
 8008656:	f083 0301 	eor.w	r3, r3, #1
 800865a:	b2d8      	uxtb	r0, r3
 800865c:	6879      	ldr	r1, [r7, #4]
 800865e:	4613      	mov	r3, r2
 8008660:	011b      	lsls	r3, r3, #4
 8008662:	1a9b      	subs	r3, r3, r2
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	440b      	add	r3, r1
 8008668:	333c      	adds	r3, #60	@ 0x3c
 800866a:	4602      	mov	r2, r0
 800866c:	701a      	strb	r2, [r3, #0]
 800866e:	f000 bc40 	b.w	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	78fa      	ldrb	r2, [r7, #3]
 8008678:	4611      	mov	r1, r2
 800867a:	4618      	mov	r0, r3
 800867c:	f009 f877 	bl	801176e <USB_ReadChInterrupts>
 8008680:	4603      	mov	r3, r0
 8008682:	f003 0320 	and.w	r3, r3, #32
 8008686:	2b20      	cmp	r3, #32
 8008688:	d131      	bne.n	80086ee <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800868a:	78fb      	ldrb	r3, [r7, #3]
 800868c:	015a      	lsls	r2, r3, #5
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	4413      	add	r3, r2
 8008692:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008696:	461a      	mov	r2, r3
 8008698:	2320      	movs	r3, #32
 800869a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800869c:	78fa      	ldrb	r2, [r7, #3]
 800869e:	6879      	ldr	r1, [r7, #4]
 80086a0:	4613      	mov	r3, r2
 80086a2:	011b      	lsls	r3, r3, #4
 80086a4:	1a9b      	subs	r3, r3, r2
 80086a6:	009b      	lsls	r3, r3, #2
 80086a8:	440b      	add	r3, r1
 80086aa:	331a      	adds	r3, #26
 80086ac:	781b      	ldrb	r3, [r3, #0]
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	f040 841f 	bne.w	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80086b4:	78fa      	ldrb	r2, [r7, #3]
 80086b6:	6879      	ldr	r1, [r7, #4]
 80086b8:	4613      	mov	r3, r2
 80086ba:	011b      	lsls	r3, r3, #4
 80086bc:	1a9b      	subs	r3, r3, r2
 80086be:	009b      	lsls	r3, r3, #2
 80086c0:	440b      	add	r3, r1
 80086c2:	331b      	adds	r3, #27
 80086c4:	2201      	movs	r2, #1
 80086c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80086c8:	78fa      	ldrb	r2, [r7, #3]
 80086ca:	6879      	ldr	r1, [r7, #4]
 80086cc:	4613      	mov	r3, r2
 80086ce:	011b      	lsls	r3, r3, #4
 80086d0:	1a9b      	subs	r3, r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	440b      	add	r3, r1
 80086d6:	334d      	adds	r3, #77	@ 0x4d
 80086d8:	2203      	movs	r2, #3
 80086da:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	78fa      	ldrb	r2, [r7, #3]
 80086e2:	4611      	mov	r1, r2
 80086e4:	4618      	mov	r0, r3
 80086e6:	f009 fde0 	bl	80122aa <USB_HC_Halt>
 80086ea:	f000 bc02 	b.w	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	78fa      	ldrb	r2, [r7, #3]
 80086f4:	4611      	mov	r1, r2
 80086f6:	4618      	mov	r0, r3
 80086f8:	f009 f839 	bl	801176e <USB_ReadChInterrupts>
 80086fc:	4603      	mov	r3, r0
 80086fe:	f003 0302 	and.w	r3, r3, #2
 8008702:	2b02      	cmp	r3, #2
 8008704:	f040 8305 	bne.w	8008d12 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008708:	78fb      	ldrb	r3, [r7, #3]
 800870a:	015a      	lsls	r2, r3, #5
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	4413      	add	r3, r2
 8008710:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008714:	461a      	mov	r2, r3
 8008716:	2302      	movs	r3, #2
 8008718:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800871a:	78fa      	ldrb	r2, [r7, #3]
 800871c:	6879      	ldr	r1, [r7, #4]
 800871e:	4613      	mov	r3, r2
 8008720:	011b      	lsls	r3, r3, #4
 8008722:	1a9b      	subs	r3, r3, r2
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	440b      	add	r3, r1
 8008728:	334d      	adds	r3, #77	@ 0x4d
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	2b01      	cmp	r3, #1
 800872e:	d114      	bne.n	800875a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008730:	78fa      	ldrb	r2, [r7, #3]
 8008732:	6879      	ldr	r1, [r7, #4]
 8008734:	4613      	mov	r3, r2
 8008736:	011b      	lsls	r3, r3, #4
 8008738:	1a9b      	subs	r3, r3, r2
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	440b      	add	r3, r1
 800873e:	334d      	adds	r3, #77	@ 0x4d
 8008740:	2202      	movs	r2, #2
 8008742:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008744:	78fa      	ldrb	r2, [r7, #3]
 8008746:	6879      	ldr	r1, [r7, #4]
 8008748:	4613      	mov	r3, r2
 800874a:	011b      	lsls	r3, r3, #4
 800874c:	1a9b      	subs	r3, r3, r2
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	440b      	add	r3, r1
 8008752:	334c      	adds	r3, #76	@ 0x4c
 8008754:	2201      	movs	r2, #1
 8008756:	701a      	strb	r2, [r3, #0]
 8008758:	e2cc      	b.n	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800875a:	78fa      	ldrb	r2, [r7, #3]
 800875c:	6879      	ldr	r1, [r7, #4]
 800875e:	4613      	mov	r3, r2
 8008760:	011b      	lsls	r3, r3, #4
 8008762:	1a9b      	subs	r3, r3, r2
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	440b      	add	r3, r1
 8008768:	334d      	adds	r3, #77	@ 0x4d
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	2b06      	cmp	r3, #6
 800876e:	d114      	bne.n	800879a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008770:	78fa      	ldrb	r2, [r7, #3]
 8008772:	6879      	ldr	r1, [r7, #4]
 8008774:	4613      	mov	r3, r2
 8008776:	011b      	lsls	r3, r3, #4
 8008778:	1a9b      	subs	r3, r3, r2
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	440b      	add	r3, r1
 800877e:	334d      	adds	r3, #77	@ 0x4d
 8008780:	2202      	movs	r2, #2
 8008782:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008784:	78fa      	ldrb	r2, [r7, #3]
 8008786:	6879      	ldr	r1, [r7, #4]
 8008788:	4613      	mov	r3, r2
 800878a:	011b      	lsls	r3, r3, #4
 800878c:	1a9b      	subs	r3, r3, r2
 800878e:	009b      	lsls	r3, r3, #2
 8008790:	440b      	add	r3, r1
 8008792:	334c      	adds	r3, #76	@ 0x4c
 8008794:	2205      	movs	r2, #5
 8008796:	701a      	strb	r2, [r3, #0]
 8008798:	e2ac      	b.n	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800879a:	78fa      	ldrb	r2, [r7, #3]
 800879c:	6879      	ldr	r1, [r7, #4]
 800879e:	4613      	mov	r3, r2
 80087a0:	011b      	lsls	r3, r3, #4
 80087a2:	1a9b      	subs	r3, r3, r2
 80087a4:	009b      	lsls	r3, r3, #2
 80087a6:	440b      	add	r3, r1
 80087a8:	334d      	adds	r3, #77	@ 0x4d
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	2b07      	cmp	r3, #7
 80087ae:	d00b      	beq.n	80087c8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80087b0:	78fa      	ldrb	r2, [r7, #3]
 80087b2:	6879      	ldr	r1, [r7, #4]
 80087b4:	4613      	mov	r3, r2
 80087b6:	011b      	lsls	r3, r3, #4
 80087b8:	1a9b      	subs	r3, r3, r2
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	440b      	add	r3, r1
 80087be:	334d      	adds	r3, #77	@ 0x4d
 80087c0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80087c2:	2b09      	cmp	r3, #9
 80087c4:	f040 80a6 	bne.w	8008914 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80087c8:	78fa      	ldrb	r2, [r7, #3]
 80087ca:	6879      	ldr	r1, [r7, #4]
 80087cc:	4613      	mov	r3, r2
 80087ce:	011b      	lsls	r3, r3, #4
 80087d0:	1a9b      	subs	r3, r3, r2
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	440b      	add	r3, r1
 80087d6:	334d      	adds	r3, #77	@ 0x4d
 80087d8:	2202      	movs	r2, #2
 80087da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80087dc:	78fa      	ldrb	r2, [r7, #3]
 80087de:	6879      	ldr	r1, [r7, #4]
 80087e0:	4613      	mov	r3, r2
 80087e2:	011b      	lsls	r3, r3, #4
 80087e4:	1a9b      	subs	r3, r3, r2
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	440b      	add	r3, r1
 80087ea:	3344      	adds	r3, #68	@ 0x44
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	1c59      	adds	r1, r3, #1
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	4613      	mov	r3, r2
 80087f4:	011b      	lsls	r3, r3, #4
 80087f6:	1a9b      	subs	r3, r3, r2
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	4403      	add	r3, r0
 80087fc:	3344      	adds	r3, #68	@ 0x44
 80087fe:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008800:	78fa      	ldrb	r2, [r7, #3]
 8008802:	6879      	ldr	r1, [r7, #4]
 8008804:	4613      	mov	r3, r2
 8008806:	011b      	lsls	r3, r3, #4
 8008808:	1a9b      	subs	r3, r3, r2
 800880a:	009b      	lsls	r3, r3, #2
 800880c:	440b      	add	r3, r1
 800880e:	3344      	adds	r3, #68	@ 0x44
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	2b02      	cmp	r3, #2
 8008814:	d943      	bls.n	800889e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008816:	78fa      	ldrb	r2, [r7, #3]
 8008818:	6879      	ldr	r1, [r7, #4]
 800881a:	4613      	mov	r3, r2
 800881c:	011b      	lsls	r3, r3, #4
 800881e:	1a9b      	subs	r3, r3, r2
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	440b      	add	r3, r1
 8008824:	3344      	adds	r3, #68	@ 0x44
 8008826:	2200      	movs	r2, #0
 8008828:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800882a:	78fa      	ldrb	r2, [r7, #3]
 800882c:	6879      	ldr	r1, [r7, #4]
 800882e:	4613      	mov	r3, r2
 8008830:	011b      	lsls	r3, r3, #4
 8008832:	1a9b      	subs	r3, r3, r2
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	440b      	add	r3, r1
 8008838:	331a      	adds	r3, #26
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	2b01      	cmp	r3, #1
 800883e:	d123      	bne.n	8008888 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008840:	78fa      	ldrb	r2, [r7, #3]
 8008842:	6879      	ldr	r1, [r7, #4]
 8008844:	4613      	mov	r3, r2
 8008846:	011b      	lsls	r3, r3, #4
 8008848:	1a9b      	subs	r3, r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	440b      	add	r3, r1
 800884e:	331b      	adds	r3, #27
 8008850:	2200      	movs	r2, #0
 8008852:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008854:	78fa      	ldrb	r2, [r7, #3]
 8008856:	6879      	ldr	r1, [r7, #4]
 8008858:	4613      	mov	r3, r2
 800885a:	011b      	lsls	r3, r3, #4
 800885c:	1a9b      	subs	r3, r3, r2
 800885e:	009b      	lsls	r3, r3, #2
 8008860:	440b      	add	r3, r1
 8008862:	331c      	adds	r3, #28
 8008864:	2200      	movs	r2, #0
 8008866:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008868:	78fb      	ldrb	r3, [r7, #3]
 800886a:	015a      	lsls	r2, r3, #5
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	4413      	add	r3, r2
 8008870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	78fa      	ldrb	r2, [r7, #3]
 8008878:	0151      	lsls	r1, r2, #5
 800887a:	693a      	ldr	r2, [r7, #16]
 800887c:	440a      	add	r2, r1
 800887e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008882:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008886:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008888:	78fa      	ldrb	r2, [r7, #3]
 800888a:	6879      	ldr	r1, [r7, #4]
 800888c:	4613      	mov	r3, r2
 800888e:	011b      	lsls	r3, r3, #4
 8008890:	1a9b      	subs	r3, r3, r2
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	440b      	add	r3, r1
 8008896:	334c      	adds	r3, #76	@ 0x4c
 8008898:	2204      	movs	r2, #4
 800889a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800889c:	e229      	b.n	8008cf2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800889e:	78fa      	ldrb	r2, [r7, #3]
 80088a0:	6879      	ldr	r1, [r7, #4]
 80088a2:	4613      	mov	r3, r2
 80088a4:	011b      	lsls	r3, r3, #4
 80088a6:	1a9b      	subs	r3, r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	440b      	add	r3, r1
 80088ac:	334c      	adds	r3, #76	@ 0x4c
 80088ae:	2202      	movs	r2, #2
 80088b0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80088b2:	78fa      	ldrb	r2, [r7, #3]
 80088b4:	6879      	ldr	r1, [r7, #4]
 80088b6:	4613      	mov	r3, r2
 80088b8:	011b      	lsls	r3, r3, #4
 80088ba:	1a9b      	subs	r3, r3, r2
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	440b      	add	r3, r1
 80088c0:	3326      	adds	r3, #38	@ 0x26
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00b      	beq.n	80088e0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80088c8:	78fa      	ldrb	r2, [r7, #3]
 80088ca:	6879      	ldr	r1, [r7, #4]
 80088cc:	4613      	mov	r3, r2
 80088ce:	011b      	lsls	r3, r3, #4
 80088d0:	1a9b      	subs	r3, r3, r2
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	440b      	add	r3, r1
 80088d6:	3326      	adds	r3, #38	@ 0x26
 80088d8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80088da:	2b02      	cmp	r3, #2
 80088dc:	f040 8209 	bne.w	8008cf2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80088e0:	78fb      	ldrb	r3, [r7, #3]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80088f6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088fe:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008900:	78fb      	ldrb	r3, [r7, #3]
 8008902:	015a      	lsls	r2, r3, #5
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	4413      	add	r3, r2
 8008908:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800890c:	461a      	mov	r2, r3
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008912:	e1ee      	b.n	8008cf2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008914:	78fa      	ldrb	r2, [r7, #3]
 8008916:	6879      	ldr	r1, [r7, #4]
 8008918:	4613      	mov	r3, r2
 800891a:	011b      	lsls	r3, r3, #4
 800891c:	1a9b      	subs	r3, r3, r2
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	440b      	add	r3, r1
 8008922:	334d      	adds	r3, #77	@ 0x4d
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	2b05      	cmp	r3, #5
 8008928:	f040 80c8 	bne.w	8008abc <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800892c:	78fa      	ldrb	r2, [r7, #3]
 800892e:	6879      	ldr	r1, [r7, #4]
 8008930:	4613      	mov	r3, r2
 8008932:	011b      	lsls	r3, r3, #4
 8008934:	1a9b      	subs	r3, r3, r2
 8008936:	009b      	lsls	r3, r3, #2
 8008938:	440b      	add	r3, r1
 800893a:	334d      	adds	r3, #77	@ 0x4d
 800893c:	2202      	movs	r2, #2
 800893e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008940:	78fa      	ldrb	r2, [r7, #3]
 8008942:	6879      	ldr	r1, [r7, #4]
 8008944:	4613      	mov	r3, r2
 8008946:	011b      	lsls	r3, r3, #4
 8008948:	1a9b      	subs	r3, r3, r2
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	440b      	add	r3, r1
 800894e:	331b      	adds	r3, #27
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	2b01      	cmp	r3, #1
 8008954:	f040 81ce 	bne.w	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008958:	78fa      	ldrb	r2, [r7, #3]
 800895a:	6879      	ldr	r1, [r7, #4]
 800895c:	4613      	mov	r3, r2
 800895e:	011b      	lsls	r3, r3, #4
 8008960:	1a9b      	subs	r3, r3, r2
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	440b      	add	r3, r1
 8008966:	3326      	adds	r3, #38	@ 0x26
 8008968:	781b      	ldrb	r3, [r3, #0]
 800896a:	2b03      	cmp	r3, #3
 800896c:	d16b      	bne.n	8008a46 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800896e:	78fa      	ldrb	r2, [r7, #3]
 8008970:	6879      	ldr	r1, [r7, #4]
 8008972:	4613      	mov	r3, r2
 8008974:	011b      	lsls	r3, r3, #4
 8008976:	1a9b      	subs	r3, r3, r2
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	440b      	add	r3, r1
 800897c:	3348      	adds	r3, #72	@ 0x48
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	1c59      	adds	r1, r3, #1
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	4613      	mov	r3, r2
 8008986:	011b      	lsls	r3, r3, #4
 8008988:	1a9b      	subs	r3, r3, r2
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	4403      	add	r3, r0
 800898e:	3348      	adds	r3, #72	@ 0x48
 8008990:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008992:	78fa      	ldrb	r2, [r7, #3]
 8008994:	6879      	ldr	r1, [r7, #4]
 8008996:	4613      	mov	r3, r2
 8008998:	011b      	lsls	r3, r3, #4
 800899a:	1a9b      	subs	r3, r3, r2
 800899c:	009b      	lsls	r3, r3, #2
 800899e:	440b      	add	r3, r1
 80089a0:	3348      	adds	r3, #72	@ 0x48
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	2b02      	cmp	r3, #2
 80089a6:	d943      	bls.n	8008a30 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80089a8:	78fa      	ldrb	r2, [r7, #3]
 80089aa:	6879      	ldr	r1, [r7, #4]
 80089ac:	4613      	mov	r3, r2
 80089ae:	011b      	lsls	r3, r3, #4
 80089b0:	1a9b      	subs	r3, r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	440b      	add	r3, r1
 80089b6:	3348      	adds	r3, #72	@ 0x48
 80089b8:	2200      	movs	r2, #0
 80089ba:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80089bc:	78fa      	ldrb	r2, [r7, #3]
 80089be:	6879      	ldr	r1, [r7, #4]
 80089c0:	4613      	mov	r3, r2
 80089c2:	011b      	lsls	r3, r3, #4
 80089c4:	1a9b      	subs	r3, r3, r2
 80089c6:	009b      	lsls	r3, r3, #2
 80089c8:	440b      	add	r3, r1
 80089ca:	331b      	adds	r3, #27
 80089cc:	2200      	movs	r2, #0
 80089ce:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80089d0:	78fa      	ldrb	r2, [r7, #3]
 80089d2:	6879      	ldr	r1, [r7, #4]
 80089d4:	4613      	mov	r3, r2
 80089d6:	011b      	lsls	r3, r3, #4
 80089d8:	1a9b      	subs	r3, r3, r2
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	440b      	add	r3, r1
 80089de:	3344      	adds	r3, #68	@ 0x44
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2b02      	cmp	r3, #2
 80089e4:	d809      	bhi.n	80089fa <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80089e6:	78fa      	ldrb	r2, [r7, #3]
 80089e8:	6879      	ldr	r1, [r7, #4]
 80089ea:	4613      	mov	r3, r2
 80089ec:	011b      	lsls	r3, r3, #4
 80089ee:	1a9b      	subs	r3, r3, r2
 80089f0:	009b      	lsls	r3, r3, #2
 80089f2:	440b      	add	r3, r1
 80089f4:	331c      	adds	r3, #28
 80089f6:	2201      	movs	r2, #1
 80089f8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80089fa:	78fb      	ldrb	r3, [r7, #3]
 80089fc:	015a      	lsls	r2, r3, #5
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	4413      	add	r3, r2
 8008a02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	78fa      	ldrb	r2, [r7, #3]
 8008a0a:	0151      	lsls	r1, r2, #5
 8008a0c:	693a      	ldr	r2, [r7, #16]
 8008a0e:	440a      	add	r2, r1
 8008a10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a18:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008a1a:	78fa      	ldrb	r2, [r7, #3]
 8008a1c:	6879      	ldr	r1, [r7, #4]
 8008a1e:	4613      	mov	r3, r2
 8008a20:	011b      	lsls	r3, r3, #4
 8008a22:	1a9b      	subs	r3, r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	440b      	add	r3, r1
 8008a28:	334c      	adds	r3, #76	@ 0x4c
 8008a2a:	2204      	movs	r2, #4
 8008a2c:	701a      	strb	r2, [r3, #0]
 8008a2e:	e014      	b.n	8008a5a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a30:	78fa      	ldrb	r2, [r7, #3]
 8008a32:	6879      	ldr	r1, [r7, #4]
 8008a34:	4613      	mov	r3, r2
 8008a36:	011b      	lsls	r3, r3, #4
 8008a38:	1a9b      	subs	r3, r3, r2
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	440b      	add	r3, r1
 8008a3e:	334c      	adds	r3, #76	@ 0x4c
 8008a40:	2202      	movs	r2, #2
 8008a42:	701a      	strb	r2, [r3, #0]
 8008a44:	e009      	b.n	8008a5a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a46:	78fa      	ldrb	r2, [r7, #3]
 8008a48:	6879      	ldr	r1, [r7, #4]
 8008a4a:	4613      	mov	r3, r2
 8008a4c:	011b      	lsls	r3, r3, #4
 8008a4e:	1a9b      	subs	r3, r3, r2
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	440b      	add	r3, r1
 8008a54:	334c      	adds	r3, #76	@ 0x4c
 8008a56:	2202      	movs	r2, #2
 8008a58:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a5a:	78fa      	ldrb	r2, [r7, #3]
 8008a5c:	6879      	ldr	r1, [r7, #4]
 8008a5e:	4613      	mov	r3, r2
 8008a60:	011b      	lsls	r3, r3, #4
 8008a62:	1a9b      	subs	r3, r3, r2
 8008a64:	009b      	lsls	r3, r3, #2
 8008a66:	440b      	add	r3, r1
 8008a68:	3326      	adds	r3, #38	@ 0x26
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d00b      	beq.n	8008a88 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a70:	78fa      	ldrb	r2, [r7, #3]
 8008a72:	6879      	ldr	r1, [r7, #4]
 8008a74:	4613      	mov	r3, r2
 8008a76:	011b      	lsls	r3, r3, #4
 8008a78:	1a9b      	subs	r3, r3, r2
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	440b      	add	r3, r1
 8008a7e:	3326      	adds	r3, #38	@ 0x26
 8008a80:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a82:	2b02      	cmp	r3, #2
 8008a84:	f040 8136 	bne.w	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008a88:	78fb      	ldrb	r3, [r7, #3]
 8008a8a:	015a      	lsls	r2, r3, #5
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	4413      	add	r3, r2
 8008a90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a9e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008aa6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008aa8:	78fb      	ldrb	r3, [r7, #3]
 8008aaa:	015a      	lsls	r2, r3, #5
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	4413      	add	r3, r2
 8008ab0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6013      	str	r3, [r2, #0]
 8008aba:	e11b      	b.n	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008abc:	78fa      	ldrb	r2, [r7, #3]
 8008abe:	6879      	ldr	r1, [r7, #4]
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	011b      	lsls	r3, r3, #4
 8008ac4:	1a9b      	subs	r3, r3, r2
 8008ac6:	009b      	lsls	r3, r3, #2
 8008ac8:	440b      	add	r3, r1
 8008aca:	334d      	adds	r3, #77	@ 0x4d
 8008acc:	781b      	ldrb	r3, [r3, #0]
 8008ace:	2b03      	cmp	r3, #3
 8008ad0:	f040 8081 	bne.w	8008bd6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ad4:	78fa      	ldrb	r2, [r7, #3]
 8008ad6:	6879      	ldr	r1, [r7, #4]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	011b      	lsls	r3, r3, #4
 8008adc:	1a9b      	subs	r3, r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	440b      	add	r3, r1
 8008ae2:	334d      	adds	r3, #77	@ 0x4d
 8008ae4:	2202      	movs	r2, #2
 8008ae6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008ae8:	78fa      	ldrb	r2, [r7, #3]
 8008aea:	6879      	ldr	r1, [r7, #4]
 8008aec:	4613      	mov	r3, r2
 8008aee:	011b      	lsls	r3, r3, #4
 8008af0:	1a9b      	subs	r3, r3, r2
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	440b      	add	r3, r1
 8008af6:	331b      	adds	r3, #27
 8008af8:	781b      	ldrb	r3, [r3, #0]
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	f040 80fa 	bne.w	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008b00:	78fa      	ldrb	r2, [r7, #3]
 8008b02:	6879      	ldr	r1, [r7, #4]
 8008b04:	4613      	mov	r3, r2
 8008b06:	011b      	lsls	r3, r3, #4
 8008b08:	1a9b      	subs	r3, r3, r2
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	440b      	add	r3, r1
 8008b0e:	334c      	adds	r3, #76	@ 0x4c
 8008b10:	2202      	movs	r2, #2
 8008b12:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008b14:	78fb      	ldrb	r3, [r7, #3]
 8008b16:	015a      	lsls	r2, r3, #5
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	78fa      	ldrb	r2, [r7, #3]
 8008b24:	0151      	lsls	r1, r2, #5
 8008b26:	693a      	ldr	r2, [r7, #16]
 8008b28:	440a      	add	r2, r1
 8008b2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b32:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008b34:	78fb      	ldrb	r3, [r7, #3]
 8008b36:	015a      	lsls	r2, r3, #5
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	78fa      	ldrb	r2, [r7, #3]
 8008b44:	0151      	lsls	r1, r2, #5
 8008b46:	693a      	ldr	r2, [r7, #16]
 8008b48:	440a      	add	r2, r1
 8008b4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b52:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8008b54:	78fb      	ldrb	r3, [r7, #3]
 8008b56:	015a      	lsls	r2, r3, #5
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	4413      	add	r3, r2
 8008b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	78fa      	ldrb	r2, [r7, #3]
 8008b64:	0151      	lsls	r1, r2, #5
 8008b66:	693a      	ldr	r2, [r7, #16]
 8008b68:	440a      	add	r2, r1
 8008b6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b6e:	f023 0320 	bic.w	r3, r3, #32
 8008b72:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008b74:	78fa      	ldrb	r2, [r7, #3]
 8008b76:	6879      	ldr	r1, [r7, #4]
 8008b78:	4613      	mov	r3, r2
 8008b7a:	011b      	lsls	r3, r3, #4
 8008b7c:	1a9b      	subs	r3, r3, r2
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	440b      	add	r3, r1
 8008b82:	3326      	adds	r3, #38	@ 0x26
 8008b84:	781b      	ldrb	r3, [r3, #0]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00b      	beq.n	8008ba2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008b8a:	78fa      	ldrb	r2, [r7, #3]
 8008b8c:	6879      	ldr	r1, [r7, #4]
 8008b8e:	4613      	mov	r3, r2
 8008b90:	011b      	lsls	r3, r3, #4
 8008b92:	1a9b      	subs	r3, r3, r2
 8008b94:	009b      	lsls	r3, r3, #2
 8008b96:	440b      	add	r3, r1
 8008b98:	3326      	adds	r3, #38	@ 0x26
 8008b9a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008b9c:	2b02      	cmp	r3, #2
 8008b9e:	f040 80a9 	bne.w	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008ba2:	78fb      	ldrb	r3, [r7, #3]
 8008ba4:	015a      	lsls	r2, r3, #5
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	4413      	add	r3, r2
 8008baa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008bb8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008bc0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008bc2:	78fb      	ldrb	r3, [r7, #3]
 8008bc4:	015a      	lsls	r2, r3, #5
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	4413      	add	r3, r2
 8008bca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bce:	461a      	mov	r2, r3
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6013      	str	r3, [r2, #0]
 8008bd4:	e08e      	b.n	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8008bd6:	78fa      	ldrb	r2, [r7, #3]
 8008bd8:	6879      	ldr	r1, [r7, #4]
 8008bda:	4613      	mov	r3, r2
 8008bdc:	011b      	lsls	r3, r3, #4
 8008bde:	1a9b      	subs	r3, r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	440b      	add	r3, r1
 8008be4:	334d      	adds	r3, #77	@ 0x4d
 8008be6:	781b      	ldrb	r3, [r3, #0]
 8008be8:	2b04      	cmp	r3, #4
 8008bea:	d143      	bne.n	8008c74 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008bec:	78fa      	ldrb	r2, [r7, #3]
 8008bee:	6879      	ldr	r1, [r7, #4]
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	011b      	lsls	r3, r3, #4
 8008bf4:	1a9b      	subs	r3, r3, r2
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	440b      	add	r3, r1
 8008bfa:	334d      	adds	r3, #77	@ 0x4d
 8008bfc:	2202      	movs	r2, #2
 8008bfe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008c00:	78fa      	ldrb	r2, [r7, #3]
 8008c02:	6879      	ldr	r1, [r7, #4]
 8008c04:	4613      	mov	r3, r2
 8008c06:	011b      	lsls	r3, r3, #4
 8008c08:	1a9b      	subs	r3, r3, r2
 8008c0a:	009b      	lsls	r3, r3, #2
 8008c0c:	440b      	add	r3, r1
 8008c0e:	334c      	adds	r3, #76	@ 0x4c
 8008c10:	2202      	movs	r2, #2
 8008c12:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c14:	78fa      	ldrb	r2, [r7, #3]
 8008c16:	6879      	ldr	r1, [r7, #4]
 8008c18:	4613      	mov	r3, r2
 8008c1a:	011b      	lsls	r3, r3, #4
 8008c1c:	1a9b      	subs	r3, r3, r2
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	440b      	add	r3, r1
 8008c22:	3326      	adds	r3, #38	@ 0x26
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d00a      	beq.n	8008c40 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008c2a:	78fa      	ldrb	r2, [r7, #3]
 8008c2c:	6879      	ldr	r1, [r7, #4]
 8008c2e:	4613      	mov	r3, r2
 8008c30:	011b      	lsls	r3, r3, #4
 8008c32:	1a9b      	subs	r3, r3, r2
 8008c34:	009b      	lsls	r3, r3, #2
 8008c36:	440b      	add	r3, r1
 8008c38:	3326      	adds	r3, #38	@ 0x26
 8008c3a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	d159      	bne.n	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008c40:	78fb      	ldrb	r3, [r7, #3]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c56:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c5e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8008c60:	78fb      	ldrb	r3, [r7, #3]
 8008c62:	015a      	lsls	r2, r3, #5
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	4413      	add	r3, r2
 8008c68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6013      	str	r3, [r2, #0]
 8008c72:	e03f      	b.n	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8008c74:	78fa      	ldrb	r2, [r7, #3]
 8008c76:	6879      	ldr	r1, [r7, #4]
 8008c78:	4613      	mov	r3, r2
 8008c7a:	011b      	lsls	r3, r3, #4
 8008c7c:	1a9b      	subs	r3, r3, r2
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	440b      	add	r3, r1
 8008c82:	334d      	adds	r3, #77	@ 0x4d
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	2b08      	cmp	r3, #8
 8008c88:	d126      	bne.n	8008cd8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008c8a:	78fa      	ldrb	r2, [r7, #3]
 8008c8c:	6879      	ldr	r1, [r7, #4]
 8008c8e:	4613      	mov	r3, r2
 8008c90:	011b      	lsls	r3, r3, #4
 8008c92:	1a9b      	subs	r3, r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	440b      	add	r3, r1
 8008c98:	334d      	adds	r3, #77	@ 0x4d
 8008c9a:	2202      	movs	r2, #2
 8008c9c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008c9e:	78fa      	ldrb	r2, [r7, #3]
 8008ca0:	6879      	ldr	r1, [r7, #4]
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	1a9b      	subs	r3, r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	440b      	add	r3, r1
 8008cac:	3344      	adds	r3, #68	@ 0x44
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	1c59      	adds	r1, r3, #1
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	011b      	lsls	r3, r3, #4
 8008cb8:	1a9b      	subs	r3, r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	4403      	add	r3, r0
 8008cbe:	3344      	adds	r3, #68	@ 0x44
 8008cc0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8008cc2:	78fa      	ldrb	r2, [r7, #3]
 8008cc4:	6879      	ldr	r1, [r7, #4]
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	011b      	lsls	r3, r3, #4
 8008cca:	1a9b      	subs	r3, r3, r2
 8008ccc:	009b      	lsls	r3, r3, #2
 8008cce:	440b      	add	r3, r1
 8008cd0:	334c      	adds	r3, #76	@ 0x4c
 8008cd2:	2204      	movs	r2, #4
 8008cd4:	701a      	strb	r2, [r3, #0]
 8008cd6:	e00d      	b.n	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8008cd8:	78fa      	ldrb	r2, [r7, #3]
 8008cda:	6879      	ldr	r1, [r7, #4]
 8008cdc:	4613      	mov	r3, r2
 8008cde:	011b      	lsls	r3, r3, #4
 8008ce0:	1a9b      	subs	r3, r3, r2
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	440b      	add	r3, r1
 8008ce6:	334d      	adds	r3, #77	@ 0x4d
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	2b02      	cmp	r3, #2
 8008cec:	f000 8100 	beq.w	8008ef0 <HCD_HC_IN_IRQHandler+0xcca>
 8008cf0:	e000      	b.n	8008cf4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008cf2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008cf4:	78fa      	ldrb	r2, [r7, #3]
 8008cf6:	6879      	ldr	r1, [r7, #4]
 8008cf8:	4613      	mov	r3, r2
 8008cfa:	011b      	lsls	r3, r3, #4
 8008cfc:	1a9b      	subs	r3, r3, r2
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	440b      	add	r3, r1
 8008d02:	334c      	adds	r3, #76	@ 0x4c
 8008d04:	781a      	ldrb	r2, [r3, #0]
 8008d06:	78fb      	ldrb	r3, [r7, #3]
 8008d08:	4619      	mov	r1, r3
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f00e fda6 	bl	801785c <HAL_HCD_HC_NotifyURBChange_Callback>
 8008d10:	e0ef      	b.n	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	78fa      	ldrb	r2, [r7, #3]
 8008d18:	4611      	mov	r1, r2
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f008 fd27 	bl	801176e <USB_ReadChInterrupts>
 8008d20:	4603      	mov	r3, r0
 8008d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d26:	2b40      	cmp	r3, #64	@ 0x40
 8008d28:	d12f      	bne.n	8008d8a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008d2a:	78fb      	ldrb	r3, [r7, #3]
 8008d2c:	015a      	lsls	r2, r3, #5
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	4413      	add	r3, r2
 8008d32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d36:	461a      	mov	r2, r3
 8008d38:	2340      	movs	r3, #64	@ 0x40
 8008d3a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8008d3c:	78fa      	ldrb	r2, [r7, #3]
 8008d3e:	6879      	ldr	r1, [r7, #4]
 8008d40:	4613      	mov	r3, r2
 8008d42:	011b      	lsls	r3, r3, #4
 8008d44:	1a9b      	subs	r3, r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	440b      	add	r3, r1
 8008d4a:	334d      	adds	r3, #77	@ 0x4d
 8008d4c:	2205      	movs	r2, #5
 8008d4e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008d50:	78fa      	ldrb	r2, [r7, #3]
 8008d52:	6879      	ldr	r1, [r7, #4]
 8008d54:	4613      	mov	r3, r2
 8008d56:	011b      	lsls	r3, r3, #4
 8008d58:	1a9b      	subs	r3, r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	440b      	add	r3, r1
 8008d5e:	331a      	adds	r3, #26
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d109      	bne.n	8008d7a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008d66:	78fa      	ldrb	r2, [r7, #3]
 8008d68:	6879      	ldr	r1, [r7, #4]
 8008d6a:	4613      	mov	r3, r2
 8008d6c:	011b      	lsls	r3, r3, #4
 8008d6e:	1a9b      	subs	r3, r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	440b      	add	r3, r1
 8008d74:	3344      	adds	r3, #68	@ 0x44
 8008d76:	2200      	movs	r2, #0
 8008d78:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	78fa      	ldrb	r2, [r7, #3]
 8008d80:	4611      	mov	r1, r2
 8008d82:	4618      	mov	r0, r3
 8008d84:	f009 fa91 	bl	80122aa <USB_HC_Halt>
 8008d88:	e0b3      	b.n	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	78fa      	ldrb	r2, [r7, #3]
 8008d90:	4611      	mov	r1, r2
 8008d92:	4618      	mov	r0, r3
 8008d94:	f008 fceb 	bl	801176e <USB_ReadChInterrupts>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	f003 0310 	and.w	r3, r3, #16
 8008d9e:	2b10      	cmp	r3, #16
 8008da0:	f040 80a7 	bne.w	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008da4:	78fa      	ldrb	r2, [r7, #3]
 8008da6:	6879      	ldr	r1, [r7, #4]
 8008da8:	4613      	mov	r3, r2
 8008daa:	011b      	lsls	r3, r3, #4
 8008dac:	1a9b      	subs	r3, r3, r2
 8008dae:	009b      	lsls	r3, r3, #2
 8008db0:	440b      	add	r3, r1
 8008db2:	3326      	adds	r3, #38	@ 0x26
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	2b03      	cmp	r3, #3
 8008db8:	d11b      	bne.n	8008df2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008dba:	78fa      	ldrb	r2, [r7, #3]
 8008dbc:	6879      	ldr	r1, [r7, #4]
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	011b      	lsls	r3, r3, #4
 8008dc2:	1a9b      	subs	r3, r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	440b      	add	r3, r1
 8008dc8:	3344      	adds	r3, #68	@ 0x44
 8008dca:	2200      	movs	r2, #0
 8008dcc:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8008dce:	78fa      	ldrb	r2, [r7, #3]
 8008dd0:	6879      	ldr	r1, [r7, #4]
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	011b      	lsls	r3, r3, #4
 8008dd6:	1a9b      	subs	r3, r3, r2
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	440b      	add	r3, r1
 8008ddc:	334d      	adds	r3, #77	@ 0x4d
 8008dde:	2204      	movs	r2, #4
 8008de0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	78fa      	ldrb	r2, [r7, #3]
 8008de8:	4611      	mov	r1, r2
 8008dea:	4618      	mov	r0, r3
 8008dec:	f009 fa5d 	bl	80122aa <USB_HC_Halt>
 8008df0:	e03f      	b.n	8008e72 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008df2:	78fa      	ldrb	r2, [r7, #3]
 8008df4:	6879      	ldr	r1, [r7, #4]
 8008df6:	4613      	mov	r3, r2
 8008df8:	011b      	lsls	r3, r3, #4
 8008dfa:	1a9b      	subs	r3, r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	440b      	add	r3, r1
 8008e00:	3326      	adds	r3, #38	@ 0x26
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d00a      	beq.n	8008e1e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008e08:	78fa      	ldrb	r2, [r7, #3]
 8008e0a:	6879      	ldr	r1, [r7, #4]
 8008e0c:	4613      	mov	r3, r2
 8008e0e:	011b      	lsls	r3, r3, #4
 8008e10:	1a9b      	subs	r3, r3, r2
 8008e12:	009b      	lsls	r3, r3, #2
 8008e14:	440b      	add	r3, r1
 8008e16:	3326      	adds	r3, #38	@ 0x26
 8008e18:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e1a:	2b02      	cmp	r3, #2
 8008e1c:	d129      	bne.n	8008e72 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008e1e:	78fa      	ldrb	r2, [r7, #3]
 8008e20:	6879      	ldr	r1, [r7, #4]
 8008e22:	4613      	mov	r3, r2
 8008e24:	011b      	lsls	r3, r3, #4
 8008e26:	1a9b      	subs	r3, r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	440b      	add	r3, r1
 8008e2c:	3344      	adds	r3, #68	@ 0x44
 8008e2e:	2200      	movs	r2, #0
 8008e30:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	799b      	ldrb	r3, [r3, #6]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d00a      	beq.n	8008e50 <HCD_HC_IN_IRQHandler+0xc2a>
 8008e3a:	78fa      	ldrb	r2, [r7, #3]
 8008e3c:	6879      	ldr	r1, [r7, #4]
 8008e3e:	4613      	mov	r3, r2
 8008e40:	011b      	lsls	r3, r3, #4
 8008e42:	1a9b      	subs	r3, r3, r2
 8008e44:	009b      	lsls	r3, r3, #2
 8008e46:	440b      	add	r3, r1
 8008e48:	331b      	adds	r3, #27
 8008e4a:	781b      	ldrb	r3, [r3, #0]
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d110      	bne.n	8008e72 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8008e50:	78fa      	ldrb	r2, [r7, #3]
 8008e52:	6879      	ldr	r1, [r7, #4]
 8008e54:	4613      	mov	r3, r2
 8008e56:	011b      	lsls	r3, r3, #4
 8008e58:	1a9b      	subs	r3, r3, r2
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	440b      	add	r3, r1
 8008e5e:	334d      	adds	r3, #77	@ 0x4d
 8008e60:	2204      	movs	r2, #4
 8008e62:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	78fa      	ldrb	r2, [r7, #3]
 8008e6a:	4611      	mov	r1, r2
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f009 fa1c 	bl	80122aa <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008e72:	78fa      	ldrb	r2, [r7, #3]
 8008e74:	6879      	ldr	r1, [r7, #4]
 8008e76:	4613      	mov	r3, r2
 8008e78:	011b      	lsls	r3, r3, #4
 8008e7a:	1a9b      	subs	r3, r3, r2
 8008e7c:	009b      	lsls	r3, r3, #2
 8008e7e:	440b      	add	r3, r1
 8008e80:	331b      	adds	r3, #27
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d129      	bne.n	8008edc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008e88:	78fa      	ldrb	r2, [r7, #3]
 8008e8a:	6879      	ldr	r1, [r7, #4]
 8008e8c:	4613      	mov	r3, r2
 8008e8e:	011b      	lsls	r3, r3, #4
 8008e90:	1a9b      	subs	r3, r3, r2
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	440b      	add	r3, r1
 8008e96:	331b      	adds	r3, #27
 8008e98:	2200      	movs	r2, #0
 8008e9a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008e9c:	78fb      	ldrb	r3, [r7, #3]
 8008e9e:	015a      	lsls	r2, r3, #5
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	4413      	add	r3, r2
 8008ea4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ea8:	685b      	ldr	r3, [r3, #4]
 8008eaa:	78fa      	ldrb	r2, [r7, #3]
 8008eac:	0151      	lsls	r1, r2, #5
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	440a      	add	r2, r1
 8008eb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008eb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008eba:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8008ebc:	78fb      	ldrb	r3, [r7, #3]
 8008ebe:	015a      	lsls	r2, r3, #5
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	4413      	add	r3, r2
 8008ec4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	78fa      	ldrb	r2, [r7, #3]
 8008ecc:	0151      	lsls	r1, r2, #5
 8008ece:	693a      	ldr	r2, [r7, #16]
 8008ed0:	440a      	add	r2, r1
 8008ed2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ed6:	f043 0320 	orr.w	r3, r3, #32
 8008eda:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008edc:	78fb      	ldrb	r3, [r7, #3]
 8008ede:	015a      	lsls	r2, r3, #5
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	4413      	add	r3, r2
 8008ee4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ee8:	461a      	mov	r2, r3
 8008eea:	2310      	movs	r3, #16
 8008eec:	6093      	str	r3, [r2, #8]
 8008eee:	e000      	b.n	8008ef2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8008ef0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8008ef2:	3718      	adds	r7, #24
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b086      	sub	sp, #24
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	460b      	mov	r3, r1
 8008f02:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	78fa      	ldrb	r2, [r7, #3]
 8008f14:	4611      	mov	r1, r2
 8008f16:	4618      	mov	r0, r3
 8008f18:	f008 fc29 	bl	801176e <USB_ReadChInterrupts>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	f003 0304 	and.w	r3, r3, #4
 8008f22:	2b04      	cmp	r3, #4
 8008f24:	d11b      	bne.n	8008f5e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008f26:	78fb      	ldrb	r3, [r7, #3]
 8008f28:	015a      	lsls	r2, r3, #5
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f32:	461a      	mov	r2, r3
 8008f34:	2304      	movs	r3, #4
 8008f36:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008f38:	78fa      	ldrb	r2, [r7, #3]
 8008f3a:	6879      	ldr	r1, [r7, #4]
 8008f3c:	4613      	mov	r3, r2
 8008f3e:	011b      	lsls	r3, r3, #4
 8008f40:	1a9b      	subs	r3, r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	440b      	add	r3, r1
 8008f46:	334d      	adds	r3, #77	@ 0x4d
 8008f48:	2207      	movs	r2, #7
 8008f4a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	78fa      	ldrb	r2, [r7, #3]
 8008f52:	4611      	mov	r1, r2
 8008f54:	4618      	mov	r0, r3
 8008f56:	f009 f9a8 	bl	80122aa <USB_HC_Halt>
 8008f5a:	f000 bc89 	b.w	8009870 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	78fa      	ldrb	r2, [r7, #3]
 8008f64:	4611      	mov	r1, r2
 8008f66:	4618      	mov	r0, r3
 8008f68:	f008 fc01 	bl	801176e <USB_ReadChInterrupts>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	f003 0320 	and.w	r3, r3, #32
 8008f72:	2b20      	cmp	r3, #32
 8008f74:	f040 8082 	bne.w	800907c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008f78:	78fb      	ldrb	r3, [r7, #3]
 8008f7a:	015a      	lsls	r2, r3, #5
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	4413      	add	r3, r2
 8008f80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f84:	461a      	mov	r2, r3
 8008f86:	2320      	movs	r3, #32
 8008f88:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8008f8a:	78fa      	ldrb	r2, [r7, #3]
 8008f8c:	6879      	ldr	r1, [r7, #4]
 8008f8e:	4613      	mov	r3, r2
 8008f90:	011b      	lsls	r3, r3, #4
 8008f92:	1a9b      	subs	r3, r3, r2
 8008f94:	009b      	lsls	r3, r3, #2
 8008f96:	440b      	add	r3, r1
 8008f98:	3319      	adds	r3, #25
 8008f9a:	781b      	ldrb	r3, [r3, #0]
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d124      	bne.n	8008fea <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8008fa0:	78fa      	ldrb	r2, [r7, #3]
 8008fa2:	6879      	ldr	r1, [r7, #4]
 8008fa4:	4613      	mov	r3, r2
 8008fa6:	011b      	lsls	r3, r3, #4
 8008fa8:	1a9b      	subs	r3, r3, r2
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	440b      	add	r3, r1
 8008fae:	3319      	adds	r3, #25
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008fb4:	78fa      	ldrb	r2, [r7, #3]
 8008fb6:	6879      	ldr	r1, [r7, #4]
 8008fb8:	4613      	mov	r3, r2
 8008fba:	011b      	lsls	r3, r3, #4
 8008fbc:	1a9b      	subs	r3, r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	440b      	add	r3, r1
 8008fc2:	334c      	adds	r3, #76	@ 0x4c
 8008fc4:	2202      	movs	r2, #2
 8008fc6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008fc8:	78fa      	ldrb	r2, [r7, #3]
 8008fca:	6879      	ldr	r1, [r7, #4]
 8008fcc:	4613      	mov	r3, r2
 8008fce:	011b      	lsls	r3, r3, #4
 8008fd0:	1a9b      	subs	r3, r3, r2
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	440b      	add	r3, r1
 8008fd6:	334d      	adds	r3, #77	@ 0x4d
 8008fd8:	2203      	movs	r2, #3
 8008fda:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	78fa      	ldrb	r2, [r7, #3]
 8008fe2:	4611      	mov	r1, r2
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	f009 f960 	bl	80122aa <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8008fea:	78fa      	ldrb	r2, [r7, #3]
 8008fec:	6879      	ldr	r1, [r7, #4]
 8008fee:	4613      	mov	r3, r2
 8008ff0:	011b      	lsls	r3, r3, #4
 8008ff2:	1a9b      	subs	r3, r3, r2
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	440b      	add	r3, r1
 8008ff8:	331a      	adds	r3, #26
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	f040 8437 	bne.w	8009870 <HCD_HC_OUT_IRQHandler+0x978>
 8009002:	78fa      	ldrb	r2, [r7, #3]
 8009004:	6879      	ldr	r1, [r7, #4]
 8009006:	4613      	mov	r3, r2
 8009008:	011b      	lsls	r3, r3, #4
 800900a:	1a9b      	subs	r3, r3, r2
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	440b      	add	r3, r1
 8009010:	331b      	adds	r3, #27
 8009012:	781b      	ldrb	r3, [r3, #0]
 8009014:	2b00      	cmp	r3, #0
 8009016:	f040 842b 	bne.w	8009870 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800901a:	78fa      	ldrb	r2, [r7, #3]
 800901c:	6879      	ldr	r1, [r7, #4]
 800901e:	4613      	mov	r3, r2
 8009020:	011b      	lsls	r3, r3, #4
 8009022:	1a9b      	subs	r3, r3, r2
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	440b      	add	r3, r1
 8009028:	3326      	adds	r3, #38	@ 0x26
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	2b01      	cmp	r3, #1
 800902e:	d009      	beq.n	8009044 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8009030:	78fa      	ldrb	r2, [r7, #3]
 8009032:	6879      	ldr	r1, [r7, #4]
 8009034:	4613      	mov	r3, r2
 8009036:	011b      	lsls	r3, r3, #4
 8009038:	1a9b      	subs	r3, r3, r2
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	440b      	add	r3, r1
 800903e:	331b      	adds	r3, #27
 8009040:	2201      	movs	r2, #1
 8009042:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8009044:	78fa      	ldrb	r2, [r7, #3]
 8009046:	6879      	ldr	r1, [r7, #4]
 8009048:	4613      	mov	r3, r2
 800904a:	011b      	lsls	r3, r3, #4
 800904c:	1a9b      	subs	r3, r3, r2
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	440b      	add	r3, r1
 8009052:	334d      	adds	r3, #77	@ 0x4d
 8009054:	2203      	movs	r2, #3
 8009056:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	78fa      	ldrb	r2, [r7, #3]
 800905e:	4611      	mov	r1, r2
 8009060:	4618      	mov	r0, r3
 8009062:	f009 f922 	bl	80122aa <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8009066:	78fa      	ldrb	r2, [r7, #3]
 8009068:	6879      	ldr	r1, [r7, #4]
 800906a:	4613      	mov	r3, r2
 800906c:	011b      	lsls	r3, r3, #4
 800906e:	1a9b      	subs	r3, r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	440b      	add	r3, r1
 8009074:	3344      	adds	r3, #68	@ 0x44
 8009076:	2200      	movs	r2, #0
 8009078:	601a      	str	r2, [r3, #0]
 800907a:	e3f9      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	78fa      	ldrb	r2, [r7, #3]
 8009082:	4611      	mov	r1, r2
 8009084:	4618      	mov	r0, r3
 8009086:	f008 fb72 	bl	801176e <USB_ReadChInterrupts>
 800908a:	4603      	mov	r3, r0
 800908c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009090:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009094:	d111      	bne.n	80090ba <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8009096:	78fb      	ldrb	r3, [r7, #3]
 8009098:	015a      	lsls	r2, r3, #5
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	4413      	add	r3, r2
 800909e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090a2:	461a      	mov	r2, r3
 80090a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80090a8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	78fa      	ldrb	r2, [r7, #3]
 80090b0:	4611      	mov	r1, r2
 80090b2:	4618      	mov	r0, r3
 80090b4:	f009 f8f9 	bl	80122aa <USB_HC_Halt>
 80090b8:	e3da      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	78fa      	ldrb	r2, [r7, #3]
 80090c0:	4611      	mov	r1, r2
 80090c2:	4618      	mov	r0, r3
 80090c4:	f008 fb53 	bl	801176e <USB_ReadChInterrupts>
 80090c8:	4603      	mov	r3, r0
 80090ca:	f003 0301 	and.w	r3, r3, #1
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d168      	bne.n	80091a4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80090d2:	78fa      	ldrb	r2, [r7, #3]
 80090d4:	6879      	ldr	r1, [r7, #4]
 80090d6:	4613      	mov	r3, r2
 80090d8:	011b      	lsls	r3, r3, #4
 80090da:	1a9b      	subs	r3, r3, r2
 80090dc:	009b      	lsls	r3, r3, #2
 80090de:	440b      	add	r3, r1
 80090e0:	3344      	adds	r3, #68	@ 0x44
 80090e2:	2200      	movs	r2, #0
 80090e4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	78fa      	ldrb	r2, [r7, #3]
 80090ec:	4611      	mov	r1, r2
 80090ee:	4618      	mov	r0, r3
 80090f0:	f008 fb3d 	bl	801176e <USB_ReadChInterrupts>
 80090f4:	4603      	mov	r3, r0
 80090f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090fa:	2b40      	cmp	r3, #64	@ 0x40
 80090fc:	d112      	bne.n	8009124 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80090fe:	78fa      	ldrb	r2, [r7, #3]
 8009100:	6879      	ldr	r1, [r7, #4]
 8009102:	4613      	mov	r3, r2
 8009104:	011b      	lsls	r3, r3, #4
 8009106:	1a9b      	subs	r3, r3, r2
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	440b      	add	r3, r1
 800910c:	3319      	adds	r3, #25
 800910e:	2201      	movs	r2, #1
 8009110:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009112:	78fb      	ldrb	r3, [r7, #3]
 8009114:	015a      	lsls	r2, r3, #5
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	4413      	add	r3, r2
 800911a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800911e:	461a      	mov	r2, r3
 8009120:	2340      	movs	r3, #64	@ 0x40
 8009122:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8009124:	78fa      	ldrb	r2, [r7, #3]
 8009126:	6879      	ldr	r1, [r7, #4]
 8009128:	4613      	mov	r3, r2
 800912a:	011b      	lsls	r3, r3, #4
 800912c:	1a9b      	subs	r3, r3, r2
 800912e:	009b      	lsls	r3, r3, #2
 8009130:	440b      	add	r3, r1
 8009132:	331b      	adds	r3, #27
 8009134:	781b      	ldrb	r3, [r3, #0]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d019      	beq.n	800916e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800913a:	78fa      	ldrb	r2, [r7, #3]
 800913c:	6879      	ldr	r1, [r7, #4]
 800913e:	4613      	mov	r3, r2
 8009140:	011b      	lsls	r3, r3, #4
 8009142:	1a9b      	subs	r3, r3, r2
 8009144:	009b      	lsls	r3, r3, #2
 8009146:	440b      	add	r3, r1
 8009148:	331b      	adds	r3, #27
 800914a:	2200      	movs	r2, #0
 800914c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800914e:	78fb      	ldrb	r3, [r7, #3]
 8009150:	015a      	lsls	r2, r3, #5
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	4413      	add	r3, r2
 8009156:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	78fa      	ldrb	r2, [r7, #3]
 800915e:	0151      	lsls	r1, r2, #5
 8009160:	693a      	ldr	r2, [r7, #16]
 8009162:	440a      	add	r2, r1
 8009164:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009168:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800916c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800916e:	78fb      	ldrb	r3, [r7, #3]
 8009170:	015a      	lsls	r2, r3, #5
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	4413      	add	r3, r2
 8009176:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800917a:	461a      	mov	r2, r3
 800917c:	2301      	movs	r3, #1
 800917e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8009180:	78fa      	ldrb	r2, [r7, #3]
 8009182:	6879      	ldr	r1, [r7, #4]
 8009184:	4613      	mov	r3, r2
 8009186:	011b      	lsls	r3, r3, #4
 8009188:	1a9b      	subs	r3, r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	440b      	add	r3, r1
 800918e:	334d      	adds	r3, #77	@ 0x4d
 8009190:	2201      	movs	r2, #1
 8009192:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	78fa      	ldrb	r2, [r7, #3]
 800919a:	4611      	mov	r1, r2
 800919c:	4618      	mov	r0, r3
 800919e:	f009 f884 	bl	80122aa <USB_HC_Halt>
 80091a2:	e365      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	78fa      	ldrb	r2, [r7, #3]
 80091aa:	4611      	mov	r1, r2
 80091ac:	4618      	mov	r0, r3
 80091ae:	f008 fade 	bl	801176e <USB_ReadChInterrupts>
 80091b2:	4603      	mov	r3, r0
 80091b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091b8:	2b40      	cmp	r3, #64	@ 0x40
 80091ba:	d139      	bne.n	8009230 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80091bc:	78fa      	ldrb	r2, [r7, #3]
 80091be:	6879      	ldr	r1, [r7, #4]
 80091c0:	4613      	mov	r3, r2
 80091c2:	011b      	lsls	r3, r3, #4
 80091c4:	1a9b      	subs	r3, r3, r2
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	440b      	add	r3, r1
 80091ca:	334d      	adds	r3, #77	@ 0x4d
 80091cc:	2205      	movs	r2, #5
 80091ce:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80091d0:	78fa      	ldrb	r2, [r7, #3]
 80091d2:	6879      	ldr	r1, [r7, #4]
 80091d4:	4613      	mov	r3, r2
 80091d6:	011b      	lsls	r3, r3, #4
 80091d8:	1a9b      	subs	r3, r3, r2
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	440b      	add	r3, r1
 80091de:	331a      	adds	r3, #26
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d109      	bne.n	80091fa <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80091e6:	78fa      	ldrb	r2, [r7, #3]
 80091e8:	6879      	ldr	r1, [r7, #4]
 80091ea:	4613      	mov	r3, r2
 80091ec:	011b      	lsls	r3, r3, #4
 80091ee:	1a9b      	subs	r3, r3, r2
 80091f0:	009b      	lsls	r3, r3, #2
 80091f2:	440b      	add	r3, r1
 80091f4:	3319      	adds	r3, #25
 80091f6:	2201      	movs	r2, #1
 80091f8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80091fa:	78fa      	ldrb	r2, [r7, #3]
 80091fc:	6879      	ldr	r1, [r7, #4]
 80091fe:	4613      	mov	r3, r2
 8009200:	011b      	lsls	r3, r3, #4
 8009202:	1a9b      	subs	r3, r3, r2
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	440b      	add	r3, r1
 8009208:	3344      	adds	r3, #68	@ 0x44
 800920a:	2200      	movs	r2, #0
 800920c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	78fa      	ldrb	r2, [r7, #3]
 8009214:	4611      	mov	r1, r2
 8009216:	4618      	mov	r0, r3
 8009218:	f009 f847 	bl	80122aa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800921c:	78fb      	ldrb	r3, [r7, #3]
 800921e:	015a      	lsls	r2, r3, #5
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	4413      	add	r3, r2
 8009224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009228:	461a      	mov	r2, r3
 800922a:	2340      	movs	r3, #64	@ 0x40
 800922c:	6093      	str	r3, [r2, #8]
 800922e:	e31f      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	78fa      	ldrb	r2, [r7, #3]
 8009236:	4611      	mov	r1, r2
 8009238:	4618      	mov	r0, r3
 800923a:	f008 fa98 	bl	801176e <USB_ReadChInterrupts>
 800923e:	4603      	mov	r3, r0
 8009240:	f003 0308 	and.w	r3, r3, #8
 8009244:	2b08      	cmp	r3, #8
 8009246:	d11a      	bne.n	800927e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8009248:	78fb      	ldrb	r3, [r7, #3]
 800924a:	015a      	lsls	r2, r3, #5
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	4413      	add	r3, r2
 8009250:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009254:	461a      	mov	r2, r3
 8009256:	2308      	movs	r3, #8
 8009258:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800925a:	78fa      	ldrb	r2, [r7, #3]
 800925c:	6879      	ldr	r1, [r7, #4]
 800925e:	4613      	mov	r3, r2
 8009260:	011b      	lsls	r3, r3, #4
 8009262:	1a9b      	subs	r3, r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	440b      	add	r3, r1
 8009268:	334d      	adds	r3, #77	@ 0x4d
 800926a:	2206      	movs	r2, #6
 800926c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	78fa      	ldrb	r2, [r7, #3]
 8009274:	4611      	mov	r1, r2
 8009276:	4618      	mov	r0, r3
 8009278:	f009 f817 	bl	80122aa <USB_HC_Halt>
 800927c:	e2f8      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	4611      	mov	r1, r2
 8009286:	4618      	mov	r0, r3
 8009288:	f008 fa71 	bl	801176e <USB_ReadChInterrupts>
 800928c:	4603      	mov	r3, r0
 800928e:	f003 0310 	and.w	r3, r3, #16
 8009292:	2b10      	cmp	r3, #16
 8009294:	d144      	bne.n	8009320 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009296:	78fa      	ldrb	r2, [r7, #3]
 8009298:	6879      	ldr	r1, [r7, #4]
 800929a:	4613      	mov	r3, r2
 800929c:	011b      	lsls	r3, r3, #4
 800929e:	1a9b      	subs	r3, r3, r2
 80092a0:	009b      	lsls	r3, r3, #2
 80092a2:	440b      	add	r3, r1
 80092a4:	3344      	adds	r3, #68	@ 0x44
 80092a6:	2200      	movs	r2, #0
 80092a8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80092aa:	78fa      	ldrb	r2, [r7, #3]
 80092ac:	6879      	ldr	r1, [r7, #4]
 80092ae:	4613      	mov	r3, r2
 80092b0:	011b      	lsls	r3, r3, #4
 80092b2:	1a9b      	subs	r3, r3, r2
 80092b4:	009b      	lsls	r3, r3, #2
 80092b6:	440b      	add	r3, r1
 80092b8:	334d      	adds	r3, #77	@ 0x4d
 80092ba:	2204      	movs	r2, #4
 80092bc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80092be:	78fa      	ldrb	r2, [r7, #3]
 80092c0:	6879      	ldr	r1, [r7, #4]
 80092c2:	4613      	mov	r3, r2
 80092c4:	011b      	lsls	r3, r3, #4
 80092c6:	1a9b      	subs	r3, r3, r2
 80092c8:	009b      	lsls	r3, r3, #2
 80092ca:	440b      	add	r3, r1
 80092cc:	3319      	adds	r3, #25
 80092ce:	781b      	ldrb	r3, [r3, #0]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d114      	bne.n	80092fe <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80092d4:	78fa      	ldrb	r2, [r7, #3]
 80092d6:	6879      	ldr	r1, [r7, #4]
 80092d8:	4613      	mov	r3, r2
 80092da:	011b      	lsls	r3, r3, #4
 80092dc:	1a9b      	subs	r3, r3, r2
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	440b      	add	r3, r1
 80092e2:	3318      	adds	r3, #24
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d109      	bne.n	80092fe <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80092ea:	78fa      	ldrb	r2, [r7, #3]
 80092ec:	6879      	ldr	r1, [r7, #4]
 80092ee:	4613      	mov	r3, r2
 80092f0:	011b      	lsls	r3, r3, #4
 80092f2:	1a9b      	subs	r3, r3, r2
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	440b      	add	r3, r1
 80092f8:	3319      	adds	r3, #25
 80092fa:	2201      	movs	r2, #1
 80092fc:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	78fa      	ldrb	r2, [r7, #3]
 8009304:	4611      	mov	r1, r2
 8009306:	4618      	mov	r0, r3
 8009308:	f008 ffcf 	bl	80122aa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800930c:	78fb      	ldrb	r3, [r7, #3]
 800930e:	015a      	lsls	r2, r3, #5
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	4413      	add	r3, r2
 8009314:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009318:	461a      	mov	r2, r3
 800931a:	2310      	movs	r3, #16
 800931c:	6093      	str	r3, [r2, #8]
 800931e:	e2a7      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	78fa      	ldrb	r2, [r7, #3]
 8009326:	4611      	mov	r1, r2
 8009328:	4618      	mov	r0, r3
 800932a:	f008 fa20 	bl	801176e <USB_ReadChInterrupts>
 800932e:	4603      	mov	r3, r0
 8009330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009334:	2b80      	cmp	r3, #128	@ 0x80
 8009336:	f040 8083 	bne.w	8009440 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	799b      	ldrb	r3, [r3, #6]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d111      	bne.n	8009366 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8009342:	78fa      	ldrb	r2, [r7, #3]
 8009344:	6879      	ldr	r1, [r7, #4]
 8009346:	4613      	mov	r3, r2
 8009348:	011b      	lsls	r3, r3, #4
 800934a:	1a9b      	subs	r3, r3, r2
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	440b      	add	r3, r1
 8009350:	334d      	adds	r3, #77	@ 0x4d
 8009352:	2207      	movs	r2, #7
 8009354:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	78fa      	ldrb	r2, [r7, #3]
 800935c:	4611      	mov	r1, r2
 800935e:	4618      	mov	r0, r3
 8009360:	f008 ffa3 	bl	80122aa <USB_HC_Halt>
 8009364:	e062      	b.n	800942c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8009366:	78fa      	ldrb	r2, [r7, #3]
 8009368:	6879      	ldr	r1, [r7, #4]
 800936a:	4613      	mov	r3, r2
 800936c:	011b      	lsls	r3, r3, #4
 800936e:	1a9b      	subs	r3, r3, r2
 8009370:	009b      	lsls	r3, r3, #2
 8009372:	440b      	add	r3, r1
 8009374:	3344      	adds	r3, #68	@ 0x44
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	1c59      	adds	r1, r3, #1
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	4613      	mov	r3, r2
 800937e:	011b      	lsls	r3, r3, #4
 8009380:	1a9b      	subs	r3, r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4403      	add	r3, r0
 8009386:	3344      	adds	r3, #68	@ 0x44
 8009388:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800938a:	78fa      	ldrb	r2, [r7, #3]
 800938c:	6879      	ldr	r1, [r7, #4]
 800938e:	4613      	mov	r3, r2
 8009390:	011b      	lsls	r3, r3, #4
 8009392:	1a9b      	subs	r3, r3, r2
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	440b      	add	r3, r1
 8009398:	3344      	adds	r3, #68	@ 0x44
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	2b02      	cmp	r3, #2
 800939e:	d922      	bls.n	80093e6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80093a0:	78fa      	ldrb	r2, [r7, #3]
 80093a2:	6879      	ldr	r1, [r7, #4]
 80093a4:	4613      	mov	r3, r2
 80093a6:	011b      	lsls	r3, r3, #4
 80093a8:	1a9b      	subs	r3, r3, r2
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	440b      	add	r3, r1
 80093ae:	3344      	adds	r3, #68	@ 0x44
 80093b0:	2200      	movs	r2, #0
 80093b2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80093b4:	78fa      	ldrb	r2, [r7, #3]
 80093b6:	6879      	ldr	r1, [r7, #4]
 80093b8:	4613      	mov	r3, r2
 80093ba:	011b      	lsls	r3, r3, #4
 80093bc:	1a9b      	subs	r3, r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	440b      	add	r3, r1
 80093c2:	334c      	adds	r3, #76	@ 0x4c
 80093c4:	2204      	movs	r2, #4
 80093c6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80093c8:	78fa      	ldrb	r2, [r7, #3]
 80093ca:	6879      	ldr	r1, [r7, #4]
 80093cc:	4613      	mov	r3, r2
 80093ce:	011b      	lsls	r3, r3, #4
 80093d0:	1a9b      	subs	r3, r3, r2
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	440b      	add	r3, r1
 80093d6:	334c      	adds	r3, #76	@ 0x4c
 80093d8:	781a      	ldrb	r2, [r3, #0]
 80093da:	78fb      	ldrb	r3, [r7, #3]
 80093dc:	4619      	mov	r1, r3
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f00e fa3c 	bl	801785c <HAL_HCD_HC_NotifyURBChange_Callback>
 80093e4:	e022      	b.n	800942c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80093e6:	78fa      	ldrb	r2, [r7, #3]
 80093e8:	6879      	ldr	r1, [r7, #4]
 80093ea:	4613      	mov	r3, r2
 80093ec:	011b      	lsls	r3, r3, #4
 80093ee:	1a9b      	subs	r3, r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	440b      	add	r3, r1
 80093f4:	334c      	adds	r3, #76	@ 0x4c
 80093f6:	2202      	movs	r2, #2
 80093f8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80093fa:	78fb      	ldrb	r3, [r7, #3]
 80093fc:	015a      	lsls	r2, r3, #5
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	4413      	add	r3, r2
 8009402:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009410:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009418:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800941a:	78fb      	ldrb	r3, [r7, #3]
 800941c:	015a      	lsls	r2, r3, #5
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	4413      	add	r3, r2
 8009422:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009426:	461a      	mov	r2, r3
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800942c:	78fb      	ldrb	r3, [r7, #3]
 800942e:	015a      	lsls	r2, r3, #5
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	4413      	add	r3, r2
 8009434:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009438:	461a      	mov	r2, r3
 800943a:	2380      	movs	r3, #128	@ 0x80
 800943c:	6093      	str	r3, [r2, #8]
 800943e:	e217      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	78fa      	ldrb	r2, [r7, #3]
 8009446:	4611      	mov	r1, r2
 8009448:	4618      	mov	r0, r3
 800944a:	f008 f990 	bl	801176e <USB_ReadChInterrupts>
 800944e:	4603      	mov	r3, r0
 8009450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009454:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009458:	d11b      	bne.n	8009492 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800945a:	78fa      	ldrb	r2, [r7, #3]
 800945c:	6879      	ldr	r1, [r7, #4]
 800945e:	4613      	mov	r3, r2
 8009460:	011b      	lsls	r3, r3, #4
 8009462:	1a9b      	subs	r3, r3, r2
 8009464:	009b      	lsls	r3, r3, #2
 8009466:	440b      	add	r3, r1
 8009468:	334d      	adds	r3, #77	@ 0x4d
 800946a:	2209      	movs	r2, #9
 800946c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	78fa      	ldrb	r2, [r7, #3]
 8009474:	4611      	mov	r1, r2
 8009476:	4618      	mov	r0, r3
 8009478:	f008 ff17 	bl	80122aa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800947c:	78fb      	ldrb	r3, [r7, #3]
 800947e:	015a      	lsls	r2, r3, #5
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	4413      	add	r3, r2
 8009484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009488:	461a      	mov	r2, r3
 800948a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800948e:	6093      	str	r3, [r2, #8]
 8009490:	e1ee      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	78fa      	ldrb	r2, [r7, #3]
 8009498:	4611      	mov	r1, r2
 800949a:	4618      	mov	r0, r3
 800949c:	f008 f967 	bl	801176e <USB_ReadChInterrupts>
 80094a0:	4603      	mov	r3, r0
 80094a2:	f003 0302 	and.w	r3, r3, #2
 80094a6:	2b02      	cmp	r3, #2
 80094a8:	f040 81df 	bne.w	800986a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80094ac:	78fb      	ldrb	r3, [r7, #3]
 80094ae:	015a      	lsls	r2, r3, #5
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	4413      	add	r3, r2
 80094b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094b8:	461a      	mov	r2, r3
 80094ba:	2302      	movs	r3, #2
 80094bc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80094be:	78fa      	ldrb	r2, [r7, #3]
 80094c0:	6879      	ldr	r1, [r7, #4]
 80094c2:	4613      	mov	r3, r2
 80094c4:	011b      	lsls	r3, r3, #4
 80094c6:	1a9b      	subs	r3, r3, r2
 80094c8:	009b      	lsls	r3, r3, #2
 80094ca:	440b      	add	r3, r1
 80094cc:	334d      	adds	r3, #77	@ 0x4d
 80094ce:	781b      	ldrb	r3, [r3, #0]
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	f040 8093 	bne.w	80095fc <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80094d6:	78fa      	ldrb	r2, [r7, #3]
 80094d8:	6879      	ldr	r1, [r7, #4]
 80094da:	4613      	mov	r3, r2
 80094dc:	011b      	lsls	r3, r3, #4
 80094de:	1a9b      	subs	r3, r3, r2
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	440b      	add	r3, r1
 80094e4:	334d      	adds	r3, #77	@ 0x4d
 80094e6:	2202      	movs	r2, #2
 80094e8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80094ea:	78fa      	ldrb	r2, [r7, #3]
 80094ec:	6879      	ldr	r1, [r7, #4]
 80094ee:	4613      	mov	r3, r2
 80094f0:	011b      	lsls	r3, r3, #4
 80094f2:	1a9b      	subs	r3, r3, r2
 80094f4:	009b      	lsls	r3, r3, #2
 80094f6:	440b      	add	r3, r1
 80094f8:	334c      	adds	r3, #76	@ 0x4c
 80094fa:	2201      	movs	r2, #1
 80094fc:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80094fe:	78fa      	ldrb	r2, [r7, #3]
 8009500:	6879      	ldr	r1, [r7, #4]
 8009502:	4613      	mov	r3, r2
 8009504:	011b      	lsls	r3, r3, #4
 8009506:	1a9b      	subs	r3, r3, r2
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	440b      	add	r3, r1
 800950c:	3326      	adds	r3, #38	@ 0x26
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	2b02      	cmp	r3, #2
 8009512:	d00b      	beq.n	800952c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009514:	78fa      	ldrb	r2, [r7, #3]
 8009516:	6879      	ldr	r1, [r7, #4]
 8009518:	4613      	mov	r3, r2
 800951a:	011b      	lsls	r3, r3, #4
 800951c:	1a9b      	subs	r3, r3, r2
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	440b      	add	r3, r1
 8009522:	3326      	adds	r3, #38	@ 0x26
 8009524:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009526:	2b03      	cmp	r3, #3
 8009528:	f040 8190 	bne.w	800984c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	799b      	ldrb	r3, [r3, #6]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d115      	bne.n	8009560 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009534:	78fa      	ldrb	r2, [r7, #3]
 8009536:	6879      	ldr	r1, [r7, #4]
 8009538:	4613      	mov	r3, r2
 800953a:	011b      	lsls	r3, r3, #4
 800953c:	1a9b      	subs	r3, r3, r2
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	440b      	add	r3, r1
 8009542:	333d      	adds	r3, #61	@ 0x3d
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	78fa      	ldrb	r2, [r7, #3]
 8009548:	f083 0301 	eor.w	r3, r3, #1
 800954c:	b2d8      	uxtb	r0, r3
 800954e:	6879      	ldr	r1, [r7, #4]
 8009550:	4613      	mov	r3, r2
 8009552:	011b      	lsls	r3, r3, #4
 8009554:	1a9b      	subs	r3, r3, r2
 8009556:	009b      	lsls	r3, r3, #2
 8009558:	440b      	add	r3, r1
 800955a:	333d      	adds	r3, #61	@ 0x3d
 800955c:	4602      	mov	r2, r0
 800955e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	799b      	ldrb	r3, [r3, #6]
 8009564:	2b01      	cmp	r3, #1
 8009566:	f040 8171 	bne.w	800984c <HCD_HC_OUT_IRQHandler+0x954>
 800956a:	78fa      	ldrb	r2, [r7, #3]
 800956c:	6879      	ldr	r1, [r7, #4]
 800956e:	4613      	mov	r3, r2
 8009570:	011b      	lsls	r3, r3, #4
 8009572:	1a9b      	subs	r3, r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	440b      	add	r3, r1
 8009578:	3334      	adds	r3, #52	@ 0x34
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	f000 8165 	beq.w	800984c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009582:	78fa      	ldrb	r2, [r7, #3]
 8009584:	6879      	ldr	r1, [r7, #4]
 8009586:	4613      	mov	r3, r2
 8009588:	011b      	lsls	r3, r3, #4
 800958a:	1a9b      	subs	r3, r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	440b      	add	r3, r1
 8009590:	3334      	adds	r3, #52	@ 0x34
 8009592:	6819      	ldr	r1, [r3, #0]
 8009594:	78fa      	ldrb	r2, [r7, #3]
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	4613      	mov	r3, r2
 800959a:	011b      	lsls	r3, r3, #4
 800959c:	1a9b      	subs	r3, r3, r2
 800959e:	009b      	lsls	r3, r3, #2
 80095a0:	4403      	add	r3, r0
 80095a2:	3328      	adds	r3, #40	@ 0x28
 80095a4:	881b      	ldrh	r3, [r3, #0]
 80095a6:	440b      	add	r3, r1
 80095a8:	1e59      	subs	r1, r3, #1
 80095aa:	78fa      	ldrb	r2, [r7, #3]
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	4613      	mov	r3, r2
 80095b0:	011b      	lsls	r3, r3, #4
 80095b2:	1a9b      	subs	r3, r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	4403      	add	r3, r0
 80095b8:	3328      	adds	r3, #40	@ 0x28
 80095ba:	881b      	ldrh	r3, [r3, #0]
 80095bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80095c0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	f003 0301 	and.w	r3, r3, #1
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	f000 813f 	beq.w	800984c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80095ce:	78fa      	ldrb	r2, [r7, #3]
 80095d0:	6879      	ldr	r1, [r7, #4]
 80095d2:	4613      	mov	r3, r2
 80095d4:	011b      	lsls	r3, r3, #4
 80095d6:	1a9b      	subs	r3, r3, r2
 80095d8:	009b      	lsls	r3, r3, #2
 80095da:	440b      	add	r3, r1
 80095dc:	333d      	adds	r3, #61	@ 0x3d
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	78fa      	ldrb	r2, [r7, #3]
 80095e2:	f083 0301 	eor.w	r3, r3, #1
 80095e6:	b2d8      	uxtb	r0, r3
 80095e8:	6879      	ldr	r1, [r7, #4]
 80095ea:	4613      	mov	r3, r2
 80095ec:	011b      	lsls	r3, r3, #4
 80095ee:	1a9b      	subs	r3, r3, r2
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	440b      	add	r3, r1
 80095f4:	333d      	adds	r3, #61	@ 0x3d
 80095f6:	4602      	mov	r2, r0
 80095f8:	701a      	strb	r2, [r3, #0]
 80095fa:	e127      	b.n	800984c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80095fc:	78fa      	ldrb	r2, [r7, #3]
 80095fe:	6879      	ldr	r1, [r7, #4]
 8009600:	4613      	mov	r3, r2
 8009602:	011b      	lsls	r3, r3, #4
 8009604:	1a9b      	subs	r3, r3, r2
 8009606:	009b      	lsls	r3, r3, #2
 8009608:	440b      	add	r3, r1
 800960a:	334d      	adds	r3, #77	@ 0x4d
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	2b03      	cmp	r3, #3
 8009610:	d120      	bne.n	8009654 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009612:	78fa      	ldrb	r2, [r7, #3]
 8009614:	6879      	ldr	r1, [r7, #4]
 8009616:	4613      	mov	r3, r2
 8009618:	011b      	lsls	r3, r3, #4
 800961a:	1a9b      	subs	r3, r3, r2
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	440b      	add	r3, r1
 8009620:	334d      	adds	r3, #77	@ 0x4d
 8009622:	2202      	movs	r2, #2
 8009624:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009626:	78fa      	ldrb	r2, [r7, #3]
 8009628:	6879      	ldr	r1, [r7, #4]
 800962a:	4613      	mov	r3, r2
 800962c:	011b      	lsls	r3, r3, #4
 800962e:	1a9b      	subs	r3, r3, r2
 8009630:	009b      	lsls	r3, r3, #2
 8009632:	440b      	add	r3, r1
 8009634:	331b      	adds	r3, #27
 8009636:	781b      	ldrb	r3, [r3, #0]
 8009638:	2b01      	cmp	r3, #1
 800963a:	f040 8107 	bne.w	800984c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800963e:	78fa      	ldrb	r2, [r7, #3]
 8009640:	6879      	ldr	r1, [r7, #4]
 8009642:	4613      	mov	r3, r2
 8009644:	011b      	lsls	r3, r3, #4
 8009646:	1a9b      	subs	r3, r3, r2
 8009648:	009b      	lsls	r3, r3, #2
 800964a:	440b      	add	r3, r1
 800964c:	334c      	adds	r3, #76	@ 0x4c
 800964e:	2202      	movs	r2, #2
 8009650:	701a      	strb	r2, [r3, #0]
 8009652:	e0fb      	b.n	800984c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009654:	78fa      	ldrb	r2, [r7, #3]
 8009656:	6879      	ldr	r1, [r7, #4]
 8009658:	4613      	mov	r3, r2
 800965a:	011b      	lsls	r3, r3, #4
 800965c:	1a9b      	subs	r3, r3, r2
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	440b      	add	r3, r1
 8009662:	334d      	adds	r3, #77	@ 0x4d
 8009664:	781b      	ldrb	r3, [r3, #0]
 8009666:	2b04      	cmp	r3, #4
 8009668:	d13a      	bne.n	80096e0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800966a:	78fa      	ldrb	r2, [r7, #3]
 800966c:	6879      	ldr	r1, [r7, #4]
 800966e:	4613      	mov	r3, r2
 8009670:	011b      	lsls	r3, r3, #4
 8009672:	1a9b      	subs	r3, r3, r2
 8009674:	009b      	lsls	r3, r3, #2
 8009676:	440b      	add	r3, r1
 8009678:	334d      	adds	r3, #77	@ 0x4d
 800967a:	2202      	movs	r2, #2
 800967c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800967e:	78fa      	ldrb	r2, [r7, #3]
 8009680:	6879      	ldr	r1, [r7, #4]
 8009682:	4613      	mov	r3, r2
 8009684:	011b      	lsls	r3, r3, #4
 8009686:	1a9b      	subs	r3, r3, r2
 8009688:	009b      	lsls	r3, r3, #2
 800968a:	440b      	add	r3, r1
 800968c:	334c      	adds	r3, #76	@ 0x4c
 800968e:	2202      	movs	r2, #2
 8009690:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009692:	78fa      	ldrb	r2, [r7, #3]
 8009694:	6879      	ldr	r1, [r7, #4]
 8009696:	4613      	mov	r3, r2
 8009698:	011b      	lsls	r3, r3, #4
 800969a:	1a9b      	subs	r3, r3, r2
 800969c:	009b      	lsls	r3, r3, #2
 800969e:	440b      	add	r3, r1
 80096a0:	331b      	adds	r3, #27
 80096a2:	781b      	ldrb	r3, [r3, #0]
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	f040 80d1 	bne.w	800984c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80096aa:	78fa      	ldrb	r2, [r7, #3]
 80096ac:	6879      	ldr	r1, [r7, #4]
 80096ae:	4613      	mov	r3, r2
 80096b0:	011b      	lsls	r3, r3, #4
 80096b2:	1a9b      	subs	r3, r3, r2
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	440b      	add	r3, r1
 80096b8:	331b      	adds	r3, #27
 80096ba:	2200      	movs	r2, #0
 80096bc:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80096be:	78fb      	ldrb	r3, [r7, #3]
 80096c0:	015a      	lsls	r2, r3, #5
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	4413      	add	r3, r2
 80096c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	78fa      	ldrb	r2, [r7, #3]
 80096ce:	0151      	lsls	r1, r2, #5
 80096d0:	693a      	ldr	r2, [r7, #16]
 80096d2:	440a      	add	r2, r1
 80096d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80096d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096dc:	6053      	str	r3, [r2, #4]
 80096de:	e0b5      	b.n	800984c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80096e0:	78fa      	ldrb	r2, [r7, #3]
 80096e2:	6879      	ldr	r1, [r7, #4]
 80096e4:	4613      	mov	r3, r2
 80096e6:	011b      	lsls	r3, r3, #4
 80096e8:	1a9b      	subs	r3, r3, r2
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	440b      	add	r3, r1
 80096ee:	334d      	adds	r3, #77	@ 0x4d
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	2b05      	cmp	r3, #5
 80096f4:	d114      	bne.n	8009720 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80096f6:	78fa      	ldrb	r2, [r7, #3]
 80096f8:	6879      	ldr	r1, [r7, #4]
 80096fa:	4613      	mov	r3, r2
 80096fc:	011b      	lsls	r3, r3, #4
 80096fe:	1a9b      	subs	r3, r3, r2
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	440b      	add	r3, r1
 8009704:	334d      	adds	r3, #77	@ 0x4d
 8009706:	2202      	movs	r2, #2
 8009708:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800970a:	78fa      	ldrb	r2, [r7, #3]
 800970c:	6879      	ldr	r1, [r7, #4]
 800970e:	4613      	mov	r3, r2
 8009710:	011b      	lsls	r3, r3, #4
 8009712:	1a9b      	subs	r3, r3, r2
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	440b      	add	r3, r1
 8009718:	334c      	adds	r3, #76	@ 0x4c
 800971a:	2202      	movs	r2, #2
 800971c:	701a      	strb	r2, [r3, #0]
 800971e:	e095      	b.n	800984c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009720:	78fa      	ldrb	r2, [r7, #3]
 8009722:	6879      	ldr	r1, [r7, #4]
 8009724:	4613      	mov	r3, r2
 8009726:	011b      	lsls	r3, r3, #4
 8009728:	1a9b      	subs	r3, r3, r2
 800972a:	009b      	lsls	r3, r3, #2
 800972c:	440b      	add	r3, r1
 800972e:	334d      	adds	r3, #77	@ 0x4d
 8009730:	781b      	ldrb	r3, [r3, #0]
 8009732:	2b06      	cmp	r3, #6
 8009734:	d114      	bne.n	8009760 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009736:	78fa      	ldrb	r2, [r7, #3]
 8009738:	6879      	ldr	r1, [r7, #4]
 800973a:	4613      	mov	r3, r2
 800973c:	011b      	lsls	r3, r3, #4
 800973e:	1a9b      	subs	r3, r3, r2
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	440b      	add	r3, r1
 8009744:	334d      	adds	r3, #77	@ 0x4d
 8009746:	2202      	movs	r2, #2
 8009748:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800974a:	78fa      	ldrb	r2, [r7, #3]
 800974c:	6879      	ldr	r1, [r7, #4]
 800974e:	4613      	mov	r3, r2
 8009750:	011b      	lsls	r3, r3, #4
 8009752:	1a9b      	subs	r3, r3, r2
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	440b      	add	r3, r1
 8009758:	334c      	adds	r3, #76	@ 0x4c
 800975a:	2205      	movs	r2, #5
 800975c:	701a      	strb	r2, [r3, #0]
 800975e:	e075      	b.n	800984c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009760:	78fa      	ldrb	r2, [r7, #3]
 8009762:	6879      	ldr	r1, [r7, #4]
 8009764:	4613      	mov	r3, r2
 8009766:	011b      	lsls	r3, r3, #4
 8009768:	1a9b      	subs	r3, r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	440b      	add	r3, r1
 800976e:	334d      	adds	r3, #77	@ 0x4d
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	2b07      	cmp	r3, #7
 8009774:	d00a      	beq.n	800978c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009776:	78fa      	ldrb	r2, [r7, #3]
 8009778:	6879      	ldr	r1, [r7, #4]
 800977a:	4613      	mov	r3, r2
 800977c:	011b      	lsls	r3, r3, #4
 800977e:	1a9b      	subs	r3, r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	440b      	add	r3, r1
 8009784:	334d      	adds	r3, #77	@ 0x4d
 8009786:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009788:	2b09      	cmp	r3, #9
 800978a:	d170      	bne.n	800986e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800978c:	78fa      	ldrb	r2, [r7, #3]
 800978e:	6879      	ldr	r1, [r7, #4]
 8009790:	4613      	mov	r3, r2
 8009792:	011b      	lsls	r3, r3, #4
 8009794:	1a9b      	subs	r3, r3, r2
 8009796:	009b      	lsls	r3, r3, #2
 8009798:	440b      	add	r3, r1
 800979a:	334d      	adds	r3, #77	@ 0x4d
 800979c:	2202      	movs	r2, #2
 800979e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80097a0:	78fa      	ldrb	r2, [r7, #3]
 80097a2:	6879      	ldr	r1, [r7, #4]
 80097a4:	4613      	mov	r3, r2
 80097a6:	011b      	lsls	r3, r3, #4
 80097a8:	1a9b      	subs	r3, r3, r2
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	440b      	add	r3, r1
 80097ae:	3344      	adds	r3, #68	@ 0x44
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	1c59      	adds	r1, r3, #1
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	4613      	mov	r3, r2
 80097b8:	011b      	lsls	r3, r3, #4
 80097ba:	1a9b      	subs	r3, r3, r2
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	4403      	add	r3, r0
 80097c0:	3344      	adds	r3, #68	@ 0x44
 80097c2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80097c4:	78fa      	ldrb	r2, [r7, #3]
 80097c6:	6879      	ldr	r1, [r7, #4]
 80097c8:	4613      	mov	r3, r2
 80097ca:	011b      	lsls	r3, r3, #4
 80097cc:	1a9b      	subs	r3, r3, r2
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	440b      	add	r3, r1
 80097d2:	3344      	adds	r3, #68	@ 0x44
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2b02      	cmp	r3, #2
 80097d8:	d914      	bls.n	8009804 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80097da:	78fa      	ldrb	r2, [r7, #3]
 80097dc:	6879      	ldr	r1, [r7, #4]
 80097de:	4613      	mov	r3, r2
 80097e0:	011b      	lsls	r3, r3, #4
 80097e2:	1a9b      	subs	r3, r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	440b      	add	r3, r1
 80097e8:	3344      	adds	r3, #68	@ 0x44
 80097ea:	2200      	movs	r2, #0
 80097ec:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80097ee:	78fa      	ldrb	r2, [r7, #3]
 80097f0:	6879      	ldr	r1, [r7, #4]
 80097f2:	4613      	mov	r3, r2
 80097f4:	011b      	lsls	r3, r3, #4
 80097f6:	1a9b      	subs	r3, r3, r2
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	440b      	add	r3, r1
 80097fc:	334c      	adds	r3, #76	@ 0x4c
 80097fe:	2204      	movs	r2, #4
 8009800:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009802:	e022      	b.n	800984a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009804:	78fa      	ldrb	r2, [r7, #3]
 8009806:	6879      	ldr	r1, [r7, #4]
 8009808:	4613      	mov	r3, r2
 800980a:	011b      	lsls	r3, r3, #4
 800980c:	1a9b      	subs	r3, r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	440b      	add	r3, r1
 8009812:	334c      	adds	r3, #76	@ 0x4c
 8009814:	2202      	movs	r2, #2
 8009816:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009818:	78fb      	ldrb	r3, [r7, #3]
 800981a:	015a      	lsls	r2, r3, #5
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	4413      	add	r3, r2
 8009820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800982e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009836:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009838:	78fb      	ldrb	r3, [r7, #3]
 800983a:	015a      	lsls	r2, r3, #5
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	4413      	add	r3, r2
 8009840:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009844:	461a      	mov	r2, r3
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800984a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800984c:	78fa      	ldrb	r2, [r7, #3]
 800984e:	6879      	ldr	r1, [r7, #4]
 8009850:	4613      	mov	r3, r2
 8009852:	011b      	lsls	r3, r3, #4
 8009854:	1a9b      	subs	r3, r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	440b      	add	r3, r1
 800985a:	334c      	adds	r3, #76	@ 0x4c
 800985c:	781a      	ldrb	r2, [r3, #0]
 800985e:	78fb      	ldrb	r3, [r7, #3]
 8009860:	4619      	mov	r1, r3
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f00d fffa 	bl	801785c <HAL_HCD_HC_NotifyURBChange_Callback>
 8009868:	e002      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800986a:	bf00      	nop
 800986c:	e000      	b.n	8009870 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800986e:	bf00      	nop
  }
}
 8009870:	3718      	adds	r7, #24
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}

08009876 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009876:	b580      	push	{r7, lr}
 8009878:	b08a      	sub	sp, #40	@ 0x28
 800987a:	af00      	add	r7, sp, #0
 800987c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009886:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	6a1b      	ldr	r3, [r3, #32]
 800988e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	f003 030f 	and.w	r3, r3, #15
 8009896:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009898:	69fb      	ldr	r3, [r7, #28]
 800989a:	0c5b      	lsrs	r3, r3, #17
 800989c:	f003 030f 	and.w	r3, r3, #15
 80098a0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80098a2:	69fb      	ldr	r3, [r7, #28]
 80098a4:	091b      	lsrs	r3, r3, #4
 80098a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098aa:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	2b02      	cmp	r3, #2
 80098b0:	d004      	beq.n	80098bc <HCD_RXQLVL_IRQHandler+0x46>
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	2b05      	cmp	r3, #5
 80098b6:	f000 80b6 	beq.w	8009a26 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80098ba:	e0b7      	b.n	8009a2c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	f000 80b3 	beq.w	8009a2a <HCD_RXQLVL_IRQHandler+0x1b4>
 80098c4:	6879      	ldr	r1, [r7, #4]
 80098c6:	69ba      	ldr	r2, [r7, #24]
 80098c8:	4613      	mov	r3, r2
 80098ca:	011b      	lsls	r3, r3, #4
 80098cc:	1a9b      	subs	r3, r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	440b      	add	r3, r1
 80098d2:	332c      	adds	r3, #44	@ 0x2c
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f000 80a7 	beq.w	8009a2a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80098dc:	6879      	ldr	r1, [r7, #4]
 80098de:	69ba      	ldr	r2, [r7, #24]
 80098e0:	4613      	mov	r3, r2
 80098e2:	011b      	lsls	r3, r3, #4
 80098e4:	1a9b      	subs	r3, r3, r2
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	440b      	add	r3, r1
 80098ea:	3338      	adds	r3, #56	@ 0x38
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	693b      	ldr	r3, [r7, #16]
 80098f0:	18d1      	adds	r1, r2, r3
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	69ba      	ldr	r2, [r7, #24]
 80098f6:	4613      	mov	r3, r2
 80098f8:	011b      	lsls	r3, r3, #4
 80098fa:	1a9b      	subs	r3, r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	4403      	add	r3, r0
 8009900:	3334      	adds	r3, #52	@ 0x34
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4299      	cmp	r1, r3
 8009906:	f200 8083 	bhi.w	8009a10 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6818      	ldr	r0, [r3, #0]
 800990e:	6879      	ldr	r1, [r7, #4]
 8009910:	69ba      	ldr	r2, [r7, #24]
 8009912:	4613      	mov	r3, r2
 8009914:	011b      	lsls	r3, r3, #4
 8009916:	1a9b      	subs	r3, r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	440b      	add	r3, r1
 800991c:	332c      	adds	r3, #44	@ 0x2c
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	693a      	ldr	r2, [r7, #16]
 8009922:	b292      	uxth	r2, r2
 8009924:	4619      	mov	r1, r3
 8009926:	f007 feb7 	bl	8011698 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800992a:	6879      	ldr	r1, [r7, #4]
 800992c:	69ba      	ldr	r2, [r7, #24]
 800992e:	4613      	mov	r3, r2
 8009930:	011b      	lsls	r3, r3, #4
 8009932:	1a9b      	subs	r3, r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	440b      	add	r3, r1
 8009938:	332c      	adds	r3, #44	@ 0x2c
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	18d1      	adds	r1, r2, r3
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	69ba      	ldr	r2, [r7, #24]
 8009944:	4613      	mov	r3, r2
 8009946:	011b      	lsls	r3, r3, #4
 8009948:	1a9b      	subs	r3, r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	4403      	add	r3, r0
 800994e:	332c      	adds	r3, #44	@ 0x2c
 8009950:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009952:	6879      	ldr	r1, [r7, #4]
 8009954:	69ba      	ldr	r2, [r7, #24]
 8009956:	4613      	mov	r3, r2
 8009958:	011b      	lsls	r3, r3, #4
 800995a:	1a9b      	subs	r3, r3, r2
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	440b      	add	r3, r1
 8009960:	3338      	adds	r3, #56	@ 0x38
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	18d1      	adds	r1, r2, r3
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	69ba      	ldr	r2, [r7, #24]
 800996c:	4613      	mov	r3, r2
 800996e:	011b      	lsls	r3, r3, #4
 8009970:	1a9b      	subs	r3, r3, r2
 8009972:	009b      	lsls	r3, r3, #2
 8009974:	4403      	add	r3, r0
 8009976:	3338      	adds	r3, #56	@ 0x38
 8009978:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800997a:	69bb      	ldr	r3, [r7, #24]
 800997c:	015a      	lsls	r2, r3, #5
 800997e:	6a3b      	ldr	r3, [r7, #32]
 8009980:	4413      	add	r3, r2
 8009982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009986:	691b      	ldr	r3, [r3, #16]
 8009988:	0cdb      	lsrs	r3, r3, #19
 800998a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800998e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009990:	6879      	ldr	r1, [r7, #4]
 8009992:	69ba      	ldr	r2, [r7, #24]
 8009994:	4613      	mov	r3, r2
 8009996:	011b      	lsls	r3, r3, #4
 8009998:	1a9b      	subs	r3, r3, r2
 800999a:	009b      	lsls	r3, r3, #2
 800999c:	440b      	add	r3, r1
 800999e:	3328      	adds	r3, #40	@ 0x28
 80099a0:	881b      	ldrh	r3, [r3, #0]
 80099a2:	461a      	mov	r2, r3
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d13f      	bne.n	8009a2a <HCD_RXQLVL_IRQHandler+0x1b4>
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d03c      	beq.n	8009a2a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	6a3b      	ldr	r3, [r7, #32]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80099c6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80099ce:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80099d0:	69bb      	ldr	r3, [r7, #24]
 80099d2:	015a      	lsls	r2, r3, #5
 80099d4:	6a3b      	ldr	r3, [r7, #32]
 80099d6:	4413      	add	r3, r2
 80099d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099dc:	461a      	mov	r2, r3
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80099e2:	6879      	ldr	r1, [r7, #4]
 80099e4:	69ba      	ldr	r2, [r7, #24]
 80099e6:	4613      	mov	r3, r2
 80099e8:	011b      	lsls	r3, r3, #4
 80099ea:	1a9b      	subs	r3, r3, r2
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	440b      	add	r3, r1
 80099f0:	333c      	adds	r3, #60	@ 0x3c
 80099f2:	781b      	ldrb	r3, [r3, #0]
 80099f4:	f083 0301 	eor.w	r3, r3, #1
 80099f8:	b2d8      	uxtb	r0, r3
 80099fa:	6879      	ldr	r1, [r7, #4]
 80099fc:	69ba      	ldr	r2, [r7, #24]
 80099fe:	4613      	mov	r3, r2
 8009a00:	011b      	lsls	r3, r3, #4
 8009a02:	1a9b      	subs	r3, r3, r2
 8009a04:	009b      	lsls	r3, r3, #2
 8009a06:	440b      	add	r3, r1
 8009a08:	333c      	adds	r3, #60	@ 0x3c
 8009a0a:	4602      	mov	r2, r0
 8009a0c:	701a      	strb	r2, [r3, #0]
      break;
 8009a0e:	e00c      	b.n	8009a2a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009a10:	6879      	ldr	r1, [r7, #4]
 8009a12:	69ba      	ldr	r2, [r7, #24]
 8009a14:	4613      	mov	r3, r2
 8009a16:	011b      	lsls	r3, r3, #4
 8009a18:	1a9b      	subs	r3, r3, r2
 8009a1a:	009b      	lsls	r3, r3, #2
 8009a1c:	440b      	add	r3, r1
 8009a1e:	334c      	adds	r3, #76	@ 0x4c
 8009a20:	2204      	movs	r2, #4
 8009a22:	701a      	strb	r2, [r3, #0]
      break;
 8009a24:	e001      	b.n	8009a2a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009a26:	bf00      	nop
 8009a28:	e000      	b.n	8009a2c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009a2a:	bf00      	nop
  }
}
 8009a2c:	bf00      	nop
 8009a2e:	3728      	adds	r7, #40	@ 0x28
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}

08009a34 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b086      	sub	sp, #24
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009a60:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f003 0302 	and.w	r3, r3, #2
 8009a68:	2b02      	cmp	r3, #2
 8009a6a:	d10b      	bne.n	8009a84 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f003 0301 	and.w	r3, r3, #1
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d102      	bne.n	8009a7c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f00d fed4 	bl	8017824 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	f043 0302 	orr.w	r3, r3, #2
 8009a82:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f003 0308 	and.w	r3, r3, #8
 8009a8a:	2b08      	cmp	r3, #8
 8009a8c:	d132      	bne.n	8009af4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	f043 0308 	orr.w	r3, r3, #8
 8009a94:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	f003 0304 	and.w	r3, r3, #4
 8009a9c:	2b04      	cmp	r3, #4
 8009a9e:	d126      	bne.n	8009aee <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	7a5b      	ldrb	r3, [r3, #9]
 8009aa4:	2b02      	cmp	r3, #2
 8009aa6:	d113      	bne.n	8009ad0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009aae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009ab2:	d106      	bne.n	8009ac2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	2102      	movs	r1, #2
 8009aba:	4618      	mov	r0, r3
 8009abc:	f007 ff76 	bl	80119ac <USB_InitFSLSPClkSel>
 8009ac0:	e011      	b.n	8009ae6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2101      	movs	r1, #1
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f007 ff6f 	bl	80119ac <USB_InitFSLSPClkSel>
 8009ace:	e00a      	b.n	8009ae6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	79db      	ldrb	r3, [r3, #7]
 8009ad4:	2b01      	cmp	r3, #1
 8009ad6:	d106      	bne.n	8009ae6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ade:	461a      	mov	r2, r3
 8009ae0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009ae4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f00d feca 	bl	8017880 <HAL_HCD_PortEnabled_Callback>
 8009aec:	e002      	b.n	8009af4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f00d fed4 	bl	801789c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f003 0320 	and.w	r3, r3, #32
 8009afa:	2b20      	cmp	r3, #32
 8009afc:	d103      	bne.n	8009b06 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	f043 0320 	orr.w	r3, r3, #32
 8009b04:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	6013      	str	r3, [r2, #0]
}
 8009b12:	bf00      	nop
 8009b14:	3718      	adds	r7, #24
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
	...

08009b1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b082      	sub	sp, #8
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d101      	bne.n	8009b2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e08b      	b.n	8009c46 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d106      	bne.n	8009b48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f7f8 faba 	bl	80020bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2224      	movs	r2, #36	@ 0x24
 8009b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f022 0201 	bic.w	r2, r2, #1
 8009b5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	685a      	ldr	r2, [r3, #4]
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009b6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	689a      	ldr	r2, [r3, #8]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	68db      	ldr	r3, [r3, #12]
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	d107      	bne.n	8009b96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	689a      	ldr	r2, [r3, #8]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b92:	609a      	str	r2, [r3, #8]
 8009b94:	e006      	b.n	8009ba4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	689a      	ldr	r2, [r3, #8]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009ba2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	68db      	ldr	r3, [r3, #12]
 8009ba8:	2b02      	cmp	r3, #2
 8009baa:	d108      	bne.n	8009bbe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	685a      	ldr	r2, [r3, #4]
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009bba:	605a      	str	r2, [r3, #4]
 8009bbc:	e007      	b.n	8009bce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	685a      	ldr	r2, [r3, #4]
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009bcc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	6859      	ldr	r1, [r3, #4]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8009c50 <HAL_I2C_Init+0x134>)
 8009bda:	430b      	orrs	r3, r1
 8009bdc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	68da      	ldr	r2, [r3, #12]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009bec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	691a      	ldr	r2, [r3, #16]
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	695b      	ldr	r3, [r3, #20]
 8009bf6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	699b      	ldr	r3, [r3, #24]
 8009bfe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	430a      	orrs	r2, r1
 8009c06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	69d9      	ldr	r1, [r3, #28]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6a1a      	ldr	r2, [r3, #32]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	430a      	orrs	r2, r1
 8009c16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f042 0201 	orr.w	r2, r2, #1
 8009c26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2220      	movs	r2, #32
 8009c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009c44:	2300      	movs	r3, #0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3708      	adds	r7, #8
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
 8009c4e:	bf00      	nop
 8009c50:	02008000 	.word	0x02008000

08009c54 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b082      	sub	sp, #8
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d101      	bne.n	8009c66 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009c62:	2301      	movs	r3, #1
 8009c64:	e021      	b.n	8009caa <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2224      	movs	r2, #36	@ 0x24
 8009c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	681a      	ldr	r2, [r3, #0]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f022 0201 	bic.w	r2, r2, #1
 8009c7c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f7f8 fac4 	bl	800220c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2200      	movs	r2, #0
 8009c88:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2200      	movs	r2, #0
 8009c96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009ca8:	2300      	movs	r3, #0
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3708      	adds	r7, #8
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
	...

08009cb4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b088      	sub	sp, #32
 8009cb8:	af02      	add	r7, sp, #8
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	4608      	mov	r0, r1
 8009cbe:	4611      	mov	r1, r2
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	817b      	strh	r3, [r7, #10]
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	813b      	strh	r3, [r7, #8]
 8009cca:	4613      	mov	r3, r2
 8009ccc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	2b20      	cmp	r3, #32
 8009cd8:	f040 80f9 	bne.w	8009ece <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009cdc:	6a3b      	ldr	r3, [r7, #32]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d002      	beq.n	8009ce8 <HAL_I2C_Mem_Write+0x34>
 8009ce2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d105      	bne.n	8009cf4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	e0ed      	b.n	8009ed0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cfa:	2b01      	cmp	r3, #1
 8009cfc:	d101      	bne.n	8009d02 <HAL_I2C_Mem_Write+0x4e>
 8009cfe:	2302      	movs	r3, #2
 8009d00:	e0e6      	b.n	8009ed0 <HAL_I2C_Mem_Write+0x21c>
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2201      	movs	r2, #1
 8009d06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009d0a:	f7fb fc63 	bl	80055d4 <HAL_GetTick>
 8009d0e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	9300      	str	r3, [sp, #0]
 8009d14:	2319      	movs	r3, #25
 8009d16:	2201      	movs	r2, #1
 8009d18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009d1c:	68f8      	ldr	r0, [r7, #12]
 8009d1e:	f000 fad1 	bl	800a2c4 <I2C_WaitOnFlagUntilTimeout>
 8009d22:	4603      	mov	r3, r0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d001      	beq.n	8009d2c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	e0d1      	b.n	8009ed0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2221      	movs	r2, #33	@ 0x21
 8009d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	2240      	movs	r2, #64	@ 0x40
 8009d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	6a3a      	ldr	r2, [r7, #32]
 8009d46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009d4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	2200      	movs	r2, #0
 8009d52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009d54:	88f8      	ldrh	r0, [r7, #6]
 8009d56:	893a      	ldrh	r2, [r7, #8]
 8009d58:	8979      	ldrh	r1, [r7, #10]
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	9301      	str	r3, [sp, #4]
 8009d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d60:	9300      	str	r3, [sp, #0]
 8009d62:	4603      	mov	r3, r0
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f000 f9e1 	bl	800a12c <I2C_RequestMemoryWrite>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d005      	beq.n	8009d7c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2200      	movs	r2, #0
 8009d74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009d78:	2301      	movs	r3, #1
 8009d7a:	e0a9      	b.n	8009ed0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d80:	b29b      	uxth	r3, r3
 8009d82:	2bff      	cmp	r3, #255	@ 0xff
 8009d84:	d90e      	bls.n	8009da4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	22ff      	movs	r2, #255	@ 0xff
 8009d8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d90:	b2da      	uxtb	r2, r3
 8009d92:	8979      	ldrh	r1, [r7, #10]
 8009d94:	2300      	movs	r3, #0
 8009d96:	9300      	str	r3, [sp, #0]
 8009d98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d9c:	68f8      	ldr	r0, [r7, #12]
 8009d9e:	f000 fc55 	bl	800a64c <I2C_TransferConfig>
 8009da2:	e00f      	b.n	8009dc4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009da8:	b29a      	uxth	r2, r3
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009db2:	b2da      	uxtb	r2, r3
 8009db4:	8979      	ldrh	r1, [r7, #10]
 8009db6:	2300      	movs	r3, #0
 8009db8:	9300      	str	r3, [sp, #0]
 8009dba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009dbe:	68f8      	ldr	r0, [r7, #12]
 8009dc0:	f000 fc44 	bl	800a64c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009dc4:	697a      	ldr	r2, [r7, #20]
 8009dc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009dc8:	68f8      	ldr	r0, [r7, #12]
 8009dca:	f000 fad4 	bl	800a376 <I2C_WaitOnTXISFlagUntilTimeout>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d001      	beq.n	8009dd8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	e07b      	b.n	8009ed0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ddc:	781a      	ldrb	r2, [r3, #0]
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de8:	1c5a      	adds	r2, r3, #1
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	3b01      	subs	r3, #1
 8009df6:	b29a      	uxth	r2, r3
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e00:	3b01      	subs	r3, #1
 8009e02:	b29a      	uxth	r2, r3
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d034      	beq.n	8009e7c <HAL_I2C_Mem_Write+0x1c8>
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d130      	bne.n	8009e7c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	9300      	str	r3, [sp, #0]
 8009e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e20:	2200      	movs	r2, #0
 8009e22:	2180      	movs	r1, #128	@ 0x80
 8009e24:	68f8      	ldr	r0, [r7, #12]
 8009e26:	f000 fa4d 	bl	800a2c4 <I2C_WaitOnFlagUntilTimeout>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d001      	beq.n	8009e34 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009e30:	2301      	movs	r3, #1
 8009e32:	e04d      	b.n	8009ed0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e38:	b29b      	uxth	r3, r3
 8009e3a:	2bff      	cmp	r3, #255	@ 0xff
 8009e3c:	d90e      	bls.n	8009e5c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	22ff      	movs	r2, #255	@ 0xff
 8009e42:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e48:	b2da      	uxtb	r2, r3
 8009e4a:	8979      	ldrh	r1, [r7, #10]
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	9300      	str	r3, [sp, #0]
 8009e50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e54:	68f8      	ldr	r0, [r7, #12]
 8009e56:	f000 fbf9 	bl	800a64c <I2C_TransferConfig>
 8009e5a:	e00f      	b.n	8009e7c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e60:	b29a      	uxth	r2, r3
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e6a:	b2da      	uxtb	r2, r3
 8009e6c:	8979      	ldrh	r1, [r7, #10]
 8009e6e:	2300      	movs	r3, #0
 8009e70:	9300      	str	r3, [sp, #0]
 8009e72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e76:	68f8      	ldr	r0, [r7, #12]
 8009e78:	f000 fbe8 	bl	800a64c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d19e      	bne.n	8009dc4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009e86:	697a      	ldr	r2, [r7, #20]
 8009e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e8a:	68f8      	ldr	r0, [r7, #12]
 8009e8c:	f000 faba 	bl	800a404 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009e90:	4603      	mov	r3, r0
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d001      	beq.n	8009e9a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009e96:	2301      	movs	r3, #1
 8009e98:	e01a      	b.n	8009ed0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	2220      	movs	r2, #32
 8009ea0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	6859      	ldr	r1, [r3, #4]
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681a      	ldr	r2, [r3, #0]
 8009eac:	4b0a      	ldr	r3, [pc, #40]	@ (8009ed8 <HAL_I2C_Mem_Write+0x224>)
 8009eae:	400b      	ands	r3, r1
 8009eb0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2220      	movs	r2, #32
 8009eb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	e000      	b.n	8009ed0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009ece:	2302      	movs	r3, #2
  }
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	3718      	adds	r7, #24
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}
 8009ed8:	fe00e800 	.word	0xfe00e800

08009edc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b088      	sub	sp, #32
 8009ee0:	af02      	add	r7, sp, #8
 8009ee2:	60f8      	str	r0, [r7, #12]
 8009ee4:	4608      	mov	r0, r1
 8009ee6:	4611      	mov	r1, r2
 8009ee8:	461a      	mov	r2, r3
 8009eea:	4603      	mov	r3, r0
 8009eec:	817b      	strh	r3, [r7, #10]
 8009eee:	460b      	mov	r3, r1
 8009ef0:	813b      	strh	r3, [r7, #8]
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009efc:	b2db      	uxtb	r3, r3
 8009efe:	2b20      	cmp	r3, #32
 8009f00:	f040 80fd 	bne.w	800a0fe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f04:	6a3b      	ldr	r3, [r7, #32]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d002      	beq.n	8009f10 <HAL_I2C_Mem_Read+0x34>
 8009f0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d105      	bne.n	8009f1c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f16:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009f18:	2301      	movs	r3, #1
 8009f1a:	e0f1      	b.n	800a100 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f22:	2b01      	cmp	r3, #1
 8009f24:	d101      	bne.n	8009f2a <HAL_I2C_Mem_Read+0x4e>
 8009f26:	2302      	movs	r3, #2
 8009f28:	e0ea      	b.n	800a100 <HAL_I2C_Mem_Read+0x224>
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009f32:	f7fb fb4f 	bl	80055d4 <HAL_GetTick>
 8009f36:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009f38:	697b      	ldr	r3, [r7, #20]
 8009f3a:	9300      	str	r3, [sp, #0]
 8009f3c:	2319      	movs	r3, #25
 8009f3e:	2201      	movs	r2, #1
 8009f40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f000 f9bd 	bl	800a2c4 <I2C_WaitOnFlagUntilTimeout>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d001      	beq.n	8009f54 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009f50:	2301      	movs	r3, #1
 8009f52:	e0d5      	b.n	800a100 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	2222      	movs	r2, #34	@ 0x22
 8009f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2240      	movs	r2, #64	@ 0x40
 8009f60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	2200      	movs	r2, #0
 8009f68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	6a3a      	ldr	r2, [r7, #32]
 8009f6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009f74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009f7c:	88f8      	ldrh	r0, [r7, #6]
 8009f7e:	893a      	ldrh	r2, [r7, #8]
 8009f80:	8979      	ldrh	r1, [r7, #10]
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	9301      	str	r3, [sp, #4]
 8009f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f88:	9300      	str	r3, [sp, #0]
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	68f8      	ldr	r0, [r7, #12]
 8009f8e:	f000 f921 	bl	800a1d4 <I2C_RequestMemoryRead>
 8009f92:	4603      	mov	r3, r0
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d005      	beq.n	8009fa4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	e0ad      	b.n	800a100 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	2bff      	cmp	r3, #255	@ 0xff
 8009fac:	d90e      	bls.n	8009fcc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fb8:	b2da      	uxtb	r2, r3
 8009fba:	8979      	ldrh	r1, [r7, #10]
 8009fbc:	4b52      	ldr	r3, [pc, #328]	@ (800a108 <HAL_I2C_Mem_Read+0x22c>)
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009fc4:	68f8      	ldr	r0, [r7, #12]
 8009fc6:	f000 fb41 	bl	800a64c <I2C_TransferConfig>
 8009fca:	e00f      	b.n	8009fec <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fd0:	b29a      	uxth	r2, r3
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fda:	b2da      	uxtb	r2, r3
 8009fdc:	8979      	ldrh	r1, [r7, #10]
 8009fde:	4b4a      	ldr	r3, [pc, #296]	@ (800a108 <HAL_I2C_Mem_Read+0x22c>)
 8009fe0:	9300      	str	r3, [sp, #0]
 8009fe2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009fe6:	68f8      	ldr	r0, [r7, #12]
 8009fe8:	f000 fb30 	bl	800a64c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009fec:	697b      	ldr	r3, [r7, #20]
 8009fee:	9300      	str	r3, [sp, #0]
 8009ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	2104      	movs	r1, #4
 8009ff6:	68f8      	ldr	r0, [r7, #12]
 8009ff8:	f000 f964 	bl	800a2c4 <I2C_WaitOnFlagUntilTimeout>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d001      	beq.n	800a006 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	e07c      	b.n	800a100 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a010:	b2d2      	uxtb	r2, r2
 800a012:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a018:	1c5a      	adds	r2, r3, #1
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a022:	3b01      	subs	r3, #1
 800a024:	b29a      	uxth	r2, r3
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a02e:	b29b      	uxth	r3, r3
 800a030:	3b01      	subs	r3, #1
 800a032:	b29a      	uxth	r2, r3
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a03c:	b29b      	uxth	r3, r3
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d034      	beq.n	800a0ac <HAL_I2C_Mem_Read+0x1d0>
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a046:	2b00      	cmp	r3, #0
 800a048:	d130      	bne.n	800a0ac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	9300      	str	r3, [sp, #0]
 800a04e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a050:	2200      	movs	r2, #0
 800a052:	2180      	movs	r1, #128	@ 0x80
 800a054:	68f8      	ldr	r0, [r7, #12]
 800a056:	f000 f935 	bl	800a2c4 <I2C_WaitOnFlagUntilTimeout>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d001      	beq.n	800a064 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	e04d      	b.n	800a100 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a068:	b29b      	uxth	r3, r3
 800a06a:	2bff      	cmp	r3, #255	@ 0xff
 800a06c:	d90e      	bls.n	800a08c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	2201      	movs	r2, #1
 800a072:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a078:	b2da      	uxtb	r2, r3
 800a07a:	8979      	ldrh	r1, [r7, #10]
 800a07c:	2300      	movs	r3, #0
 800a07e:	9300      	str	r3, [sp, #0]
 800a080:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a084:	68f8      	ldr	r0, [r7, #12]
 800a086:	f000 fae1 	bl	800a64c <I2C_TransferConfig>
 800a08a:	e00f      	b.n	800a0ac <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a090:	b29a      	uxth	r2, r3
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a09a:	b2da      	uxtb	r2, r3
 800a09c:	8979      	ldrh	r1, [r7, #10]
 800a09e:	2300      	movs	r3, #0
 800a0a0:	9300      	str	r3, [sp, #0]
 800a0a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a0a6:	68f8      	ldr	r0, [r7, #12]
 800a0a8:	f000 fad0 	bl	800a64c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0b0:	b29b      	uxth	r3, r3
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d19a      	bne.n	8009fec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a0b6:	697a      	ldr	r2, [r7, #20]
 800a0b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0ba:	68f8      	ldr	r0, [r7, #12]
 800a0bc:	f000 f9a2 	bl	800a404 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d001      	beq.n	800a0ca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	e01a      	b.n	800a100 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	2220      	movs	r2, #32
 800a0d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	6859      	ldr	r1, [r3, #4]
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681a      	ldr	r2, [r3, #0]
 800a0dc:	4b0b      	ldr	r3, [pc, #44]	@ (800a10c <HAL_I2C_Mem_Read+0x230>)
 800a0de:	400b      	ands	r3, r1
 800a0e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2220      	movs	r2, #32
 800a0e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	e000      	b.n	800a100 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800a0fe:	2302      	movs	r3, #2
  }
}
 800a100:	4618      	mov	r0, r3
 800a102:	3718      	adds	r7, #24
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}
 800a108:	80002400 	.word	0x80002400
 800a10c:	fe00e800 	.word	0xfe00e800

0800a110 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a11e:	b2db      	uxtb	r3, r3
}
 800a120:	4618      	mov	r0, r3
 800a122:	370c      	adds	r7, #12
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr

0800a12c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b086      	sub	sp, #24
 800a130:	af02      	add	r7, sp, #8
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	4608      	mov	r0, r1
 800a136:	4611      	mov	r1, r2
 800a138:	461a      	mov	r2, r3
 800a13a:	4603      	mov	r3, r0
 800a13c:	817b      	strh	r3, [r7, #10]
 800a13e:	460b      	mov	r3, r1
 800a140:	813b      	strh	r3, [r7, #8]
 800a142:	4613      	mov	r3, r2
 800a144:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a146:	88fb      	ldrh	r3, [r7, #6]
 800a148:	b2da      	uxtb	r2, r3
 800a14a:	8979      	ldrh	r1, [r7, #10]
 800a14c:	4b20      	ldr	r3, [pc, #128]	@ (800a1d0 <I2C_RequestMemoryWrite+0xa4>)
 800a14e:	9300      	str	r3, [sp, #0]
 800a150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a154:	68f8      	ldr	r0, [r7, #12]
 800a156:	f000 fa79 	bl	800a64c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a15a:	69fa      	ldr	r2, [r7, #28]
 800a15c:	69b9      	ldr	r1, [r7, #24]
 800a15e:	68f8      	ldr	r0, [r7, #12]
 800a160:	f000 f909 	bl	800a376 <I2C_WaitOnTXISFlagUntilTimeout>
 800a164:	4603      	mov	r3, r0
 800a166:	2b00      	cmp	r3, #0
 800a168:	d001      	beq.n	800a16e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	e02c      	b.n	800a1c8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a16e:	88fb      	ldrh	r3, [r7, #6]
 800a170:	2b01      	cmp	r3, #1
 800a172:	d105      	bne.n	800a180 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a174:	893b      	ldrh	r3, [r7, #8]
 800a176:	b2da      	uxtb	r2, r3
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a17e:	e015      	b.n	800a1ac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a180:	893b      	ldrh	r3, [r7, #8]
 800a182:	0a1b      	lsrs	r3, r3, #8
 800a184:	b29b      	uxth	r3, r3
 800a186:	b2da      	uxtb	r2, r3
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a18e:	69fa      	ldr	r2, [r7, #28]
 800a190:	69b9      	ldr	r1, [r7, #24]
 800a192:	68f8      	ldr	r0, [r7, #12]
 800a194:	f000 f8ef 	bl	800a376 <I2C_WaitOnTXISFlagUntilTimeout>
 800a198:	4603      	mov	r3, r0
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d001      	beq.n	800a1a2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a19e:	2301      	movs	r3, #1
 800a1a0:	e012      	b.n	800a1c8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a1a2:	893b      	ldrh	r3, [r7, #8]
 800a1a4:	b2da      	uxtb	r2, r3
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a1ac:	69fb      	ldr	r3, [r7, #28]
 800a1ae:	9300      	str	r3, [sp, #0]
 800a1b0:	69bb      	ldr	r3, [r7, #24]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	2180      	movs	r1, #128	@ 0x80
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	f000 f884 	bl	800a2c4 <I2C_WaitOnFlagUntilTimeout>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d001      	beq.n	800a1c6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	e000      	b.n	800a1c8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a1c6:	2300      	movs	r3, #0
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3710      	adds	r7, #16
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}
 800a1d0:	80002000 	.word	0x80002000

0800a1d4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b086      	sub	sp, #24
 800a1d8:	af02      	add	r7, sp, #8
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	4608      	mov	r0, r1
 800a1de:	4611      	mov	r1, r2
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	817b      	strh	r3, [r7, #10]
 800a1e6:	460b      	mov	r3, r1
 800a1e8:	813b      	strh	r3, [r7, #8]
 800a1ea:	4613      	mov	r3, r2
 800a1ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a1ee:	88fb      	ldrh	r3, [r7, #6]
 800a1f0:	b2da      	uxtb	r2, r3
 800a1f2:	8979      	ldrh	r1, [r7, #10]
 800a1f4:	4b20      	ldr	r3, [pc, #128]	@ (800a278 <I2C_RequestMemoryRead+0xa4>)
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	68f8      	ldr	r0, [r7, #12]
 800a1fc:	f000 fa26 	bl	800a64c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a200:	69fa      	ldr	r2, [r7, #28]
 800a202:	69b9      	ldr	r1, [r7, #24]
 800a204:	68f8      	ldr	r0, [r7, #12]
 800a206:	f000 f8b6 	bl	800a376 <I2C_WaitOnTXISFlagUntilTimeout>
 800a20a:	4603      	mov	r3, r0
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d001      	beq.n	800a214 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a210:	2301      	movs	r3, #1
 800a212:	e02c      	b.n	800a26e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a214:	88fb      	ldrh	r3, [r7, #6]
 800a216:	2b01      	cmp	r3, #1
 800a218:	d105      	bne.n	800a226 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a21a:	893b      	ldrh	r3, [r7, #8]
 800a21c:	b2da      	uxtb	r2, r3
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	629a      	str	r2, [r3, #40]	@ 0x28
 800a224:	e015      	b.n	800a252 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a226:	893b      	ldrh	r3, [r7, #8]
 800a228:	0a1b      	lsrs	r3, r3, #8
 800a22a:	b29b      	uxth	r3, r3
 800a22c:	b2da      	uxtb	r2, r3
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a234:	69fa      	ldr	r2, [r7, #28]
 800a236:	69b9      	ldr	r1, [r7, #24]
 800a238:	68f8      	ldr	r0, [r7, #12]
 800a23a:	f000 f89c 	bl	800a376 <I2C_WaitOnTXISFlagUntilTimeout>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d001      	beq.n	800a248 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a244:	2301      	movs	r3, #1
 800a246:	e012      	b.n	800a26e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a248:	893b      	ldrh	r3, [r7, #8]
 800a24a:	b2da      	uxtb	r2, r3
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a252:	69fb      	ldr	r3, [r7, #28]
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	2200      	movs	r2, #0
 800a25a:	2140      	movs	r1, #64	@ 0x40
 800a25c:	68f8      	ldr	r0, [r7, #12]
 800a25e:	f000 f831 	bl	800a2c4 <I2C_WaitOnFlagUntilTimeout>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d001      	beq.n	800a26c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a268:	2301      	movs	r3, #1
 800a26a:	e000      	b.n	800a26e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a26c:	2300      	movs	r3, #0
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3710      	adds	r7, #16
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}
 800a276:	bf00      	nop
 800a278:	80002000 	.word	0x80002000

0800a27c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b083      	sub	sp, #12
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	699b      	ldr	r3, [r3, #24]
 800a28a:	f003 0302 	and.w	r3, r3, #2
 800a28e:	2b02      	cmp	r3, #2
 800a290:	d103      	bne.n	800a29a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	2200      	movs	r2, #0
 800a298:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	699b      	ldr	r3, [r3, #24]
 800a2a0:	f003 0301 	and.w	r3, r3, #1
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d007      	beq.n	800a2b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	699a      	ldr	r2, [r3, #24]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f042 0201 	orr.w	r2, r2, #1
 800a2b6:	619a      	str	r2, [r3, #24]
  }
}
 800a2b8:	bf00      	nop
 800a2ba:	370c      	adds	r7, #12
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr

0800a2c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b084      	sub	sp, #16
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	60f8      	str	r0, [r7, #12]
 800a2cc:	60b9      	str	r1, [r7, #8]
 800a2ce:	603b      	str	r3, [r7, #0]
 800a2d0:	4613      	mov	r3, r2
 800a2d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a2d4:	e03b      	b.n	800a34e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a2d6:	69ba      	ldr	r2, [r7, #24]
 800a2d8:	6839      	ldr	r1, [r7, #0]
 800a2da:	68f8      	ldr	r0, [r7, #12]
 800a2dc:	f000 f8d6 	bl	800a48c <I2C_IsErrorOccurred>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d001      	beq.n	800a2ea <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	e041      	b.n	800a36e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2f0:	d02d      	beq.n	800a34e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2f2:	f7fb f96f 	bl	80055d4 <HAL_GetTick>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	69bb      	ldr	r3, [r7, #24]
 800a2fa:	1ad3      	subs	r3, r2, r3
 800a2fc:	683a      	ldr	r2, [r7, #0]
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d302      	bcc.n	800a308 <I2C_WaitOnFlagUntilTimeout+0x44>
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d122      	bne.n	800a34e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	699a      	ldr	r2, [r3, #24]
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	4013      	ands	r3, r2
 800a312:	68ba      	ldr	r2, [r7, #8]
 800a314:	429a      	cmp	r2, r3
 800a316:	bf0c      	ite	eq
 800a318:	2301      	moveq	r3, #1
 800a31a:	2300      	movne	r3, #0
 800a31c:	b2db      	uxtb	r3, r3
 800a31e:	461a      	mov	r2, r3
 800a320:	79fb      	ldrb	r3, [r7, #7]
 800a322:	429a      	cmp	r2, r3
 800a324:	d113      	bne.n	800a34e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a32a:	f043 0220 	orr.w	r2, r3, #32
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	2220      	movs	r2, #32
 800a336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2200      	movs	r2, #0
 800a33e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2200      	movs	r2, #0
 800a346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
 800a34c:	e00f      	b.n	800a36e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	699a      	ldr	r2, [r3, #24]
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	4013      	ands	r3, r2
 800a358:	68ba      	ldr	r2, [r7, #8]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	bf0c      	ite	eq
 800a35e:	2301      	moveq	r3, #1
 800a360:	2300      	movne	r3, #0
 800a362:	b2db      	uxtb	r3, r3
 800a364:	461a      	mov	r2, r3
 800a366:	79fb      	ldrb	r3, [r7, #7]
 800a368:	429a      	cmp	r2, r3
 800a36a:	d0b4      	beq.n	800a2d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}

0800a376 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a376:	b580      	push	{r7, lr}
 800a378:	b084      	sub	sp, #16
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	60f8      	str	r0, [r7, #12]
 800a37e:	60b9      	str	r1, [r7, #8]
 800a380:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a382:	e033      	b.n	800a3ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a384:	687a      	ldr	r2, [r7, #4]
 800a386:	68b9      	ldr	r1, [r7, #8]
 800a388:	68f8      	ldr	r0, [r7, #12]
 800a38a:	f000 f87f 	bl	800a48c <I2C_IsErrorOccurred>
 800a38e:	4603      	mov	r3, r0
 800a390:	2b00      	cmp	r3, #0
 800a392:	d001      	beq.n	800a398 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a394:	2301      	movs	r3, #1
 800a396:	e031      	b.n	800a3fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a39e:	d025      	beq.n	800a3ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3a0:	f7fb f918 	bl	80055d4 <HAL_GetTick>
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	1ad3      	subs	r3, r2, r3
 800a3aa:	68ba      	ldr	r2, [r7, #8]
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d302      	bcc.n	800a3b6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d11a      	bne.n	800a3ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	699b      	ldr	r3, [r3, #24]
 800a3bc:	f003 0302 	and.w	r3, r3, #2
 800a3c0:	2b02      	cmp	r3, #2
 800a3c2:	d013      	beq.n	800a3ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3c8:	f043 0220 	orr.w	r2, r3, #32
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2220      	movs	r2, #32
 800a3d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	e007      	b.n	800a3fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	699b      	ldr	r3, [r3, #24]
 800a3f2:	f003 0302 	and.w	r3, r3, #2
 800a3f6:	2b02      	cmp	r3, #2
 800a3f8:	d1c4      	bne.n	800a384 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a3fa:	2300      	movs	r3, #0
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b084      	sub	sp, #16
 800a408:	af00      	add	r7, sp, #0
 800a40a:	60f8      	str	r0, [r7, #12]
 800a40c:	60b9      	str	r1, [r7, #8]
 800a40e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a410:	e02f      	b.n	800a472 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	68b9      	ldr	r1, [r7, #8]
 800a416:	68f8      	ldr	r0, [r7, #12]
 800a418:	f000 f838 	bl	800a48c <I2C_IsErrorOccurred>
 800a41c:	4603      	mov	r3, r0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d001      	beq.n	800a426 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a422:	2301      	movs	r3, #1
 800a424:	e02d      	b.n	800a482 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a426:	f7fb f8d5 	bl	80055d4 <HAL_GetTick>
 800a42a:	4602      	mov	r2, r0
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	1ad3      	subs	r3, r2, r3
 800a430:	68ba      	ldr	r2, [r7, #8]
 800a432:	429a      	cmp	r2, r3
 800a434:	d302      	bcc.n	800a43c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d11a      	bne.n	800a472 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	699b      	ldr	r3, [r3, #24]
 800a442:	f003 0320 	and.w	r3, r3, #32
 800a446:	2b20      	cmp	r3, #32
 800a448:	d013      	beq.n	800a472 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a44e:	f043 0220 	orr.w	r2, r3, #32
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	2220      	movs	r2, #32
 800a45a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2200      	movs	r2, #0
 800a462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2200      	movs	r2, #0
 800a46a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	e007      	b.n	800a482 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	699b      	ldr	r3, [r3, #24]
 800a478:	f003 0320 	and.w	r3, r3, #32
 800a47c:	2b20      	cmp	r3, #32
 800a47e:	d1c8      	bne.n	800a412 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a480:	2300      	movs	r3, #0
}
 800a482:	4618      	mov	r0, r3
 800a484:	3710      	adds	r7, #16
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
	...

0800a48c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b08a      	sub	sp, #40	@ 0x28
 800a490:	af00      	add	r7, sp, #0
 800a492:	60f8      	str	r0, [r7, #12]
 800a494:	60b9      	str	r1, [r7, #8]
 800a496:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a498:	2300      	movs	r3, #0
 800a49a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	699b      	ldr	r3, [r3, #24]
 800a4a4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a4ae:	69bb      	ldr	r3, [r7, #24]
 800a4b0:	f003 0310 	and.w	r3, r3, #16
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d068      	beq.n	800a58a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	2210      	movs	r2, #16
 800a4be:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a4c0:	e049      	b.n	800a556 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4c8:	d045      	beq.n	800a556 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a4ca:	f7fb f883 	bl	80055d4 <HAL_GetTick>
 800a4ce:	4602      	mov	r2, r0
 800a4d0:	69fb      	ldr	r3, [r7, #28]
 800a4d2:	1ad3      	subs	r3, r2, r3
 800a4d4:	68ba      	ldr	r2, [r7, #8]
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d302      	bcc.n	800a4e0 <I2C_IsErrorOccurred+0x54>
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d13a      	bne.n	800a556 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a4ea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a4f2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	699b      	ldr	r3, [r3, #24]
 800a4fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a502:	d121      	bne.n	800a548 <I2C_IsErrorOccurred+0xbc>
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a50a:	d01d      	beq.n	800a548 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a50c:	7cfb      	ldrb	r3, [r7, #19]
 800a50e:	2b20      	cmp	r3, #32
 800a510:	d01a      	beq.n	800a548 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	685a      	ldr	r2, [r3, #4]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a520:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a522:	f7fb f857 	bl	80055d4 <HAL_GetTick>
 800a526:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a528:	e00e      	b.n	800a548 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a52a:	f7fb f853 	bl	80055d4 <HAL_GetTick>
 800a52e:	4602      	mov	r2, r0
 800a530:	69fb      	ldr	r3, [r7, #28]
 800a532:	1ad3      	subs	r3, r2, r3
 800a534:	2b19      	cmp	r3, #25
 800a536:	d907      	bls.n	800a548 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a538:	6a3b      	ldr	r3, [r7, #32]
 800a53a:	f043 0320 	orr.w	r3, r3, #32
 800a53e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a540:	2301      	movs	r3, #1
 800a542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a546:	e006      	b.n	800a556 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	699b      	ldr	r3, [r3, #24]
 800a54e:	f003 0320 	and.w	r3, r3, #32
 800a552:	2b20      	cmp	r3, #32
 800a554:	d1e9      	bne.n	800a52a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	699b      	ldr	r3, [r3, #24]
 800a55c:	f003 0320 	and.w	r3, r3, #32
 800a560:	2b20      	cmp	r3, #32
 800a562:	d003      	beq.n	800a56c <I2C_IsErrorOccurred+0xe0>
 800a564:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d0aa      	beq.n	800a4c2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a56c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a570:	2b00      	cmp	r3, #0
 800a572:	d103      	bne.n	800a57c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	2220      	movs	r2, #32
 800a57a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a57c:	6a3b      	ldr	r3, [r7, #32]
 800a57e:	f043 0304 	orr.w	r3, r3, #4
 800a582:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a584:	2301      	movs	r3, #1
 800a586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	699b      	ldr	r3, [r3, #24]
 800a590:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a592:	69bb      	ldr	r3, [r7, #24]
 800a594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d00b      	beq.n	800a5b4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a59c:	6a3b      	ldr	r3, [r7, #32]
 800a59e:	f043 0301 	orr.w	r3, r3, #1
 800a5a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a5ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a5b4:	69bb      	ldr	r3, [r7, #24]
 800a5b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d00b      	beq.n	800a5d6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a5be:	6a3b      	ldr	r3, [r7, #32]
 800a5c0:	f043 0308 	orr.w	r3, r3, #8
 800a5c4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a5ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a5d6:	69bb      	ldr	r3, [r7, #24]
 800a5d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d00b      	beq.n	800a5f8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a5e0:	6a3b      	ldr	r3, [r7, #32]
 800a5e2:	f043 0302 	orr.w	r3, r3, #2
 800a5e6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a5f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a5f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d01c      	beq.n	800a63a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a600:	68f8      	ldr	r0, [r7, #12]
 800a602:	f7ff fe3b 	bl	800a27c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	6859      	ldr	r1, [r3, #4]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	681a      	ldr	r2, [r3, #0]
 800a610:	4b0d      	ldr	r3, [pc, #52]	@ (800a648 <I2C_IsErrorOccurred+0x1bc>)
 800a612:	400b      	ands	r3, r1
 800a614:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a61a:	6a3b      	ldr	r3, [r7, #32]
 800a61c:	431a      	orrs	r2, r3
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2220      	movs	r2, #32
 800a626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	2200      	movs	r2, #0
 800a62e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	2200      	movs	r2, #0
 800a636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a63a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a63e:	4618      	mov	r0, r3
 800a640:	3728      	adds	r7, #40	@ 0x28
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}
 800a646:	bf00      	nop
 800a648:	fe00e800 	.word	0xfe00e800

0800a64c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b087      	sub	sp, #28
 800a650:	af00      	add	r7, sp, #0
 800a652:	60f8      	str	r0, [r7, #12]
 800a654:	607b      	str	r3, [r7, #4]
 800a656:	460b      	mov	r3, r1
 800a658:	817b      	strh	r3, [r7, #10]
 800a65a:	4613      	mov	r3, r2
 800a65c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a65e:	897b      	ldrh	r3, [r7, #10]
 800a660:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a664:	7a7b      	ldrb	r3, [r7, #9]
 800a666:	041b      	lsls	r3, r3, #16
 800a668:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a66c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a672:	6a3b      	ldr	r3, [r7, #32]
 800a674:	4313      	orrs	r3, r2
 800a676:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a67a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	685a      	ldr	r2, [r3, #4]
 800a682:	6a3b      	ldr	r3, [r7, #32]
 800a684:	0d5b      	lsrs	r3, r3, #21
 800a686:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a68a:	4b08      	ldr	r3, [pc, #32]	@ (800a6ac <I2C_TransferConfig+0x60>)
 800a68c:	430b      	orrs	r3, r1
 800a68e:	43db      	mvns	r3, r3
 800a690:	ea02 0103 	and.w	r1, r2, r3
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	697a      	ldr	r2, [r7, #20]
 800a69a:	430a      	orrs	r2, r1
 800a69c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a69e:	bf00      	nop
 800a6a0:	371c      	adds	r7, #28
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop
 800a6ac:	03ff63ff 	.word	0x03ff63ff

0800a6b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b083      	sub	sp, #12
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	2b20      	cmp	r3, #32
 800a6c4:	d138      	bne.n	800a738 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a6cc:	2b01      	cmp	r3, #1
 800a6ce:	d101      	bne.n	800a6d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a6d0:	2302      	movs	r3, #2
 800a6d2:	e032      	b.n	800a73a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2224      	movs	r2, #36	@ 0x24
 800a6e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	681a      	ldr	r2, [r3, #0]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f022 0201 	bic.w	r2, r2, #1
 800a6f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a702:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	6819      	ldr	r1, [r3, #0]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	683a      	ldr	r2, [r7, #0]
 800a710:	430a      	orrs	r2, r1
 800a712:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f042 0201 	orr.w	r2, r2, #1
 800a722:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2220      	movs	r2, #32
 800a728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2200      	movs	r2, #0
 800a730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a734:	2300      	movs	r3, #0
 800a736:	e000      	b.n	800a73a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a738:	2302      	movs	r3, #2
  }
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	370c      	adds	r7, #12
 800a73e:	46bd      	mov	sp, r7
 800a740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a744:	4770      	bx	lr

0800a746 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a746:	b480      	push	{r7}
 800a748:	b085      	sub	sp, #20
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	6078      	str	r0, [r7, #4]
 800a74e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a756:	b2db      	uxtb	r3, r3
 800a758:	2b20      	cmp	r3, #32
 800a75a:	d139      	bne.n	800a7d0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a762:	2b01      	cmp	r3, #1
 800a764:	d101      	bne.n	800a76a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a766:	2302      	movs	r3, #2
 800a768:	e033      	b.n	800a7d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2201      	movs	r2, #1
 800a76e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2224      	movs	r2, #36	@ 0x24
 800a776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	681a      	ldr	r2, [r3, #0]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f022 0201 	bic.w	r2, r2, #1
 800a788:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a798:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	021b      	lsls	r3, r3, #8
 800a79e:	68fa      	ldr	r2, [r7, #12]
 800a7a0:	4313      	orrs	r3, r2
 800a7a2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	68fa      	ldr	r2, [r7, #12]
 800a7aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f042 0201 	orr.w	r2, r2, #1
 800a7ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2220      	movs	r2, #32
 800a7c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	e000      	b.n	800a7d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a7d0:	2302      	movs	r3, #2
  }
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3714      	adds	r7, #20
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7dc:	4770      	bx	lr

0800a7de <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800a7de:	b580      	push	{r7, lr}
 800a7e0:	b084      	sub	sp, #16
 800a7e2:	af00      	add	r7, sp, #0
 800a7e4:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d101      	bne.n	800a7f0 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	e08f      	b.n	800a910 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a7f6:	b2db      	uxtb	r3, r3
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d106      	bne.n	800a80a <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2200      	movs	r2, #0
 800a800:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f7f7 fd3d 	bl	8002284 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2202      	movs	r2, #2
 800a80e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	699a      	ldr	r2, [r3, #24]
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800a820:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	6999      	ldr	r1, [r3, #24]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	685a      	ldr	r2, [r3, #4]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a836:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	691b      	ldr	r3, [r3, #16]
 800a83c:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	430a      	orrs	r2, r1
 800a844:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	695b      	ldr	r3, [r3, #20]
 800a84a:	041b      	lsls	r3, r3, #16
 800a84c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6999      	ldr	r1, [r3, #24]
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	68fa      	ldr	r2, [r7, #12]
 800a858:	430a      	orrs	r2, r1
 800a85a:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	69db      	ldr	r3, [r3, #28]
 800a860:	041b      	lsls	r3, r3, #16
 800a862:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	6a19      	ldr	r1, [r3, #32]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68fa      	ldr	r2, [r7, #12]
 800a86e:	430a      	orrs	r2, r1
 800a870:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a876:	041b      	lsls	r3, r3, #16
 800a878:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	68fa      	ldr	r2, [r7, #12]
 800a884:	430a      	orrs	r2, r1
 800a886:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a88c:	041b      	lsls	r3, r3, #16
 800a88e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	68fa      	ldr	r2, [r7, #12]
 800a89a:	430a      	orrs	r2, r1
 800a89c:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a8a4:	021b      	lsls	r3, r3, #8
 800a8a6:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a8ae:	041b      	lsls	r3, r3, #16
 800a8b0:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800a8c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a8c8:	68ba      	ldr	r2, [r7, #8]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	687a      	ldr	r2, [r7, #4]
 800a8d0:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800a8d4:	431a      	orrs	r2, r3
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	430a      	orrs	r2, r1
 800a8dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f042 0206 	orr.w	r2, r2, #6
 800a8ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	699a      	ldr	r2, [r3, #24]
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f042 0201 	orr.w	r2, r2, #1
 800a8fc:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2200      	movs	r2, #0
 800a902:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2201      	movs	r2, #1
 800a90a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a90e:	2300      	movs	r3, #0
}
 800a910:	4618      	mov	r0, r3
 800a912:	3710      	adds	r7, #16
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b084      	sub	sp, #16
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a926:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a92e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f003 0304 	and.w	r3, r3, #4
 800a936:	2b00      	cmp	r3, #0
 800a938:	d023      	beq.n	800a982 <HAL_LTDC_IRQHandler+0x6a>
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	f003 0304 	and.w	r3, r3, #4
 800a940:	2b00      	cmp	r3, #0
 800a942:	d01e      	beq.n	800a982 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f022 0204 	bic.w	r2, r2, #4
 800a952:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	2204      	movs	r2, #4
 800a95a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a962:	f043 0201 	orr.w	r2, r3, #1
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2204      	movs	r2, #4
 800a970:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 f86f 	bl	800aa60 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	f003 0302 	and.w	r3, r3, #2
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d023      	beq.n	800a9d4 <HAL_LTDC_IRQHandler+0xbc>
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	f003 0302 	and.w	r3, r3, #2
 800a992:	2b00      	cmp	r3, #0
 800a994:	d01e      	beq.n	800a9d4 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f022 0202 	bic.w	r2, r2, #2
 800a9a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	2202      	movs	r2, #2
 800a9ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a9b4:	f043 0202 	orr.w	r2, r3, #2
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2204      	movs	r2, #4
 800a9c2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 f846 	bl	800aa60 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	f003 0301 	and.w	r3, r3, #1
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d01b      	beq.n	800aa16 <HAL_LTDC_IRQHandler+0xfe>
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	f003 0301 	and.w	r3, r3, #1
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d016      	beq.n	800aa16 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f022 0201 	bic.w	r2, r2, #1
 800a9f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2201      	movs	r2, #1
 800aa04:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 f82f 	bl	800aa74 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	f003 0308 	and.w	r3, r3, #8
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d01b      	beq.n	800aa58 <HAL_LTDC_IRQHandler+0x140>
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	f003 0308 	and.w	r3, r3, #8
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d016      	beq.n	800aa58 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f022 0208 	bic.w	r2, r2, #8
 800aa38:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	2208      	movs	r2, #8
 800aa40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2201      	movs	r2, #1
 800aa46:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f000 f818 	bl	800aa88 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800aa58:	bf00      	nop
 800aa5a:	3710      	adds	r7, #16
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b083      	sub	sp, #12
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800aa68:	bf00      	nop
 800aa6a:	370c      	adds	r7, #12
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa72:	4770      	bx	lr

0800aa74 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa74:	b480      	push	{r7}
 800aa76:	b083      	sub	sp, #12
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800aa7c:	bf00      	nop
 800aa7e:	370c      	adds	r7, #12
 800aa80:	46bd      	mov	sp, r7
 800aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa86:	4770      	bx	lr

0800aa88 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b083      	sub	sp, #12
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800aa90:	bf00      	nop
 800aa92:	370c      	adds	r7, #12
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr

0800aa9c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800aa9c:	b5b0      	push	{r4, r5, r7, lr}
 800aa9e:	b084      	sub	sp, #16
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	60f8      	str	r0, [r7, #12]
 800aaa4:	60b9      	str	r1, [r7, #8]
 800aaa6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	d101      	bne.n	800aab6 <HAL_LTDC_ConfigLayer+0x1a>
 800aab2:	2302      	movs	r3, #2
 800aab4:	e02c      	b.n	800ab10 <HAL_LTDC_ConfigLayer+0x74>
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	2201      	movs	r2, #1
 800aaba:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2202      	movs	r2, #2
 800aac2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800aac6:	68fa      	ldr	r2, [r7, #12]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2134      	movs	r1, #52	@ 0x34
 800aacc:	fb01 f303 	mul.w	r3, r1, r3
 800aad0:	4413      	add	r3, r2
 800aad2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	4614      	mov	r4, r2
 800aada:	461d      	mov	r5, r3
 800aadc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aade:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aae0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aae2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aae4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aae6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aae8:	682b      	ldr	r3, [r5, #0]
 800aaea:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800aaec:	687a      	ldr	r2, [r7, #4]
 800aaee:	68b9      	ldr	r1, [r7, #8]
 800aaf0:	68f8      	ldr	r0, [r7, #12]
 800aaf2:	f000 f811 	bl	800ab18 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	2201      	movs	r2, #1
 800aafc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	2201      	movs	r2, #1
 800ab02:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800ab0e:	2300      	movs	r3, #0
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3710      	adds	r7, #16
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bdb0      	pop	{r4, r5, r7, pc}

0800ab18 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b089      	sub	sp, #36	@ 0x24
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	60f8      	str	r0, [r7, #12]
 800ab20:	60b9      	str	r1, [r7, #8]
 800ab22:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	685a      	ldr	r2, [r3, #4]
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	68db      	ldr	r3, [r3, #12]
 800ab2e:	0c1b      	lsrs	r3, r3, #16
 800ab30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ab34:	4413      	add	r3, r2
 800ab36:	041b      	lsls	r3, r3, #16
 800ab38:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	461a      	mov	r2, r3
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	01db      	lsls	r3, r3, #7
 800ab44:	4413      	add	r3, r2
 800ab46:	3384      	adds	r3, #132	@ 0x84
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	6812      	ldr	r2, [r2, #0]
 800ab4e:	4611      	mov	r1, r2
 800ab50:	687a      	ldr	r2, [r7, #4]
 800ab52:	01d2      	lsls	r2, r2, #7
 800ab54:	440a      	add	r2, r1
 800ab56:	3284      	adds	r2, #132	@ 0x84
 800ab58:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800ab5c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	0c1b      	lsrs	r3, r3, #16
 800ab6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab6e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab70:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4619      	mov	r1, r3
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	01db      	lsls	r3, r3, #7
 800ab7c:	440b      	add	r3, r1
 800ab7e:	3384      	adds	r3, #132	@ 0x84
 800ab80:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab82:	69fb      	ldr	r3, [r7, #28]
 800ab84:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab86:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	68da      	ldr	r2, [r3, #12]
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	68db      	ldr	r3, [r3, #12]
 800ab92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ab96:	4413      	add	r3, r2
 800ab98:	041b      	lsls	r3, r3, #16
 800ab9a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	461a      	mov	r2, r3
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	01db      	lsls	r3, r3, #7
 800aba6:	4413      	add	r3, r2
 800aba8:	3384      	adds	r3, #132	@ 0x84
 800abaa:	689b      	ldr	r3, [r3, #8]
 800abac:	68fa      	ldr	r2, [r7, #12]
 800abae:	6812      	ldr	r2, [r2, #0]
 800abb0:	4611      	mov	r1, r2
 800abb2:	687a      	ldr	r2, [r7, #4]
 800abb4:	01d2      	lsls	r2, r2, #7
 800abb6:	440a      	add	r2, r1
 800abb8:	3284      	adds	r2, #132	@ 0x84
 800abba:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800abbe:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	689a      	ldr	r2, [r3, #8]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	68db      	ldr	r3, [r3, #12]
 800abca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800abce:	4413      	add	r3, r2
 800abd0:	1c5a      	adds	r2, r3, #1
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	4619      	mov	r1, r3
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	01db      	lsls	r3, r3, #7
 800abdc:	440b      	add	r3, r1
 800abde:	3384      	adds	r3, #132	@ 0x84
 800abe0:	4619      	mov	r1, r3
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	4313      	orrs	r3, r2
 800abe6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	461a      	mov	r2, r3
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	01db      	lsls	r3, r3, #7
 800abf2:	4413      	add	r3, r2
 800abf4:	3384      	adds	r3, #132	@ 0x84
 800abf6:	691b      	ldr	r3, [r3, #16]
 800abf8:	68fa      	ldr	r2, [r7, #12]
 800abfa:	6812      	ldr	r2, [r2, #0]
 800abfc:	4611      	mov	r1, r2
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	01d2      	lsls	r2, r2, #7
 800ac02:	440a      	add	r2, r1
 800ac04:	3284      	adds	r2, #132	@ 0x84
 800ac06:	f023 0307 	bic.w	r3, r3, #7
 800ac0a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	461a      	mov	r2, r3
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	01db      	lsls	r3, r3, #7
 800ac16:	4413      	add	r3, r2
 800ac18:	3384      	adds	r3, #132	@ 0x84
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	691b      	ldr	r3, [r3, #16]
 800ac20:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800ac28:	021b      	lsls	r3, r3, #8
 800ac2a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800ac32:	041b      	lsls	r3, r3, #16
 800ac34:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	699b      	ldr	r3, [r3, #24]
 800ac3a:	061b      	lsls	r3, r3, #24
 800ac3c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ac44:	461a      	mov	r2, r3
 800ac46:	69fb      	ldr	r3, [r7, #28]
 800ac48:	431a      	orrs	r2, r3
 800ac4a:	69bb      	ldr	r3, [r7, #24]
 800ac4c:	431a      	orrs	r2, r3
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	4619      	mov	r1, r3
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	01db      	lsls	r3, r3, #7
 800ac58:	440b      	add	r3, r1
 800ac5a:	3384      	adds	r3, #132	@ 0x84
 800ac5c:	4619      	mov	r1, r3
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	4313      	orrs	r3, r2
 800ac62:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	461a      	mov	r2, r3
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	01db      	lsls	r3, r3, #7
 800ac6e:	4413      	add	r3, r2
 800ac70:	3384      	adds	r3, #132	@ 0x84
 800ac72:	695b      	ldr	r3, [r3, #20]
 800ac74:	68fa      	ldr	r2, [r7, #12]
 800ac76:	6812      	ldr	r2, [r2, #0]
 800ac78:	4611      	mov	r1, r2
 800ac7a:	687a      	ldr	r2, [r7, #4]
 800ac7c:	01d2      	lsls	r2, r2, #7
 800ac7e:	440a      	add	r2, r1
 800ac80:	3284      	adds	r2, #132	@ 0x84
 800ac82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ac86:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	461a      	mov	r2, r3
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	01db      	lsls	r3, r3, #7
 800ac92:	4413      	add	r3, r2
 800ac94:	3384      	adds	r3, #132	@ 0x84
 800ac96:	461a      	mov	r2, r3
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	695b      	ldr	r3, [r3, #20]
 800ac9c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	461a      	mov	r2, r3
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	01db      	lsls	r3, r3, #7
 800aca8:	4413      	add	r3, r2
 800acaa:	3384      	adds	r3, #132	@ 0x84
 800acac:	69da      	ldr	r2, [r3, #28]
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4619      	mov	r1, r3
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	01db      	lsls	r3, r3, #7
 800acb8:	440b      	add	r3, r1
 800acba:	3384      	adds	r3, #132	@ 0x84
 800acbc:	4619      	mov	r1, r3
 800acbe:	4b4f      	ldr	r3, [pc, #316]	@ (800adfc <LTDC_SetConfig+0x2e4>)
 800acc0:	4013      	ands	r3, r2
 800acc2:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	69da      	ldr	r2, [r3, #28]
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	6a1b      	ldr	r3, [r3, #32]
 800accc:	68f9      	ldr	r1, [r7, #12]
 800acce:	6809      	ldr	r1, [r1, #0]
 800acd0:	4608      	mov	r0, r1
 800acd2:	6879      	ldr	r1, [r7, #4]
 800acd4:	01c9      	lsls	r1, r1, #7
 800acd6:	4401      	add	r1, r0
 800acd8:	3184      	adds	r1, #132	@ 0x84
 800acda:	4313      	orrs	r3, r2
 800acdc:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	461a      	mov	r2, r3
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	01db      	lsls	r3, r3, #7
 800ace8:	4413      	add	r3, r2
 800acea:	3384      	adds	r3, #132	@ 0x84
 800acec:	461a      	mov	r2, r3
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acf2:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	691b      	ldr	r3, [r3, #16]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d102      	bne.n	800ad02 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800acfc:	2304      	movs	r3, #4
 800acfe:	61fb      	str	r3, [r7, #28]
 800ad00:	e01b      	b.n	800ad3a <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	691b      	ldr	r3, [r3, #16]
 800ad06:	2b01      	cmp	r3, #1
 800ad08:	d102      	bne.n	800ad10 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800ad0a:	2303      	movs	r3, #3
 800ad0c:	61fb      	str	r3, [r7, #28]
 800ad0e:	e014      	b.n	800ad3a <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	691b      	ldr	r3, [r3, #16]
 800ad14:	2b04      	cmp	r3, #4
 800ad16:	d00b      	beq.n	800ad30 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800ad1c:	2b02      	cmp	r3, #2
 800ad1e:	d007      	beq.n	800ad30 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ad24:	2b03      	cmp	r3, #3
 800ad26:	d003      	beq.n	800ad30 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ad2c:	2b07      	cmp	r3, #7
 800ad2e:	d102      	bne.n	800ad36 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800ad30:	2302      	movs	r3, #2
 800ad32:	61fb      	str	r3, [r7, #28]
 800ad34:	e001      	b.n	800ad3a <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800ad36:	2301      	movs	r3, #1
 800ad38:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	461a      	mov	r2, r3
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	01db      	lsls	r3, r3, #7
 800ad44:	4413      	add	r3, r2
 800ad46:	3384      	adds	r3, #132	@ 0x84
 800ad48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad4a:	68fa      	ldr	r2, [r7, #12]
 800ad4c:	6812      	ldr	r2, [r2, #0]
 800ad4e:	4611      	mov	r1, r2
 800ad50:	687a      	ldr	r2, [r7, #4]
 800ad52:	01d2      	lsls	r2, r2, #7
 800ad54:	440a      	add	r2, r1
 800ad56:	3284      	adds	r2, #132	@ 0x84
 800ad58:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800ad5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad62:	69fa      	ldr	r2, [r7, #28]
 800ad64:	fb02 f303 	mul.w	r3, r2, r3
 800ad68:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	6859      	ldr	r1, [r3, #4]
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	1acb      	subs	r3, r1, r3
 800ad74:	69f9      	ldr	r1, [r7, #28]
 800ad76:	fb01 f303 	mul.w	r3, r1, r3
 800ad7a:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ad7c:	68f9      	ldr	r1, [r7, #12]
 800ad7e:	6809      	ldr	r1, [r1, #0]
 800ad80:	4608      	mov	r0, r1
 800ad82:	6879      	ldr	r1, [r7, #4]
 800ad84:	01c9      	lsls	r1, r1, #7
 800ad86:	4401      	add	r1, r0
 800ad88:	3184      	adds	r1, #132	@ 0x84
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	461a      	mov	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	01db      	lsls	r3, r3, #7
 800ad98:	4413      	add	r3, r2
 800ad9a:	3384      	adds	r3, #132	@ 0x84
 800ad9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4619      	mov	r1, r3
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	01db      	lsls	r3, r3, #7
 800ada8:	440b      	add	r3, r1
 800adaa:	3384      	adds	r3, #132	@ 0x84
 800adac:	4619      	mov	r1, r3
 800adae:	4b14      	ldr	r3, [pc, #80]	@ (800ae00 <LTDC_SetConfig+0x2e8>)
 800adb0:	4013      	ands	r3, r2
 800adb2:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	461a      	mov	r2, r3
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	01db      	lsls	r3, r3, #7
 800adbe:	4413      	add	r3, r2
 800adc0:	3384      	adds	r3, #132	@ 0x84
 800adc2:	461a      	mov	r2, r3
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	461a      	mov	r2, r3
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	01db      	lsls	r3, r3, #7
 800add4:	4413      	add	r3, r2
 800add6:	3384      	adds	r3, #132	@ 0x84
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	68fa      	ldr	r2, [r7, #12]
 800addc:	6812      	ldr	r2, [r2, #0]
 800adde:	4611      	mov	r1, r2
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	01d2      	lsls	r2, r2, #7
 800ade4:	440a      	add	r2, r1
 800ade6:	3284      	adds	r2, #132	@ 0x84
 800ade8:	f043 0301 	orr.w	r3, r3, #1
 800adec:	6013      	str	r3, [r2, #0]
}
 800adee:	bf00      	nop
 800adf0:	3724      	adds	r7, #36	@ 0x24
 800adf2:	46bd      	mov	sp, r7
 800adf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf8:	4770      	bx	lr
 800adfa:	bf00      	nop
 800adfc:	fffff8f8 	.word	0xfffff8f8
 800ae00:	fffff800 	.word	0xfffff800

0800ae04 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800ae04:	b480      	push	{r7}
 800ae06:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ae08:	4b05      	ldr	r3, [pc, #20]	@ (800ae20 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	4a04      	ldr	r2, [pc, #16]	@ (800ae20 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800ae0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae12:	6013      	str	r3, [r2, #0]
}
 800ae14:	bf00      	nop
 800ae16:	46bd      	mov	sp, r7
 800ae18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1c:	4770      	bx	lr
 800ae1e:	bf00      	nop
 800ae20:	40007000 	.word	0x40007000

0800ae24 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b082      	sub	sp, #8
 800ae28:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800ae2e:	4b23      	ldr	r3, [pc, #140]	@ (800aebc <HAL_PWREx_EnableOverDrive+0x98>)
 800ae30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae32:	4a22      	ldr	r2, [pc, #136]	@ (800aebc <HAL_PWREx_EnableOverDrive+0x98>)
 800ae34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae38:	6413      	str	r3, [r2, #64]	@ 0x40
 800ae3a:	4b20      	ldr	r3, [pc, #128]	@ (800aebc <HAL_PWREx_EnableOverDrive+0x98>)
 800ae3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae42:	603b      	str	r3, [r7, #0]
 800ae44:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800ae46:	4b1e      	ldr	r3, [pc, #120]	@ (800aec0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	4a1d      	ldr	r2, [pc, #116]	@ (800aec0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae50:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ae52:	f7fa fbbf 	bl	80055d4 <HAL_GetTick>
 800ae56:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ae58:	e009      	b.n	800ae6e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ae5a:	f7fa fbbb 	bl	80055d4 <HAL_GetTick>
 800ae5e:	4602      	mov	r2, r0
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	1ad3      	subs	r3, r2, r3
 800ae64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae68:	d901      	bls.n	800ae6e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800ae6a:	2303      	movs	r3, #3
 800ae6c:	e022      	b.n	800aeb4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ae6e:	4b14      	ldr	r3, [pc, #80]	@ (800aec0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae70:	685b      	ldr	r3, [r3, #4]
 800ae72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ae76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae7a:	d1ee      	bne.n	800ae5a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800ae7c:	4b10      	ldr	r3, [pc, #64]	@ (800aec0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a0f      	ldr	r2, [pc, #60]	@ (800aec0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae86:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ae88:	f7fa fba4 	bl	80055d4 <HAL_GetTick>
 800ae8c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ae8e:	e009      	b.n	800aea4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ae90:	f7fa fba0 	bl	80055d4 <HAL_GetTick>
 800ae94:	4602      	mov	r2, r0
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	1ad3      	subs	r3, r2, r3
 800ae9a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae9e:	d901      	bls.n	800aea4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800aea0:	2303      	movs	r3, #3
 800aea2:	e007      	b.n	800aeb4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800aea4:	4b06      	ldr	r3, [pc, #24]	@ (800aec0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aea6:	685b      	ldr	r3, [r3, #4]
 800aea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aeac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aeb0:	d1ee      	bne.n	800ae90 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800aeb2:	2300      	movs	r3, #0
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3708      	adds	r7, #8
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}
 800aebc:	40023800 	.word	0x40023800
 800aec0:	40007000 	.word	0x40007000

0800aec4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b086      	sub	sp, #24
 800aec8:	af02      	add	r7, sp, #8
 800aeca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800aecc:	f7fa fb82 	bl	80055d4 <HAL_GetTick>
 800aed0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d101      	bne.n	800aedc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800aed8:	2301      	movs	r3, #1
 800aeda:	e067      	b.n	800afac <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aee2:	b2db      	uxtb	r3, r3
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d10b      	bne.n	800af00 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2200      	movs	r2, #0
 800aeec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f7f7 fa8f 	bl	8002414 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800aef6:	f241 3188 	movw	r1, #5000	@ 0x1388
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f000 f85e 	bl	800afbc <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	689b      	ldr	r3, [r3, #8]
 800af0e:	3b01      	subs	r3, #1
 800af10:	021a      	lsls	r2, r3, #8
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	430a      	orrs	r2, r1
 800af18:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af1e:	9300      	str	r3, [sp, #0]
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	2200      	movs	r2, #0
 800af24:	2120      	movs	r1, #32
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 f856 	bl	800afd8 <QSPI_WaitFlagStateUntilTimeout>
 800af2c:	4603      	mov	r3, r0
 800af2e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800af30:	7afb      	ldrb	r3, [r7, #11]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d135      	bne.n	800afa2 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	681a      	ldr	r2, [r3, #0]
 800af3c:	4b1d      	ldr	r3, [pc, #116]	@ (800afb4 <HAL_QSPI_Init+0xf0>)
 800af3e:	4013      	ands	r3, r2
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	6852      	ldr	r2, [r2, #4]
 800af44:	0611      	lsls	r1, r2, #24
 800af46:	687a      	ldr	r2, [r7, #4]
 800af48:	68d2      	ldr	r2, [r2, #12]
 800af4a:	4311      	orrs	r1, r2
 800af4c:	687a      	ldr	r2, [r7, #4]
 800af4e:	69d2      	ldr	r2, [r2, #28]
 800af50:	4311      	orrs	r1, r2
 800af52:	687a      	ldr	r2, [r7, #4]
 800af54:	6a12      	ldr	r2, [r2, #32]
 800af56:	4311      	orrs	r1, r2
 800af58:	687a      	ldr	r2, [r7, #4]
 800af5a:	6812      	ldr	r2, [r2, #0]
 800af5c:	430b      	orrs	r3, r1
 800af5e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	685a      	ldr	r2, [r3, #4]
 800af66:	4b14      	ldr	r3, [pc, #80]	@ (800afb8 <HAL_QSPI_Init+0xf4>)
 800af68:	4013      	ands	r3, r2
 800af6a:	687a      	ldr	r2, [r7, #4]
 800af6c:	6912      	ldr	r2, [r2, #16]
 800af6e:	0411      	lsls	r1, r2, #16
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	6952      	ldr	r2, [r2, #20]
 800af74:	4311      	orrs	r1, r2
 800af76:	687a      	ldr	r2, [r7, #4]
 800af78:	6992      	ldr	r2, [r2, #24]
 800af7a:	4311      	orrs	r1, r2
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	6812      	ldr	r2, [r2, #0]
 800af80:	430b      	orrs	r3, r1
 800af82:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	681a      	ldr	r2, [r3, #0]
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f042 0201 	orr.w	r2, r2, #1
 800af92:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2200      	movs	r2, #0
 800af98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2201      	movs	r2, #1
 800af9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2200      	movs	r2, #0
 800afa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800afaa:	7afb      	ldrb	r3, [r7, #11]
}
 800afac:	4618      	mov	r0, r3
 800afae:	3710      	adds	r7, #16
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}
 800afb4:	00ffff2f 	.word	0x00ffff2f
 800afb8:	ffe0f8fe 	.word	0xffe0f8fe

0800afbc <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800afbc:	b480      	push	{r7}
 800afbe:	b083      	sub	sp, #12
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	683a      	ldr	r2, [r7, #0]
 800afca:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800afcc:	bf00      	nop
 800afce:	370c      	adds	r7, #12
 800afd0:	46bd      	mov	sp, r7
 800afd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd6:	4770      	bx	lr

0800afd8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b084      	sub	sp, #16
 800afdc:	af00      	add	r7, sp, #0
 800afde:	60f8      	str	r0, [r7, #12]
 800afe0:	60b9      	str	r1, [r7, #8]
 800afe2:	603b      	str	r3, [r7, #0]
 800afe4:	4613      	mov	r3, r2
 800afe6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800afe8:	e01a      	b.n	800b020 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800afea:	69bb      	ldr	r3, [r7, #24]
 800afec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aff0:	d016      	beq.n	800b020 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aff2:	f7fa faef 	bl	80055d4 <HAL_GetTick>
 800aff6:	4602      	mov	r2, r0
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	1ad3      	subs	r3, r2, r3
 800affc:	69ba      	ldr	r2, [r7, #24]
 800affe:	429a      	cmp	r2, r3
 800b000:	d302      	bcc.n	800b008 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800b002:	69bb      	ldr	r3, [r7, #24]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d10b      	bne.n	800b020 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	2204      	movs	r2, #4
 800b00c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b014:	f043 0201 	orr.w	r2, r3, #1
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800b01c:	2301      	movs	r3, #1
 800b01e:	e00e      	b.n	800b03e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	689a      	ldr	r2, [r3, #8]
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	4013      	ands	r3, r2
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	bf14      	ite	ne
 800b02e:	2301      	movne	r3, #1
 800b030:	2300      	moveq	r3, #0
 800b032:	b2db      	uxtb	r3, r3
 800b034:	461a      	mov	r2, r3
 800b036:	79fb      	ldrb	r3, [r7, #7]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d1d6      	bne.n	800afea <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b03c:	2300      	movs	r3, #0
}
 800b03e:	4618      	mov	r0, r3
 800b040:	3710      	adds	r7, #16
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
	...

0800b048 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b086      	sub	sp, #24
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800b050:	2300      	movs	r3, #0
 800b052:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d101      	bne.n	800b05e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800b05a:	2301      	movs	r3, #1
 800b05c:	e291      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f003 0301 	and.w	r3, r3, #1
 800b066:	2b00      	cmp	r3, #0
 800b068:	f000 8087 	beq.w	800b17a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b06c:	4b96      	ldr	r3, [pc, #600]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b06e:	689b      	ldr	r3, [r3, #8]
 800b070:	f003 030c 	and.w	r3, r3, #12
 800b074:	2b04      	cmp	r3, #4
 800b076:	d00c      	beq.n	800b092 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b078:	4b93      	ldr	r3, [pc, #588]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	f003 030c 	and.w	r3, r3, #12
 800b080:	2b08      	cmp	r3, #8
 800b082:	d112      	bne.n	800b0aa <HAL_RCC_OscConfig+0x62>
 800b084:	4b90      	ldr	r3, [pc, #576]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b08c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b090:	d10b      	bne.n	800b0aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b092:	4b8d      	ldr	r3, [pc, #564]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d06c      	beq.n	800b178 <HAL_RCC_OscConfig+0x130>
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d168      	bne.n	800b178 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	e26b      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	685b      	ldr	r3, [r3, #4]
 800b0ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0b2:	d106      	bne.n	800b0c2 <HAL_RCC_OscConfig+0x7a>
 800b0b4:	4b84      	ldr	r3, [pc, #528]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	4a83      	ldr	r2, [pc, #524]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b0ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0be:	6013      	str	r3, [r2, #0]
 800b0c0:	e02e      	b.n	800b120 <HAL_RCC_OscConfig+0xd8>
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	685b      	ldr	r3, [r3, #4]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d10c      	bne.n	800b0e4 <HAL_RCC_OscConfig+0x9c>
 800b0ca:	4b7f      	ldr	r3, [pc, #508]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4a7e      	ldr	r2, [pc, #504]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b0d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0d4:	6013      	str	r3, [r2, #0]
 800b0d6:	4b7c      	ldr	r3, [pc, #496]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	4a7b      	ldr	r2, [pc, #492]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b0dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b0e0:	6013      	str	r3, [r2, #0]
 800b0e2:	e01d      	b.n	800b120 <HAL_RCC_OscConfig+0xd8>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	685b      	ldr	r3, [r3, #4]
 800b0e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b0ec:	d10c      	bne.n	800b108 <HAL_RCC_OscConfig+0xc0>
 800b0ee:	4b76      	ldr	r3, [pc, #472]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4a75      	ldr	r2, [pc, #468]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b0f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b0f8:	6013      	str	r3, [r2, #0]
 800b0fa:	4b73      	ldr	r3, [pc, #460]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4a72      	ldr	r2, [pc, #456]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b104:	6013      	str	r3, [r2, #0]
 800b106:	e00b      	b.n	800b120 <HAL_RCC_OscConfig+0xd8>
 800b108:	4b6f      	ldr	r3, [pc, #444]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	4a6e      	ldr	r2, [pc, #440]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b10e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b112:	6013      	str	r3, [r2, #0]
 800b114:	4b6c      	ldr	r3, [pc, #432]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	4a6b      	ldr	r2, [pc, #428]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b11a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b11e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d013      	beq.n	800b150 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b128:	f7fa fa54 	bl	80055d4 <HAL_GetTick>
 800b12c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b12e:	e008      	b.n	800b142 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b130:	f7fa fa50 	bl	80055d4 <HAL_GetTick>
 800b134:	4602      	mov	r2, r0
 800b136:	693b      	ldr	r3, [r7, #16]
 800b138:	1ad3      	subs	r3, r2, r3
 800b13a:	2b64      	cmp	r3, #100	@ 0x64
 800b13c:	d901      	bls.n	800b142 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b13e:	2303      	movs	r3, #3
 800b140:	e21f      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b142:	4b61      	ldr	r3, [pc, #388]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d0f0      	beq.n	800b130 <HAL_RCC_OscConfig+0xe8>
 800b14e:	e014      	b.n	800b17a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b150:	f7fa fa40 	bl	80055d4 <HAL_GetTick>
 800b154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b156:	e008      	b.n	800b16a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b158:	f7fa fa3c 	bl	80055d4 <HAL_GetTick>
 800b15c:	4602      	mov	r2, r0
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	1ad3      	subs	r3, r2, r3
 800b162:	2b64      	cmp	r3, #100	@ 0x64
 800b164:	d901      	bls.n	800b16a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b166:	2303      	movs	r3, #3
 800b168:	e20b      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b16a:	4b57      	ldr	r3, [pc, #348]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b172:	2b00      	cmp	r3, #0
 800b174:	d1f0      	bne.n	800b158 <HAL_RCC_OscConfig+0x110>
 800b176:	e000      	b.n	800b17a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b178:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f003 0302 	and.w	r3, r3, #2
 800b182:	2b00      	cmp	r3, #0
 800b184:	d069      	beq.n	800b25a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b186:	4b50      	ldr	r3, [pc, #320]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b188:	689b      	ldr	r3, [r3, #8]
 800b18a:	f003 030c 	and.w	r3, r3, #12
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d00b      	beq.n	800b1aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b192:	4b4d      	ldr	r3, [pc, #308]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b194:	689b      	ldr	r3, [r3, #8]
 800b196:	f003 030c 	and.w	r3, r3, #12
 800b19a:	2b08      	cmp	r3, #8
 800b19c:	d11c      	bne.n	800b1d8 <HAL_RCC_OscConfig+0x190>
 800b19e:	4b4a      	ldr	r3, [pc, #296]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b1a0:	685b      	ldr	r3, [r3, #4]
 800b1a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d116      	bne.n	800b1d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b1aa:	4b47      	ldr	r3, [pc, #284]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f003 0302 	and.w	r3, r3, #2
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d005      	beq.n	800b1c2 <HAL_RCC_OscConfig+0x17a>
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	68db      	ldr	r3, [r3, #12]
 800b1ba:	2b01      	cmp	r3, #1
 800b1bc:	d001      	beq.n	800b1c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b1be:	2301      	movs	r3, #1
 800b1c0:	e1df      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1c2:	4b41      	ldr	r3, [pc, #260]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	691b      	ldr	r3, [r3, #16]
 800b1ce:	00db      	lsls	r3, r3, #3
 800b1d0:	493d      	ldr	r1, [pc, #244]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b1d6:	e040      	b.n	800b25a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	68db      	ldr	r3, [r3, #12]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d023      	beq.n	800b228 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b1e0:	4b39      	ldr	r3, [pc, #228]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	4a38      	ldr	r2, [pc, #224]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b1e6:	f043 0301 	orr.w	r3, r3, #1
 800b1ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1ec:	f7fa f9f2 	bl	80055d4 <HAL_GetTick>
 800b1f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1f2:	e008      	b.n	800b206 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b1f4:	f7fa f9ee 	bl	80055d4 <HAL_GetTick>
 800b1f8:	4602      	mov	r2, r0
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	1ad3      	subs	r3, r2, r3
 800b1fe:	2b02      	cmp	r3, #2
 800b200:	d901      	bls.n	800b206 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800b202:	2303      	movs	r3, #3
 800b204:	e1bd      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b206:	4b30      	ldr	r3, [pc, #192]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f003 0302 	and.w	r3, r3, #2
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d0f0      	beq.n	800b1f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b212:	4b2d      	ldr	r3, [pc, #180]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	691b      	ldr	r3, [r3, #16]
 800b21e:	00db      	lsls	r3, r3, #3
 800b220:	4929      	ldr	r1, [pc, #164]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b222:	4313      	orrs	r3, r2
 800b224:	600b      	str	r3, [r1, #0]
 800b226:	e018      	b.n	800b25a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b228:	4b27      	ldr	r3, [pc, #156]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	4a26      	ldr	r2, [pc, #152]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b22e:	f023 0301 	bic.w	r3, r3, #1
 800b232:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b234:	f7fa f9ce 	bl	80055d4 <HAL_GetTick>
 800b238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b23a:	e008      	b.n	800b24e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b23c:	f7fa f9ca 	bl	80055d4 <HAL_GetTick>
 800b240:	4602      	mov	r2, r0
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	1ad3      	subs	r3, r2, r3
 800b246:	2b02      	cmp	r3, #2
 800b248:	d901      	bls.n	800b24e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800b24a:	2303      	movs	r3, #3
 800b24c:	e199      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b24e:	4b1e      	ldr	r3, [pc, #120]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f003 0302 	and.w	r3, r3, #2
 800b256:	2b00      	cmp	r3, #0
 800b258:	d1f0      	bne.n	800b23c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f003 0308 	and.w	r3, r3, #8
 800b262:	2b00      	cmp	r3, #0
 800b264:	d038      	beq.n	800b2d8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	695b      	ldr	r3, [r3, #20]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d019      	beq.n	800b2a2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b26e:	4b16      	ldr	r3, [pc, #88]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b270:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b272:	4a15      	ldr	r2, [pc, #84]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b274:	f043 0301 	orr.w	r3, r3, #1
 800b278:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b27a:	f7fa f9ab 	bl	80055d4 <HAL_GetTick>
 800b27e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b280:	e008      	b.n	800b294 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b282:	f7fa f9a7 	bl	80055d4 <HAL_GetTick>
 800b286:	4602      	mov	r2, r0
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	1ad3      	subs	r3, r2, r3
 800b28c:	2b02      	cmp	r3, #2
 800b28e:	d901      	bls.n	800b294 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b290:	2303      	movs	r3, #3
 800b292:	e176      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b294:	4b0c      	ldr	r3, [pc, #48]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b298:	f003 0302 	and.w	r3, r3, #2
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d0f0      	beq.n	800b282 <HAL_RCC_OscConfig+0x23a>
 800b2a0:	e01a      	b.n	800b2d8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b2a2:	4b09      	ldr	r3, [pc, #36]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b2a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2a6:	4a08      	ldr	r2, [pc, #32]	@ (800b2c8 <HAL_RCC_OscConfig+0x280>)
 800b2a8:	f023 0301 	bic.w	r3, r3, #1
 800b2ac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2ae:	f7fa f991 	bl	80055d4 <HAL_GetTick>
 800b2b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b2b4:	e00a      	b.n	800b2cc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b2b6:	f7fa f98d 	bl	80055d4 <HAL_GetTick>
 800b2ba:	4602      	mov	r2, r0
 800b2bc:	693b      	ldr	r3, [r7, #16]
 800b2be:	1ad3      	subs	r3, r2, r3
 800b2c0:	2b02      	cmp	r3, #2
 800b2c2:	d903      	bls.n	800b2cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b2c4:	2303      	movs	r3, #3
 800b2c6:	e15c      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
 800b2c8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b2cc:	4b91      	ldr	r3, [pc, #580]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b2ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2d0:	f003 0302 	and.w	r3, r3, #2
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d1ee      	bne.n	800b2b6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	f003 0304 	and.w	r3, r3, #4
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	f000 80a4 	beq.w	800b42e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b2e6:	4b8b      	ldr	r3, [pc, #556]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b2e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d10d      	bne.n	800b30e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800b2f2:	4b88      	ldr	r3, [pc, #544]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b2f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2f6:	4a87      	ldr	r2, [pc, #540]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b2f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b2fc:	6413      	str	r3, [r2, #64]	@ 0x40
 800b2fe:	4b85      	ldr	r3, [pc, #532]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b302:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b306:	60bb      	str	r3, [r7, #8]
 800b308:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b30a:	2301      	movs	r3, #1
 800b30c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b30e:	4b82      	ldr	r3, [pc, #520]	@ (800b518 <HAL_RCC_OscConfig+0x4d0>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b316:	2b00      	cmp	r3, #0
 800b318:	d118      	bne.n	800b34c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800b31a:	4b7f      	ldr	r3, [pc, #508]	@ (800b518 <HAL_RCC_OscConfig+0x4d0>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	4a7e      	ldr	r2, [pc, #504]	@ (800b518 <HAL_RCC_OscConfig+0x4d0>)
 800b320:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b324:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b326:	f7fa f955 	bl	80055d4 <HAL_GetTick>
 800b32a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b32c:	e008      	b.n	800b340 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b32e:	f7fa f951 	bl	80055d4 <HAL_GetTick>
 800b332:	4602      	mov	r2, r0
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	1ad3      	subs	r3, r2, r3
 800b338:	2b64      	cmp	r3, #100	@ 0x64
 800b33a:	d901      	bls.n	800b340 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800b33c:	2303      	movs	r3, #3
 800b33e:	e120      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b340:	4b75      	ldr	r3, [pc, #468]	@ (800b518 <HAL_RCC_OscConfig+0x4d0>)
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d0f0      	beq.n	800b32e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	689b      	ldr	r3, [r3, #8]
 800b350:	2b01      	cmp	r3, #1
 800b352:	d106      	bne.n	800b362 <HAL_RCC_OscConfig+0x31a>
 800b354:	4b6f      	ldr	r3, [pc, #444]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b358:	4a6e      	ldr	r2, [pc, #440]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b35a:	f043 0301 	orr.w	r3, r3, #1
 800b35e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b360:	e02d      	b.n	800b3be <HAL_RCC_OscConfig+0x376>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	689b      	ldr	r3, [r3, #8]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d10c      	bne.n	800b384 <HAL_RCC_OscConfig+0x33c>
 800b36a:	4b6a      	ldr	r3, [pc, #424]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b36c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b36e:	4a69      	ldr	r2, [pc, #420]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b370:	f023 0301 	bic.w	r3, r3, #1
 800b374:	6713      	str	r3, [r2, #112]	@ 0x70
 800b376:	4b67      	ldr	r3, [pc, #412]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b37a:	4a66      	ldr	r2, [pc, #408]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b37c:	f023 0304 	bic.w	r3, r3, #4
 800b380:	6713      	str	r3, [r2, #112]	@ 0x70
 800b382:	e01c      	b.n	800b3be <HAL_RCC_OscConfig+0x376>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	689b      	ldr	r3, [r3, #8]
 800b388:	2b05      	cmp	r3, #5
 800b38a:	d10c      	bne.n	800b3a6 <HAL_RCC_OscConfig+0x35e>
 800b38c:	4b61      	ldr	r3, [pc, #388]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b38e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b390:	4a60      	ldr	r2, [pc, #384]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b392:	f043 0304 	orr.w	r3, r3, #4
 800b396:	6713      	str	r3, [r2, #112]	@ 0x70
 800b398:	4b5e      	ldr	r3, [pc, #376]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b39a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b39c:	4a5d      	ldr	r2, [pc, #372]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b39e:	f043 0301 	orr.w	r3, r3, #1
 800b3a2:	6713      	str	r3, [r2, #112]	@ 0x70
 800b3a4:	e00b      	b.n	800b3be <HAL_RCC_OscConfig+0x376>
 800b3a6:	4b5b      	ldr	r3, [pc, #364]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b3a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3aa:	4a5a      	ldr	r2, [pc, #360]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b3ac:	f023 0301 	bic.w	r3, r3, #1
 800b3b0:	6713      	str	r3, [r2, #112]	@ 0x70
 800b3b2:	4b58      	ldr	r3, [pc, #352]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b3b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3b6:	4a57      	ldr	r2, [pc, #348]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b3b8:	f023 0304 	bic.w	r3, r3, #4
 800b3bc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	689b      	ldr	r3, [r3, #8]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d015      	beq.n	800b3f2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3c6:	f7fa f905 	bl	80055d4 <HAL_GetTick>
 800b3ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3cc:	e00a      	b.n	800b3e4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b3ce:	f7fa f901 	bl	80055d4 <HAL_GetTick>
 800b3d2:	4602      	mov	r2, r0
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	1ad3      	subs	r3, r2, r3
 800b3d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3dc:	4293      	cmp	r3, r2
 800b3de:	d901      	bls.n	800b3e4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800b3e0:	2303      	movs	r3, #3
 800b3e2:	e0ce      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3e4:	4b4b      	ldr	r3, [pc, #300]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b3e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3e8:	f003 0302 	and.w	r3, r3, #2
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d0ee      	beq.n	800b3ce <HAL_RCC_OscConfig+0x386>
 800b3f0:	e014      	b.n	800b41c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3f2:	f7fa f8ef 	bl	80055d4 <HAL_GetTick>
 800b3f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b3f8:	e00a      	b.n	800b410 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b3fa:	f7fa f8eb 	bl	80055d4 <HAL_GetTick>
 800b3fe:	4602      	mov	r2, r0
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	1ad3      	subs	r3, r2, r3
 800b404:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b408:	4293      	cmp	r3, r2
 800b40a:	d901      	bls.n	800b410 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800b40c:	2303      	movs	r3, #3
 800b40e:	e0b8      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b410:	4b40      	ldr	r3, [pc, #256]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b414:	f003 0302 	and.w	r3, r3, #2
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d1ee      	bne.n	800b3fa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b41c:	7dfb      	ldrb	r3, [r7, #23]
 800b41e:	2b01      	cmp	r3, #1
 800b420:	d105      	bne.n	800b42e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b422:	4b3c      	ldr	r3, [pc, #240]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b426:	4a3b      	ldr	r2, [pc, #236]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b428:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b42c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	699b      	ldr	r3, [r3, #24]
 800b432:	2b00      	cmp	r3, #0
 800b434:	f000 80a4 	beq.w	800b580 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b438:	4b36      	ldr	r3, [pc, #216]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b43a:	689b      	ldr	r3, [r3, #8]
 800b43c:	f003 030c 	and.w	r3, r3, #12
 800b440:	2b08      	cmp	r3, #8
 800b442:	d06b      	beq.n	800b51c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	699b      	ldr	r3, [r3, #24]
 800b448:	2b02      	cmp	r3, #2
 800b44a:	d149      	bne.n	800b4e0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b44c:	4b31      	ldr	r3, [pc, #196]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	4a30      	ldr	r2, [pc, #192]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b452:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b458:	f7fa f8bc 	bl	80055d4 <HAL_GetTick>
 800b45c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b45e:	e008      	b.n	800b472 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b460:	f7fa f8b8 	bl	80055d4 <HAL_GetTick>
 800b464:	4602      	mov	r2, r0
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	1ad3      	subs	r3, r2, r3
 800b46a:	2b02      	cmp	r3, #2
 800b46c:	d901      	bls.n	800b472 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b46e:	2303      	movs	r3, #3
 800b470:	e087      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b472:	4b28      	ldr	r3, [pc, #160]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d1f0      	bne.n	800b460 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	69da      	ldr	r2, [r3, #28]
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6a1b      	ldr	r3, [r3, #32]
 800b486:	431a      	orrs	r2, r3
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b48c:	019b      	lsls	r3, r3, #6
 800b48e:	431a      	orrs	r2, r3
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b494:	085b      	lsrs	r3, r3, #1
 800b496:	3b01      	subs	r3, #1
 800b498:	041b      	lsls	r3, r3, #16
 800b49a:	431a      	orrs	r2, r3
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4a0:	061b      	lsls	r3, r3, #24
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	4a1b      	ldr	r2, [pc, #108]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b4a6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b4aa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b4ac:	4b19      	ldr	r3, [pc, #100]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	4a18      	ldr	r2, [pc, #96]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b4b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b4b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4b8:	f7fa f88c 	bl	80055d4 <HAL_GetTick>
 800b4bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b4be:	e008      	b.n	800b4d2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4c0:	f7fa f888 	bl	80055d4 <HAL_GetTick>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	693b      	ldr	r3, [r7, #16]
 800b4c8:	1ad3      	subs	r3, r2, r3
 800b4ca:	2b02      	cmp	r3, #2
 800b4cc:	d901      	bls.n	800b4d2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800b4ce:	2303      	movs	r3, #3
 800b4d0:	e057      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b4d2:	4b10      	ldr	r3, [pc, #64]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d0f0      	beq.n	800b4c0 <HAL_RCC_OscConfig+0x478>
 800b4de:	e04f      	b.n	800b580 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b4e0:	4b0c      	ldr	r3, [pc, #48]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	4a0b      	ldr	r2, [pc, #44]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b4e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b4ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4ec:	f7fa f872 	bl	80055d4 <HAL_GetTick>
 800b4f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b4f2:	e008      	b.n	800b506 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4f4:	f7fa f86e 	bl	80055d4 <HAL_GetTick>
 800b4f8:	4602      	mov	r2, r0
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	1ad3      	subs	r3, r2, r3
 800b4fe:	2b02      	cmp	r3, #2
 800b500:	d901      	bls.n	800b506 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800b502:	2303      	movs	r3, #3
 800b504:	e03d      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b506:	4b03      	ldr	r3, [pc, #12]	@ (800b514 <HAL_RCC_OscConfig+0x4cc>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d1f0      	bne.n	800b4f4 <HAL_RCC_OscConfig+0x4ac>
 800b512:	e035      	b.n	800b580 <HAL_RCC_OscConfig+0x538>
 800b514:	40023800 	.word	0x40023800
 800b518:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b51c:	4b1b      	ldr	r3, [pc, #108]	@ (800b58c <HAL_RCC_OscConfig+0x544>)
 800b51e:	685b      	ldr	r3, [r3, #4]
 800b520:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	699b      	ldr	r3, [r3, #24]
 800b526:	2b01      	cmp	r3, #1
 800b528:	d028      	beq.n	800b57c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b534:	429a      	cmp	r2, r3
 800b536:	d121      	bne.n	800b57c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b542:	429a      	cmp	r2, r3
 800b544:	d11a      	bne.n	800b57c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b546:	68fa      	ldr	r2, [r7, #12]
 800b548:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b54c:	4013      	ands	r3, r2
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b552:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b554:	4293      	cmp	r3, r2
 800b556:	d111      	bne.n	800b57c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b562:	085b      	lsrs	r3, r3, #1
 800b564:	3b01      	subs	r3, #1
 800b566:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b568:	429a      	cmp	r2, r3
 800b56a:	d107      	bne.n	800b57c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b576:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b578:	429a      	cmp	r2, r3
 800b57a:	d001      	beq.n	800b580 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800b57c:	2301      	movs	r3, #1
 800b57e:	e000      	b.n	800b582 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800b580:	2300      	movs	r3, #0
}
 800b582:	4618      	mov	r0, r3
 800b584:	3718      	adds	r7, #24
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}
 800b58a:	bf00      	nop
 800b58c:	40023800 	.word	0x40023800

0800b590 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800b59a:	2300      	movs	r3, #0
 800b59c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d101      	bne.n	800b5a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	e0d0      	b.n	800b74a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b5a8:	4b6a      	ldr	r3, [pc, #424]	@ (800b754 <HAL_RCC_ClockConfig+0x1c4>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f003 030f 	and.w	r3, r3, #15
 800b5b0:	683a      	ldr	r2, [r7, #0]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d910      	bls.n	800b5d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b5b6:	4b67      	ldr	r3, [pc, #412]	@ (800b754 <HAL_RCC_ClockConfig+0x1c4>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	f023 020f 	bic.w	r2, r3, #15
 800b5be:	4965      	ldr	r1, [pc, #404]	@ (800b754 <HAL_RCC_ClockConfig+0x1c4>)
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	4313      	orrs	r3, r2
 800b5c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b5c6:	4b63      	ldr	r3, [pc, #396]	@ (800b754 <HAL_RCC_ClockConfig+0x1c4>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f003 030f 	and.w	r3, r3, #15
 800b5ce:	683a      	ldr	r2, [r7, #0]
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d001      	beq.n	800b5d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	e0b8      	b.n	800b74a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	f003 0302 	and.w	r3, r3, #2
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d020      	beq.n	800b626 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f003 0304 	and.w	r3, r3, #4
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d005      	beq.n	800b5fc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b5f0:	4b59      	ldr	r3, [pc, #356]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b5f2:	689b      	ldr	r3, [r3, #8]
 800b5f4:	4a58      	ldr	r2, [pc, #352]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b5f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b5fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f003 0308 	and.w	r3, r3, #8
 800b604:	2b00      	cmp	r3, #0
 800b606:	d005      	beq.n	800b614 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b608:	4b53      	ldr	r3, [pc, #332]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b60a:	689b      	ldr	r3, [r3, #8]
 800b60c:	4a52      	ldr	r2, [pc, #328]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b60e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b612:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b614:	4b50      	ldr	r3, [pc, #320]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b616:	689b      	ldr	r3, [r3, #8]
 800b618:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	689b      	ldr	r3, [r3, #8]
 800b620:	494d      	ldr	r1, [pc, #308]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b622:	4313      	orrs	r3, r2
 800b624:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	f003 0301 	and.w	r3, r3, #1
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d040      	beq.n	800b6b4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	685b      	ldr	r3, [r3, #4]
 800b636:	2b01      	cmp	r3, #1
 800b638:	d107      	bne.n	800b64a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b63a:	4b47      	ldr	r3, [pc, #284]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b642:	2b00      	cmp	r3, #0
 800b644:	d115      	bne.n	800b672 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b646:	2301      	movs	r3, #1
 800b648:	e07f      	b.n	800b74a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	2b02      	cmp	r3, #2
 800b650:	d107      	bne.n	800b662 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b652:	4b41      	ldr	r3, [pc, #260]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d109      	bne.n	800b672 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b65e:	2301      	movs	r3, #1
 800b660:	e073      	b.n	800b74a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b662:	4b3d      	ldr	r3, [pc, #244]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f003 0302 	and.w	r3, r3, #2
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d101      	bne.n	800b672 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b66e:	2301      	movs	r3, #1
 800b670:	e06b      	b.n	800b74a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b672:	4b39      	ldr	r3, [pc, #228]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b674:	689b      	ldr	r3, [r3, #8]
 800b676:	f023 0203 	bic.w	r2, r3, #3
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	685b      	ldr	r3, [r3, #4]
 800b67e:	4936      	ldr	r1, [pc, #216]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b680:	4313      	orrs	r3, r2
 800b682:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b684:	f7f9 ffa6 	bl	80055d4 <HAL_GetTick>
 800b688:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b68a:	e00a      	b.n	800b6a2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b68c:	f7f9 ffa2 	bl	80055d4 <HAL_GetTick>
 800b690:	4602      	mov	r2, r0
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	1ad3      	subs	r3, r2, r3
 800b696:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d901      	bls.n	800b6a2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b69e:	2303      	movs	r3, #3
 800b6a0:	e053      	b.n	800b74a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6a2:	4b2d      	ldr	r3, [pc, #180]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b6a4:	689b      	ldr	r3, [r3, #8]
 800b6a6:	f003 020c 	and.w	r2, r3, #12
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	009b      	lsls	r3, r3, #2
 800b6b0:	429a      	cmp	r2, r3
 800b6b2:	d1eb      	bne.n	800b68c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b6b4:	4b27      	ldr	r3, [pc, #156]	@ (800b754 <HAL_RCC_ClockConfig+0x1c4>)
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f003 030f 	and.w	r3, r3, #15
 800b6bc:	683a      	ldr	r2, [r7, #0]
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d210      	bcs.n	800b6e4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b6c2:	4b24      	ldr	r3, [pc, #144]	@ (800b754 <HAL_RCC_ClockConfig+0x1c4>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	f023 020f 	bic.w	r2, r3, #15
 800b6ca:	4922      	ldr	r1, [pc, #136]	@ (800b754 <HAL_RCC_ClockConfig+0x1c4>)
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b6d2:	4b20      	ldr	r3, [pc, #128]	@ (800b754 <HAL_RCC_ClockConfig+0x1c4>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f003 030f 	and.w	r3, r3, #15
 800b6da:	683a      	ldr	r2, [r7, #0]
 800b6dc:	429a      	cmp	r2, r3
 800b6de:	d001      	beq.n	800b6e4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	e032      	b.n	800b74a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	f003 0304 	and.w	r3, r3, #4
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d008      	beq.n	800b702 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b6f0:	4b19      	ldr	r3, [pc, #100]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b6f2:	689b      	ldr	r3, [r3, #8]
 800b6f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	4916      	ldr	r1, [pc, #88]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b6fe:	4313      	orrs	r3, r2
 800b700:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f003 0308 	and.w	r3, r3, #8
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d009      	beq.n	800b722 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b70e:	4b12      	ldr	r3, [pc, #72]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b710:	689b      	ldr	r3, [r3, #8]
 800b712:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	691b      	ldr	r3, [r3, #16]
 800b71a:	00db      	lsls	r3, r3, #3
 800b71c:	490e      	ldr	r1, [pc, #56]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b71e:	4313      	orrs	r3, r2
 800b720:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b722:	f000 f821 	bl	800b768 <HAL_RCC_GetSysClockFreq>
 800b726:	4602      	mov	r2, r0
 800b728:	4b0b      	ldr	r3, [pc, #44]	@ (800b758 <HAL_RCC_ClockConfig+0x1c8>)
 800b72a:	689b      	ldr	r3, [r3, #8]
 800b72c:	091b      	lsrs	r3, r3, #4
 800b72e:	f003 030f 	and.w	r3, r3, #15
 800b732:	490a      	ldr	r1, [pc, #40]	@ (800b75c <HAL_RCC_ClockConfig+0x1cc>)
 800b734:	5ccb      	ldrb	r3, [r1, r3]
 800b736:	fa22 f303 	lsr.w	r3, r2, r3
 800b73a:	4a09      	ldr	r2, [pc, #36]	@ (800b760 <HAL_RCC_ClockConfig+0x1d0>)
 800b73c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b73e:	4b09      	ldr	r3, [pc, #36]	@ (800b764 <HAL_RCC_ClockConfig+0x1d4>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	4618      	mov	r0, r3
 800b744:	f7f7 fc44 	bl	8002fd0 <HAL_InitTick>

  return HAL_OK;
 800b748:	2300      	movs	r3, #0
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3710      	adds	r7, #16
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}
 800b752:	bf00      	nop
 800b754:	40023c00 	.word	0x40023c00
 800b758:	40023800 	.word	0x40023800
 800b75c:	08017fc8 	.word	0x08017fc8
 800b760:	20012000 	.word	0x20012000
 800b764:	20012038 	.word	0x20012038

0800b768 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b76c:	b090      	sub	sp, #64	@ 0x40
 800b76e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800b770:	2300      	movs	r3, #0
 800b772:	637b      	str	r3, [r7, #52]	@ 0x34
 800b774:	2300      	movs	r3, #0
 800b776:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b778:	2300      	movs	r3, #0
 800b77a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800b77c:	2300      	movs	r3, #0
 800b77e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b780:	4b59      	ldr	r3, [pc, #356]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b782:	689b      	ldr	r3, [r3, #8]
 800b784:	f003 030c 	and.w	r3, r3, #12
 800b788:	2b08      	cmp	r3, #8
 800b78a:	d00d      	beq.n	800b7a8 <HAL_RCC_GetSysClockFreq+0x40>
 800b78c:	2b08      	cmp	r3, #8
 800b78e:	f200 80a1 	bhi.w	800b8d4 <HAL_RCC_GetSysClockFreq+0x16c>
 800b792:	2b00      	cmp	r3, #0
 800b794:	d002      	beq.n	800b79c <HAL_RCC_GetSysClockFreq+0x34>
 800b796:	2b04      	cmp	r3, #4
 800b798:	d003      	beq.n	800b7a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800b79a:	e09b      	b.n	800b8d4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b79c:	4b53      	ldr	r3, [pc, #332]	@ (800b8ec <HAL_RCC_GetSysClockFreq+0x184>)
 800b79e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b7a0:	e09b      	b.n	800b8da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b7a2:	4b53      	ldr	r3, [pc, #332]	@ (800b8f0 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b7a6:	e098      	b.n	800b8da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b7a8:	4b4f      	ldr	r3, [pc, #316]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7aa:	685b      	ldr	r3, [r3, #4]
 800b7ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b7b0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b7b2:	4b4d      	ldr	r3, [pc, #308]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d028      	beq.n	800b810 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b7be:	4b4a      	ldr	r3, [pc, #296]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	099b      	lsrs	r3, r3, #6
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	623b      	str	r3, [r7, #32]
 800b7c8:	627a      	str	r2, [r7, #36]	@ 0x24
 800b7ca:	6a3b      	ldr	r3, [r7, #32]
 800b7cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b7d0:	2100      	movs	r1, #0
 800b7d2:	4b47      	ldr	r3, [pc, #284]	@ (800b8f0 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7d4:	fb03 f201 	mul.w	r2, r3, r1
 800b7d8:	2300      	movs	r3, #0
 800b7da:	fb00 f303 	mul.w	r3, r0, r3
 800b7de:	4413      	add	r3, r2
 800b7e0:	4a43      	ldr	r2, [pc, #268]	@ (800b8f0 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7e2:	fba0 1202 	umull	r1, r2, r0, r2
 800b7e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7e8:	460a      	mov	r2, r1
 800b7ea:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b7ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7ee:	4413      	add	r3, r2
 800b7f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b7f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	61bb      	str	r3, [r7, #24]
 800b7f8:	61fa      	str	r2, [r7, #28]
 800b7fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b7fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b802:	f7f4 fd05 	bl	8000210 <__aeabi_uldivmod>
 800b806:	4602      	mov	r2, r0
 800b808:	460b      	mov	r3, r1
 800b80a:	4613      	mov	r3, r2
 800b80c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b80e:	e053      	b.n	800b8b8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b810:	4b35      	ldr	r3, [pc, #212]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b812:	685b      	ldr	r3, [r3, #4]
 800b814:	099b      	lsrs	r3, r3, #6
 800b816:	2200      	movs	r2, #0
 800b818:	613b      	str	r3, [r7, #16]
 800b81a:	617a      	str	r2, [r7, #20]
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b822:	f04f 0b00 	mov.w	fp, #0
 800b826:	4652      	mov	r2, sl
 800b828:	465b      	mov	r3, fp
 800b82a:	f04f 0000 	mov.w	r0, #0
 800b82e:	f04f 0100 	mov.w	r1, #0
 800b832:	0159      	lsls	r1, r3, #5
 800b834:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b838:	0150      	lsls	r0, r2, #5
 800b83a:	4602      	mov	r2, r0
 800b83c:	460b      	mov	r3, r1
 800b83e:	ebb2 080a 	subs.w	r8, r2, sl
 800b842:	eb63 090b 	sbc.w	r9, r3, fp
 800b846:	f04f 0200 	mov.w	r2, #0
 800b84a:	f04f 0300 	mov.w	r3, #0
 800b84e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b852:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b856:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b85a:	ebb2 0408 	subs.w	r4, r2, r8
 800b85e:	eb63 0509 	sbc.w	r5, r3, r9
 800b862:	f04f 0200 	mov.w	r2, #0
 800b866:	f04f 0300 	mov.w	r3, #0
 800b86a:	00eb      	lsls	r3, r5, #3
 800b86c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b870:	00e2      	lsls	r2, r4, #3
 800b872:	4614      	mov	r4, r2
 800b874:	461d      	mov	r5, r3
 800b876:	eb14 030a 	adds.w	r3, r4, sl
 800b87a:	603b      	str	r3, [r7, #0]
 800b87c:	eb45 030b 	adc.w	r3, r5, fp
 800b880:	607b      	str	r3, [r7, #4]
 800b882:	f04f 0200 	mov.w	r2, #0
 800b886:	f04f 0300 	mov.w	r3, #0
 800b88a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b88e:	4629      	mov	r1, r5
 800b890:	028b      	lsls	r3, r1, #10
 800b892:	4621      	mov	r1, r4
 800b894:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b898:	4621      	mov	r1, r4
 800b89a:	028a      	lsls	r2, r1, #10
 800b89c:	4610      	mov	r0, r2
 800b89e:	4619      	mov	r1, r3
 800b8a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	60bb      	str	r3, [r7, #8]
 800b8a6:	60fa      	str	r2, [r7, #12]
 800b8a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b8ac:	f7f4 fcb0 	bl	8000210 <__aeabi_uldivmod>
 800b8b0:	4602      	mov	r2, r0
 800b8b2:	460b      	mov	r3, r1
 800b8b4:	4613      	mov	r3, r2
 800b8b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b8b8:	4b0b      	ldr	r3, [pc, #44]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b8ba:	685b      	ldr	r3, [r3, #4]
 800b8bc:	0c1b      	lsrs	r3, r3, #16
 800b8be:	f003 0303 	and.w	r3, r3, #3
 800b8c2:	3301      	adds	r3, #1
 800b8c4:	005b      	lsls	r3, r3, #1
 800b8c6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b8c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b8d2:	e002      	b.n	800b8da <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b8d4:	4b05      	ldr	r3, [pc, #20]	@ (800b8ec <HAL_RCC_GetSysClockFreq+0x184>)
 800b8d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b8d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b8da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3740      	adds	r7, #64	@ 0x40
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b8e6:	bf00      	nop
 800b8e8:	40023800 	.word	0x40023800
 800b8ec:	00f42400 	.word	0x00f42400
 800b8f0:	017d7840 	.word	0x017d7840

0800b8f4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b8f8:	4b03      	ldr	r3, [pc, #12]	@ (800b908 <HAL_RCC_GetHCLKFreq+0x14>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	46bd      	mov	sp, r7
 800b900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b904:	4770      	bx	lr
 800b906:	bf00      	nop
 800b908:	20012000 	.word	0x20012000

0800b90c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b910:	f7ff fff0 	bl	800b8f4 <HAL_RCC_GetHCLKFreq>
 800b914:	4602      	mov	r2, r0
 800b916:	4b05      	ldr	r3, [pc, #20]	@ (800b92c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b918:	689b      	ldr	r3, [r3, #8]
 800b91a:	0a9b      	lsrs	r3, r3, #10
 800b91c:	f003 0307 	and.w	r3, r3, #7
 800b920:	4903      	ldr	r1, [pc, #12]	@ (800b930 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b922:	5ccb      	ldrb	r3, [r1, r3]
 800b924:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b928:	4618      	mov	r0, r3
 800b92a:	bd80      	pop	{r7, pc}
 800b92c:	40023800 	.word	0x40023800
 800b930:	08017fd8 	.word	0x08017fd8

0800b934 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b938:	f7ff ffdc 	bl	800b8f4 <HAL_RCC_GetHCLKFreq>
 800b93c:	4602      	mov	r2, r0
 800b93e:	4b05      	ldr	r3, [pc, #20]	@ (800b954 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b940:	689b      	ldr	r3, [r3, #8]
 800b942:	0b5b      	lsrs	r3, r3, #13
 800b944:	f003 0307 	and.w	r3, r3, #7
 800b948:	4903      	ldr	r1, [pc, #12]	@ (800b958 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b94a:	5ccb      	ldrb	r3, [r1, r3]
 800b94c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b950:	4618      	mov	r0, r3
 800b952:	bd80      	pop	{r7, pc}
 800b954:	40023800 	.word	0x40023800
 800b958:	08017fd8 	.word	0x08017fd8

0800b95c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b95c:	b480      	push	{r7}
 800b95e:	b083      	sub	sp, #12
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	220f      	movs	r2, #15
 800b96a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b96c:	4b12      	ldr	r3, [pc, #72]	@ (800b9b8 <HAL_RCC_GetClockConfig+0x5c>)
 800b96e:	689b      	ldr	r3, [r3, #8]
 800b970:	f003 0203 	and.w	r2, r3, #3
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b978:	4b0f      	ldr	r3, [pc, #60]	@ (800b9b8 <HAL_RCC_GetClockConfig+0x5c>)
 800b97a:	689b      	ldr	r3, [r3, #8]
 800b97c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b984:	4b0c      	ldr	r3, [pc, #48]	@ (800b9b8 <HAL_RCC_GetClockConfig+0x5c>)
 800b986:	689b      	ldr	r3, [r3, #8]
 800b988:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b990:	4b09      	ldr	r3, [pc, #36]	@ (800b9b8 <HAL_RCC_GetClockConfig+0x5c>)
 800b992:	689b      	ldr	r3, [r3, #8]
 800b994:	08db      	lsrs	r3, r3, #3
 800b996:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b99e:	4b07      	ldr	r3, [pc, #28]	@ (800b9bc <HAL_RCC_GetClockConfig+0x60>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f003 020f 	and.w	r2, r3, #15
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	601a      	str	r2, [r3, #0]
}
 800b9aa:	bf00      	nop
 800b9ac:	370c      	adds	r7, #12
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b4:	4770      	bx	lr
 800b9b6:	bf00      	nop
 800b9b8:	40023800 	.word	0x40023800
 800b9bc:	40023c00 	.word	0x40023c00

0800b9c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b088      	sub	sp, #32
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b9d8:	2300      	movs	r3, #0
 800b9da:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	f003 0301 	and.w	r3, r3, #1
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d012      	beq.n	800ba0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b9e8:	4b69      	ldr	r3, [pc, #420]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9ea:	689b      	ldr	r3, [r3, #8]
 800b9ec:	4a68      	ldr	r2, [pc, #416]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9ee:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b9f2:	6093      	str	r3, [r2, #8]
 800b9f4:	4b66      	ldr	r3, [pc, #408]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9f6:	689a      	ldr	r2, [r3, #8]
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9fc:	4964      	ldr	r1, [pc, #400]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9fe:	4313      	orrs	r3, r2
 800ba00:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d101      	bne.n	800ba0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800ba0a:	2301      	movs	r3, #1
 800ba0c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d017      	beq.n	800ba4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ba1a:	4b5d      	ldr	r3, [pc, #372]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba20:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba28:	4959      	ldr	r1, [pc, #356]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba2a:	4313      	orrs	r3, r2
 800ba2c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba38:	d101      	bne.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d101      	bne.n	800ba4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800ba46:	2301      	movs	r3, #1
 800ba48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d017      	beq.n	800ba86 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ba56:	4b4e      	ldr	r3, [pc, #312]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba5c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba64:	494a      	ldr	r1, [pc, #296]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba66:	4313      	orrs	r3, r2
 800ba68:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ba74:	d101      	bne.n	800ba7a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800ba76:	2301      	movs	r3, #1
 800ba78:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d101      	bne.n	800ba86 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800ba82:	2301      	movs	r3, #1
 800ba84:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d001      	beq.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800ba92:	2301      	movs	r3, #1
 800ba94:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	f003 0320 	and.w	r3, r3, #32
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	f000 808b 	beq.w	800bbba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800baa4:	4b3a      	ldr	r3, [pc, #232]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800baa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800baa8:	4a39      	ldr	r2, [pc, #228]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800baaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800baae:	6413      	str	r3, [r2, #64]	@ 0x40
 800bab0:	4b37      	ldr	r3, [pc, #220]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bab8:	60bb      	str	r3, [r7, #8]
 800baba:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800babc:	4b35      	ldr	r3, [pc, #212]	@ (800bb94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	4a34      	ldr	r2, [pc, #208]	@ (800bb94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bac2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bac6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bac8:	f7f9 fd84 	bl	80055d4 <HAL_GetTick>
 800bacc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bace:	e008      	b.n	800bae2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bad0:	f7f9 fd80 	bl	80055d4 <HAL_GetTick>
 800bad4:	4602      	mov	r2, r0
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	1ad3      	subs	r3, r2, r3
 800bada:	2b64      	cmp	r3, #100	@ 0x64
 800badc:	d901      	bls.n	800bae2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800bade:	2303      	movs	r3, #3
 800bae0:	e357      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bae2:	4b2c      	ldr	r3, [pc, #176]	@ (800bb94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800baea:	2b00      	cmp	r3, #0
 800baec:	d0f0      	beq.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800baee:	4b28      	ldr	r3, [pc, #160]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800baf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800baf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800baf6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d035      	beq.n	800bb6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb06:	693a      	ldr	r2, [r7, #16]
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d02e      	beq.n	800bb6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bb0c:	4b20      	ldr	r3, [pc, #128]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb14:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800bb16:	4b1e      	ldr	r3, [pc, #120]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb1a:	4a1d      	ldr	r2, [pc, #116]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb20:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800bb22:	4b1b      	ldr	r3, [pc, #108]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb26:	4a1a      	ldr	r2, [pc, #104]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb2c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800bb2e:	4a18      	ldr	r2, [pc, #96]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb30:	693b      	ldr	r3, [r7, #16]
 800bb32:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800bb34:	4b16      	ldr	r3, [pc, #88]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb38:	f003 0301 	and.w	r3, r3, #1
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	d114      	bne.n	800bb6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb40:	f7f9 fd48 	bl	80055d4 <HAL_GetTick>
 800bb44:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bb46:	e00a      	b.n	800bb5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bb48:	f7f9 fd44 	bl	80055d4 <HAL_GetTick>
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	1ad3      	subs	r3, r2, r3
 800bb52:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d901      	bls.n	800bb5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800bb5a:	2303      	movs	r3, #3
 800bb5c:	e319      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bb5e:	4b0c      	ldr	r3, [pc, #48]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb62:	f003 0302 	and.w	r3, r3, #2
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d0ee      	beq.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb76:	d111      	bne.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800bb78:	4b05      	ldr	r3, [pc, #20]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb7a:	689b      	ldr	r3, [r3, #8]
 800bb7c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800bb84:	4b04      	ldr	r3, [pc, #16]	@ (800bb98 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800bb86:	400b      	ands	r3, r1
 800bb88:	4901      	ldr	r1, [pc, #4]	@ (800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	608b      	str	r3, [r1, #8]
 800bb8e:	e00b      	b.n	800bba8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800bb90:	40023800 	.word	0x40023800
 800bb94:	40007000 	.word	0x40007000
 800bb98:	0ffffcff 	.word	0x0ffffcff
 800bb9c:	4baa      	ldr	r3, [pc, #680]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb9e:	689b      	ldr	r3, [r3, #8]
 800bba0:	4aa9      	ldr	r2, [pc, #676]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bba2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800bba6:	6093      	str	r3, [r2, #8]
 800bba8:	4ba7      	ldr	r3, [pc, #668]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbaa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bbb4:	49a4      	ldr	r1, [pc, #656]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbb6:	4313      	orrs	r3, r2
 800bbb8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f003 0310 	and.w	r3, r3, #16
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d010      	beq.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bbc6:	4ba0      	ldr	r3, [pc, #640]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bbcc:	4a9e      	ldr	r2, [pc, #632]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bbd2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800bbd6:	4b9c      	ldr	r3, [pc, #624]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbd8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbe0:	4999      	ldr	r1, [pc, #612]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d00a      	beq.n	800bc0a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bbf4:	4b94      	ldr	r3, [pc, #592]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbfa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc02:	4991      	ldr	r1, [pc, #580]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc04:	4313      	orrs	r3, r2
 800bc06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d00a      	beq.n	800bc2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bc16:	4b8c      	ldr	r3, [pc, #560]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bc24:	4988      	ldr	r1, [pc, #544]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc26:	4313      	orrs	r3, r2
 800bc28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d00a      	beq.n	800bc4e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bc38:	4b83      	ldr	r3, [pc, #524]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc46:	4980      	ldr	r1, [pc, #512]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc48:	4313      	orrs	r3, r2
 800bc4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d00a      	beq.n	800bc70 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bc5a:	4b7b      	ldr	r3, [pc, #492]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc60:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc68:	4977      	ldr	r1, [pc, #476]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc6a:	4313      	orrs	r3, r2
 800bc6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d00a      	beq.n	800bc92 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bc7c:	4b72      	ldr	r3, [pc, #456]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc82:	f023 0203 	bic.w	r2, r3, #3
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc8a:	496f      	ldr	r1, [pc, #444]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc8c:	4313      	orrs	r3, r2
 800bc8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d00a      	beq.n	800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bc9e:	4b6a      	ldr	r3, [pc, #424]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bca4:	f023 020c 	bic.w	r2, r3, #12
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcac:	4966      	ldr	r1, [pc, #408]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcae:	4313      	orrs	r3, r2
 800bcb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d00a      	beq.n	800bcd6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bcc0:	4b61      	ldr	r3, [pc, #388]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcc6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bcce:	495e      	ldr	r1, [pc, #376]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcd0:	4313      	orrs	r3, r2
 800bcd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d00a      	beq.n	800bcf8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bce2:	4b59      	ldr	r3, [pc, #356]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bce8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bcf0:	4955      	ldr	r1, [pc, #340]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcf2:	4313      	orrs	r3, r2
 800bcf4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d00a      	beq.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bd04:	4b50      	ldr	r3, [pc, #320]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd0a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd12:	494d      	ldr	r1, [pc, #308]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd14:	4313      	orrs	r3, r2
 800bd16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d00a      	beq.n	800bd3c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800bd26:	4b48      	ldr	r3, [pc, #288]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd2c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd34:	4944      	ldr	r1, [pc, #272]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd36:	4313      	orrs	r3, r2
 800bd38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d00a      	beq.n	800bd5e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800bd48:	4b3f      	ldr	r3, [pc, #252]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd4e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd56:	493c      	ldr	r1, [pc, #240]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd58:	4313      	orrs	r3, r2
 800bd5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d00a      	beq.n	800bd80 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800bd6a:	4b37      	ldr	r3, [pc, #220]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd70:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd78:	4933      	ldr	r1, [pc, #204]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd7a:	4313      	orrs	r3, r2
 800bd7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d00a      	beq.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bd8c:	4b2e      	ldr	r3, [pc, #184]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd92:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd9a:	492b      	ldr	r1, [pc, #172]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd9c:	4313      	orrs	r3, r2
 800bd9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d011      	beq.n	800bdd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800bdae:	4b26      	ldr	r3, [pc, #152]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdb4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdbc:	4922      	ldr	r1, [pc, #136]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdbe:	4313      	orrs	r3, r2
 800bdc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bdcc:	d101      	bne.n	800bdd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800bdce:	2301      	movs	r3, #1
 800bdd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f003 0308 	and.w	r3, r3, #8
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d001      	beq.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800bdde:	2301      	movs	r3, #1
 800bde0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d00a      	beq.n	800be04 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bdee:	4b16      	ldr	r3, [pc, #88]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdf4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bdfc:	4912      	ldr	r1, [pc, #72]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdfe:	4313      	orrs	r3, r2
 800be00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d00b      	beq.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800be10:	4b0d      	ldr	r3, [pc, #52]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be16:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be20:	4909      	ldr	r1, [pc, #36]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be22:	4313      	orrs	r3, r2
 800be24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800be28:	69fb      	ldr	r3, [r7, #28]
 800be2a:	2b01      	cmp	r3, #1
 800be2c:	d006      	beq.n	800be3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be36:	2b00      	cmp	r3, #0
 800be38:	f000 80d9 	beq.w	800bfee <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800be3c:	4b02      	ldr	r3, [pc, #8]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	4a01      	ldr	r2, [pc, #4]	@ (800be48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800be46:	e001      	b.n	800be4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800be48:	40023800 	.word	0x40023800
 800be4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be4e:	f7f9 fbc1 	bl	80055d4 <HAL_GetTick>
 800be52:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be54:	e008      	b.n	800be68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800be56:	f7f9 fbbd 	bl	80055d4 <HAL_GetTick>
 800be5a:	4602      	mov	r2, r0
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	1ad3      	subs	r3, r2, r3
 800be60:	2b64      	cmp	r3, #100	@ 0x64
 800be62:	d901      	bls.n	800be68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800be64:	2303      	movs	r3, #3
 800be66:	e194      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be68:	4b6c      	ldr	r3, [pc, #432]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be70:	2b00      	cmp	r3, #0
 800be72:	d1f0      	bne.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f003 0301 	and.w	r3, r3, #1
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d021      	beq.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be84:	2b00      	cmp	r3, #0
 800be86:	d11d      	bne.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800be88:	4b64      	ldr	r3, [pc, #400]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be8e:	0c1b      	lsrs	r3, r3, #16
 800be90:	f003 0303 	and.w	r3, r3, #3
 800be94:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800be96:	4b61      	ldr	r3, [pc, #388]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be9c:	0e1b      	lsrs	r3, r3, #24
 800be9e:	f003 030f 	and.w	r3, r3, #15
 800bea2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	685b      	ldr	r3, [r3, #4]
 800bea8:	019a      	lsls	r2, r3, #6
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	041b      	lsls	r3, r3, #16
 800beae:	431a      	orrs	r2, r3
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	061b      	lsls	r3, r3, #24
 800beb4:	431a      	orrs	r2, r3
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	689b      	ldr	r3, [r3, #8]
 800beba:	071b      	lsls	r3, r3, #28
 800bebc:	4957      	ldr	r1, [pc, #348]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bebe:	4313      	orrs	r3, r2
 800bec0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800becc:	2b00      	cmp	r3, #0
 800bece:	d004      	beq.n	800beda <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bed4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bed8:	d00a      	beq.n	800bef0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d02e      	beq.n	800bf44 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800beea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800beee:	d129      	bne.n	800bf44 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bef0:	4b4a      	ldr	r3, [pc, #296]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bef6:	0c1b      	lsrs	r3, r3, #16
 800bef8:	f003 0303 	and.w	r3, r3, #3
 800befc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800befe:	4b47      	ldr	r3, [pc, #284]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf04:	0f1b      	lsrs	r3, r3, #28
 800bf06:	f003 0307 	and.w	r3, r3, #7
 800bf0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	019a      	lsls	r2, r3, #6
 800bf12:	693b      	ldr	r3, [r7, #16]
 800bf14:	041b      	lsls	r3, r3, #16
 800bf16:	431a      	orrs	r2, r3
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	68db      	ldr	r3, [r3, #12]
 800bf1c:	061b      	lsls	r3, r3, #24
 800bf1e:	431a      	orrs	r2, r3
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	071b      	lsls	r3, r3, #28
 800bf24:	493d      	ldr	r1, [pc, #244]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf26:	4313      	orrs	r3, r2
 800bf28:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800bf2c:	4b3b      	ldr	r3, [pc, #236]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf32:	f023 021f 	bic.w	r2, r3, #31
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf3a:	3b01      	subs	r3, #1
 800bf3c:	4937      	ldr	r1, [pc, #220]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d01d      	beq.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bf50:	4b32      	ldr	r3, [pc, #200]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf56:	0e1b      	lsrs	r3, r3, #24
 800bf58:	f003 030f 	and.w	r3, r3, #15
 800bf5c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bf5e:	4b2f      	ldr	r3, [pc, #188]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf64:	0f1b      	lsrs	r3, r3, #28
 800bf66:	f003 0307 	and.w	r3, r3, #7
 800bf6a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	685b      	ldr	r3, [r3, #4]
 800bf70:	019a      	lsls	r2, r3, #6
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	691b      	ldr	r3, [r3, #16]
 800bf76:	041b      	lsls	r3, r3, #16
 800bf78:	431a      	orrs	r2, r3
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	061b      	lsls	r3, r3, #24
 800bf7e:	431a      	orrs	r2, r3
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	071b      	lsls	r3, r3, #28
 800bf84:	4925      	ldr	r1, [pc, #148]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf86:	4313      	orrs	r3, r2
 800bf88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d011      	beq.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	685b      	ldr	r3, [r3, #4]
 800bf9c:	019a      	lsls	r2, r3, #6
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	691b      	ldr	r3, [r3, #16]
 800bfa2:	041b      	lsls	r3, r3, #16
 800bfa4:	431a      	orrs	r2, r3
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	68db      	ldr	r3, [r3, #12]
 800bfaa:	061b      	lsls	r3, r3, #24
 800bfac:	431a      	orrs	r2, r3
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	689b      	ldr	r3, [r3, #8]
 800bfb2:	071b      	lsls	r3, r3, #28
 800bfb4:	4919      	ldr	r1, [pc, #100]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfb6:	4313      	orrs	r3, r2
 800bfb8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bfbc:	4b17      	ldr	r3, [pc, #92]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	4a16      	ldr	r2, [pc, #88]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfc2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bfc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfc8:	f7f9 fb04 	bl	80055d4 <HAL_GetTick>
 800bfcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bfce:	e008      	b.n	800bfe2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bfd0:	f7f9 fb00 	bl	80055d4 <HAL_GetTick>
 800bfd4:	4602      	mov	r2, r0
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	1ad3      	subs	r3, r2, r3
 800bfda:	2b64      	cmp	r3, #100	@ 0x64
 800bfdc:	d901      	bls.n	800bfe2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bfde:	2303      	movs	r3, #3
 800bfe0:	e0d7      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bfe2:	4b0e      	ldr	r3, [pc, #56]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d0f0      	beq.n	800bfd0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800bfee:	69bb      	ldr	r3, [r7, #24]
 800bff0:	2b01      	cmp	r3, #1
 800bff2:	f040 80cd 	bne.w	800c190 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800bff6:	4b09      	ldr	r3, [pc, #36]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	4a08      	ldr	r2, [pc, #32]	@ (800c01c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bffc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c000:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c002:	f7f9 fae7 	bl	80055d4 <HAL_GetTick>
 800c006:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c008:	e00a      	b.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c00a:	f7f9 fae3 	bl	80055d4 <HAL_GetTick>
 800c00e:	4602      	mov	r2, r0
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	1ad3      	subs	r3, r2, r3
 800c014:	2b64      	cmp	r3, #100	@ 0x64
 800c016:	d903      	bls.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c018:	2303      	movs	r3, #3
 800c01a:	e0ba      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800c01c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c020:	4b5e      	ldr	r3, [pc, #376]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c028:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c02c:	d0ed      	beq.n	800c00a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c036:	2b00      	cmp	r3, #0
 800c038:	d003      	beq.n	800c042 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d009      	beq.n	800c056 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d02e      	beq.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c052:	2b00      	cmp	r3, #0
 800c054:	d12a      	bne.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c056:	4b51      	ldr	r3, [pc, #324]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c05c:	0c1b      	lsrs	r3, r3, #16
 800c05e:	f003 0303 	and.w	r3, r3, #3
 800c062:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c064:	4b4d      	ldr	r3, [pc, #308]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c06a:	0f1b      	lsrs	r3, r3, #28
 800c06c:	f003 0307 	and.w	r3, r3, #7
 800c070:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	695b      	ldr	r3, [r3, #20]
 800c076:	019a      	lsls	r2, r3, #6
 800c078:	693b      	ldr	r3, [r7, #16]
 800c07a:	041b      	lsls	r3, r3, #16
 800c07c:	431a      	orrs	r2, r3
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	699b      	ldr	r3, [r3, #24]
 800c082:	061b      	lsls	r3, r3, #24
 800c084:	431a      	orrs	r2, r3
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	071b      	lsls	r3, r3, #28
 800c08a:	4944      	ldr	r1, [pc, #272]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c08c:	4313      	orrs	r3, r2
 800c08e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c092:	4b42      	ldr	r3, [pc, #264]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c094:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c098:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0a0:	3b01      	subs	r3, #1
 800c0a2:	021b      	lsls	r3, r3, #8
 800c0a4:	493d      	ldr	r1, [pc, #244]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d022      	beq.n	800c0fe <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c0bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c0c0:	d11d      	bne.n	800c0fe <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c0c2:	4b36      	ldr	r3, [pc, #216]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0c8:	0e1b      	lsrs	r3, r3, #24
 800c0ca:	f003 030f 	and.w	r3, r3, #15
 800c0ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c0d0:	4b32      	ldr	r3, [pc, #200]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0d6:	0f1b      	lsrs	r3, r3, #28
 800c0d8:	f003 0307 	and.w	r3, r3, #7
 800c0dc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	695b      	ldr	r3, [r3, #20]
 800c0e2:	019a      	lsls	r2, r3, #6
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	6a1b      	ldr	r3, [r3, #32]
 800c0e8:	041b      	lsls	r3, r3, #16
 800c0ea:	431a      	orrs	r2, r3
 800c0ec:	693b      	ldr	r3, [r7, #16]
 800c0ee:	061b      	lsls	r3, r3, #24
 800c0f0:	431a      	orrs	r2, r3
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	071b      	lsls	r3, r3, #28
 800c0f6:	4929      	ldr	r1, [pc, #164]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0f8:	4313      	orrs	r3, r2
 800c0fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f003 0308 	and.w	r3, r3, #8
 800c106:	2b00      	cmp	r3, #0
 800c108:	d028      	beq.n	800c15c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c10a:	4b24      	ldr	r3, [pc, #144]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c10c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c110:	0e1b      	lsrs	r3, r3, #24
 800c112:	f003 030f 	and.w	r3, r3, #15
 800c116:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c118:	4b20      	ldr	r3, [pc, #128]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c11a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c11e:	0c1b      	lsrs	r3, r3, #16
 800c120:	f003 0303 	and.w	r3, r3, #3
 800c124:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	695b      	ldr	r3, [r3, #20]
 800c12a:	019a      	lsls	r2, r3, #6
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	041b      	lsls	r3, r3, #16
 800c130:	431a      	orrs	r2, r3
 800c132:	693b      	ldr	r3, [r7, #16]
 800c134:	061b      	lsls	r3, r3, #24
 800c136:	431a      	orrs	r2, r3
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	69db      	ldr	r3, [r3, #28]
 800c13c:	071b      	lsls	r3, r3, #28
 800c13e:	4917      	ldr	r1, [pc, #92]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c140:	4313      	orrs	r3, r2
 800c142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c146:	4b15      	ldr	r3, [pc, #84]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c148:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c14c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c154:	4911      	ldr	r1, [pc, #68]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c156:	4313      	orrs	r3, r2
 800c158:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c15c:	4b0f      	ldr	r3, [pc, #60]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	4a0e      	ldr	r2, [pc, #56]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c162:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c166:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c168:	f7f9 fa34 	bl	80055d4 <HAL_GetTick>
 800c16c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c16e:	e008      	b.n	800c182 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c170:	f7f9 fa30 	bl	80055d4 <HAL_GetTick>
 800c174:	4602      	mov	r2, r0
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	1ad3      	subs	r3, r2, r3
 800c17a:	2b64      	cmp	r3, #100	@ 0x64
 800c17c:	d901      	bls.n	800c182 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c17e:	2303      	movs	r3, #3
 800c180:	e007      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c182:	4b06      	ldr	r3, [pc, #24]	@ (800c19c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c18a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c18e:	d1ef      	bne.n	800c170 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800c190:	2300      	movs	r3, #0
}
 800c192:	4618      	mov	r0, r3
 800c194:	3720      	adds	r7, #32
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}
 800c19a:	bf00      	nop
 800c19c:	40023800 	.word	0x40023800

0800c1a0 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c1a0:	b480      	push	{r7}
 800c1a2:	b085      	sub	sp, #20
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	4a80      	ldr	r2, [pc, #512]	@ (800c3b0 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800c1b0:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800c1b2:	4b80      	ldr	r3, [pc, #512]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1b8:	099b      	lsrs	r3, r3, #6
 800c1ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c1c2:	4b7c      	ldr	r3, [pc, #496]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1c8:	0c1b      	lsrs	r3, r3, #16
 800c1ca:	f003 0203 	and.w	r2, r3, #3
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c1d2:	4b78      	ldr	r3, [pc, #480]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1d8:	0e1b      	lsrs	r3, r3, #24
 800c1da:	f003 020f 	and.w	r2, r3, #15
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c1e2:	4b74      	ldr	r3, [pc, #464]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1e8:	0f1b      	lsrs	r3, r3, #28
 800c1ea:	f003 0207 	and.w	r2, r3, #7
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800c1f2:	4b70      	ldr	r3, [pc, #448]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1f8:	099b      	lsrs	r3, r3, #6
 800c1fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c202:	4b6c      	ldr	r3, [pc, #432]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c208:	0c1b      	lsrs	r3, r3, #16
 800c20a:	f003 0203 	and.w	r2, r3, #3
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c212:	4b68      	ldr	r3, [pc, #416]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c218:	0e1b      	lsrs	r3, r3, #24
 800c21a:	f003 020f 	and.w	r2, r3, #15
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c222:	4b64      	ldr	r3, [pc, #400]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c228:	0f1b      	lsrs	r3, r3, #28
 800c22a:	f003 0207 	and.w	r2, r3, #7
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800c232:	4b60      	ldr	r3, [pc, #384]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c234:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c238:	f003 021f 	and.w	r2, r3, #31
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800c240:	4b5c      	ldr	r3, [pc, #368]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c242:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c246:	0a1b      	lsrs	r3, r3, #8
 800c248:	f003 021f 	and.w	r2, r3, #31
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800c250:	4b58      	ldr	r3, [pc, #352]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c252:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c256:	0c1b      	lsrs	r3, r3, #16
 800c258:	f003 0203 	and.w	r2, r3, #3
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800c260:	4b54      	ldr	r3, [pc, #336]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c262:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c266:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800c26e:	4b51      	ldr	r3, [pc, #324]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c270:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c274:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800c27c:	4b4d      	ldr	r3, [pc, #308]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c27e:	689b      	ldr	r3, [r3, #8]
 800c280:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800c288:	4b4a      	ldr	r3, [pc, #296]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c28a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c28e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800c296:	4b47      	ldr	r3, [pc, #284]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c29c:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800c2a4:	4b43      	ldr	r3, [pc, #268]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2aa:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800c2b2:	4b40      	ldr	r3, [pc, #256]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2b8:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800c2c0:	4b3c      	ldr	r3, [pc, #240]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2c6:	f003 0203 	and.w	r2, r3, #3
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800c2ce:	4b39      	ldr	r3, [pc, #228]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2d4:	f003 020c 	and.w	r2, r3, #12
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800c2dc:	4b35      	ldr	r3, [pc, #212]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2e2:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800c2ea:	4b32      	ldr	r3, [pc, #200]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2f0:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800c2f8:	4b2e      	ldr	r3, [pc, #184]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2fe:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800c306:	4b2b      	ldr	r3, [pc, #172]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c30c:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800c314:	4b27      	ldr	r3, [pc, #156]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c31a:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800c322:	4b24      	ldr	r3, [pc, #144]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c328:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c330:	4b20      	ldr	r3, [pc, #128]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c336:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800c33e:	4b1d      	ldr	r3, [pc, #116]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c344:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800c34c:	4b19      	ldr	r3, [pc, #100]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c34e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c352:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800c35a:	4b16      	ldr	r3, [pc, #88]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c35c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c360:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800c36a:	4b12      	ldr	r3, [pc, #72]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c36c:	689b      	ldr	r3, [r3, #8]
 800c36e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c372:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800c374:	4b0f      	ldr	r3, [pc, #60]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c378:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	431a      	orrs	r2, r3
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800c384:	4b0b      	ldr	r3, [pc, #44]	@ (800c3b4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c386:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c38a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d103      	bne.n	800c39a <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2200      	movs	r2, #0
 800c396:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800c398:	e003      	b.n	800c3a2 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c3a0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800c3a2:	bf00      	nop
 800c3a4:	3714      	adds	r7, #20
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ac:	4770      	bx	lr
 800c3ae:	bf00      	nop
 800c3b0:	00fffff1 	.word	0x00fffff1
 800c3b4:	40023800 	.word	0x40023800

0800c3b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	b087      	sub	sp, #28
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c3d6:	f040 808d 	bne.w	800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c3da:	4b93      	ldr	r3, [pc, #588]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3e0:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c3e8:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c3f0:	d07c      	beq.n	800c4ec <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c3f8:	d87b      	bhi.n	800c4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d004      	beq.n	800c40a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c406:	d039      	beq.n	800c47c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c408:	e073      	b.n	800c4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c40a:	4b87      	ldr	r3, [pc, #540]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c40c:	685b      	ldr	r3, [r3, #4]
 800c40e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c412:	2b00      	cmp	r3, #0
 800c414:	d108      	bne.n	800c428 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c416:	4b84      	ldr	r3, [pc, #528]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c418:	685b      	ldr	r3, [r3, #4]
 800c41a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c41e:	4a83      	ldr	r2, [pc, #524]	@ (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c420:	fbb2 f3f3 	udiv	r3, r2, r3
 800c424:	613b      	str	r3, [r7, #16]
 800c426:	e007      	b.n	800c438 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c428:	4b7f      	ldr	r3, [pc, #508]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c42a:	685b      	ldr	r3, [r3, #4]
 800c42c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c430:	4a7f      	ldr	r2, [pc, #508]	@ (800c630 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c432:	fbb2 f3f3 	udiv	r3, r2, r3
 800c436:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c438:	4b7b      	ldr	r3, [pc, #492]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c43a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c43e:	0e1b      	lsrs	r3, r3, #24
 800c440:	f003 030f 	and.w	r3, r3, #15
 800c444:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c446:	4b78      	ldr	r3, [pc, #480]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c44c:	099b      	lsrs	r3, r3, #6
 800c44e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c452:	693a      	ldr	r2, [r7, #16]
 800c454:	fb03 f202 	mul.w	r2, r3, r2
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c45e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c460:	4b71      	ldr	r3, [pc, #452]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c462:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c466:	0a1b      	lsrs	r3, r3, #8
 800c468:	f003 031f 	and.w	r3, r3, #31
 800c46c:	3301      	adds	r3, #1
 800c46e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c470:	697a      	ldr	r2, [r7, #20]
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	fbb2 f3f3 	udiv	r3, r2, r3
 800c478:	617b      	str	r3, [r7, #20]
        break;
 800c47a:	e03b      	b.n	800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c47c:	4b6a      	ldr	r3, [pc, #424]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c47e:	685b      	ldr	r3, [r3, #4]
 800c480:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c484:	2b00      	cmp	r3, #0
 800c486:	d108      	bne.n	800c49a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c488:	4b67      	ldr	r3, [pc, #412]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c48a:	685b      	ldr	r3, [r3, #4]
 800c48c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c490:	4a66      	ldr	r2, [pc, #408]	@ (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c492:	fbb2 f3f3 	udiv	r3, r2, r3
 800c496:	613b      	str	r3, [r7, #16]
 800c498:	e007      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c49a:	4b63      	ldr	r3, [pc, #396]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c4a2:	4a63      	ldr	r2, [pc, #396]	@ (800c630 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c4a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4a8:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c4aa:	4b5f      	ldr	r3, [pc, #380]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c4b0:	0e1b      	lsrs	r3, r3, #24
 800c4b2:	f003 030f 	and.w	r3, r3, #15
 800c4b6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c4b8:	4b5b      	ldr	r3, [pc, #364]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c4be:	099b      	lsrs	r3, r3, #6
 800c4c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4c4:	693a      	ldr	r2, [r7, #16]
 800c4c6:	fb03 f202 	mul.w	r2, r3, r2
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4d0:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c4d2:	4b55      	ldr	r3, [pc, #340]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c4d8:	f003 031f 	and.w	r3, r3, #31
 800c4dc:	3301      	adds	r3, #1
 800c4de:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c4e0:	697a      	ldr	r2, [r7, #20]
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4e8:	617b      	str	r3, [r7, #20]
        break;
 800c4ea:	e003      	b.n	800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c4ec:	4b51      	ldr	r3, [pc, #324]	@ (800c634 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c4ee:	617b      	str	r3, [r7, #20]
        break;
 800c4f0:	e000      	b.n	800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800c4f2:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c4fa:	f040 808d 	bne.w	800c618 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c4fe:	4b4a      	ldr	r3, [pc, #296]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c500:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c504:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800c50c:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c514:	d07c      	beq.n	800c610 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c51c:	d87b      	bhi.n	800c616 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d004      	beq.n	800c52e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c52a:	d039      	beq.n	800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c52c:	e073      	b.n	800c616 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c52e:	4b3e      	ldr	r3, [pc, #248]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c530:	685b      	ldr	r3, [r3, #4]
 800c532:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c536:	2b00      	cmp	r3, #0
 800c538:	d108      	bne.n	800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c53a:	4b3b      	ldr	r3, [pc, #236]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c53c:	685b      	ldr	r3, [r3, #4]
 800c53e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c542:	4a3a      	ldr	r2, [pc, #232]	@ (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c544:	fbb2 f3f3 	udiv	r3, r2, r3
 800c548:	613b      	str	r3, [r7, #16]
 800c54a:	e007      	b.n	800c55c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c54c:	4b36      	ldr	r3, [pc, #216]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c54e:	685b      	ldr	r3, [r3, #4]
 800c550:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c554:	4a36      	ldr	r2, [pc, #216]	@ (800c630 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c556:	fbb2 f3f3 	udiv	r3, r2, r3
 800c55a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c55c:	4b32      	ldr	r3, [pc, #200]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c55e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c562:	0e1b      	lsrs	r3, r3, #24
 800c564:	f003 030f 	and.w	r3, r3, #15
 800c568:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c56a:	4b2f      	ldr	r3, [pc, #188]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c56c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c570:	099b      	lsrs	r3, r3, #6
 800c572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c576:	693a      	ldr	r2, [r7, #16]
 800c578:	fb03 f202 	mul.w	r2, r3, r2
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c582:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c584:	4b28      	ldr	r3, [pc, #160]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c586:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c58a:	0a1b      	lsrs	r3, r3, #8
 800c58c:	f003 031f 	and.w	r3, r3, #31
 800c590:	3301      	adds	r3, #1
 800c592:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c594:	697a      	ldr	r2, [r7, #20]
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	fbb2 f3f3 	udiv	r3, r2, r3
 800c59c:	617b      	str	r3, [r7, #20]
        break;
 800c59e:	e03b      	b.n	800c618 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c5a0:	4b21      	ldr	r3, [pc, #132]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5a2:	685b      	ldr	r3, [r3, #4]
 800c5a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d108      	bne.n	800c5be <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c5ac:	4b1e      	ldr	r3, [pc, #120]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5ae:	685b      	ldr	r3, [r3, #4]
 800c5b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c5b4:	4a1d      	ldr	r2, [pc, #116]	@ (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c5b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5ba:	613b      	str	r3, [r7, #16]
 800c5bc:	e007      	b.n	800c5ce <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c5be:	4b1a      	ldr	r3, [pc, #104]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5c0:	685b      	ldr	r3, [r3, #4]
 800c5c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c5c6:	4a1a      	ldr	r2, [pc, #104]	@ (800c630 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c5c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5cc:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c5ce:	4b16      	ldr	r3, [pc, #88]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5d4:	0e1b      	lsrs	r3, r3, #24
 800c5d6:	f003 030f 	and.w	r3, r3, #15
 800c5da:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c5dc:	4b12      	ldr	r3, [pc, #72]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5e2:	099b      	lsrs	r3, r3, #6
 800c5e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5e8:	693a      	ldr	r2, [r7, #16]
 800c5ea:	fb03 f202 	mul.w	r2, r3, r2
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5f4:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c5f6:	4b0c      	ldr	r3, [pc, #48]	@ (800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5fc:	f003 031f 	and.w	r3, r3, #31
 800c600:	3301      	adds	r3, #1
 800c602:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c604:	697a      	ldr	r2, [r7, #20]
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	fbb2 f3f3 	udiv	r3, r2, r3
 800c60c:	617b      	str	r3, [r7, #20]
        break;
 800c60e:	e003      	b.n	800c618 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c610:	4b08      	ldr	r3, [pc, #32]	@ (800c634 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c612:	617b      	str	r3, [r7, #20]
        break;
 800c614:	e000      	b.n	800c618 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800c616:	bf00      	nop
      }
    }
  }

  return frequency;
 800c618:	697b      	ldr	r3, [r7, #20]
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	371c      	adds	r7, #28
 800c61e:	46bd      	mov	sp, r7
 800c620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c624:	4770      	bx	lr
 800c626:	bf00      	nop
 800c628:	40023800 	.word	0x40023800
 800c62c:	00f42400 	.word	0x00f42400
 800c630:	017d7840 	.word	0x017d7840
 800c634:	00bb8000 	.word	0x00bb8000

0800c638 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b084      	sub	sp, #16
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d101      	bne.n	800c64a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800c646:	2301      	movs	r3, #1
 800c648:	e071      	b.n	800c72e <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	7f5b      	ldrb	r3, [r3, #29]
 800c64e:	b2db      	uxtb	r3, r3
 800c650:	2b00      	cmp	r3, #0
 800c652:	d105      	bne.n	800c660 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	2200      	movs	r2, #0
 800c658:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f7f5 ff6a 	bl	8002534 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2202      	movs	r2, #2
 800c664:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	68db      	ldr	r3, [r3, #12]
 800c66c:	f003 0310 	and.w	r3, r3, #16
 800c670:	2b10      	cmp	r3, #16
 800c672:	d053      	beq.n	800c71c <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	22ca      	movs	r2, #202	@ 0xca
 800c67a:	625a      	str	r2, [r3, #36]	@ 0x24
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	2253      	movs	r2, #83	@ 0x53
 800c682:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c684:	6878      	ldr	r0, [r7, #4]
 800c686:	f000 fac7 	bl	800cc18 <RTC_EnterInitMode>
 800c68a:	4603      	mov	r3, r0
 800c68c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800c68e:	7bfb      	ldrb	r3, [r7, #15]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d12a      	bne.n	800c6ea <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	6899      	ldr	r1, [r3, #8]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681a      	ldr	r2, [r3, #0]
 800c69e:	4b26      	ldr	r3, [pc, #152]	@ (800c738 <HAL_RTC_Init+0x100>)
 800c6a0:	400b      	ands	r3, r1
 800c6a2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	6899      	ldr	r1, [r3, #8]
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	685a      	ldr	r2, [r3, #4]
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	691b      	ldr	r3, [r3, #16]
 800c6b2:	431a      	orrs	r2, r3
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	695b      	ldr	r3, [r3, #20]
 800c6b8:	431a      	orrs	r2, r3
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	430a      	orrs	r2, r1
 800c6c0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	687a      	ldr	r2, [r7, #4]
 800c6c8:	68d2      	ldr	r2, [r2, #12]
 800c6ca:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	6919      	ldr	r1, [r3, #16]
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	689b      	ldr	r3, [r3, #8]
 800c6d6:	041a      	lsls	r2, r3, #16
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	430a      	orrs	r2, r1
 800c6de:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f000 fad0 	bl	800cc86 <RTC_ExitInitMode>
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c6ea:	7bfb      	ldrb	r3, [r7, #15]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d110      	bne.n	800c712 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	f022 0208 	bic.w	r2, r2, #8
 800c6fe:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	699a      	ldr	r2, [r3, #24]
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	430a      	orrs	r2, r1
 800c710:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	22ff      	movs	r2, #255	@ 0xff
 800c718:	625a      	str	r2, [r3, #36]	@ 0x24
 800c71a:	e001      	b.n	800c720 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800c71c:	2300      	movs	r3, #0
 800c71e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c720:	7bfb      	ldrb	r3, [r7, #15]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d102      	bne.n	800c72c <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	2201      	movs	r2, #1
 800c72a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800c72c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3710      	adds	r7, #16
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}
 800c736:	bf00      	nop
 800c738:	ff8fffbf 	.word	0xff8fffbf

0800c73c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c73c:	b590      	push	{r4, r7, lr}
 800c73e:	b087      	sub	sp, #28
 800c740:	af00      	add	r7, sp, #0
 800c742:	60f8      	str	r0, [r7, #12]
 800c744:	60b9      	str	r1, [r7, #8]
 800c746:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c748:	2300      	movs	r3, #0
 800c74a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	7f1b      	ldrb	r3, [r3, #28]
 800c750:	2b01      	cmp	r3, #1
 800c752:	d101      	bne.n	800c758 <HAL_RTC_SetTime+0x1c>
 800c754:	2302      	movs	r3, #2
 800c756:	e085      	b.n	800c864 <HAL_RTC_SetTime+0x128>
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	2201      	movs	r2, #1
 800c75c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	2202      	movs	r2, #2
 800c762:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d126      	bne.n	800c7b8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	689b      	ldr	r3, [r3, #8]
 800c770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c774:	2b00      	cmp	r3, #0
 800c776:	d102      	bne.n	800c77e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	2200      	movs	r2, #0
 800c77c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	781b      	ldrb	r3, [r3, #0]
 800c782:	4618      	mov	r0, r3
 800c784:	f000 faa4 	bl	800ccd0 <RTC_ByteToBcd2>
 800c788:	4603      	mov	r3, r0
 800c78a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	785b      	ldrb	r3, [r3, #1]
 800c790:	4618      	mov	r0, r3
 800c792:	f000 fa9d 	bl	800ccd0 <RTC_ByteToBcd2>
 800c796:	4603      	mov	r3, r0
 800c798:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c79a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	789b      	ldrb	r3, [r3, #2]
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f000 fa95 	bl	800ccd0 <RTC_ByteToBcd2>
 800c7a6:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c7a8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	78db      	ldrb	r3, [r3, #3]
 800c7b0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c7b2:	4313      	orrs	r3, r2
 800c7b4:	617b      	str	r3, [r7, #20]
 800c7b6:	e018      	b.n	800c7ea <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	689b      	ldr	r3, [r3, #8]
 800c7be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d102      	bne.n	800c7cc <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c7c6:	68bb      	ldr	r3, [r7, #8]
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	781b      	ldrb	r3, [r3, #0]
 800c7d0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c7d2:	68bb      	ldr	r3, [r7, #8]
 800c7d4:	785b      	ldrb	r3, [r3, #1]
 800c7d6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7d8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800c7da:	68ba      	ldr	r2, [r7, #8]
 800c7dc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c7de:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c7e0:	68bb      	ldr	r3, [r7, #8]
 800c7e2:	78db      	ldrb	r3, [r3, #3]
 800c7e4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7e6:	4313      	orrs	r3, r2
 800c7e8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	22ca      	movs	r2, #202	@ 0xca
 800c7f0:	625a      	str	r2, [r3, #36]	@ 0x24
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	2253      	movs	r2, #83	@ 0x53
 800c7f8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c7fa:	68f8      	ldr	r0, [r7, #12]
 800c7fc:	f000 fa0c 	bl	800cc18 <RTC_EnterInitMode>
 800c800:	4603      	mov	r3, r0
 800c802:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c804:	7cfb      	ldrb	r3, [r7, #19]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d11e      	bne.n	800c848 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	681a      	ldr	r2, [r3, #0]
 800c80e:	6979      	ldr	r1, [r7, #20]
 800c810:	4b16      	ldr	r3, [pc, #88]	@ (800c86c <HAL_RTC_SetTime+0x130>)
 800c812:	400b      	ands	r3, r1
 800c814:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	689a      	ldr	r2, [r3, #8]
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c824:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	6899      	ldr	r1, [r3, #8]
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	68da      	ldr	r2, [r3, #12]
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	691b      	ldr	r3, [r3, #16]
 800c834:	431a      	orrs	r2, r3
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	430a      	orrs	r2, r1
 800c83c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c83e:	68f8      	ldr	r0, [r7, #12]
 800c840:	f000 fa21 	bl	800cc86 <RTC_ExitInitMode>
 800c844:	4603      	mov	r3, r0
 800c846:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c848:	7cfb      	ldrb	r3, [r7, #19]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d102      	bne.n	800c854 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2201      	movs	r2, #1
 800c852:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	22ff      	movs	r2, #255	@ 0xff
 800c85a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	2200      	movs	r2, #0
 800c860:	771a      	strb	r2, [r3, #28]

  return status;
 800c862:	7cfb      	ldrb	r3, [r7, #19]
}
 800c864:	4618      	mov	r0, r3
 800c866:	371c      	adds	r7, #28
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd90      	pop	{r4, r7, pc}
 800c86c:	007f7f7f 	.word	0x007f7f7f

0800c870 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c870:	b590      	push	{r4, r7, lr}
 800c872:	b087      	sub	sp, #28
 800c874:	af00      	add	r7, sp, #0
 800c876:	60f8      	str	r0, [r7, #12]
 800c878:	60b9      	str	r1, [r7, #8]
 800c87a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c87c:	2300      	movs	r3, #0
 800c87e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	7f1b      	ldrb	r3, [r3, #28]
 800c884:	2b01      	cmp	r3, #1
 800c886:	d101      	bne.n	800c88c <HAL_RTC_SetDate+0x1c>
 800c888:	2302      	movs	r3, #2
 800c88a:	e06f      	b.n	800c96c <HAL_RTC_SetDate+0xfc>
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2201      	movs	r2, #1
 800c890:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	2202      	movs	r2, #2
 800c896:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d10e      	bne.n	800c8bc <HAL_RTC_SetDate+0x4c>
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	785b      	ldrb	r3, [r3, #1]
 800c8a2:	f003 0310 	and.w	r3, r3, #16
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d008      	beq.n	800c8bc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	785b      	ldrb	r3, [r3, #1]
 800c8ae:	f023 0310 	bic.w	r3, r3, #16
 800c8b2:	b2db      	uxtb	r3, r3
 800c8b4:	330a      	adds	r3, #10
 800c8b6:	b2da      	uxtb	r2, r3
 800c8b8:	68bb      	ldr	r3, [r7, #8]
 800c8ba:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d11c      	bne.n	800c8fc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	78db      	ldrb	r3, [r3, #3]
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f000 fa02 	bl	800ccd0 <RTC_ByteToBcd2>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	785b      	ldrb	r3, [r3, #1]
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	f000 f9fb 	bl	800ccd0 <RTC_ByteToBcd2>
 800c8da:	4603      	mov	r3, r0
 800c8dc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8de:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	789b      	ldrb	r3, [r3, #2]
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f000 f9f3 	bl	800ccd0 <RTC_ByteToBcd2>
 800c8ea:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c8ec:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	781b      	ldrb	r3, [r3, #0]
 800c8f4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	617b      	str	r3, [r7, #20]
 800c8fa:	e00e      	b.n	800c91a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	78db      	ldrb	r3, [r3, #3]
 800c900:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	785b      	ldrb	r3, [r3, #1]
 800c906:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c908:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800c90a:	68ba      	ldr	r2, [r7, #8]
 800c90c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c90e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c910:	68bb      	ldr	r3, [r7, #8]
 800c912:	781b      	ldrb	r3, [r3, #0]
 800c914:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c916:	4313      	orrs	r3, r2
 800c918:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	22ca      	movs	r2, #202	@ 0xca
 800c920:	625a      	str	r2, [r3, #36]	@ 0x24
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	2253      	movs	r2, #83	@ 0x53
 800c928:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c92a:	68f8      	ldr	r0, [r7, #12]
 800c92c:	f000 f974 	bl	800cc18 <RTC_EnterInitMode>
 800c930:	4603      	mov	r3, r0
 800c932:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c934:	7cfb      	ldrb	r3, [r7, #19]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d10a      	bne.n	800c950 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681a      	ldr	r2, [r3, #0]
 800c93e:	6979      	ldr	r1, [r7, #20]
 800c940:	4b0c      	ldr	r3, [pc, #48]	@ (800c974 <HAL_RTC_SetDate+0x104>)
 800c942:	400b      	ands	r3, r1
 800c944:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c946:	68f8      	ldr	r0, [r7, #12]
 800c948:	f000 f99d 	bl	800cc86 <RTC_ExitInitMode>
 800c94c:	4603      	mov	r3, r0
 800c94e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c950:	7cfb      	ldrb	r3, [r7, #19]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d102      	bne.n	800c95c <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	2201      	movs	r2, #1
 800c95a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	22ff      	movs	r2, #255	@ 0xff
 800c962:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	2200      	movs	r2, #0
 800c968:	771a      	strb	r2, [r3, #28]

  return status;
 800c96a:	7cfb      	ldrb	r3, [r7, #19]
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	371c      	adds	r7, #28
 800c970:	46bd      	mov	sp, r7
 800c972:	bd90      	pop	{r4, r7, pc}
 800c974:	00ffff3f 	.word	0x00ffff3f

0800c978 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c978:	b590      	push	{r4, r7, lr}
 800c97a:	b089      	sub	sp, #36	@ 0x24
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	60f8      	str	r0, [r7, #12]
 800c980:	60b9      	str	r1, [r7, #8]
 800c982:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800c984:	2300      	movs	r3, #0
 800c986:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800c988:	2300      	movs	r3, #0
 800c98a:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800c98c:	2300      	movs	r3, #0
 800c98e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	7f1b      	ldrb	r3, [r3, #28]
 800c994:	2b01      	cmp	r3, #1
 800c996:	d101      	bne.n	800c99c <HAL_RTC_SetAlarm+0x24>
 800c998:	2302      	movs	r3, #2
 800c99a:	e113      	b.n	800cbc4 <HAL_RTC_SetAlarm+0x24c>
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	2201      	movs	r2, #1
 800c9a0:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	2202      	movs	r2, #2
 800c9a6:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d137      	bne.n	800ca1e <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	689b      	ldr	r3, [r3, #8]
 800c9b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d102      	bne.n	800c9c2 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	2200      	movs	r2, #0
 800c9c0:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c9c2:	68bb      	ldr	r3, [r7, #8]
 800c9c4:	781b      	ldrb	r3, [r3, #0]
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	f000 f982 	bl	800ccd0 <RTC_ByteToBcd2>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	785b      	ldrb	r3, [r3, #1]
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f000 f97b 	bl	800ccd0 <RTC_ByteToBcd2>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c9de:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	789b      	ldrb	r3, [r3, #2]
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	f000 f973 	bl	800ccd0 <RTC_ByteToBcd2>
 800c9ea:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9ec:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	78db      	ldrb	r3, [r3, #3]
 800c9f4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c9f6:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c9fa:	68bb      	ldr	r3, [r7, #8]
 800c9fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ca00:	4618      	mov	r0, r3
 800ca02:	f000 f965 	bl	800ccd0 <RTC_ByteToBcd2>
 800ca06:	4603      	mov	r3, r0
 800ca08:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800ca0a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800ca0e:	68bb      	ldr	r3, [r7, #8]
 800ca10:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800ca12:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800ca18:	4313      	orrs	r3, r2
 800ca1a:	61fb      	str	r3, [r7, #28]
 800ca1c:	e023      	b.n	800ca66 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d102      	bne.n	800ca32 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	2200      	movs	r2, #0
 800ca30:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca32:	68bb      	ldr	r3, [r7, #8]
 800ca34:	781b      	ldrb	r3, [r3, #0]
 800ca36:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800ca38:	68bb      	ldr	r3, [r7, #8]
 800ca3a:	785b      	ldrb	r3, [r3, #1]
 800ca3c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca3e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800ca40:	68ba      	ldr	r2, [r7, #8]
 800ca42:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800ca44:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	78db      	ldrb	r3, [r3, #3]
 800ca4a:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800ca4c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800ca4e:	68bb      	ldr	r3, [r7, #8]
 800ca50:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ca54:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ca56:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800ca58:	68bb      	ldr	r3, [r7, #8]
 800ca5a:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800ca5c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800ca5e:	68bb      	ldr	r3, [r7, #8]
 800ca60:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca62:	4313      	orrs	r3, r2
 800ca64:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800ca66:	68bb      	ldr	r3, [r7, #8]
 800ca68:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800ca6e:	4313      	orrs	r3, r2
 800ca70:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	22ca      	movs	r2, #202	@ 0xca
 800ca78:	625a      	str	r2, [r3, #36]	@ 0x24
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	2253      	movs	r2, #83	@ 0x53
 800ca80:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca8a:	d148      	bne.n	800cb1e <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	689a      	ldr	r2, [r3, #8]
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ca9a:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	689a      	ldr	r2, [r3, #8]
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800caaa:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	68db      	ldr	r3, [r3, #12]
 800cab2:	b2da      	uxtb	r2, r3
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800cabc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cabe:	f7f8 fd89 	bl	80055d4 <HAL_GetTick>
 800cac2:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800cac4:	e013      	b.n	800caee <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cac6:	f7f8 fd85 	bl	80055d4 <HAL_GetTick>
 800caca:	4602      	mov	r2, r0
 800cacc:	69bb      	ldr	r3, [r7, #24]
 800cace:	1ad3      	subs	r3, r2, r3
 800cad0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cad4:	d90b      	bls.n	800caee <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	22ff      	movs	r2, #255	@ 0xff
 800cadc:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	2203      	movs	r2, #3
 800cae2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	2200      	movs	r2, #0
 800cae8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800caea:	2303      	movs	r3, #3
 800caec:	e06a      	b.n	800cbc4 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	68db      	ldr	r3, [r3, #12]
 800caf4:	f003 0301 	and.w	r3, r3, #1
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d0e4      	beq.n	800cac6 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	69fa      	ldr	r2, [r7, #28]
 800cb02:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	697a      	ldr	r2, [r7, #20]
 800cb0a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	689a      	ldr	r2, [r3, #8]
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cb1a:	609a      	str	r2, [r3, #8]
 800cb1c:	e047      	b.n	800cbae <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	689a      	ldr	r2, [r3, #8]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800cb2c:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	689a      	ldr	r2, [r3, #8]
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cb3c:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	68db      	ldr	r3, [r3, #12]
 800cb44:	b2da      	uxtb	r2, r3
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800cb4e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cb50:	f7f8 fd40 	bl	80055d4 <HAL_GetTick>
 800cb54:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cb56:	e013      	b.n	800cb80 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cb58:	f7f8 fd3c 	bl	80055d4 <HAL_GetTick>
 800cb5c:	4602      	mov	r2, r0
 800cb5e:	69bb      	ldr	r3, [r7, #24]
 800cb60:	1ad3      	subs	r3, r2, r3
 800cb62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cb66:	d90b      	bls.n	800cb80 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	22ff      	movs	r2, #255	@ 0xff
 800cb6e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	2203      	movs	r2, #3
 800cb74:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	2200      	movs	r2, #0
 800cb7a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cb7c:	2303      	movs	r3, #3
 800cb7e:	e021      	b.n	800cbc4 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	68db      	ldr	r3, [r3, #12]
 800cb86:	f003 0302 	and.w	r3, r3, #2
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d0e4      	beq.n	800cb58 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	69fa      	ldr	r2, [r7, #28]
 800cb94:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	697a      	ldr	r2, [r7, #20]
 800cb9c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	689a      	ldr	r2, [r3, #8]
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cbac:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	22ff      	movs	r2, #255	@ 0xff
 800cbb4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	2201      	movs	r2, #1
 800cbba:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cbc2:	2300      	movs	r3, #0
}
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	3724      	adds	r7, #36	@ 0x24
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	bd90      	pop	{r4, r7, pc}

0800cbcc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b084      	sub	sp, #16
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4a0d      	ldr	r2, [pc, #52]	@ (800cc14 <HAL_RTC_WaitForSynchro+0x48>)
 800cbde:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800cbe0:	f7f8 fcf8 	bl	80055d4 <HAL_GetTick>
 800cbe4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cbe6:	e009      	b.n	800cbfc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cbe8:	f7f8 fcf4 	bl	80055d4 <HAL_GetTick>
 800cbec:	4602      	mov	r2, r0
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	1ad3      	subs	r3, r2, r3
 800cbf2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cbf6:	d901      	bls.n	800cbfc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800cbf8:	2303      	movs	r3, #3
 800cbfa:	e007      	b.n	800cc0c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	68db      	ldr	r3, [r3, #12]
 800cc02:	f003 0320 	and.w	r3, r3, #32
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d0ee      	beq.n	800cbe8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800cc0a:	2300      	movs	r3, #0
}
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	3710      	adds	r7, #16
 800cc10:	46bd      	mov	sp, r7
 800cc12:	bd80      	pop	{r7, pc}
 800cc14:	0001ff5f 	.word	0x0001ff5f

0800cc18 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b084      	sub	sp, #16
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cc20:	2300      	movs	r3, #0
 800cc22:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800cc24:	2300      	movs	r3, #0
 800cc26:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	68db      	ldr	r3, [r3, #12]
 800cc2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d122      	bne.n	800cc7c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	68da      	ldr	r2, [r3, #12]
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cc44:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cc46:	f7f8 fcc5 	bl	80055d4 <HAL_GetTick>
 800cc4a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cc4c:	e00c      	b.n	800cc68 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cc4e:	f7f8 fcc1 	bl	80055d4 <HAL_GetTick>
 800cc52:	4602      	mov	r2, r0
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	1ad3      	subs	r3, r2, r3
 800cc58:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cc5c:	d904      	bls.n	800cc68 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2204      	movs	r2, #4
 800cc62:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800cc64:	2301      	movs	r3, #1
 800cc66:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	68db      	ldr	r3, [r3, #12]
 800cc6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d102      	bne.n	800cc7c <RTC_EnterInitMode+0x64>
 800cc76:	7bfb      	ldrb	r3, [r7, #15]
 800cc78:	2b01      	cmp	r3, #1
 800cc7a:	d1e8      	bne.n	800cc4e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800cc7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc7e:	4618      	mov	r0, r3
 800cc80:	3710      	adds	r7, #16
 800cc82:	46bd      	mov	sp, r7
 800cc84:	bd80      	pop	{r7, pc}

0800cc86 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc86:	b580      	push	{r7, lr}
 800cc88:	b084      	sub	sp, #16
 800cc8a:	af00      	add	r7, sp, #0
 800cc8c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	68da      	ldr	r2, [r3, #12]
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cca0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	689b      	ldr	r3, [r3, #8]
 800cca8:	f003 0320 	and.w	r3, r3, #32
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d10a      	bne.n	800ccc6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f7ff ff8b 	bl	800cbcc <HAL_RTC_WaitForSynchro>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d004      	beq.n	800ccc6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2204      	movs	r2, #4
 800ccc0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800ccc2:	2301      	movs	r3, #1
 800ccc4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800ccc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccc8:	4618      	mov	r0, r3
 800ccca:	3710      	adds	r7, #16
 800cccc:	46bd      	mov	sp, r7
 800ccce:	bd80      	pop	{r7, pc}

0800ccd0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	b085      	sub	sp, #20
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800ccde:	e005      	b.n	800ccec <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	3301      	adds	r3, #1
 800cce4:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800cce6:	79fb      	ldrb	r3, [r7, #7]
 800cce8:	3b0a      	subs	r3, #10
 800ccea:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800ccec:	79fb      	ldrb	r3, [r7, #7]
 800ccee:	2b09      	cmp	r3, #9
 800ccf0:	d8f6      	bhi.n	800cce0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	b2db      	uxtb	r3, r3
 800ccf6:	011b      	lsls	r3, r3, #4
 800ccf8:	b2da      	uxtb	r2, r3
 800ccfa:	79fb      	ldrb	r3, [r7, #7]
 800ccfc:	4313      	orrs	r3, r2
 800ccfe:	b2db      	uxtb	r3, r3
}
 800cd00:	4618      	mov	r0, r3
 800cd02:	3714      	adds	r7, #20
 800cd04:	46bd      	mov	sp, r7
 800cd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0a:	4770      	bx	lr

0800cd0c <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800cd0c:	b480      	push	{r7}
 800cd0e:	b087      	sub	sp, #28
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	60f8      	str	r0, [r7, #12]
 800cd14:	60b9      	str	r1, [r7, #8]
 800cd16:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	7f1b      	ldrb	r3, [r3, #28]
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	d101      	bne.n	800cd28 <HAL_RTCEx_SetTimeStamp+0x1c>
 800cd24:	2302      	movs	r3, #2
 800cd26:	e050      	b.n	800cdca <HAL_RTCEx_SetTimeStamp+0xbe>
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	2201      	movs	r2, #1
 800cd2c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	2202      	movs	r2, #2
 800cd32:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	f022 0206 	bic.w	r2, r2, #6
 800cd42:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	687a      	ldr	r2, [r7, #4]
 800cd50:	430a      	orrs	r2, r1
 800cd52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	689a      	ldr	r2, [r3, #8]
 800cd5a:	4b1f      	ldr	r3, [pc, #124]	@ (800cdd8 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800cd5c:	4013      	ands	r3, r2
 800cd5e:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800cd60:	697a      	ldr	r2, [r7, #20]
 800cd62:	68bb      	ldr	r3, [r7, #8]
 800cd64:	4313      	orrs	r3, r2
 800cd66:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	22ca      	movs	r2, #202	@ 0xca
 800cd6e:	625a      	str	r2, [r3, #36]	@ 0x24
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	2253      	movs	r2, #83	@ 0x53
 800cd76:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	697a      	ldr	r2, [r7, #20]
 800cd7e:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	68db      	ldr	r3, [r3, #12]
 800cd86:	b2da      	uxtb	r2, r3
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800cd90:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	68db      	ldr	r3, [r3, #12]
 800cd98:	b2da      	uxtb	r2, r3
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800cda2:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	689a      	ldr	r2, [r3, #8]
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cdb2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	22ff      	movs	r2, #255	@ 0xff
 800cdba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cdc8:	2300      	movs	r3, #0
}
 800cdca:	4618      	mov	r0, r3
 800cdcc:	371c      	adds	r7, #28
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd4:	4770      	bx	lr
 800cdd6:	bf00      	nop
 800cdd8:	fffff7f7 	.word	0xfffff7f7

0800cddc <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b086      	sub	sp, #24
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	60f8      	str	r0, [r7, #12]
 800cde4:	60b9      	str	r1, [r7, #8]
 800cde6:	607a      	str	r2, [r7, #4]
 800cde8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cdea:	2300      	movs	r3, #0
 800cdec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800cdee:	68bb      	ldr	r3, [r7, #8]
 800cdf0:	2b02      	cmp	r3, #2
 800cdf2:	d904      	bls.n	800cdfe <HAL_SAI_InitProtocol+0x22>
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	3b03      	subs	r3, #3
 800cdf8:	2b01      	cmp	r3, #1
 800cdfa:	d812      	bhi.n	800ce22 <HAL_SAI_InitProtocol+0x46>
 800cdfc:	e008      	b.n	800ce10 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	687a      	ldr	r2, [r7, #4]
 800ce02:	68b9      	ldr	r1, [r7, #8]
 800ce04:	68f8      	ldr	r0, [r7, #12]
 800ce06:	f000 fb1d 	bl	800d444 <SAI_InitI2S>
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	75fb      	strb	r3, [r7, #23]
      break;
 800ce0e:	e00b      	b.n	800ce28 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800ce10:	683b      	ldr	r3, [r7, #0]
 800ce12:	687a      	ldr	r2, [r7, #4]
 800ce14:	68b9      	ldr	r1, [r7, #8]
 800ce16:	68f8      	ldr	r0, [r7, #12]
 800ce18:	f000 fbc2 	bl	800d5a0 <SAI_InitPCM>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	75fb      	strb	r3, [r7, #23]
      break;
 800ce20:	e002      	b.n	800ce28 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800ce22:	2301      	movs	r3, #1
 800ce24:	75fb      	strb	r3, [r7, #23]
      break;
 800ce26:	bf00      	nop
  }

  if (status == HAL_OK)
 800ce28:	7dfb      	ldrb	r3, [r7, #23]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d104      	bne.n	800ce38 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800ce2e:	68f8      	ldr	r0, [r7, #12]
 800ce30:	f000 f808 	bl	800ce44 <HAL_SAI_Init>
 800ce34:	4603      	mov	r3, r0
 800ce36:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800ce38:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3718      	adds	r7, #24
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	bd80      	pop	{r7, pc}
	...

0800ce44 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800ce44:	b580      	push	{r7, lr}
 800ce46:	b088      	sub	sp, #32
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800ce50:	2300      	movs	r3, #0
 800ce52:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800ce54:	2300      	movs	r3, #0
 800ce56:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d101      	bne.n	800ce62 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800ce5e:	2301      	movs	r3, #1
 800ce60:	e156      	b.n	800d110 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ce68:	b2db      	uxtb	r3, r3
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d106      	bne.n	800ce7c <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	2200      	movs	r2, #0
 800ce72:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f7f5 ff70 	bl	8002d5c <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2202      	movs	r2, #2
 800ce80:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800ce84:	6878      	ldr	r0, [r7, #4]
 800ce86:	f000 fc41 	bl	800d70c <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	68db      	ldr	r3, [r3, #12]
 800ce8e:	2b02      	cmp	r3, #2
 800ce90:	d00c      	beq.n	800ceac <HAL_SAI_Init+0x68>
 800ce92:	2b02      	cmp	r3, #2
 800ce94:	d80d      	bhi.n	800ceb2 <HAL_SAI_Init+0x6e>
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d002      	beq.n	800cea0 <HAL_SAI_Init+0x5c>
 800ce9a:	2b01      	cmp	r3, #1
 800ce9c:	d003      	beq.n	800cea6 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800ce9e:	e008      	b.n	800ceb2 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800cea0:	2300      	movs	r3, #0
 800cea2:	61fb      	str	r3, [r7, #28]
      break;
 800cea4:	e006      	b.n	800ceb4 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800cea6:	2310      	movs	r3, #16
 800cea8:	61fb      	str	r3, [r7, #28]
      break;
 800ceaa:	e003      	b.n	800ceb4 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800ceac:	2320      	movs	r3, #32
 800ceae:	61fb      	str	r3, [r7, #28]
      break;
 800ceb0:	e000      	b.n	800ceb4 <HAL_SAI_Init+0x70>
      break;
 800ceb2:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	689b      	ldr	r3, [r3, #8]
 800ceb8:	2b03      	cmp	r3, #3
 800ceba:	d81e      	bhi.n	800cefa <HAL_SAI_Init+0xb6>
 800cebc:	a201      	add	r2, pc, #4	@ (adr r2, 800cec4 <HAL_SAI_Init+0x80>)
 800cebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cec2:	bf00      	nop
 800cec4:	0800ced5 	.word	0x0800ced5
 800cec8:	0800cedb 	.word	0x0800cedb
 800cecc:	0800cee3 	.word	0x0800cee3
 800ced0:	0800ceeb 	.word	0x0800ceeb
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800ced4:	2300      	movs	r3, #0
 800ced6:	617b      	str	r3, [r7, #20]
    }
    break;
 800ced8:	e010      	b.n	800cefc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ceda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cede:	617b      	str	r3, [r7, #20]
    }
    break;
 800cee0:	e00c      	b.n	800cefc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800cee2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cee6:	617b      	str	r3, [r7, #20]
    }
    break;
 800cee8:	e008      	b.n	800cefc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ceea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ceee:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800cef0:	69fb      	ldr	r3, [r7, #28]
 800cef2:	f043 0301 	orr.w	r3, r3, #1
 800cef6:	61fb      	str	r3, [r7, #28]
    }
    break;
 800cef8:	e000      	b.n	800cefc <HAL_SAI_Init+0xb8>
    default:
      break;
 800cefa:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	4a85      	ldr	r2, [pc, #532]	@ (800d118 <HAL_SAI_Init+0x2d4>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d004      	beq.n	800cf10 <HAL_SAI_Init+0xcc>
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	4a84      	ldr	r2, [pc, #528]	@ (800d11c <HAL_SAI_Init+0x2d8>)
 800cf0c:	4293      	cmp	r3, r2
 800cf0e:	d103      	bne.n	800cf18 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800cf10:	4a83      	ldr	r2, [pc, #524]	@ (800d120 <HAL_SAI_Init+0x2dc>)
 800cf12:	69fb      	ldr	r3, [r7, #28]
 800cf14:	6013      	str	r3, [r2, #0]
 800cf16:	e002      	b.n	800cf1e <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800cf18:	4a82      	ldr	r2, [pc, #520]	@ (800d124 <HAL_SAI_Init+0x2e0>)
 800cf1a:	69fb      	ldr	r3, [r7, #28]
 800cf1c:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	69db      	ldr	r3, [r3, #28]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d04c      	beq.n	800cfc0 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800cf26:	2300      	movs	r3, #0
 800cf28:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	4a7a      	ldr	r2, [pc, #488]	@ (800d118 <HAL_SAI_Init+0x2d4>)
 800cf30:	4293      	cmp	r3, r2
 800cf32:	d004      	beq.n	800cf3e <HAL_SAI_Init+0xfa>
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	4a78      	ldr	r2, [pc, #480]	@ (800d11c <HAL_SAI_Init+0x2d8>)
 800cf3a:	4293      	cmp	r3, r2
 800cf3c:	d104      	bne.n	800cf48 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800cf3e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cf42:	f7ff fa39 	bl	800c3b8 <HAL_RCCEx_GetPeriphCLKFreq>
 800cf46:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	4a76      	ldr	r2, [pc, #472]	@ (800d128 <HAL_SAI_Init+0x2e4>)
 800cf4e:	4293      	cmp	r3, r2
 800cf50:	d004      	beq.n	800cf5c <HAL_SAI_Init+0x118>
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	4a75      	ldr	r2, [pc, #468]	@ (800d12c <HAL_SAI_Init+0x2e8>)
 800cf58:	4293      	cmp	r3, r2
 800cf5a:	d104      	bne.n	800cf66 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800cf5c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cf60:	f7ff fa2a 	bl	800c3b8 <HAL_RCCEx_GetPeriphCLKFreq>
 800cf64:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800cf66:	693a      	ldr	r2, [r7, #16]
 800cf68:	4613      	mov	r3, r2
 800cf6a:	009b      	lsls	r3, r3, #2
 800cf6c:	4413      	add	r3, r2
 800cf6e:	005b      	lsls	r3, r3, #1
 800cf70:	461a      	mov	r2, r3
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	69db      	ldr	r3, [r3, #28]
 800cf76:	025b      	lsls	r3, r3, #9
 800cf78:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf7c:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	4a6b      	ldr	r2, [pc, #428]	@ (800d130 <HAL_SAI_Init+0x2ec>)
 800cf82:	fba2 2303 	umull	r2, r3, r2, r3
 800cf86:	08da      	lsrs	r2, r3, #3
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800cf8c:	68f9      	ldr	r1, [r7, #12]
 800cf8e:	4b68      	ldr	r3, [pc, #416]	@ (800d130 <HAL_SAI_Init+0x2ec>)
 800cf90:	fba3 2301 	umull	r2, r3, r3, r1
 800cf94:	08da      	lsrs	r2, r3, #3
 800cf96:	4613      	mov	r3, r2
 800cf98:	009b      	lsls	r3, r3, #2
 800cf9a:	4413      	add	r3, r2
 800cf9c:	005b      	lsls	r3, r3, #1
 800cf9e:	1aca      	subs	r2, r1, r3
 800cfa0:	2a08      	cmp	r2, #8
 800cfa2:	d904      	bls.n	800cfae <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	6a1b      	ldr	r3, [r3, #32]
 800cfa8:	1c5a      	adds	r2, r3, #1
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfb2:	2b04      	cmp	r3, #4
 800cfb4:	d104      	bne.n	800cfc0 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6a1b      	ldr	r3, [r3, #32]
 800cfba:	085a      	lsrs	r2, r3, #1
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	685b      	ldr	r3, [r3, #4]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d003      	beq.n	800cfd0 <HAL_SAI_Init+0x18c>
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	685b      	ldr	r3, [r3, #4]
 800cfcc:	2b02      	cmp	r3, #2
 800cfce:	d109      	bne.n	800cfe4 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfd4:	2b01      	cmp	r3, #1
 800cfd6:	d101      	bne.n	800cfdc <HAL_SAI_Init+0x198>
 800cfd8:	2300      	movs	r3, #0
 800cfda:	e001      	b.n	800cfe0 <HAL_SAI_Init+0x19c>
 800cfdc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cfe0:	61bb      	str	r3, [r7, #24]
 800cfe2:	e008      	b.n	800cff6 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfe8:	2b01      	cmp	r3, #1
 800cfea:	d102      	bne.n	800cff2 <HAL_SAI_Init+0x1ae>
 800cfec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cff0:	e000      	b.n	800cff4 <HAL_SAI_Init+0x1b0>
 800cff2:	2300      	movs	r3, #0
 800cff4:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	6819      	ldr	r1, [r3, #0]
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681a      	ldr	r2, [r3, #0]
 800d000:	4b4c      	ldr	r3, [pc, #304]	@ (800d134 <HAL_SAI_Init+0x2f0>)
 800d002:	400b      	ands	r3, r1
 800d004:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	6819      	ldr	r1, [r3, #0]
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	685a      	ldr	r2, [r3, #4]
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d014:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d01a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d020:	431a      	orrs	r2, r3
 800d022:	69bb      	ldr	r3, [r7, #24]
 800d024:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800d026:	697b      	ldr	r3, [r7, #20]
 800d028:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800d02e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	691b      	ldr	r3, [r3, #16]
 800d034:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d03a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6a1b      	ldr	r3, [r3, #32]
 800d040:	051b      	lsls	r3, r3, #20
 800d042:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	430a      	orrs	r2, r1
 800d04a:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	6859      	ldr	r1, [r3, #4]
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681a      	ldr	r2, [r3, #0]
 800d056:	4b38      	ldr	r3, [pc, #224]	@ (800d138 <HAL_SAI_Init+0x2f4>)
 800d058:	400b      	ands	r3, r1
 800d05a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	6859      	ldr	r1, [r3, #4]
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	699a      	ldr	r2, [r3, #24]
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d06a:	431a      	orrs	r2, r3
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d070:	431a      	orrs	r2, r3
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	430a      	orrs	r2, r1
 800d078:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	6899      	ldr	r1, [r3, #8]
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681a      	ldr	r2, [r3, #0]
 800d084:	4b2d      	ldr	r3, [pc, #180]	@ (800d13c <HAL_SAI_Init+0x2f8>)
 800d086:	400b      	ands	r3, r1
 800d088:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	6899      	ldr	r1, [r3, #8]
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d094:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d09a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800d0a0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800d0a6:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0ac:	3b01      	subs	r3, #1
 800d0ae:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800d0b0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	430a      	orrs	r2, r1
 800d0b8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	68d9      	ldr	r1, [r3, #12]
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681a      	ldr	r2, [r3, #0]
 800d0c4:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800d0c8:	400b      	ands	r3, r1
 800d0ca:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	68d9      	ldr	r1, [r3, #12]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0da:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d0e0:	041b      	lsls	r3, r3, #16
 800d0e2:	431a      	orrs	r2, r3
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d0e8:	3b01      	subs	r3, #1
 800d0ea:	021b      	lsls	r3, r3, #8
 800d0ec:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	430a      	orrs	r2, r1
 800d0f4:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	2201      	movs	r2, #1
 800d102:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	2200      	movs	r2, #0
 800d10a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d10e:	2300      	movs	r3, #0
}
 800d110:	4618      	mov	r0, r3
 800d112:	3720      	adds	r7, #32
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}
 800d118:	40015804 	.word	0x40015804
 800d11c:	40015824 	.word	0x40015824
 800d120:	40015800 	.word	0x40015800
 800d124:	40015c00 	.word	0x40015c00
 800d128:	40015c04 	.word	0x40015c04
 800d12c:	40015c24 	.word	0x40015c24
 800d130:	cccccccd 	.word	0xcccccccd
 800d134:	ff05c010 	.word	0xff05c010
 800d138:	ffff1ff0 	.word	0xffff1ff0
 800d13c:	fff88000 	.word	0xfff88000

0800d140 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b082      	sub	sp, #8
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d101      	bne.n	800d152 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800d14e:	2301      	movs	r3, #1
 800d150:	e027      	b.n	800d1a2 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	2202      	movs	r2, #2
 800d156:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	2200      	movs	r2, #0
 800d160:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d16a:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f000 facd 	bl	800d70c <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	685a      	ldr	r2, [r3, #4]
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f042 0208 	orr.w	r2, r2, #8
 800d180:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800d182:	6878      	ldr	r0, [r7, #4]
 800d184:	f7f5 feca 	bl	8002f1c <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2200      	movs	r2, #0
 800d18c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2200      	movs	r2, #0
 800d194:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2200      	movs	r2, #0
 800d19c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d1a0:	2300      	movs	r3, #0
}
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	3708      	adds	r7, #8
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	bd80      	pop	{r7, pc}
	...

0800d1ac <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b086      	sub	sp, #24
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	60f8      	str	r0, [r7, #12]
 800d1b4:	60b9      	str	r1, [r7, #8]
 800d1b6:	4613      	mov	r3, r2
 800d1b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800d1ba:	f7f8 fa0b 	bl	80055d4 <HAL_GetTick>
 800d1be:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d002      	beq.n	800d1cc <HAL_SAI_Transmit_DMA+0x20>
 800d1c6:	88fb      	ldrh	r3, [r7, #6]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d101      	bne.n	800d1d0 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	e093      	b.n	800d2f8 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d1d6:	b2db      	uxtb	r3, r3
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	f040 808c 	bne.w	800d2f6 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d1e4:	2b01      	cmp	r3, #1
 800d1e6:	d101      	bne.n	800d1ec <HAL_SAI_Transmit_DMA+0x40>
 800d1e8:	2302      	movs	r3, #2
 800d1ea:	e085      	b.n	800d2f8 <HAL_SAI_Transmit_DMA+0x14c>
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	68ba      	ldr	r2, [r7, #8]
 800d1f8:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	88fa      	ldrh	r2, [r7, #6]
 800d1fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	88fa      	ldrh	r2, [r7, #6]
 800d206:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	2200      	movs	r2, #0
 800d20e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	2212      	movs	r2, #18
 800d216:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d21e:	4a38      	ldr	r2, [pc, #224]	@ (800d300 <HAL_SAI_Transmit_DMA+0x154>)
 800d220:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d226:	4a37      	ldr	r2, [pc, #220]	@ (800d304 <HAL_SAI_Transmit_DMA+0x158>)
 800d228:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d22e:	4a36      	ldr	r2, [pc, #216]	@ (800d308 <HAL_SAI_Transmit_DMA+0x15c>)
 800d230:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d236:	2200      	movs	r2, #0
 800d238:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d242:	4619      	mov	r1, r3
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	331c      	adds	r3, #28
 800d24a:	461a      	mov	r2, r3
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d252:	f7f9 f859 	bl	8006308 <HAL_DMA_Start_IT>
 800d256:	4603      	mov	r3, r0
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d005      	beq.n	800d268 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	2200      	movs	r2, #0
 800d260:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d264:	2301      	movs	r3, #1
 800d266:	e047      	b.n	800d2f8 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d268:	2100      	movs	r1, #0
 800d26a:	68f8      	ldr	r0, [r7, #12]
 800d26c:	f000 fa18 	bl	800d6a0 <SAI_InterruptFlag>
 800d270:	4601      	mov	r1, r0
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	691a      	ldr	r2, [r3, #16]
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	430a      	orrs	r2, r1
 800d27e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	681a      	ldr	r2, [r3, #0]
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d28e:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d290:	e015      	b.n	800d2be <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800d292:	f7f8 f99f 	bl	80055d4 <HAL_GetTick>
 800d296:	4602      	mov	r2, r0
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	1ad3      	subs	r3, r2, r3
 800d29c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d2a0:	d90d      	bls.n	800d2be <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800d2ba:	2303      	movs	r3, #3
 800d2bc:	e01c      	b.n	800d2f8 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	695b      	ldr	r3, [r3, #20]
 800d2c4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d0e2      	beq.n	800d292 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d107      	bne.n	800d2ea <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	681a      	ldr	r2, [r3, #0]
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d2e8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	e000      	b.n	800d2f8 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800d2f6:	2302      	movs	r3, #2
  }
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3718      	adds	r7, #24
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}
 800d300:	0800d7dd 	.word	0x0800d7dd
 800d304:	0800d77d 	.word	0x0800d77d
 800d308:	0800d875 	.word	0x0800d875

0800d30c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b084      	sub	sp, #16
 800d310:	af00      	add	r7, sp, #0
 800d312:	60f8      	str	r0, [r7, #12]
 800d314:	60b9      	str	r1, [r7, #8]
 800d316:	4613      	mov	r3, r2
 800d318:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d002      	beq.n	800d326 <HAL_SAI_Receive_DMA+0x1a>
 800d320:	88fb      	ldrh	r3, [r7, #6]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d101      	bne.n	800d32a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800d326:	2301      	movs	r3, #1
 800d328:	e074      	b.n	800d414 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d330:	b2db      	uxtb	r3, r3
 800d332:	2b01      	cmp	r3, #1
 800d334:	d16d      	bne.n	800d412 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d33c:	2b01      	cmp	r3, #1
 800d33e:	d101      	bne.n	800d344 <HAL_SAI_Receive_DMA+0x38>
 800d340:	2302      	movs	r3, #2
 800d342:	e067      	b.n	800d414 <HAL_SAI_Receive_DMA+0x108>
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	2201      	movs	r2, #1
 800d348:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	68ba      	ldr	r2, [r7, #8]
 800d350:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	88fa      	ldrh	r2, [r7, #6]
 800d356:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	88fa      	ldrh	r2, [r7, #6]
 800d35e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	2200      	movs	r2, #0
 800d366:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	2222      	movs	r2, #34	@ 0x22
 800d36e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d376:	4a29      	ldr	r2, [pc, #164]	@ (800d41c <HAL_SAI_Receive_DMA+0x110>)
 800d378:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d37e:	4a28      	ldr	r2, [pc, #160]	@ (800d420 <HAL_SAI_Receive_DMA+0x114>)
 800d380:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d386:	4a27      	ldr	r2, [pc, #156]	@ (800d424 <HAL_SAI_Receive_DMA+0x118>)
 800d388:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d38e:	2200      	movs	r2, #0
 800d390:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	331c      	adds	r3, #28
 800d39c:	4619      	mov	r1, r3
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d3a2:	461a      	mov	r2, r3
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d3aa:	f7f8 ffad 	bl	8006308 <HAL_DMA_Start_IT>
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d005      	beq.n	800d3c0 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d3bc:	2301      	movs	r3, #1
 800d3be:	e029      	b.n	800d414 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d3c0:	2100      	movs	r1, #0
 800d3c2:	68f8      	ldr	r0, [r7, #12]
 800d3c4:	f000 f96c 	bl	800d6a0 <SAI_InterruptFlag>
 800d3c8:	4601      	mov	r1, r0
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	691a      	ldr	r2, [r3, #16]
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	430a      	orrs	r2, r1
 800d3d6:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	681a      	ldr	r2, [r3, #0]
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d3e6:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d107      	bne.n	800d406 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	681a      	ldr	r2, [r3, #0]
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d404:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2200      	movs	r2, #0
 800d40a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d40e:	2300      	movs	r3, #0
 800d410:	e000      	b.n	800d414 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800d412:	2302      	movs	r3, #2
  }
}
 800d414:	4618      	mov	r0, r3
 800d416:	3710      	adds	r7, #16
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}
 800d41c:	0800d859 	.word	0x0800d859
 800d420:	0800d7f9 	.word	0x0800d7f9
 800d424:	0800d875 	.word	0x0800d875

0800d428 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800d428:	b480      	push	{r7}
 800d42a:	b083      	sub	sp, #12
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d436:	b2db      	uxtb	r3, r3
}
 800d438:	4618      	mov	r0, r3
 800d43a:	370c      	adds	r7, #12
 800d43c:	46bd      	mov	sp, r7
 800d43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d442:	4770      	bx	lr

0800d444 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d444:	b480      	push	{r7}
 800d446:	b085      	sub	sp, #20
 800d448:	af00      	add	r7, sp, #0
 800d44a:	60f8      	str	r0, [r7, #12]
 800d44c:	60b9      	str	r1, [r7, #8]
 800d44e:	607a      	str	r2, [r7, #4]
 800d450:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	2200      	movs	r2, #0
 800d456:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2200      	movs	r2, #0
 800d45c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	685b      	ldr	r3, [r3, #4]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d003      	beq.n	800d46e <SAI_InitI2S+0x2a>
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	685b      	ldr	r3, [r3, #4]
 800d46a:	2b02      	cmp	r3, #2
 800d46c:	d103      	bne.n	800d476 <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	2200      	movs	r2, #0
 800d472:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d474:	e002      	b.n	800d47c <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	2201      	movs	r2, #1
 800d47a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d482:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d48a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	2200      	movs	r2, #0
 800d490:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	683a      	ldr	r2, [r7, #0]
 800d496:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	f003 0301 	and.w	r3, r3, #1
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d001      	beq.n	800d4a6 <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800d4a2:	2301      	movs	r3, #1
 800d4a4:	e076      	b.n	800d594 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 800d4a6:	68bb      	ldr	r3, [r7, #8]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d107      	bne.n	800d4bc <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d4b8:	651a      	str	r2, [r3, #80]	@ 0x50
 800d4ba:	e006      	b.n	800d4ca <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d4c2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2b03      	cmp	r3, #3
 800d4ce:	d84f      	bhi.n	800d570 <SAI_InitI2S+0x12c>
 800d4d0:	a201      	add	r2, pc, #4	@ (adr r2, 800d4d8 <SAI_InitI2S+0x94>)
 800d4d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4d6:	bf00      	nop
 800d4d8:	0800d4e9 	.word	0x0800d4e9
 800d4dc:	0800d50b 	.word	0x0800d50b
 800d4e0:	0800d52d 	.word	0x0800d52d
 800d4e4:	0800d54f 	.word	0x0800d54f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	2280      	movs	r2, #128	@ 0x80
 800d4ec:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	085b      	lsrs	r3, r3, #1
 800d4f2:	015a      	lsls	r2, r3, #5
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	085b      	lsrs	r3, r3, #1
 800d4fc:	011a      	lsls	r2, r3, #4
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	2240      	movs	r2, #64	@ 0x40
 800d506:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d508:	e034      	b.n	800d574 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	2280      	movs	r2, #128	@ 0x80
 800d50e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	085b      	lsrs	r3, r3, #1
 800d514:	019a      	lsls	r2, r3, #6
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	085b      	lsrs	r3, r3, #1
 800d51e:	015a      	lsls	r2, r3, #5
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	2280      	movs	r2, #128	@ 0x80
 800d528:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d52a:	e023      	b.n	800d574 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	22c0      	movs	r2, #192	@ 0xc0
 800d530:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	085b      	lsrs	r3, r3, #1
 800d536:	019a      	lsls	r2, r3, #6
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	085b      	lsrs	r3, r3, #1
 800d540:	015a      	lsls	r2, r3, #5
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	2280      	movs	r2, #128	@ 0x80
 800d54a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d54c:	e012      	b.n	800d574 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	22e0      	movs	r2, #224	@ 0xe0
 800d552:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d554:	683b      	ldr	r3, [r7, #0]
 800d556:	085b      	lsrs	r3, r3, #1
 800d558:	019a      	lsls	r2, r3, #6
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	085b      	lsrs	r3, r3, #1
 800d562:	015a      	lsls	r2, r3, #5
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	2280      	movs	r2, #128	@ 0x80
 800d56c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d56e:	e001      	b.n	800d574 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800d570:	2301      	movs	r3, #1
 800d572:	e00f      	b.n	800d594 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800d574:	68bb      	ldr	r3, [r7, #8]
 800d576:	2b02      	cmp	r3, #2
 800d578:	d10b      	bne.n	800d592 <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2b01      	cmp	r3, #1
 800d57e:	d102      	bne.n	800d586 <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	2210      	movs	r2, #16
 800d584:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	2b02      	cmp	r3, #2
 800d58a:	d102      	bne.n	800d592 <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	2208      	movs	r2, #8
 800d590:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800d592:	2300      	movs	r3, #0
}
 800d594:	4618      	mov	r0, r3
 800d596:	3714      	adds	r7, #20
 800d598:	46bd      	mov	sp, r7
 800d59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59e:	4770      	bx	lr

0800d5a0 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d5a0:	b480      	push	{r7}
 800d5a2:	b085      	sub	sp, #20
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	60f8      	str	r0, [r7, #12]
 800d5a8:	60b9      	str	r1, [r7, #8]
 800d5aa:	607a      	str	r2, [r7, #4]
 800d5ac:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	685b      	ldr	r3, [r3, #4]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d003      	beq.n	800d5ca <SAI_InitPCM+0x2a>
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	685b      	ldr	r3, [r3, #4]
 800d5c6:	2b02      	cmp	r3, #2
 800d5c8:	d103      	bne.n	800d5d2 <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	2201      	movs	r2, #1
 800d5ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d5d0:	e002      	b.n	800d5d8 <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d5e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d5ec:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	683a      	ldr	r2, [r7, #0]
 800d5f8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d600:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800d602:	68bb      	ldr	r3, [r7, #8]
 800d604:	2b04      	cmp	r3, #4
 800d606:	d103      	bne.n	800d610 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	2201      	movs	r2, #1
 800d60c:	645a      	str	r2, [r3, #68]	@ 0x44
 800d60e:	e002      	b.n	800d616 <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	220d      	movs	r2, #13
 800d614:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	2b03      	cmp	r3, #3
 800d61a:	d837      	bhi.n	800d68c <SAI_InitPCM+0xec>
 800d61c:	a201      	add	r2, pc, #4	@ (adr r2, 800d624 <SAI_InitPCM+0x84>)
 800d61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d622:	bf00      	nop
 800d624:	0800d635 	.word	0x0800d635
 800d628:	0800d64b 	.word	0x0800d64b
 800d62c:	0800d661 	.word	0x0800d661
 800d630:	0800d677 	.word	0x0800d677
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	2280      	movs	r2, #128	@ 0x80
 800d638:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800d63a:	683b      	ldr	r3, [r7, #0]
 800d63c:	011a      	lsls	r2, r3, #4
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	2240      	movs	r2, #64	@ 0x40
 800d646:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d648:	e022      	b.n	800d690 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	2280      	movs	r2, #128	@ 0x80
 800d64e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	015a      	lsls	r2, r3, #5
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	2280      	movs	r2, #128	@ 0x80
 800d65c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d65e:	e017      	b.n	800d690 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	22c0      	movs	r2, #192	@ 0xc0
 800d664:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d666:	683b      	ldr	r3, [r7, #0]
 800d668:	015a      	lsls	r2, r3, #5
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	2280      	movs	r2, #128	@ 0x80
 800d672:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d674:	e00c      	b.n	800d690 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	22e0      	movs	r2, #224	@ 0xe0
 800d67a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	015a      	lsls	r2, r3, #5
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	2280      	movs	r2, #128	@ 0x80
 800d688:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d68a:	e001      	b.n	800d690 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800d68c:	2301      	movs	r3, #1
 800d68e:	e000      	b.n	800d692 <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800d690:	2300      	movs	r3, #0
}
 800d692:	4618      	mov	r0, r3
 800d694:	3714      	adds	r7, #20
 800d696:	46bd      	mov	sp, r7
 800d698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69c:	4770      	bx	lr
 800d69e:	bf00      	nop

0800d6a0 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b085      	sub	sp, #20
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
 800d6a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800d6aa:	2301      	movs	r3, #1
 800d6ac:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	2b01      	cmp	r3, #1
 800d6b2:	d103      	bne.n	800d6bc <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	f043 0308 	orr.w	r3, r3, #8
 800d6ba:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6c0:	2b08      	cmp	r3, #8
 800d6c2:	d10b      	bne.n	800d6dc <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d6c8:	2b03      	cmp	r3, #3
 800d6ca:	d003      	beq.n	800d6d4 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	685b      	ldr	r3, [r3, #4]
 800d6d0:	2b01      	cmp	r3, #1
 800d6d2:	d103      	bne.n	800d6dc <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f043 0310 	orr.w	r3, r3, #16
 800d6da:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	685b      	ldr	r3, [r3, #4]
 800d6e0:	2b03      	cmp	r3, #3
 800d6e2:	d003      	beq.n	800d6ec <SAI_InterruptFlag+0x4c>
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	685b      	ldr	r3, [r3, #4]
 800d6e8:	2b02      	cmp	r3, #2
 800d6ea:	d104      	bne.n	800d6f6 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800d6f2:	60fb      	str	r3, [r7, #12]
 800d6f4:	e003      	b.n	800d6fe <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	f043 0304 	orr.w	r3, r3, #4
 800d6fc:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
}
 800d700:	4618      	mov	r0, r3
 800d702:	3714      	adds	r7, #20
 800d704:	46bd      	mov	sp, r7
 800d706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70a:	4770      	bx	lr

0800d70c <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800d70c:	b480      	push	{r7}
 800d70e:	b085      	sub	sp, #20
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800d714:	4b17      	ldr	r3, [pc, #92]	@ (800d774 <SAI_Disable+0x68>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	4a17      	ldr	r2, [pc, #92]	@ (800d778 <SAI_Disable+0x6c>)
 800d71a:	fba2 2303 	umull	r2, r3, r2, r3
 800d71e:	0b1b      	lsrs	r3, r3, #12
 800d720:	009b      	lsls	r3, r3, #2
 800d722:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800d724:	2300      	movs	r3, #0
 800d726:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	681a      	ldr	r2, [r3, #0]
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800d736:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	1e5a      	subs	r2, r3, #1
 800d73c:	60fa      	str	r2, [r7, #12]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d10a      	bne.n	800d758 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d748:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800d752:	2303      	movs	r3, #3
 800d754:	72fb      	strb	r3, [r7, #11]
      break;
 800d756:	e006      	b.n	800d766 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d762:	2b00      	cmp	r3, #0
 800d764:	d1e8      	bne.n	800d738 <SAI_Disable+0x2c>

  return status;
 800d766:	7afb      	ldrb	r3, [r7, #11]
}
 800d768:	4618      	mov	r0, r3
 800d76a:	3714      	adds	r7, #20
 800d76c:	46bd      	mov	sp, r7
 800d76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d772:	4770      	bx	lr
 800d774:	20012000 	.word	0x20012000
 800d778:	95cbec1b 	.word	0x95cbec1b

0800d77c <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b084      	sub	sp, #16
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d788:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	69db      	ldr	r3, [r3, #28]
 800d78e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d792:	d01c      	beq.n	800d7ce <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	2200      	movs	r2, #0
 800d798:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	681a      	ldr	r2, [r3, #0]
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d7aa:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d7ac:	2100      	movs	r1, #0
 800d7ae:	68f8      	ldr	r0, [r7, #12]
 800d7b0:	f7ff ff76 	bl	800d6a0 <SAI_InterruptFlag>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	43d9      	mvns	r1, r3
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	691a      	ldr	r2, [r3, #16]
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	400a      	ands	r2, r1
 800d7c4:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	2201      	movs	r2, #1
 800d7ca:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800d7ce:	68f8      	ldr	r0, [r7, #12]
 800d7d0:	f7f7 fad2 	bl	8004d78 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d7d4:	bf00      	nop
 800d7d6:	3710      	adds	r7, #16
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	bd80      	pop	{r7, pc}

0800d7dc <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b084      	sub	sp, #16
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7e8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800d7ea:	68f8      	ldr	r0, [r7, #12]
 800d7ec:	f7f7 face 	bl	8004d8c <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d7f0:	bf00      	nop
 800d7f2:	3710      	adds	r7, #16
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}

0800d7f8 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b084      	sub	sp, #16
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d804:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	69db      	ldr	r3, [r3, #28]
 800d80a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d80e:	d01c      	beq.n	800d84a <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	681a      	ldr	r2, [r3, #0]
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d81e:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	2200      	movs	r2, #0
 800d824:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d828:	2100      	movs	r1, #0
 800d82a:	68f8      	ldr	r0, [r7, #12]
 800d82c:	f7ff ff38 	bl	800d6a0 <SAI_InterruptFlag>
 800d830:	4603      	mov	r3, r0
 800d832:	43d9      	mvns	r1, r3
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	691a      	ldr	r2, [r3, #16]
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	400a      	ands	r2, r1
 800d840:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	2201      	movs	r2, #1
 800d846:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800d84a:	68f8      	ldr	r0, [r7, #12]
 800d84c:	f7f7 fd00 	bl	8005250 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d850:	bf00      	nop
 800d852:	3710      	adds	r7, #16
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}

0800d858 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b084      	sub	sp, #16
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d864:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800d866:	68f8      	ldr	r0, [r7, #12]
 800d868:	f7f7 fcfc 	bl	8005264 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d86c:	bf00      	nop
 800d86e:	3710      	adds	r7, #16
 800d870:	46bd      	mov	sp, r7
 800d872:	bd80      	pop	{r7, pc}

0800d874 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b084      	sub	sp, #16
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d880:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d888:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d898:	2b01      	cmp	r3, #1
 800d89a:	d004      	beq.n	800d8a6 <SAI_DMAError+0x32>
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d8a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d8a2:	2b01      	cmp	r3, #1
 800d8a4:	d112      	bne.n	800d8cc <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	681a      	ldr	r2, [r3, #0]
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d8b4:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800d8b6:	68f8      	ldr	r0, [r7, #12]
 800d8b8:	f7ff ff28 	bl	800d70c <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	2201      	movs	r2, #1
 800d8c0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800d8cc:	68f8      	ldr	r0, [r7, #12]
 800d8ce:	f7f7 fa67 	bl	8004da0 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d8d2:	bf00      	nop
 800d8d4:	3710      	adds	r7, #16
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	bd80      	pop	{r7, pc}

0800d8da <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d8da:	b580      	push	{r7, lr}
 800d8dc:	b082      	sub	sp, #8
 800d8de:	af00      	add	r7, sp, #0
 800d8e0:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d101      	bne.n	800d8ec <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d8e8:	2301      	movs	r3, #1
 800d8ea:	e022      	b.n	800d932 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d8f2:	b2db      	uxtb	r3, r3
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d105      	bne.n	800d904 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	f7f4 fe46 	bl	8002590 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2203      	movs	r2, #3
 800d908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d90c:	6878      	ldr	r0, [r7, #4]
 800d90e:	f000 f815 	bl	800d93c <HAL_SD_InitCard>
 800d912:	4603      	mov	r3, r0
 800d914:	2b00      	cmp	r3, #0
 800d916:	d001      	beq.n	800d91c <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d918:	2301      	movs	r3, #1
 800d91a:	e00a      	b.n	800d932 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2200      	movs	r2, #0
 800d920:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	2200      	movs	r2, #0
 800d926:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2201      	movs	r2, #1
 800d92c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d930:	2300      	movs	r3, #0
}
 800d932:	4618      	mov	r0, r3
 800d934:	3708      	adds	r7, #8
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}
	...

0800d93c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d93c:	b5b0      	push	{r4, r5, r7, lr}
 800d93e:	b08e      	sub	sp, #56	@ 0x38
 800d940:	af04      	add	r7, sp, #16
 800d942:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d944:	2300      	movs	r3, #0
 800d946:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800d948:	2300      	movs	r3, #0
 800d94a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d94c:	2300      	movs	r3, #0
 800d94e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d950:	2300      	movs	r3, #0
 800d952:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d954:	2300      	movs	r3, #0
 800d956:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800d958:	2376      	movs	r3, #118	@ 0x76
 800d95a:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681d      	ldr	r5, [r3, #0]
 800d960:	466c      	mov	r4, sp
 800d962:	f107 0318 	add.w	r3, r7, #24
 800d966:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d96a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d96e:	f107 030c 	add.w	r3, r7, #12
 800d972:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d974:	4628      	mov	r0, r5
 800d976:	f002 ffc3 	bl	8010900 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	685a      	ldr	r2, [r3, #4]
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d988:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	4618      	mov	r0, r3
 800d990:	f002 ffef 	bl	8010972 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	685a      	ldr	r2, [r3, #4]
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d9a2:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800d9a4:	2002      	movs	r0, #2
 800d9a6:	f7f7 fe21 	bl	80055ec <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d9aa:	6878      	ldr	r0, [r7, #4]
 800d9ac:	f000 fe10 	bl	800e5d0 <SD_PowerON>
 800d9b0:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d9b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d00b      	beq.n	800d9d0 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2201      	movs	r2, #1
 800d9bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c6:	431a      	orrs	r2, r3
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	e02e      	b.n	800da2e <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f000 fd2f 	bl	800e434 <SD_InitCard>
 800d9d6:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d00b      	beq.n	800d9f6 <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	2201      	movs	r2, #1
 800d9e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9ec:	431a      	orrs	r2, r3
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d9f2:	2301      	movs	r3, #1
 800d9f4:	e01b      	b.n	800da2e <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d9fe:	4618      	mov	r0, r3
 800da00:	f003 f84a 	bl	8010a98 <SDMMC_CmdBlockLength>
 800da04:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800da06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d00f      	beq.n	800da2c <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	4a09      	ldr	r2, [pc, #36]	@ (800da38 <HAL_SD_InitCard+0xfc>)
 800da12:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800da18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da1a:	431a      	orrs	r2, r3
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	2201      	movs	r2, #1
 800da24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800da28:	2301      	movs	r3, #1
 800da2a:	e000      	b.n	800da2e <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800da2c:	2300      	movs	r3, #0
}
 800da2e:	4618      	mov	r0, r3
 800da30:	3728      	adds	r7, #40	@ 0x28
 800da32:	46bd      	mov	sp, r7
 800da34:	bdb0      	pop	{r4, r5, r7, pc}
 800da36:	bf00      	nop
 800da38:	004005ff 	.word	0x004005ff

0800da3c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b08c      	sub	sp, #48	@ 0x30
 800da40:	af00      	add	r7, sp, #0
 800da42:	60f8      	str	r0, [r7, #12]
 800da44:	60b9      	str	r1, [r7, #8]
 800da46:	607a      	str	r2, [r7, #4]
 800da48:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800da4e:	68bb      	ldr	r3, [r7, #8]
 800da50:	2b00      	cmp	r3, #0
 800da52:	d107      	bne.n	800da64 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da58:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800da60:	2301      	movs	r3, #1
 800da62:	e0c3      	b.n	800dbec <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800da6a:	b2db      	uxtb	r3, r3
 800da6c:	2b01      	cmp	r3, #1
 800da6e:	f040 80bc 	bne.w	800dbea <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	2200      	movs	r2, #0
 800da76:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800da78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	441a      	add	r2, r3
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800da82:	429a      	cmp	r2, r3
 800da84:	d907      	bls.n	800da96 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da8a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800da92:	2301      	movs	r3, #1
 800da94:	e0aa      	b.n	800dbec <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	2203      	movs	r2, #3
 800da9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	2200      	movs	r2, #0
 800daa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800dab4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daba:	4a4e      	ldr	r2, [pc, #312]	@ (800dbf4 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800dabc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dac2:	4a4d      	ldr	r2, [pc, #308]	@ (800dbf8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800dac4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daca:	2200      	movs	r2, #0
 800dacc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dad2:	2200      	movs	r2, #0
 800dad4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dae6:	689a      	ldr	r2, [r3, #8]
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	430a      	orrs	r2, r1
 800daf0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	3380      	adds	r3, #128	@ 0x80
 800dafc:	4619      	mov	r1, r3
 800dafe:	68ba      	ldr	r2, [r7, #8]
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	025b      	lsls	r3, r3, #9
 800db04:	089b      	lsrs	r3, r3, #2
 800db06:	f7f8 fbff 	bl	8006308 <HAL_DMA_Start_IT>
 800db0a:	4603      	mov	r3, r0
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d017      	beq.n	800db40 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800db1e:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	4a35      	ldr	r2, [pc, #212]	@ (800dbfc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800db26:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db2c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	2201      	movs	r2, #1
 800db38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800db3c:	2301      	movs	r3, #1
 800db3e:	e055      	b.n	800dbec <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	f042 0208 	orr.w	r2, r2, #8
 800db4e:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db54:	2b01      	cmp	r3, #1
 800db56:	d002      	beq.n	800db5e <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800db58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db5a:	025b      	lsls	r3, r3, #9
 800db5c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800db5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800db62:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	025b      	lsls	r3, r3, #9
 800db68:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800db6a:	2390      	movs	r3, #144	@ 0x90
 800db6c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800db6e:	2302      	movs	r3, #2
 800db70:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800db72:	2300      	movs	r3, #0
 800db74:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800db76:	2301      	movs	r3, #1
 800db78:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	f107 0210 	add.w	r2, r7, #16
 800db82:	4611      	mov	r1, r2
 800db84:	4618      	mov	r0, r3
 800db86:	f002 ff5b 	bl	8010a40 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	2b01      	cmp	r3, #1
 800db8e:	d90a      	bls.n	800dba6 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	2282      	movs	r2, #130	@ 0x82
 800db94:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800db9c:	4618      	mov	r0, r3
 800db9e:	f002 ffbf 	bl	8010b20 <SDMMC_CmdReadMultiBlock>
 800dba2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800dba4:	e009      	b.n	800dbba <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	2281      	movs	r2, #129	@ 0x81
 800dbaa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	f002 ff92 	bl	8010adc <SDMMC_CmdReadSingleBlock>
 800dbb8:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800dbba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d012      	beq.n	800dbe6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	4a0d      	ldr	r2, [pc, #52]	@ (800dbfc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800dbc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dbcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbce:	431a      	orrs	r2, r3
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	2201      	movs	r2, #1
 800dbd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800dbe2:	2301      	movs	r3, #1
 800dbe4:	e002      	b.n	800dbec <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	e000      	b.n	800dbec <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800dbea:	2302      	movs	r3, #2
  }
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3730      	adds	r7, #48	@ 0x30
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}
 800dbf4:	0800e31f 	.word	0x0800e31f
 800dbf8:	0800e391 	.word	0x0800e391
 800dbfc:	004005ff 	.word	0x004005ff

0800dc00 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b08c      	sub	sp, #48	@ 0x30
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	60f8      	str	r0, [r7, #12]
 800dc08:	60b9      	str	r1, [r7, #8]
 800dc0a:	607a      	str	r2, [r7, #4]
 800dc0c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d107      	bne.n	800dc28 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc1c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800dc24:	2301      	movs	r3, #1
 800dc26:	e0c6      	b.n	800ddb6 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dc2e:	b2db      	uxtb	r3, r3
 800dc30:	2b01      	cmp	r3, #1
 800dc32:	f040 80bf 	bne.w	800ddb4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	2200      	movs	r2, #0
 800dc3a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800dc3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc3e:	683b      	ldr	r3, [r7, #0]
 800dc40:	441a      	add	r2, r3
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dc46:	429a      	cmp	r2, r3
 800dc48:	d907      	bls.n	800dc5a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc4e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800dc56:	2301      	movs	r3, #1
 800dc58:	e0ad      	b.n	800ddb6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	2203      	movs	r2, #3
 800dc5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	2200      	movs	r2, #0
 800dc68:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	f042 021a 	orr.w	r2, r2, #26
 800dc78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc7e:	4a50      	ldr	r2, [pc, #320]	@ (800ddc0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800dc80:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc86:	4a4f      	ldr	r2, [pc, #316]	@ (800ddc4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800dc88:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc8e:	2200      	movs	r2, #0
 800dc90:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc96:	2b01      	cmp	r3, #1
 800dc98:	d002      	beq.n	800dca0 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800dc9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc9c:	025b      	lsls	r3, r3, #9
 800dc9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800dca0:	683b      	ldr	r3, [r7, #0]
 800dca2:	2b01      	cmp	r3, #1
 800dca4:	d90a      	bls.n	800dcbc <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	22a0      	movs	r2, #160	@ 0xa0
 800dcaa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f002 ff78 	bl	8010ba8 <SDMMC_CmdWriteMultiBlock>
 800dcb8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800dcba:	e009      	b.n	800dcd0 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	2290      	movs	r2, #144	@ 0x90
 800dcc0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dcc8:	4618      	mov	r0, r3
 800dcca:	f002 ff4b 	bl	8010b64 <SDMMC_CmdWriteSingleBlock>
 800dcce:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800dcd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d012      	beq.n	800dcfc <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4a3b      	ldr	r2, [pc, #236]	@ (800ddc8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800dcdc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dce4:	431a      	orrs	r2, r3
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	2201      	movs	r2, #1
 800dcee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	2200      	movs	r2, #0
 800dcf6:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	e05c      	b.n	800ddb6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	f042 0208 	orr.w	r2, r2, #8
 800dd0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd10:	2240      	movs	r2, #64	@ 0x40
 800dd12:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd24:	689a      	ldr	r2, [r3, #8]
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	430a      	orrs	r2, r1
 800dd2e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800dd34:	68b9      	ldr	r1, [r7, #8]
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	3380      	adds	r3, #128	@ 0x80
 800dd3c:	461a      	mov	r2, r3
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	025b      	lsls	r3, r3, #9
 800dd42:	089b      	lsrs	r3, r3, #2
 800dd44:	f7f8 fae0 	bl	8006308 <HAL_DMA_Start_IT>
 800dd48:	4603      	mov	r3, r0
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d01a      	beq.n	800dd84 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	f022 021a 	bic.w	r2, r2, #26
 800dd5c:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	4a19      	ldr	r2, [pc, #100]	@ (800ddc8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800dd64:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd6a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	2201      	movs	r2, #1
 800dd76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800dd80:	2301      	movs	r3, #1
 800dd82:	e018      	b.n	800ddb6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dd84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dd88:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	025b      	lsls	r3, r3, #9
 800dd8e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800dd90:	2390      	movs	r3, #144	@ 0x90
 800dd92:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800dd94:	2300      	movs	r3, #0
 800dd96:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800dd98:	2300      	movs	r3, #0
 800dd9a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800dd9c:	2301      	movs	r3, #1
 800dd9e:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	f107 0210 	add.w	r2, r7, #16
 800dda8:	4611      	mov	r1, r2
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f002 fe48 	bl	8010a40 <SDMMC_ConfigData>

      return HAL_OK;
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	e000      	b.n	800ddb6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800ddb4:	2302      	movs	r3, #2
  }
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3730      	adds	r7, #48	@ 0x30
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	0800e2f5 	.word	0x0800e2f5
 800ddc4:	0800e391 	.word	0x0800e391
 800ddc8:	004005ff 	.word	0x004005ff

0800ddcc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800ddcc:	b480      	push	{r7}
 800ddce:	b083      	sub	sp, #12
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800ddd4:	bf00      	nop
 800ddd6:	370c      	adds	r7, #12
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddde:	4770      	bx	lr

0800dde0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800dde0:	b480      	push	{r7}
 800dde2:	b083      	sub	sp, #12
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
 800dde8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddee:	0f9b      	lsrs	r3, r3, #30
 800ddf0:	b2da      	uxtb	r2, r3
 800ddf2:	683b      	ldr	r3, [r7, #0]
 800ddf4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddfa:	0e9b      	lsrs	r3, r3, #26
 800ddfc:	b2db      	uxtb	r3, r3
 800ddfe:	f003 030f 	and.w	r3, r3, #15
 800de02:	b2da      	uxtb	r2, r3
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de0c:	0e1b      	lsrs	r3, r3, #24
 800de0e:	b2db      	uxtb	r3, r3
 800de10:	f003 0303 	and.w	r3, r3, #3
 800de14:	b2da      	uxtb	r2, r3
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de1e:	0c1b      	lsrs	r3, r3, #16
 800de20:	b2da      	uxtb	r2, r3
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de2a:	0a1b      	lsrs	r3, r3, #8
 800de2c:	b2da      	uxtb	r2, r3
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de36:	b2da      	uxtb	r2, r3
 800de38:	683b      	ldr	r3, [r7, #0]
 800de3a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de40:	0d1b      	lsrs	r3, r3, #20
 800de42:	b29a      	uxth	r2, r3
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de4c:	0c1b      	lsrs	r3, r3, #16
 800de4e:	b2db      	uxtb	r3, r3
 800de50:	f003 030f 	and.w	r3, r3, #15
 800de54:	b2da      	uxtb	r2, r3
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de5e:	0bdb      	lsrs	r3, r3, #15
 800de60:	b2db      	uxtb	r3, r3
 800de62:	f003 0301 	and.w	r3, r3, #1
 800de66:	b2da      	uxtb	r2, r3
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de70:	0b9b      	lsrs	r3, r3, #14
 800de72:	b2db      	uxtb	r3, r3
 800de74:	f003 0301 	and.w	r3, r3, #1
 800de78:	b2da      	uxtb	r2, r3
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de82:	0b5b      	lsrs	r3, r3, #13
 800de84:	b2db      	uxtb	r3, r3
 800de86:	f003 0301 	and.w	r3, r3, #1
 800de8a:	b2da      	uxtb	r2, r3
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de94:	0b1b      	lsrs	r3, r3, #12
 800de96:	b2db      	uxtb	r3, r3
 800de98:	f003 0301 	and.w	r3, r3, #1
 800de9c:	b2da      	uxtb	r2, r3
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	2200      	movs	r2, #0
 800dea6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800deac:	2b00      	cmp	r3, #0
 800deae:	d163      	bne.n	800df78 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800deb4:	009a      	lsls	r2, r3, #2
 800deb6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800deba:	4013      	ands	r3, r2
 800debc:	687a      	ldr	r2, [r7, #4]
 800debe:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800dec0:	0f92      	lsrs	r2, r2, #30
 800dec2:	431a      	orrs	r2, r3
 800dec4:	683b      	ldr	r3, [r7, #0]
 800dec6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800decc:	0edb      	lsrs	r3, r3, #27
 800dece:	b2db      	uxtb	r3, r3
 800ded0:	f003 0307 	and.w	r3, r3, #7
 800ded4:	b2da      	uxtb	r2, r3
 800ded6:	683b      	ldr	r3, [r7, #0]
 800ded8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dede:	0e1b      	lsrs	r3, r3, #24
 800dee0:	b2db      	uxtb	r3, r3
 800dee2:	f003 0307 	and.w	r3, r3, #7
 800dee6:	b2da      	uxtb	r2, r3
 800dee8:	683b      	ldr	r3, [r7, #0]
 800deea:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800def0:	0d5b      	lsrs	r3, r3, #21
 800def2:	b2db      	uxtb	r3, r3
 800def4:	f003 0307 	and.w	r3, r3, #7
 800def8:	b2da      	uxtb	r2, r3
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df02:	0c9b      	lsrs	r3, r3, #18
 800df04:	b2db      	uxtb	r3, r3
 800df06:	f003 0307 	and.w	r3, r3, #7
 800df0a:	b2da      	uxtb	r2, r3
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df14:	0bdb      	lsrs	r3, r3, #15
 800df16:	b2db      	uxtb	r3, r3
 800df18:	f003 0307 	and.w	r3, r3, #7
 800df1c:	b2da      	uxtb	r2, r3
 800df1e:	683b      	ldr	r3, [r7, #0]
 800df20:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800df22:	683b      	ldr	r3, [r7, #0]
 800df24:	691b      	ldr	r3, [r3, #16]
 800df26:	1c5a      	adds	r2, r3, #1
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	7e1b      	ldrb	r3, [r3, #24]
 800df30:	b2db      	uxtb	r3, r3
 800df32:	f003 0307 	and.w	r3, r3, #7
 800df36:	3302      	adds	r3, #2
 800df38:	2201      	movs	r2, #1
 800df3a:	fa02 f303 	lsl.w	r3, r2, r3
 800df3e:	687a      	ldr	r2, [r7, #4]
 800df40:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800df42:	fb03 f202 	mul.w	r2, r3, r2
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800df4a:	683b      	ldr	r3, [r7, #0]
 800df4c:	7a1b      	ldrb	r3, [r3, #8]
 800df4e:	b2db      	uxtb	r3, r3
 800df50:	f003 030f 	and.w	r3, r3, #15
 800df54:	2201      	movs	r2, #1
 800df56:	409a      	lsls	r2, r3
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df60:	687a      	ldr	r2, [r7, #4]
 800df62:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800df64:	0a52      	lsrs	r2, r2, #9
 800df66:	fb03 f202 	mul.w	r2, r3, r2
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800df74:	661a      	str	r2, [r3, #96]	@ 0x60
 800df76:	e031      	b.n	800dfdc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df7c:	2b01      	cmp	r3, #1
 800df7e:	d11d      	bne.n	800dfbc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800df84:	041b      	lsls	r3, r3, #16
 800df86:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df8e:	0c1b      	lsrs	r3, r3, #16
 800df90:	431a      	orrs	r2, r3
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800df96:	683b      	ldr	r3, [r7, #0]
 800df98:	691b      	ldr	r3, [r3, #16]
 800df9a:	3301      	adds	r3, #1
 800df9c:	029a      	lsls	r2, r3, #10
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dfb0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	661a      	str	r2, [r3, #96]	@ 0x60
 800dfba:	e00f      	b.n	800dfdc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	4a58      	ldr	r2, [pc, #352]	@ (800e124 <HAL_SD_GetCardCSD+0x344>)
 800dfc2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfc8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	2201      	movs	r2, #1
 800dfd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800dfd8:	2301      	movs	r3, #1
 800dfda:	e09d      	b.n	800e118 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dfe0:	0b9b      	lsrs	r3, r3, #14
 800dfe2:	b2db      	uxtb	r3, r3
 800dfe4:	f003 0301 	and.w	r3, r3, #1
 800dfe8:	b2da      	uxtb	r2, r3
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dff2:	09db      	lsrs	r3, r3, #7
 800dff4:	b2db      	uxtb	r3, r3
 800dff6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dffa:	b2da      	uxtb	r2, r3
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e004:	b2db      	uxtb	r3, r3
 800e006:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e00a:	b2da      	uxtb	r2, r3
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e014:	0fdb      	lsrs	r3, r3, #31
 800e016:	b2da      	uxtb	r2, r3
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e020:	0f5b      	lsrs	r3, r3, #29
 800e022:	b2db      	uxtb	r3, r3
 800e024:	f003 0303 	and.w	r3, r3, #3
 800e028:	b2da      	uxtb	r2, r3
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e032:	0e9b      	lsrs	r3, r3, #26
 800e034:	b2db      	uxtb	r3, r3
 800e036:	f003 0307 	and.w	r3, r3, #7
 800e03a:	b2da      	uxtb	r2, r3
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e044:	0d9b      	lsrs	r3, r3, #22
 800e046:	b2db      	uxtb	r3, r3
 800e048:	f003 030f 	and.w	r3, r3, #15
 800e04c:	b2da      	uxtb	r2, r3
 800e04e:	683b      	ldr	r3, [r7, #0]
 800e050:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e056:	0d5b      	lsrs	r3, r3, #21
 800e058:	b2db      	uxtb	r3, r3
 800e05a:	f003 0301 	and.w	r3, r3, #1
 800e05e:	b2da      	uxtb	r2, r3
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	2200      	movs	r2, #0
 800e06a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e072:	0c1b      	lsrs	r3, r3, #16
 800e074:	b2db      	uxtb	r3, r3
 800e076:	f003 0301 	and.w	r3, r3, #1
 800e07a:	b2da      	uxtb	r2, r3
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e086:	0bdb      	lsrs	r3, r3, #15
 800e088:	b2db      	uxtb	r3, r3
 800e08a:	f003 0301 	and.w	r3, r3, #1
 800e08e:	b2da      	uxtb	r2, r3
 800e090:	683b      	ldr	r3, [r7, #0]
 800e092:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e09a:	0b9b      	lsrs	r3, r3, #14
 800e09c:	b2db      	uxtb	r3, r3
 800e09e:	f003 0301 	and.w	r3, r3, #1
 800e0a2:	b2da      	uxtb	r2, r3
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0ae:	0b5b      	lsrs	r3, r3, #13
 800e0b0:	b2db      	uxtb	r3, r3
 800e0b2:	f003 0301 	and.w	r3, r3, #1
 800e0b6:	b2da      	uxtb	r2, r3
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0c2:	0b1b      	lsrs	r3, r3, #12
 800e0c4:	b2db      	uxtb	r3, r3
 800e0c6:	f003 0301 	and.w	r3, r3, #1
 800e0ca:	b2da      	uxtb	r2, r3
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0d6:	0a9b      	lsrs	r3, r3, #10
 800e0d8:	b2db      	uxtb	r3, r3
 800e0da:	f003 0303 	and.w	r3, r3, #3
 800e0de:	b2da      	uxtb	r2, r3
 800e0e0:	683b      	ldr	r3, [r7, #0]
 800e0e2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0ea:	0a1b      	lsrs	r3, r3, #8
 800e0ec:	b2db      	uxtb	r3, r3
 800e0ee:	f003 0303 	and.w	r3, r3, #3
 800e0f2:	b2da      	uxtb	r2, r3
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0fe:	085b      	lsrs	r3, r3, #1
 800e100:	b2db      	uxtb	r3, r3
 800e102:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e106:	b2da      	uxtb	r2, r3
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	2201      	movs	r2, #1
 800e112:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800e116:	2300      	movs	r3, #0
}
 800e118:	4618      	mov	r0, r3
 800e11a:	370c      	adds	r7, #12
 800e11c:	46bd      	mov	sp, r7
 800e11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e122:	4770      	bx	lr
 800e124:	004005ff 	.word	0x004005ff

0800e128 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e128:	b480      	push	{r7}
 800e12a:	b083      	sub	sp, #12
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
 800e130:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e14e:	683b      	ldr	r3, [r7, #0]
 800e150:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e172:	2300      	movs	r3, #0
}
 800e174:	4618      	mov	r0, r3
 800e176:	370c      	adds	r7, #12
 800e178:	46bd      	mov	sp, r7
 800e17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17e:	4770      	bx	lr

0800e180 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e180:	b5b0      	push	{r4, r5, r7, lr}
 800e182:	b08e      	sub	sp, #56	@ 0x38
 800e184:	af04      	add	r7, sp, #16
 800e186:	6078      	str	r0, [r7, #4]
 800e188:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800e18a:	2300      	movs	r3, #0
 800e18c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	2203      	movs	r2, #3
 800e194:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e19c:	2b03      	cmp	r3, #3
 800e19e:	d02e      	beq.n	800e1fe <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e1a6:	d106      	bne.n	800e1b6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1b4:	e029      	b.n	800e20a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e1bc:	d10a      	bne.n	800e1d4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e1be:	6878      	ldr	r0, [r7, #4]
 800e1c0:	f000 fabc 	bl	800e73c <SD_WideBus_Enable>
 800e1c4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1ca:	6a3b      	ldr	r3, [r7, #32]
 800e1cc:	431a      	orrs	r2, r3
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1d2:	e01a      	b.n	800e20a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d10a      	bne.n	800e1f0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800e1da:	6878      	ldr	r0, [r7, #4]
 800e1dc:	f000 faf9 	bl	800e7d2 <SD_WideBus_Disable>
 800e1e0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1e6:	6a3b      	ldr	r3, [r7, #32]
 800e1e8:	431a      	orrs	r2, r3
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1ee:	e00c      	b.n	800e20a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1f4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1fc:	e005      	b.n	800e20a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e202:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d00b      	beq.n	800e22a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	4a26      	ldr	r2, [pc, #152]	@ (800e2b0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e218:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	2201      	movs	r2, #1
 800e21e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800e222:	2301      	movs	r3, #1
 800e224:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e228:	e01f      	b.n	800e26a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	685b      	ldr	r3, [r3, #4]
 800e22e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	689b      	ldr	r3, [r3, #8]
 800e234:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	68db      	ldr	r3, [r3, #12]
 800e23a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	695b      	ldr	r3, [r3, #20]
 800e244:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	699b      	ldr	r3, [r3, #24]
 800e24a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	681d      	ldr	r5, [r3, #0]
 800e250:	466c      	mov	r4, sp
 800e252:	f107 0314 	add.w	r3, r7, #20
 800e256:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e25a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e25e:	f107 0308 	add.w	r3, r7, #8
 800e262:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e264:	4628      	mov	r0, r5
 800e266:	f002 fb4b 	bl	8010900 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e272:	4618      	mov	r0, r3
 800e274:	f002 fc10 	bl	8010a98 <SDMMC_CmdBlockLength>
 800e278:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e27a:	6a3b      	ldr	r3, [r7, #32]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d00c      	beq.n	800e29a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	4a0a      	ldr	r2, [pc, #40]	@ (800e2b0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e286:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e28c:	6a3b      	ldr	r3, [r7, #32]
 800e28e:	431a      	orrs	r2, r3
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800e294:	2301      	movs	r3, #1
 800e296:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	2201      	movs	r2, #1
 800e29e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800e2a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	3728      	adds	r7, #40	@ 0x28
 800e2aa:	46bd      	mov	sp, r7
 800e2ac:	bdb0      	pop	{r4, r5, r7, pc}
 800e2ae:	bf00      	nop
 800e2b0:	004005ff 	.word	0x004005ff

0800e2b4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b086      	sub	sp, #24
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800e2bc:	2300      	movs	r3, #0
 800e2be:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800e2c0:	f107 030c 	add.w	r3, r7, #12
 800e2c4:	4619      	mov	r1, r3
 800e2c6:	6878      	ldr	r0, [r7, #4]
 800e2c8:	f000 fa10 	bl	800e6ec <SD_SendStatus>
 800e2cc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e2ce:	697b      	ldr	r3, [r7, #20]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d005      	beq.n	800e2e0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e2d8:	697b      	ldr	r3, [r7, #20]
 800e2da:	431a      	orrs	r2, r3
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	0a5b      	lsrs	r3, r3, #9
 800e2e4:	f003 030f 	and.w	r3, r3, #15
 800e2e8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e2ea:	693b      	ldr	r3, [r7, #16]
}
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	3718      	adds	r7, #24
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	bd80      	pop	{r7, pc}

0800e2f4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b085      	sub	sp, #20
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e300:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e310:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800e312:	bf00      	nop
 800e314:	3714      	adds	r7, #20
 800e316:	46bd      	mov	sp, r7
 800e318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31c:	4770      	bx	lr

0800e31e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e31e:	b580      	push	{r7, lr}
 800e320:	b084      	sub	sp, #16
 800e322:	af00      	add	r7, sp, #0
 800e324:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e32a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e330:	2b82      	cmp	r3, #130	@ 0x82
 800e332:	d111      	bne.n	800e358 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	4618      	mov	r0, r3
 800e33a:	f002 fc57 	bl	8010bec <SDMMC_CmdStopTransfer>
 800e33e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e340:	68bb      	ldr	r3, [r7, #8]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d008      	beq.n	800e358 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e34a:	68bb      	ldr	r3, [r7, #8]
 800e34c:	431a      	orrs	r2, r3
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800e352:	68f8      	ldr	r0, [r7, #12]
 800e354:	f7ff fd3a 	bl	800ddcc <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	f022 0208 	bic.w	r2, r2, #8
 800e366:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e370:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	2201      	movs	r2, #1
 800e376:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	2200      	movs	r2, #0
 800e37e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800e380:	68f8      	ldr	r0, [r7, #12]
 800e382:	f004 fa0b 	bl	801279c <HAL_SD_RxCpltCallback>
#endif
}
 800e386:	bf00      	nop
 800e388:	3710      	adds	r7, #16
 800e38a:	46bd      	mov	sp, r7
 800e38c:	bd80      	pop	{r7, pc}
	...

0800e390 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b086      	sub	sp, #24
 800e394:	af00      	add	r7, sp, #0
 800e396:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e39c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e39e:	6878      	ldr	r0, [r7, #4]
 800e3a0:	f7f8 f99c 	bl	80066dc <HAL_DMA_GetError>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	2b02      	cmp	r3, #2
 800e3a8:	d03e      	beq.n	800e428 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800e3aa:	697b      	ldr	r3, [r7, #20]
 800e3ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3b0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800e3b2:	697b      	ldr	r3, [r7, #20]
 800e3b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e3b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3b8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800e3ba:	693b      	ldr	r3, [r7, #16]
 800e3bc:	2b01      	cmp	r3, #1
 800e3be:	d002      	beq.n	800e3c6 <SD_DMAError+0x36>
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	2b01      	cmp	r3, #1
 800e3c4:	d12d      	bne.n	800e422 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e3c6:	697b      	ldr	r3, [r7, #20]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	4a19      	ldr	r2, [pc, #100]	@ (800e430 <SD_DMAError+0xa0>)
 800e3cc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800e3ce:	697b      	ldr	r3, [r7, #20]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e3d4:	697b      	ldr	r3, [r7, #20]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800e3dc:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e3de:	697b      	ldr	r3, [r7, #20]
 800e3e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3e2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e3e6:	697b      	ldr	r3, [r7, #20]
 800e3e8:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800e3ea:	6978      	ldr	r0, [r7, #20]
 800e3ec:	f7ff ff62 	bl	800e2b4 <HAL_SD_GetCardState>
 800e3f0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e3f2:	68bb      	ldr	r3, [r7, #8]
 800e3f4:	2b06      	cmp	r3, #6
 800e3f6:	d002      	beq.n	800e3fe <SD_DMAError+0x6e>
 800e3f8:	68bb      	ldr	r3, [r7, #8]
 800e3fa:	2b05      	cmp	r3, #5
 800e3fc:	d10a      	bne.n	800e414 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e3fe:	697b      	ldr	r3, [r7, #20]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	4618      	mov	r0, r3
 800e404:	f002 fbf2 	bl	8010bec <SDMMC_CmdStopTransfer>
 800e408:	4602      	mov	r2, r0
 800e40a:	697b      	ldr	r3, [r7, #20]
 800e40c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e40e:	431a      	orrs	r2, r3
 800e410:	697b      	ldr	r3, [r7, #20]
 800e412:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800e414:	697b      	ldr	r3, [r7, #20]
 800e416:	2201      	movs	r2, #1
 800e418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e41c:	697b      	ldr	r3, [r7, #20]
 800e41e:	2200      	movs	r2, #0
 800e420:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800e422:	6978      	ldr	r0, [r7, #20]
 800e424:	f7ff fcd2 	bl	800ddcc <HAL_SD_ErrorCallback>
#endif
  }
}
 800e428:	bf00      	nop
 800e42a:	3718      	adds	r7, #24
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	004005ff 	.word	0x004005ff

0800e434 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e434:	b5b0      	push	{r4, r5, r7, lr}
 800e436:	b094      	sub	sp, #80	@ 0x50
 800e438:	af04      	add	r7, sp, #16
 800e43a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e43c:	2301      	movs	r3, #1
 800e43e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	4618      	mov	r0, r3
 800e446:	f002 faa2 	bl	801098e <SDMMC_GetPowerState>
 800e44a:	4603      	mov	r3, r0
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d102      	bne.n	800e456 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e450:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800e454:	e0b8      	b.n	800e5c8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e45a:	2b03      	cmp	r3, #3
 800e45c:	d02f      	beq.n	800e4be <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	4618      	mov	r0, r3
 800e464:	f002 fccd 	bl	8010e02 <SDMMC_CmdSendCID>
 800e468:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e46a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d001      	beq.n	800e474 <SD_InitCard+0x40>
    {
      return errorstate;
 800e470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e472:	e0a9      	b.n	800e5c8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	2100      	movs	r1, #0
 800e47a:	4618      	mov	r0, r3
 800e47c:	f002 facd 	bl	8010a1a <SDMMC_GetResponse>
 800e480:	4602      	mov	r2, r0
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	2104      	movs	r1, #4
 800e48c:	4618      	mov	r0, r3
 800e48e:	f002 fac4 	bl	8010a1a <SDMMC_GetResponse>
 800e492:	4602      	mov	r2, r0
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	2108      	movs	r1, #8
 800e49e:	4618      	mov	r0, r3
 800e4a0:	f002 fabb 	bl	8010a1a <SDMMC_GetResponse>
 800e4a4:	4602      	mov	r2, r0
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	210c      	movs	r1, #12
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	f002 fab2 	bl	8010a1a <SDMMC_GetResponse>
 800e4b6:	4602      	mov	r2, r0
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4c2:	2b03      	cmp	r3, #3
 800e4c4:	d00d      	beq.n	800e4e2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	f107 020e 	add.w	r2, r7, #14
 800e4ce:	4611      	mov	r1, r2
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	f002 fcd3 	bl	8010e7c <SDMMC_CmdSetRelAdd>
 800e4d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e4d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d001      	beq.n	800e4e2 <SD_InitCard+0xae>
    {
      return errorstate;
 800e4de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4e0:	e072      	b.n	800e5c8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4e6:	2b03      	cmp	r3, #3
 800e4e8:	d036      	beq.n	800e558 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e4ea:	89fb      	ldrh	r3, [r7, #14]
 800e4ec:	461a      	mov	r2, r3
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681a      	ldr	r2, [r3, #0]
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4fa:	041b      	lsls	r3, r3, #16
 800e4fc:	4619      	mov	r1, r3
 800e4fe:	4610      	mov	r0, r2
 800e500:	f002 fc9d 	bl	8010e3e <SDMMC_CmdSendCSD>
 800e504:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d001      	beq.n	800e510 <SD_InitCard+0xdc>
    {
      return errorstate;
 800e50c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e50e:	e05b      	b.n	800e5c8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	2100      	movs	r1, #0
 800e516:	4618      	mov	r0, r3
 800e518:	f002 fa7f 	bl	8010a1a <SDMMC_GetResponse>
 800e51c:	4602      	mov	r2, r0
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	2104      	movs	r1, #4
 800e528:	4618      	mov	r0, r3
 800e52a:	f002 fa76 	bl	8010a1a <SDMMC_GetResponse>
 800e52e:	4602      	mov	r2, r0
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	2108      	movs	r1, #8
 800e53a:	4618      	mov	r0, r3
 800e53c:	f002 fa6d 	bl	8010a1a <SDMMC_GetResponse>
 800e540:	4602      	mov	r2, r0
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	210c      	movs	r1, #12
 800e54c:	4618      	mov	r0, r3
 800e54e:	f002 fa64 	bl	8010a1a <SDMMC_GetResponse>
 800e552:	4602      	mov	r2, r0
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	2104      	movs	r1, #4
 800e55e:	4618      	mov	r0, r3
 800e560:	f002 fa5b 	bl	8010a1a <SDMMC_GetResponse>
 800e564:	4603      	mov	r3, r0
 800e566:	0d1a      	lsrs	r2, r3, #20
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e56c:	f107 0310 	add.w	r3, r7, #16
 800e570:	4619      	mov	r1, r3
 800e572:	6878      	ldr	r0, [r7, #4]
 800e574:	f7ff fc34 	bl	800dde0 <HAL_SD_GetCardCSD>
 800e578:	4603      	mov	r3, r0
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d002      	beq.n	800e584 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e57e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e582:	e021      	b.n	800e5c8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	6819      	ldr	r1, [r3, #0]
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e58c:	041b      	lsls	r3, r3, #16
 800e58e:	2200      	movs	r2, #0
 800e590:	461c      	mov	r4, r3
 800e592:	4615      	mov	r5, r2
 800e594:	4622      	mov	r2, r4
 800e596:	462b      	mov	r3, r5
 800e598:	4608      	mov	r0, r1
 800e59a:	f002 fb49 	bl	8010c30 <SDMMC_CmdSelDesel>
 800e59e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800e5a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d001      	beq.n	800e5aa <SD_InitCard+0x176>
  {
    return errorstate;
 800e5a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e5a8:	e00e      	b.n	800e5c8 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681d      	ldr	r5, [r3, #0]
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	466c      	mov	r4, sp
 800e5b2:	f103 0210 	add.w	r2, r3, #16
 800e5b6:	ca07      	ldmia	r2, {r0, r1, r2}
 800e5b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e5bc:	3304      	adds	r3, #4
 800e5be:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e5c0:	4628      	mov	r0, r5
 800e5c2:	f002 f99d 	bl	8010900 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e5c6:	2300      	movs	r3, #0
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3740      	adds	r7, #64	@ 0x40
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bdb0      	pop	{r4, r5, r7, pc}

0800e5d0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b086      	sub	sp, #24
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e5d8:	2300      	movs	r3, #0
 800e5da:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800e5dc:	2300      	movs	r3, #0
 800e5de:	617b      	str	r3, [r7, #20]
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	f002 fb44 	bl	8010c76 <SDMMC_CmdGoIdleState>
 800e5ee:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d001      	beq.n	800e5fa <SD_PowerON+0x2a>
  {
    return errorstate;
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	e072      	b.n	800e6e0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	4618      	mov	r0, r3
 800e600:	f002 fb57 	bl	8010cb2 <SDMMC_CmdOperCond>
 800e604:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d00d      	beq.n	800e628 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	2200      	movs	r2, #0
 800e610:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	4618      	mov	r0, r3
 800e618:	f002 fb2d 	bl	8010c76 <SDMMC_CmdGoIdleState>
 800e61c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d004      	beq.n	800e62e <SD_PowerON+0x5e>
    {
      return errorstate;
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	e05b      	b.n	800e6e0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	2201      	movs	r2, #1
 800e62c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e632:	2b01      	cmp	r3, #1
 800e634:	d137      	bne.n	800e6a6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	2100      	movs	r1, #0
 800e63c:	4618      	mov	r0, r3
 800e63e:	f002 fb57 	bl	8010cf0 <SDMMC_CmdAppCommand>
 800e642:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d02d      	beq.n	800e6a6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e64a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e64e:	e047      	b.n	800e6e0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	2100      	movs	r1, #0
 800e656:	4618      	mov	r0, r3
 800e658:	f002 fb4a 	bl	8010cf0 <SDMMC_CmdAppCommand>
 800e65c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d001      	beq.n	800e668 <SD_PowerON+0x98>
    {
      return errorstate;
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	e03b      	b.n	800e6e0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	491e      	ldr	r1, [pc, #120]	@ (800e6e8 <SD_PowerON+0x118>)
 800e66e:	4618      	mov	r0, r3
 800e670:	f002 fb60 	bl	8010d34 <SDMMC_CmdAppOperCommand>
 800e674:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d002      	beq.n	800e682 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e67c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e680:	e02e      	b.n	800e6e0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	2100      	movs	r1, #0
 800e688:	4618      	mov	r0, r3
 800e68a:	f002 f9c6 	bl	8010a1a <SDMMC_GetResponse>
 800e68e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	0fdb      	lsrs	r3, r3, #31
 800e694:	2b01      	cmp	r3, #1
 800e696:	d101      	bne.n	800e69c <SD_PowerON+0xcc>
 800e698:	2301      	movs	r3, #1
 800e69a:	e000      	b.n	800e69e <SD_PowerON+0xce>
 800e69c:	2300      	movs	r3, #0
 800e69e:	613b      	str	r3, [r7, #16]

    count++;
 800e6a0:	68bb      	ldr	r3, [r7, #8]
 800e6a2:	3301      	adds	r3, #1
 800e6a4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e6ac:	4293      	cmp	r3, r2
 800e6ae:	d802      	bhi.n	800e6b6 <SD_PowerON+0xe6>
 800e6b0:	693b      	ldr	r3, [r7, #16]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d0cc      	beq.n	800e650 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e6bc:	4293      	cmp	r3, r2
 800e6be:	d902      	bls.n	800e6c6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e6c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e6c4:	e00c      	b.n	800e6e0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e6c6:	697b      	ldr	r3, [r7, #20]
 800e6c8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d003      	beq.n	800e6d8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	2201      	movs	r2, #1
 800e6d4:	645a      	str	r2, [r3, #68]	@ 0x44
 800e6d6:	e002      	b.n	800e6de <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2200      	movs	r2, #0
 800e6dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e6de:	2300      	movs	r3, #0
}
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	3718      	adds	r7, #24
 800e6e4:	46bd      	mov	sp, r7
 800e6e6:	bd80      	pop	{r7, pc}
 800e6e8:	c1100000 	.word	0xc1100000

0800e6ec <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b084      	sub	sp, #16
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
 800e6f4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800e6f6:	683b      	ldr	r3, [r7, #0]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d102      	bne.n	800e702 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e6fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e700:	e018      	b.n	800e734 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681a      	ldr	r2, [r3, #0]
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e70a:	041b      	lsls	r3, r3, #16
 800e70c:	4619      	mov	r1, r3
 800e70e:	4610      	mov	r0, r2
 800e710:	f002 fbd5 	bl	8010ebe <SDMMC_CmdSendStatus>
 800e714:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d001      	beq.n	800e720 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	e009      	b.n	800e734 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	2100      	movs	r1, #0
 800e726:	4618      	mov	r0, r3
 800e728:	f002 f977 	bl	8010a1a <SDMMC_GetResponse>
 800e72c:	4602      	mov	r2, r0
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e732:	2300      	movs	r3, #0
}
 800e734:	4618      	mov	r0, r3
 800e736:	3710      	adds	r7, #16
 800e738:	46bd      	mov	sp, r7
 800e73a:	bd80      	pop	{r7, pc}

0800e73c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b086      	sub	sp, #24
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e744:	2300      	movs	r3, #0
 800e746:	60fb      	str	r3, [r7, #12]
 800e748:	2300      	movs	r3, #0
 800e74a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	2100      	movs	r1, #0
 800e752:	4618      	mov	r0, r3
 800e754:	f002 f961 	bl	8010a1a <SDMMC_GetResponse>
 800e758:	4603      	mov	r3, r0
 800e75a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e75e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e762:	d102      	bne.n	800e76a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e764:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e768:	e02f      	b.n	800e7ca <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e76a:	f107 030c 	add.w	r3, r7, #12
 800e76e:	4619      	mov	r1, r3
 800e770:	6878      	ldr	r0, [r7, #4]
 800e772:	f000 f879 	bl	800e868 <SD_FindSCR>
 800e776:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e778:	697b      	ldr	r3, [r7, #20]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d001      	beq.n	800e782 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e77e:	697b      	ldr	r3, [r7, #20]
 800e780:	e023      	b.n	800e7ca <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e782:	693b      	ldr	r3, [r7, #16]
 800e784:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d01c      	beq.n	800e7c6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	681a      	ldr	r2, [r3, #0]
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e794:	041b      	lsls	r3, r3, #16
 800e796:	4619      	mov	r1, r3
 800e798:	4610      	mov	r0, r2
 800e79a:	f002 faa9 	bl	8010cf0 <SDMMC_CmdAppCommand>
 800e79e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e7a0:	697b      	ldr	r3, [r7, #20]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d001      	beq.n	800e7aa <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e7a6:	697b      	ldr	r3, [r7, #20]
 800e7a8:	e00f      	b.n	800e7ca <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	2102      	movs	r1, #2
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	f002 fae3 	bl	8010d7c <SDMMC_CmdBusWidth>
 800e7b6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e7b8:	697b      	ldr	r3, [r7, #20]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d001      	beq.n	800e7c2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e7be:	697b      	ldr	r3, [r7, #20]
 800e7c0:	e003      	b.n	800e7ca <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	e001      	b.n	800e7ca <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e7c6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	3718      	adds	r7, #24
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	bd80      	pop	{r7, pc}

0800e7d2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e7d2:	b580      	push	{r7, lr}
 800e7d4:	b086      	sub	sp, #24
 800e7d6:	af00      	add	r7, sp, #0
 800e7d8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e7da:	2300      	movs	r3, #0
 800e7dc:	60fb      	str	r3, [r7, #12]
 800e7de:	2300      	movs	r3, #0
 800e7e0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	2100      	movs	r1, #0
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	f002 f916 	bl	8010a1a <SDMMC_GetResponse>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e7f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e7f8:	d102      	bne.n	800e800 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e7fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e7fe:	e02f      	b.n	800e860 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e800:	f107 030c 	add.w	r3, r7, #12
 800e804:	4619      	mov	r1, r3
 800e806:	6878      	ldr	r0, [r7, #4]
 800e808:	f000 f82e 	bl	800e868 <SD_FindSCR>
 800e80c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e80e:	697b      	ldr	r3, [r7, #20]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d001      	beq.n	800e818 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e814:	697b      	ldr	r3, [r7, #20]
 800e816:	e023      	b.n	800e860 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e818:	693b      	ldr	r3, [r7, #16]
 800e81a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d01c      	beq.n	800e85c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	681a      	ldr	r2, [r3, #0]
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e82a:	041b      	lsls	r3, r3, #16
 800e82c:	4619      	mov	r1, r3
 800e82e:	4610      	mov	r0, r2
 800e830:	f002 fa5e 	bl	8010cf0 <SDMMC_CmdAppCommand>
 800e834:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e836:	697b      	ldr	r3, [r7, #20]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d001      	beq.n	800e840 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e83c:	697b      	ldr	r3, [r7, #20]
 800e83e:	e00f      	b.n	800e860 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	2100      	movs	r1, #0
 800e846:	4618      	mov	r0, r3
 800e848:	f002 fa98 	bl	8010d7c <SDMMC_CmdBusWidth>
 800e84c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e84e:	697b      	ldr	r3, [r7, #20]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d001      	beq.n	800e858 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e854:	697b      	ldr	r3, [r7, #20]
 800e856:	e003      	b.n	800e860 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e858:	2300      	movs	r3, #0
 800e85a:	e001      	b.n	800e860 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e85c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e860:	4618      	mov	r0, r3
 800e862:	3718      	adds	r7, #24
 800e864:	46bd      	mov	sp, r7
 800e866:	bd80      	pop	{r7, pc}

0800e868 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e868:	b590      	push	{r4, r7, lr}
 800e86a:	b08f      	sub	sp, #60	@ 0x3c
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	6078      	str	r0, [r7, #4]
 800e870:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e872:	f7f6 feaf 	bl	80055d4 <HAL_GetTick>
 800e876:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800e878:	2300      	movs	r3, #0
 800e87a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e87c:	2300      	movs	r3, #0
 800e87e:	60bb      	str	r3, [r7, #8]
 800e880:	2300      	movs	r3, #0
 800e882:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e884:	683b      	ldr	r3, [r7, #0]
 800e886:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	2108      	movs	r1, #8
 800e88e:	4618      	mov	r0, r3
 800e890:	f002 f902 	bl	8010a98 <SDMMC_CmdBlockLength>
 800e894:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d001      	beq.n	800e8a0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e89c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e89e:	e0b2      	b.n	800ea06 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681a      	ldr	r2, [r3, #0]
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e8a8:	041b      	lsls	r3, r3, #16
 800e8aa:	4619      	mov	r1, r3
 800e8ac:	4610      	mov	r0, r2
 800e8ae:	f002 fa1f 	bl	8010cf0 <SDMMC_CmdAppCommand>
 800e8b2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e8b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d001      	beq.n	800e8be <SD_FindSCR+0x56>
  {
    return errorstate;
 800e8ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8bc:	e0a3      	b.n	800ea06 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e8be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e8c2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e8c4:	2308      	movs	r3, #8
 800e8c6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e8c8:	2330      	movs	r3, #48	@ 0x30
 800e8ca:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e8cc:	2302      	movs	r3, #2
 800e8ce:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e8d4:	2301      	movs	r3, #1
 800e8d6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	f107 0210 	add.w	r2, r7, #16
 800e8e0:	4611      	mov	r1, r2
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	f002 f8ac 	bl	8010a40 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	f002 fa67 	bl	8010dc0 <SDMMC_CmdSendSCR>
 800e8f2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e8f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d02a      	beq.n	800e950 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800e8fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8fc:	e083      	b.n	800ea06 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e904:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d00f      	beq.n	800e92c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	6819      	ldr	r1, [r3, #0]
 800e910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e912:	009b      	lsls	r3, r3, #2
 800e914:	f107 0208 	add.w	r2, r7, #8
 800e918:	18d4      	adds	r4, r2, r3
 800e91a:	4608      	mov	r0, r1
 800e91c:	f002 f81c 	bl	8010958 <SDMMC_ReadFIFO>
 800e920:	4603      	mov	r3, r0
 800e922:	6023      	str	r3, [r4, #0]
      index++;
 800e924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e926:	3301      	adds	r3, #1
 800e928:	637b      	str	r3, [r7, #52]	@ 0x34
 800e92a:	e006      	b.n	800e93a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e932:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e936:	2b00      	cmp	r3, #0
 800e938:	d012      	beq.n	800e960 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e93a:	f7f6 fe4b 	bl	80055d4 <HAL_GetTick>
 800e93e:	4602      	mov	r2, r0
 800e940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e942:	1ad3      	subs	r3, r2, r3
 800e944:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e948:	d102      	bne.n	800e950 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e94a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e94e:	e05a      	b.n	800ea06 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e956:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d0cf      	beq.n	800e8fe <SD_FindSCR+0x96>
 800e95e:	e000      	b.n	800e962 <SD_FindSCR+0xfa>
      break;
 800e960:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e968:	f003 0308 	and.w	r3, r3, #8
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d005      	beq.n	800e97c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	2208      	movs	r2, #8
 800e976:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e978:	2308      	movs	r3, #8
 800e97a:	e044      	b.n	800ea06 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e982:	f003 0302 	and.w	r3, r3, #2
 800e986:	2b00      	cmp	r3, #0
 800e988:	d005      	beq.n	800e996 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	2202      	movs	r2, #2
 800e990:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e992:	2302      	movs	r3, #2
 800e994:	e037      	b.n	800ea06 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e99c:	f003 0320 	and.w	r3, r3, #32
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d005      	beq.n	800e9b0 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	2220      	movs	r2, #32
 800e9aa:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e9ac:	2320      	movs	r3, #32
 800e9ae:	e02a      	b.n	800ea06 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e9b8:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	061a      	lsls	r2, r3, #24
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	021b      	lsls	r3, r3, #8
 800e9c2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e9c6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	0a1b      	lsrs	r3, r3, #8
 800e9cc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e9d0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	0e1b      	lsrs	r3, r3, #24
 800e9d6:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e9d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9da:	601a      	str	r2, [r3, #0]
    scr++;
 800e9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9de:	3304      	adds	r3, #4
 800e9e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e9e2:	68bb      	ldr	r3, [r7, #8]
 800e9e4:	061a      	lsls	r2, r3, #24
 800e9e6:	68bb      	ldr	r3, [r7, #8]
 800e9e8:	021b      	lsls	r3, r3, #8
 800e9ea:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e9ee:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e9f0:	68bb      	ldr	r3, [r7, #8]
 800e9f2:	0a1b      	lsrs	r3, r3, #8
 800e9f4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e9f8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e9fa:	68bb      	ldr	r3, [r7, #8]
 800e9fc:	0e1b      	lsrs	r3, r3, #24
 800e9fe:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ea00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea02:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800ea04:	2300      	movs	r3, #0
}
 800ea06:	4618      	mov	r0, r3
 800ea08:	373c      	adds	r7, #60	@ 0x3c
 800ea0a:	46bd      	mov	sp, r7
 800ea0c:	bd90      	pop	{r4, r7, pc}

0800ea0e <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800ea0e:	b580      	push	{r7, lr}
 800ea10:	b082      	sub	sp, #8
 800ea12:	af00      	add	r7, sp, #0
 800ea14:	6078      	str	r0, [r7, #4]
 800ea16:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d101      	bne.n	800ea22 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800ea1e:	2301      	movs	r3, #1
 800ea20:	e025      	b.n	800ea6e <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800ea28:	b2db      	uxtb	r3, r3
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d106      	bne.n	800ea3c <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	2200      	movs	r2, #0
 800ea32:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800ea36:	6878      	ldr	r0, [r7, #4]
 800ea38:	f7f4 f986 	bl	8002d48 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2202      	movs	r2, #2
 800ea40:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	681a      	ldr	r2, [r3, #0]
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	3304      	adds	r3, #4
 800ea4c:	4619      	mov	r1, r3
 800ea4e:	4610      	mov	r0, r2
 800ea50:	f001 fe90 	bl	8010774 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	6818      	ldr	r0, [r3, #0]
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	685b      	ldr	r3, [r3, #4]
 800ea5c:	461a      	mov	r2, r3
 800ea5e:	6839      	ldr	r1, [r7, #0]
 800ea60:	f001 fee4 	bl	801082c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2201      	movs	r2, #1
 800ea68:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800ea6c:	2300      	movs	r3, #0
}
 800ea6e:	4618      	mov	r0, r3
 800ea70:	3708      	adds	r7, #8
 800ea72:	46bd      	mov	sp, r7
 800ea74:	bd80      	pop	{r7, pc}
	...

0800ea78 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b084      	sub	sp, #16
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d101      	bne.n	800ea8a <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800ea86:	2301      	movs	r3, #1
 800ea88:	e04c      	b.n	800eb24 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ea90:	b2db      	uxtb	r3, r3
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d106      	bne.n	800eaa4 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	2200      	movs	r2, #0
 800ea9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800ea9e:	6878      	ldr	r0, [r7, #4]
 800eaa0:	f7f3 fdd8 	bl	8002654 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	2202      	movs	r2, #2
 800eaa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	681a      	ldr	r2, [r3, #0]
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	f022 0203 	bic.w	r2, r2, #3
 800eaba:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800eac4:	68fa      	ldr	r2, [r7, #12]
 800eac6:	4b19      	ldr	r3, [pc, #100]	@ (800eb2c <HAL_SPDIFRX_Init+0xb4>)
 800eac8:	4013      	ands	r3, r2
 800eaca:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800ead4:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800eada:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800eae0:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800eae6:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800eaec:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800eaf2:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800eaf8:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800eafe:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800eb04:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800eb06:	68fa      	ldr	r2, [r7, #12]
 800eb08:	4313      	orrs	r3, r2
 800eb0a:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	68fa      	ldr	r2, [r7, #12]
 800eb12:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	2200      	movs	r2, #0
 800eb18:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	2201      	movs	r2, #1
 800eb1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800eb22:	2300      	movs	r3, #0
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	3710      	adds	r7, #16
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	bd80      	pop	{r7, pc}
 800eb2c:	fff88407 	.word	0xfff88407

0800eb30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b084      	sub	sp, #16
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d101      	bne.n	800eb42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800eb3e:	2301      	movs	r3, #1
 800eb40:	e09d      	b.n	800ec7e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d108      	bne.n	800eb5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	685b      	ldr	r3, [r3, #4]
 800eb4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eb52:	d009      	beq.n	800eb68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	2200      	movs	r2, #0
 800eb58:	61da      	str	r2, [r3, #28]
 800eb5a:	e005      	b.n	800eb68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	2200      	movs	r2, #0
 800eb60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	2200      	movs	r2, #0
 800eb66:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eb74:	b2db      	uxtb	r3, r3
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d106      	bne.n	800eb88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800eb82:	6878      	ldr	r0, [r7, #4]
 800eb84:	f7f3 fdca 	bl	800271c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2202      	movs	r2, #2
 800eb8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	681a      	ldr	r2, [r3, #0]
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eb9e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	68db      	ldr	r3, [r3, #12]
 800eba4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eba8:	d902      	bls.n	800ebb0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ebaa:	2300      	movs	r3, #0
 800ebac:	60fb      	str	r3, [r7, #12]
 800ebae:	e002      	b.n	800ebb6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ebb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ebb4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	68db      	ldr	r3, [r3, #12]
 800ebba:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ebbe:	d007      	beq.n	800ebd0 <HAL_SPI_Init+0xa0>
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	68db      	ldr	r3, [r3, #12]
 800ebc4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ebc8:	d002      	beq.n	800ebd0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2200      	movs	r2, #0
 800ebce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	685b      	ldr	r3, [r3, #4]
 800ebd4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	689b      	ldr	r3, [r3, #8]
 800ebdc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ebe0:	431a      	orrs	r2, r3
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	691b      	ldr	r3, [r3, #16]
 800ebe6:	f003 0302 	and.w	r3, r3, #2
 800ebea:	431a      	orrs	r2, r3
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	695b      	ldr	r3, [r3, #20]
 800ebf0:	f003 0301 	and.w	r3, r3, #1
 800ebf4:	431a      	orrs	r2, r3
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	699b      	ldr	r3, [r3, #24]
 800ebfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ebfe:	431a      	orrs	r2, r3
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	69db      	ldr	r3, [r3, #28]
 800ec04:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ec08:	431a      	orrs	r2, r3
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	6a1b      	ldr	r3, [r3, #32]
 800ec0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec12:	ea42 0103 	orr.w	r1, r2, r3
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec1a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	430a      	orrs	r2, r1
 800ec24:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	699b      	ldr	r3, [r3, #24]
 800ec2a:	0c1b      	lsrs	r3, r3, #16
 800ec2c:	f003 0204 	and.w	r2, r3, #4
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec34:	f003 0310 	and.w	r3, r3, #16
 800ec38:	431a      	orrs	r2, r3
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec3e:	f003 0308 	and.w	r3, r3, #8
 800ec42:	431a      	orrs	r2, r3
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	68db      	ldr	r3, [r3, #12]
 800ec48:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ec4c:	ea42 0103 	orr.w	r1, r2, r3
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	430a      	orrs	r2, r1
 800ec5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	69da      	ldr	r2, [r3, #28]
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ec6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	2200      	movs	r2, #0
 800ec72:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	2201      	movs	r2, #1
 800ec78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ec7c:	2300      	movs	r3, #0
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3710      	adds	r7, #16
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}

0800ec86 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ec86:	b580      	push	{r7, lr}
 800ec88:	b082      	sub	sp, #8
 800ec8a:	af00      	add	r7, sp, #0
 800ec8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d101      	bne.n	800ec98 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ec94:	2301      	movs	r3, #1
 800ec96:	e049      	b.n	800ed2c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ec9e:	b2db      	uxtb	r3, r3
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d106      	bne.n	800ecb2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2200      	movs	r2, #0
 800eca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ecac:	6878      	ldr	r0, [r7, #4]
 800ecae:	f7f3 fd97 	bl	80027e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	2202      	movs	r2, #2
 800ecb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	681a      	ldr	r2, [r3, #0]
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	3304      	adds	r3, #4
 800ecc2:	4619      	mov	r1, r3
 800ecc4:	4610      	mov	r0, r2
 800ecc6:	f000 fc11 	bl	800f4ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	2201      	movs	r2, #1
 800ecce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	2201      	movs	r2, #1
 800ecd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2201      	movs	r2, #1
 800ecde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	2201      	movs	r2, #1
 800ece6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	2201      	movs	r2, #1
 800ecee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	2201      	movs	r2, #1
 800ecf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	2201      	movs	r2, #1
 800ecfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2201      	movs	r2, #1
 800ed06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	2201      	movs	r2, #1
 800ed0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2201      	movs	r2, #1
 800ed16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	2201      	movs	r2, #1
 800ed1e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	2201      	movs	r2, #1
 800ed26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ed2a:	2300      	movs	r3, #0
}
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	3708      	adds	r7, #8
 800ed30:	46bd      	mov	sp, r7
 800ed32:	bd80      	pop	{r7, pc}

0800ed34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ed34:	b480      	push	{r7}
 800ed36:	b085      	sub	sp, #20
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ed42:	b2db      	uxtb	r3, r3
 800ed44:	2b01      	cmp	r3, #1
 800ed46:	d001      	beq.n	800ed4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ed48:	2301      	movs	r3, #1
 800ed4a:	e054      	b.n	800edf6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	2202      	movs	r2, #2
 800ed50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	68da      	ldr	r2, [r3, #12]
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	f042 0201 	orr.w	r2, r2, #1
 800ed62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	4a26      	ldr	r2, [pc, #152]	@ (800ee04 <HAL_TIM_Base_Start_IT+0xd0>)
 800ed6a:	4293      	cmp	r3, r2
 800ed6c:	d022      	beq.n	800edb4 <HAL_TIM_Base_Start_IT+0x80>
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed76:	d01d      	beq.n	800edb4 <HAL_TIM_Base_Start_IT+0x80>
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	4a22      	ldr	r2, [pc, #136]	@ (800ee08 <HAL_TIM_Base_Start_IT+0xd4>)
 800ed7e:	4293      	cmp	r3, r2
 800ed80:	d018      	beq.n	800edb4 <HAL_TIM_Base_Start_IT+0x80>
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	4a21      	ldr	r2, [pc, #132]	@ (800ee0c <HAL_TIM_Base_Start_IT+0xd8>)
 800ed88:	4293      	cmp	r3, r2
 800ed8a:	d013      	beq.n	800edb4 <HAL_TIM_Base_Start_IT+0x80>
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	4a1f      	ldr	r2, [pc, #124]	@ (800ee10 <HAL_TIM_Base_Start_IT+0xdc>)
 800ed92:	4293      	cmp	r3, r2
 800ed94:	d00e      	beq.n	800edb4 <HAL_TIM_Base_Start_IT+0x80>
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	4a1e      	ldr	r2, [pc, #120]	@ (800ee14 <HAL_TIM_Base_Start_IT+0xe0>)
 800ed9c:	4293      	cmp	r3, r2
 800ed9e:	d009      	beq.n	800edb4 <HAL_TIM_Base_Start_IT+0x80>
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	4a1c      	ldr	r2, [pc, #112]	@ (800ee18 <HAL_TIM_Base_Start_IT+0xe4>)
 800eda6:	4293      	cmp	r3, r2
 800eda8:	d004      	beq.n	800edb4 <HAL_TIM_Base_Start_IT+0x80>
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	4a1b      	ldr	r2, [pc, #108]	@ (800ee1c <HAL_TIM_Base_Start_IT+0xe8>)
 800edb0:	4293      	cmp	r3, r2
 800edb2:	d115      	bne.n	800ede0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	689a      	ldr	r2, [r3, #8]
 800edba:	4b19      	ldr	r3, [pc, #100]	@ (800ee20 <HAL_TIM_Base_Start_IT+0xec>)
 800edbc:	4013      	ands	r3, r2
 800edbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	2b06      	cmp	r3, #6
 800edc4:	d015      	beq.n	800edf2 <HAL_TIM_Base_Start_IT+0xbe>
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800edcc:	d011      	beq.n	800edf2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	681a      	ldr	r2, [r3, #0]
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	f042 0201 	orr.w	r2, r2, #1
 800eddc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edde:	e008      	b.n	800edf2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	681a      	ldr	r2, [r3, #0]
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	f042 0201 	orr.w	r2, r2, #1
 800edee:	601a      	str	r2, [r3, #0]
 800edf0:	e000      	b.n	800edf4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edf2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800edf4:	2300      	movs	r3, #0
}
 800edf6:	4618      	mov	r0, r3
 800edf8:	3714      	adds	r7, #20
 800edfa:	46bd      	mov	sp, r7
 800edfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee00:	4770      	bx	lr
 800ee02:	bf00      	nop
 800ee04:	40010000 	.word	0x40010000
 800ee08:	40000400 	.word	0x40000400
 800ee0c:	40000800 	.word	0x40000800
 800ee10:	40000c00 	.word	0x40000c00
 800ee14:	40010400 	.word	0x40010400
 800ee18:	40014000 	.word	0x40014000
 800ee1c:	40001800 	.word	0x40001800
 800ee20:	00010007 	.word	0x00010007

0800ee24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ee24:	b580      	push	{r7, lr}
 800ee26:	b082      	sub	sp, #8
 800ee28:	af00      	add	r7, sp, #0
 800ee2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d101      	bne.n	800ee36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ee32:	2301      	movs	r3, #1
 800ee34:	e049      	b.n	800eeca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ee3c:	b2db      	uxtb	r3, r3
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d106      	bne.n	800ee50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	2200      	movs	r2, #0
 800ee46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ee4a:	6878      	ldr	r0, [r7, #4]
 800ee4c:	f7f3 fd36 	bl	80028bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2202      	movs	r2, #2
 800ee54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	681a      	ldr	r2, [r3, #0]
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	3304      	adds	r3, #4
 800ee60:	4619      	mov	r1, r3
 800ee62:	4610      	mov	r0, r2
 800ee64:	f000 fb42 	bl	800f4ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	2201      	movs	r2, #1
 800ee6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	2201      	movs	r2, #1
 800ee74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	2201      	movs	r2, #1
 800ee7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2201      	movs	r2, #1
 800ee84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	2201      	movs	r2, #1
 800ee94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	2201      	movs	r2, #1
 800ee9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	2201      	movs	r2, #1
 800eea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2201      	movs	r2, #1
 800eeac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	2201      	movs	r2, #1
 800eeb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	2201      	movs	r2, #1
 800eebc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	2201      	movs	r2, #1
 800eec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eec8:	2300      	movs	r3, #0
}
 800eeca:	4618      	mov	r0, r3
 800eecc:	3708      	adds	r7, #8
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}

0800eed2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800eed2:	b580      	push	{r7, lr}
 800eed4:	b084      	sub	sp, #16
 800eed6:	af00      	add	r7, sp, #0
 800eed8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	68db      	ldr	r3, [r3, #12]
 800eee0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	691b      	ldr	r3, [r3, #16]
 800eee8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eeea:	68bb      	ldr	r3, [r7, #8]
 800eeec:	f003 0302 	and.w	r3, r3, #2
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d020      	beq.n	800ef36 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	f003 0302 	and.w	r3, r3, #2
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d01b      	beq.n	800ef36 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	f06f 0202 	mvn.w	r2, #2
 800ef06:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	2201      	movs	r2, #1
 800ef0c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	699b      	ldr	r3, [r3, #24]
 800ef14:	f003 0303 	and.w	r3, r3, #3
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d003      	beq.n	800ef24 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ef1c:	6878      	ldr	r0, [r7, #4]
 800ef1e:	f000 fac7 	bl	800f4b0 <HAL_TIM_IC_CaptureCallback>
 800ef22:	e005      	b.n	800ef30 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef24:	6878      	ldr	r0, [r7, #4]
 800ef26:	f000 fab9 	bl	800f49c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef2a:	6878      	ldr	r0, [r7, #4]
 800ef2c:	f000 faca 	bl	800f4c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2200      	movs	r2, #0
 800ef34:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ef36:	68bb      	ldr	r3, [r7, #8]
 800ef38:	f003 0304 	and.w	r3, r3, #4
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d020      	beq.n	800ef82 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	f003 0304 	and.w	r3, r3, #4
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d01b      	beq.n	800ef82 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	f06f 0204 	mvn.w	r2, #4
 800ef52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	2202      	movs	r2, #2
 800ef58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	699b      	ldr	r3, [r3, #24]
 800ef60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d003      	beq.n	800ef70 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef68:	6878      	ldr	r0, [r7, #4]
 800ef6a:	f000 faa1 	bl	800f4b0 <HAL_TIM_IC_CaptureCallback>
 800ef6e:	e005      	b.n	800ef7c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef70:	6878      	ldr	r0, [r7, #4]
 800ef72:	f000 fa93 	bl	800f49c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef76:	6878      	ldr	r0, [r7, #4]
 800ef78:	f000 faa4 	bl	800f4c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2200      	movs	r2, #0
 800ef80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ef82:	68bb      	ldr	r3, [r7, #8]
 800ef84:	f003 0308 	and.w	r3, r3, #8
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d020      	beq.n	800efce <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	f003 0308 	and.w	r3, r3, #8
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d01b      	beq.n	800efce <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	f06f 0208 	mvn.w	r2, #8
 800ef9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	2204      	movs	r2, #4
 800efa4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	69db      	ldr	r3, [r3, #28]
 800efac:	f003 0303 	and.w	r3, r3, #3
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d003      	beq.n	800efbc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800efb4:	6878      	ldr	r0, [r7, #4]
 800efb6:	f000 fa7b 	bl	800f4b0 <HAL_TIM_IC_CaptureCallback>
 800efba:	e005      	b.n	800efc8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800efbc:	6878      	ldr	r0, [r7, #4]
 800efbe:	f000 fa6d 	bl	800f49c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800efc2:	6878      	ldr	r0, [r7, #4]
 800efc4:	f000 fa7e 	bl	800f4c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	2200      	movs	r2, #0
 800efcc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800efce:	68bb      	ldr	r3, [r7, #8]
 800efd0:	f003 0310 	and.w	r3, r3, #16
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d020      	beq.n	800f01a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	f003 0310 	and.w	r3, r3, #16
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d01b      	beq.n	800f01a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	f06f 0210 	mvn.w	r2, #16
 800efea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	2208      	movs	r2, #8
 800eff0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	69db      	ldr	r3, [r3, #28]
 800eff8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800effc:	2b00      	cmp	r3, #0
 800effe:	d003      	beq.n	800f008 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f000:	6878      	ldr	r0, [r7, #4]
 800f002:	f000 fa55 	bl	800f4b0 <HAL_TIM_IC_CaptureCallback>
 800f006:	e005      	b.n	800f014 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f008:	6878      	ldr	r0, [r7, #4]
 800f00a:	f000 fa47 	bl	800f49c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f00e:	6878      	ldr	r0, [r7, #4]
 800f010:	f000 fa58 	bl	800f4c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	2200      	movs	r2, #0
 800f018:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f01a:	68bb      	ldr	r3, [r7, #8]
 800f01c:	f003 0301 	and.w	r3, r3, #1
 800f020:	2b00      	cmp	r3, #0
 800f022:	d00c      	beq.n	800f03e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	f003 0301 	and.w	r3, r3, #1
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d007      	beq.n	800f03e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	f06f 0201 	mvn.w	r2, #1
 800f036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f038:	6878      	ldr	r0, [r7, #4]
 800f03a:	f7f2 fe09 	bl	8001c50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f03e:	68bb      	ldr	r3, [r7, #8]
 800f040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f044:	2b00      	cmp	r3, #0
 800f046:	d104      	bne.n	800f052 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f048:	68bb      	ldr	r3, [r7, #8]
 800f04a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d00c      	beq.n	800f06c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d007      	beq.n	800f06c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f066:	6878      	ldr	r0, [r7, #4]
 800f068:	f000 fef4 	bl	800fe54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f06c:	68bb      	ldr	r3, [r7, #8]
 800f06e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f072:	2b00      	cmp	r3, #0
 800f074:	d00c      	beq.n	800f090 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d007      	beq.n	800f090 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f08a:	6878      	ldr	r0, [r7, #4]
 800f08c:	f000 feec 	bl	800fe68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f090:	68bb      	ldr	r3, [r7, #8]
 800f092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f096:	2b00      	cmp	r3, #0
 800f098:	d00c      	beq.n	800f0b4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d007      	beq.n	800f0b4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f0ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	f000 fa12 	bl	800f4d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f0b4:	68bb      	ldr	r3, [r7, #8]
 800f0b6:	f003 0320 	and.w	r3, r3, #32
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d00c      	beq.n	800f0d8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	f003 0320 	and.w	r3, r3, #32
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d007      	beq.n	800f0d8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	f06f 0220 	mvn.w	r2, #32
 800f0d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f0d2:	6878      	ldr	r0, [r7, #4]
 800f0d4:	f000 feb4 	bl	800fe40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f0d8:	bf00      	nop
 800f0da:	3710      	adds	r7, #16
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}

0800f0e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b086      	sub	sp, #24
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	60f8      	str	r0, [r7, #12]
 800f0e8:	60b9      	str	r1, [r7, #8]
 800f0ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f0f6:	2b01      	cmp	r3, #1
 800f0f8:	d101      	bne.n	800f0fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f0fa:	2302      	movs	r3, #2
 800f0fc:	e0ff      	b.n	800f2fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	2201      	movs	r2, #1
 800f102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	2b14      	cmp	r3, #20
 800f10a:	f200 80f0 	bhi.w	800f2ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f10e:	a201      	add	r2, pc, #4	@ (adr r2, 800f114 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f114:	0800f169 	.word	0x0800f169
 800f118:	0800f2ef 	.word	0x0800f2ef
 800f11c:	0800f2ef 	.word	0x0800f2ef
 800f120:	0800f2ef 	.word	0x0800f2ef
 800f124:	0800f1a9 	.word	0x0800f1a9
 800f128:	0800f2ef 	.word	0x0800f2ef
 800f12c:	0800f2ef 	.word	0x0800f2ef
 800f130:	0800f2ef 	.word	0x0800f2ef
 800f134:	0800f1eb 	.word	0x0800f1eb
 800f138:	0800f2ef 	.word	0x0800f2ef
 800f13c:	0800f2ef 	.word	0x0800f2ef
 800f140:	0800f2ef 	.word	0x0800f2ef
 800f144:	0800f22b 	.word	0x0800f22b
 800f148:	0800f2ef 	.word	0x0800f2ef
 800f14c:	0800f2ef 	.word	0x0800f2ef
 800f150:	0800f2ef 	.word	0x0800f2ef
 800f154:	0800f26d 	.word	0x0800f26d
 800f158:	0800f2ef 	.word	0x0800f2ef
 800f15c:	0800f2ef 	.word	0x0800f2ef
 800f160:	0800f2ef 	.word	0x0800f2ef
 800f164:	0800f2ad 	.word	0x0800f2ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	68b9      	ldr	r1, [r7, #8]
 800f16e:	4618      	mov	r0, r3
 800f170:	f000 fa62 	bl	800f638 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	699a      	ldr	r2, [r3, #24]
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	f042 0208 	orr.w	r2, r2, #8
 800f182:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	699a      	ldr	r2, [r3, #24]
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	f022 0204 	bic.w	r2, r2, #4
 800f192:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	6999      	ldr	r1, [r3, #24]
 800f19a:	68bb      	ldr	r3, [r7, #8]
 800f19c:	691a      	ldr	r2, [r3, #16]
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	430a      	orrs	r2, r1
 800f1a4:	619a      	str	r2, [r3, #24]
      break;
 800f1a6:	e0a5      	b.n	800f2f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	68b9      	ldr	r1, [r7, #8]
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	f000 fab4 	bl	800f71c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	699a      	ldr	r2, [r3, #24]
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f1c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	699a      	ldr	r2, [r3, #24]
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f1d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	6999      	ldr	r1, [r3, #24]
 800f1da:	68bb      	ldr	r3, [r7, #8]
 800f1dc:	691b      	ldr	r3, [r3, #16]
 800f1de:	021a      	lsls	r2, r3, #8
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	430a      	orrs	r2, r1
 800f1e6:	619a      	str	r2, [r3, #24]
      break;
 800f1e8:	e084      	b.n	800f2f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	68b9      	ldr	r1, [r7, #8]
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	f000 fb0b 	bl	800f80c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	69da      	ldr	r2, [r3, #28]
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	f042 0208 	orr.w	r2, r2, #8
 800f204:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	69da      	ldr	r2, [r3, #28]
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	f022 0204 	bic.w	r2, r2, #4
 800f214:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	69d9      	ldr	r1, [r3, #28]
 800f21c:	68bb      	ldr	r3, [r7, #8]
 800f21e:	691a      	ldr	r2, [r3, #16]
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	430a      	orrs	r2, r1
 800f226:	61da      	str	r2, [r3, #28]
      break;
 800f228:	e064      	b.n	800f2f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	68b9      	ldr	r1, [r7, #8]
 800f230:	4618      	mov	r0, r3
 800f232:	f000 fb61 	bl	800f8f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	69da      	ldr	r2, [r3, #28]
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f244:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	69da      	ldr	r2, [r3, #28]
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	69d9      	ldr	r1, [r3, #28]
 800f25c:	68bb      	ldr	r3, [r7, #8]
 800f25e:	691b      	ldr	r3, [r3, #16]
 800f260:	021a      	lsls	r2, r3, #8
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	430a      	orrs	r2, r1
 800f268:	61da      	str	r2, [r3, #28]
      break;
 800f26a:	e043      	b.n	800f2f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	68b9      	ldr	r1, [r7, #8]
 800f272:	4618      	mov	r0, r3
 800f274:	f000 fb98 	bl	800f9a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	f042 0208 	orr.w	r2, r2, #8
 800f286:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	f022 0204 	bic.w	r2, r2, #4
 800f296:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f29e:	68bb      	ldr	r3, [r7, #8]
 800f2a0:	691a      	ldr	r2, [r3, #16]
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	430a      	orrs	r2, r1
 800f2a8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f2aa:	e023      	b.n	800f2f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	68b9      	ldr	r1, [r7, #8]
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	f000 fbca 	bl	800fa4c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f2c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f2d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	691b      	ldr	r3, [r3, #16]
 800f2e2:	021a      	lsls	r2, r3, #8
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	430a      	orrs	r2, r1
 800f2ea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f2ec:	e002      	b.n	800f2f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f2ee:	2301      	movs	r3, #1
 800f2f0:	75fb      	strb	r3, [r7, #23]
      break;
 800f2f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	2200      	movs	r2, #0
 800f2f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f2fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2fe:	4618      	mov	r0, r3
 800f300:	3718      	adds	r7, #24
 800f302:	46bd      	mov	sp, r7
 800f304:	bd80      	pop	{r7, pc}
 800f306:	bf00      	nop

0800f308 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b084      	sub	sp, #16
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
 800f310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f312:	2300      	movs	r3, #0
 800f314:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f31c:	2b01      	cmp	r3, #1
 800f31e:	d101      	bne.n	800f324 <HAL_TIM_ConfigClockSource+0x1c>
 800f320:	2302      	movs	r3, #2
 800f322:	e0b4      	b.n	800f48e <HAL_TIM_ConfigClockSource+0x186>
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	2201      	movs	r2, #1
 800f328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2202      	movs	r2, #2
 800f330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	689b      	ldr	r3, [r3, #8]
 800f33a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f33c:	68ba      	ldr	r2, [r7, #8]
 800f33e:	4b56      	ldr	r3, [pc, #344]	@ (800f498 <HAL_TIM_ConfigClockSource+0x190>)
 800f340:	4013      	ands	r3, r2
 800f342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f344:	68bb      	ldr	r3, [r7, #8]
 800f346:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f34a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	68ba      	ldr	r2, [r7, #8]
 800f352:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f354:	683b      	ldr	r3, [r7, #0]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f35c:	d03e      	beq.n	800f3dc <HAL_TIM_ConfigClockSource+0xd4>
 800f35e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f362:	f200 8087 	bhi.w	800f474 <HAL_TIM_ConfigClockSource+0x16c>
 800f366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f36a:	f000 8086 	beq.w	800f47a <HAL_TIM_ConfigClockSource+0x172>
 800f36e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f372:	d87f      	bhi.n	800f474 <HAL_TIM_ConfigClockSource+0x16c>
 800f374:	2b70      	cmp	r3, #112	@ 0x70
 800f376:	d01a      	beq.n	800f3ae <HAL_TIM_ConfigClockSource+0xa6>
 800f378:	2b70      	cmp	r3, #112	@ 0x70
 800f37a:	d87b      	bhi.n	800f474 <HAL_TIM_ConfigClockSource+0x16c>
 800f37c:	2b60      	cmp	r3, #96	@ 0x60
 800f37e:	d050      	beq.n	800f422 <HAL_TIM_ConfigClockSource+0x11a>
 800f380:	2b60      	cmp	r3, #96	@ 0x60
 800f382:	d877      	bhi.n	800f474 <HAL_TIM_ConfigClockSource+0x16c>
 800f384:	2b50      	cmp	r3, #80	@ 0x50
 800f386:	d03c      	beq.n	800f402 <HAL_TIM_ConfigClockSource+0xfa>
 800f388:	2b50      	cmp	r3, #80	@ 0x50
 800f38a:	d873      	bhi.n	800f474 <HAL_TIM_ConfigClockSource+0x16c>
 800f38c:	2b40      	cmp	r3, #64	@ 0x40
 800f38e:	d058      	beq.n	800f442 <HAL_TIM_ConfigClockSource+0x13a>
 800f390:	2b40      	cmp	r3, #64	@ 0x40
 800f392:	d86f      	bhi.n	800f474 <HAL_TIM_ConfigClockSource+0x16c>
 800f394:	2b30      	cmp	r3, #48	@ 0x30
 800f396:	d064      	beq.n	800f462 <HAL_TIM_ConfigClockSource+0x15a>
 800f398:	2b30      	cmp	r3, #48	@ 0x30
 800f39a:	d86b      	bhi.n	800f474 <HAL_TIM_ConfigClockSource+0x16c>
 800f39c:	2b20      	cmp	r3, #32
 800f39e:	d060      	beq.n	800f462 <HAL_TIM_ConfigClockSource+0x15a>
 800f3a0:	2b20      	cmp	r3, #32
 800f3a2:	d867      	bhi.n	800f474 <HAL_TIM_ConfigClockSource+0x16c>
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d05c      	beq.n	800f462 <HAL_TIM_ConfigClockSource+0x15a>
 800f3a8:	2b10      	cmp	r3, #16
 800f3aa:	d05a      	beq.n	800f462 <HAL_TIM_ConfigClockSource+0x15a>
 800f3ac:	e062      	b.n	800f474 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f3ba:	683b      	ldr	r3, [r7, #0]
 800f3bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f3be:	f000 fc13 	bl	800fbe8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	689b      	ldr	r3, [r3, #8]
 800f3c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f3ca:	68bb      	ldr	r3, [r7, #8]
 800f3cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f3d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	68ba      	ldr	r2, [r7, #8]
 800f3d8:	609a      	str	r2, [r3, #8]
      break;
 800f3da:	e04f      	b.n	800f47c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f3e0:	683b      	ldr	r3, [r7, #0]
 800f3e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f3e4:	683b      	ldr	r3, [r7, #0]
 800f3e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f3ec:	f000 fbfc 	bl	800fbe8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	689a      	ldr	r2, [r3, #8]
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f3fe:	609a      	str	r2, [r3, #8]
      break;
 800f400:	e03c      	b.n	800f47c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f40e:	461a      	mov	r2, r3
 800f410:	f000 fb70 	bl	800faf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	2150      	movs	r1, #80	@ 0x50
 800f41a:	4618      	mov	r0, r3
 800f41c:	f000 fbc9 	bl	800fbb2 <TIM_ITRx_SetConfig>
      break;
 800f420:	e02c      	b.n	800f47c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f426:	683b      	ldr	r3, [r7, #0]
 800f428:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f42a:	683b      	ldr	r3, [r7, #0]
 800f42c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f42e:	461a      	mov	r2, r3
 800f430:	f000 fb8f 	bl	800fb52 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	2160      	movs	r1, #96	@ 0x60
 800f43a:	4618      	mov	r0, r3
 800f43c:	f000 fbb9 	bl	800fbb2 <TIM_ITRx_SetConfig>
      break;
 800f440:	e01c      	b.n	800f47c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f446:	683b      	ldr	r3, [r7, #0]
 800f448:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f44e:	461a      	mov	r2, r3
 800f450:	f000 fb50 	bl	800faf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	2140      	movs	r1, #64	@ 0x40
 800f45a:	4618      	mov	r0, r3
 800f45c:	f000 fba9 	bl	800fbb2 <TIM_ITRx_SetConfig>
      break;
 800f460:	e00c      	b.n	800f47c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	681a      	ldr	r2, [r3, #0]
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	4619      	mov	r1, r3
 800f46c:	4610      	mov	r0, r2
 800f46e:	f000 fba0 	bl	800fbb2 <TIM_ITRx_SetConfig>
      break;
 800f472:	e003      	b.n	800f47c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800f474:	2301      	movs	r3, #1
 800f476:	73fb      	strb	r3, [r7, #15]
      break;
 800f478:	e000      	b.n	800f47c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800f47a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2201      	movs	r2, #1
 800f480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	2200      	movs	r2, #0
 800f488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f48c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f48e:	4618      	mov	r0, r3
 800f490:	3710      	adds	r7, #16
 800f492:	46bd      	mov	sp, r7
 800f494:	bd80      	pop	{r7, pc}
 800f496:	bf00      	nop
 800f498:	fffeff88 	.word	0xfffeff88

0800f49c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f49c:	b480      	push	{r7}
 800f49e:	b083      	sub	sp, #12
 800f4a0:	af00      	add	r7, sp, #0
 800f4a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f4a4:	bf00      	nop
 800f4a6:	370c      	adds	r7, #12
 800f4a8:	46bd      	mov	sp, r7
 800f4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ae:	4770      	bx	lr

0800f4b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f4b0:	b480      	push	{r7}
 800f4b2:	b083      	sub	sp, #12
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f4b8:	bf00      	nop
 800f4ba:	370c      	adds	r7, #12
 800f4bc:	46bd      	mov	sp, r7
 800f4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c2:	4770      	bx	lr

0800f4c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f4c4:	b480      	push	{r7}
 800f4c6:	b083      	sub	sp, #12
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f4cc:	bf00      	nop
 800f4ce:	370c      	adds	r7, #12
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d6:	4770      	bx	lr

0800f4d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f4d8:	b480      	push	{r7}
 800f4da:	b083      	sub	sp, #12
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f4e0:	bf00      	nop
 800f4e2:	370c      	adds	r7, #12
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ea:	4770      	bx	lr

0800f4ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f4ec:	b480      	push	{r7}
 800f4ee:	b085      	sub	sp, #20
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	6078      	str	r0, [r7, #4]
 800f4f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	4a43      	ldr	r2, [pc, #268]	@ (800f60c <TIM_Base_SetConfig+0x120>)
 800f500:	4293      	cmp	r3, r2
 800f502:	d013      	beq.n	800f52c <TIM_Base_SetConfig+0x40>
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f50a:	d00f      	beq.n	800f52c <TIM_Base_SetConfig+0x40>
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	4a40      	ldr	r2, [pc, #256]	@ (800f610 <TIM_Base_SetConfig+0x124>)
 800f510:	4293      	cmp	r3, r2
 800f512:	d00b      	beq.n	800f52c <TIM_Base_SetConfig+0x40>
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	4a3f      	ldr	r2, [pc, #252]	@ (800f614 <TIM_Base_SetConfig+0x128>)
 800f518:	4293      	cmp	r3, r2
 800f51a:	d007      	beq.n	800f52c <TIM_Base_SetConfig+0x40>
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	4a3e      	ldr	r2, [pc, #248]	@ (800f618 <TIM_Base_SetConfig+0x12c>)
 800f520:	4293      	cmp	r3, r2
 800f522:	d003      	beq.n	800f52c <TIM_Base_SetConfig+0x40>
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	4a3d      	ldr	r2, [pc, #244]	@ (800f61c <TIM_Base_SetConfig+0x130>)
 800f528:	4293      	cmp	r3, r2
 800f52a:	d108      	bne.n	800f53e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	685b      	ldr	r3, [r3, #4]
 800f538:	68fa      	ldr	r2, [r7, #12]
 800f53a:	4313      	orrs	r3, r2
 800f53c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	4a32      	ldr	r2, [pc, #200]	@ (800f60c <TIM_Base_SetConfig+0x120>)
 800f542:	4293      	cmp	r3, r2
 800f544:	d02b      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f54c:	d027      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	4a2f      	ldr	r2, [pc, #188]	@ (800f610 <TIM_Base_SetConfig+0x124>)
 800f552:	4293      	cmp	r3, r2
 800f554:	d023      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	4a2e      	ldr	r2, [pc, #184]	@ (800f614 <TIM_Base_SetConfig+0x128>)
 800f55a:	4293      	cmp	r3, r2
 800f55c:	d01f      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	4a2d      	ldr	r2, [pc, #180]	@ (800f618 <TIM_Base_SetConfig+0x12c>)
 800f562:	4293      	cmp	r3, r2
 800f564:	d01b      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	4a2c      	ldr	r2, [pc, #176]	@ (800f61c <TIM_Base_SetConfig+0x130>)
 800f56a:	4293      	cmp	r3, r2
 800f56c:	d017      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	4a2b      	ldr	r2, [pc, #172]	@ (800f620 <TIM_Base_SetConfig+0x134>)
 800f572:	4293      	cmp	r3, r2
 800f574:	d013      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	4a2a      	ldr	r2, [pc, #168]	@ (800f624 <TIM_Base_SetConfig+0x138>)
 800f57a:	4293      	cmp	r3, r2
 800f57c:	d00f      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	4a29      	ldr	r2, [pc, #164]	@ (800f628 <TIM_Base_SetConfig+0x13c>)
 800f582:	4293      	cmp	r3, r2
 800f584:	d00b      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	4a28      	ldr	r2, [pc, #160]	@ (800f62c <TIM_Base_SetConfig+0x140>)
 800f58a:	4293      	cmp	r3, r2
 800f58c:	d007      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	4a27      	ldr	r2, [pc, #156]	@ (800f630 <TIM_Base_SetConfig+0x144>)
 800f592:	4293      	cmp	r3, r2
 800f594:	d003      	beq.n	800f59e <TIM_Base_SetConfig+0xb2>
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	4a26      	ldr	r2, [pc, #152]	@ (800f634 <TIM_Base_SetConfig+0x148>)
 800f59a:	4293      	cmp	r3, r2
 800f59c:	d108      	bne.n	800f5b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f5a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f5a6:	683b      	ldr	r3, [r7, #0]
 800f5a8:	68db      	ldr	r3, [r3, #12]
 800f5aa:	68fa      	ldr	r2, [r7, #12]
 800f5ac:	4313      	orrs	r3, r2
 800f5ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	695b      	ldr	r3, [r3, #20]
 800f5ba:	4313      	orrs	r3, r2
 800f5bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f5be:	683b      	ldr	r3, [r7, #0]
 800f5c0:	689a      	ldr	r2, [r3, #8]
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f5c6:	683b      	ldr	r3, [r7, #0]
 800f5c8:	681a      	ldr	r2, [r3, #0]
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	4a0e      	ldr	r2, [pc, #56]	@ (800f60c <TIM_Base_SetConfig+0x120>)
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	d003      	beq.n	800f5de <TIM_Base_SetConfig+0xf2>
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	4a10      	ldr	r2, [pc, #64]	@ (800f61c <TIM_Base_SetConfig+0x130>)
 800f5da:	4293      	cmp	r3, r2
 800f5dc:	d103      	bne.n	800f5e6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f5de:	683b      	ldr	r3, [r7, #0]
 800f5e0:	691a      	ldr	r2, [r3, #16]
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	f043 0204 	orr.w	r2, r3, #4
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	2201      	movs	r2, #1
 800f5f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	68fa      	ldr	r2, [r7, #12]
 800f5fc:	601a      	str	r2, [r3, #0]
}
 800f5fe:	bf00      	nop
 800f600:	3714      	adds	r7, #20
 800f602:	46bd      	mov	sp, r7
 800f604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f608:	4770      	bx	lr
 800f60a:	bf00      	nop
 800f60c:	40010000 	.word	0x40010000
 800f610:	40000400 	.word	0x40000400
 800f614:	40000800 	.word	0x40000800
 800f618:	40000c00 	.word	0x40000c00
 800f61c:	40010400 	.word	0x40010400
 800f620:	40014000 	.word	0x40014000
 800f624:	40014400 	.word	0x40014400
 800f628:	40014800 	.word	0x40014800
 800f62c:	40001800 	.word	0x40001800
 800f630:	40001c00 	.word	0x40001c00
 800f634:	40002000 	.word	0x40002000

0800f638 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f638:	b480      	push	{r7}
 800f63a:	b087      	sub	sp, #28
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
 800f640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	6a1b      	ldr	r3, [r3, #32]
 800f646:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	6a1b      	ldr	r3, [r3, #32]
 800f64c:	f023 0201 	bic.w	r2, r3, #1
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	685b      	ldr	r3, [r3, #4]
 800f658:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	699b      	ldr	r3, [r3, #24]
 800f65e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f660:	68fa      	ldr	r2, [r7, #12]
 800f662:	4b2b      	ldr	r3, [pc, #172]	@ (800f710 <TIM_OC1_SetConfig+0xd8>)
 800f664:	4013      	ands	r3, r2
 800f666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	f023 0303 	bic.w	r3, r3, #3
 800f66e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	68fa      	ldr	r2, [r7, #12]
 800f676:	4313      	orrs	r3, r2
 800f678:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f67a:	697b      	ldr	r3, [r7, #20]
 800f67c:	f023 0302 	bic.w	r3, r3, #2
 800f680:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f682:	683b      	ldr	r3, [r7, #0]
 800f684:	689b      	ldr	r3, [r3, #8]
 800f686:	697a      	ldr	r2, [r7, #20]
 800f688:	4313      	orrs	r3, r2
 800f68a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	4a21      	ldr	r2, [pc, #132]	@ (800f714 <TIM_OC1_SetConfig+0xdc>)
 800f690:	4293      	cmp	r3, r2
 800f692:	d003      	beq.n	800f69c <TIM_OC1_SetConfig+0x64>
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	4a20      	ldr	r2, [pc, #128]	@ (800f718 <TIM_OC1_SetConfig+0xe0>)
 800f698:	4293      	cmp	r3, r2
 800f69a:	d10c      	bne.n	800f6b6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f69c:	697b      	ldr	r3, [r7, #20]
 800f69e:	f023 0308 	bic.w	r3, r3, #8
 800f6a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	68db      	ldr	r3, [r3, #12]
 800f6a8:	697a      	ldr	r2, [r7, #20]
 800f6aa:	4313      	orrs	r3, r2
 800f6ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f6ae:	697b      	ldr	r3, [r7, #20]
 800f6b0:	f023 0304 	bic.w	r3, r3, #4
 800f6b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	4a16      	ldr	r2, [pc, #88]	@ (800f714 <TIM_OC1_SetConfig+0xdc>)
 800f6ba:	4293      	cmp	r3, r2
 800f6bc:	d003      	beq.n	800f6c6 <TIM_OC1_SetConfig+0x8e>
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	4a15      	ldr	r2, [pc, #84]	@ (800f718 <TIM_OC1_SetConfig+0xe0>)
 800f6c2:	4293      	cmp	r3, r2
 800f6c4:	d111      	bne.n	800f6ea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f6c6:	693b      	ldr	r3, [r7, #16]
 800f6c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f6cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f6ce:	693b      	ldr	r3, [r7, #16]
 800f6d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f6d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	695b      	ldr	r3, [r3, #20]
 800f6da:	693a      	ldr	r2, [r7, #16]
 800f6dc:	4313      	orrs	r3, r2
 800f6de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f6e0:	683b      	ldr	r3, [r7, #0]
 800f6e2:	699b      	ldr	r3, [r3, #24]
 800f6e4:	693a      	ldr	r2, [r7, #16]
 800f6e6:	4313      	orrs	r3, r2
 800f6e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	693a      	ldr	r2, [r7, #16]
 800f6ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	68fa      	ldr	r2, [r7, #12]
 800f6f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f6f6:	683b      	ldr	r3, [r7, #0]
 800f6f8:	685a      	ldr	r2, [r3, #4]
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	697a      	ldr	r2, [r7, #20]
 800f702:	621a      	str	r2, [r3, #32]
}
 800f704:	bf00      	nop
 800f706:	371c      	adds	r7, #28
 800f708:	46bd      	mov	sp, r7
 800f70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70e:	4770      	bx	lr
 800f710:	fffeff8f 	.word	0xfffeff8f
 800f714:	40010000 	.word	0x40010000
 800f718:	40010400 	.word	0x40010400

0800f71c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f71c:	b480      	push	{r7}
 800f71e:	b087      	sub	sp, #28
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
 800f724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	6a1b      	ldr	r3, [r3, #32]
 800f72a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	6a1b      	ldr	r3, [r3, #32]
 800f730:	f023 0210 	bic.w	r2, r3, #16
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	685b      	ldr	r3, [r3, #4]
 800f73c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	699b      	ldr	r3, [r3, #24]
 800f742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f744:	68fa      	ldr	r2, [r7, #12]
 800f746:	4b2e      	ldr	r3, [pc, #184]	@ (800f800 <TIM_OC2_SetConfig+0xe4>)
 800f748:	4013      	ands	r3, r2
 800f74a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	021b      	lsls	r3, r3, #8
 800f75a:	68fa      	ldr	r2, [r7, #12]
 800f75c:	4313      	orrs	r3, r2
 800f75e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f760:	697b      	ldr	r3, [r7, #20]
 800f762:	f023 0320 	bic.w	r3, r3, #32
 800f766:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f768:	683b      	ldr	r3, [r7, #0]
 800f76a:	689b      	ldr	r3, [r3, #8]
 800f76c:	011b      	lsls	r3, r3, #4
 800f76e:	697a      	ldr	r2, [r7, #20]
 800f770:	4313      	orrs	r3, r2
 800f772:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	4a23      	ldr	r2, [pc, #140]	@ (800f804 <TIM_OC2_SetConfig+0xe8>)
 800f778:	4293      	cmp	r3, r2
 800f77a:	d003      	beq.n	800f784 <TIM_OC2_SetConfig+0x68>
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	4a22      	ldr	r2, [pc, #136]	@ (800f808 <TIM_OC2_SetConfig+0xec>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d10d      	bne.n	800f7a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f784:	697b      	ldr	r3, [r7, #20]
 800f786:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f78a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f78c:	683b      	ldr	r3, [r7, #0]
 800f78e:	68db      	ldr	r3, [r3, #12]
 800f790:	011b      	lsls	r3, r3, #4
 800f792:	697a      	ldr	r2, [r7, #20]
 800f794:	4313      	orrs	r3, r2
 800f796:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f798:	697b      	ldr	r3, [r7, #20]
 800f79a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f79e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	4a18      	ldr	r2, [pc, #96]	@ (800f804 <TIM_OC2_SetConfig+0xe8>)
 800f7a4:	4293      	cmp	r3, r2
 800f7a6:	d003      	beq.n	800f7b0 <TIM_OC2_SetConfig+0x94>
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	4a17      	ldr	r2, [pc, #92]	@ (800f808 <TIM_OC2_SetConfig+0xec>)
 800f7ac:	4293      	cmp	r3, r2
 800f7ae:	d113      	bne.n	800f7d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f7b0:	693b      	ldr	r3, [r7, #16]
 800f7b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f7b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f7b8:	693b      	ldr	r3, [r7, #16]
 800f7ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f7be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f7c0:	683b      	ldr	r3, [r7, #0]
 800f7c2:	695b      	ldr	r3, [r3, #20]
 800f7c4:	009b      	lsls	r3, r3, #2
 800f7c6:	693a      	ldr	r2, [r7, #16]
 800f7c8:	4313      	orrs	r3, r2
 800f7ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f7cc:	683b      	ldr	r3, [r7, #0]
 800f7ce:	699b      	ldr	r3, [r3, #24]
 800f7d0:	009b      	lsls	r3, r3, #2
 800f7d2:	693a      	ldr	r2, [r7, #16]
 800f7d4:	4313      	orrs	r3, r2
 800f7d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	693a      	ldr	r2, [r7, #16]
 800f7dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	68fa      	ldr	r2, [r7, #12]
 800f7e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f7e4:	683b      	ldr	r3, [r7, #0]
 800f7e6:	685a      	ldr	r2, [r3, #4]
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	697a      	ldr	r2, [r7, #20]
 800f7f0:	621a      	str	r2, [r3, #32]
}
 800f7f2:	bf00      	nop
 800f7f4:	371c      	adds	r7, #28
 800f7f6:	46bd      	mov	sp, r7
 800f7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7fc:	4770      	bx	lr
 800f7fe:	bf00      	nop
 800f800:	feff8fff 	.word	0xfeff8fff
 800f804:	40010000 	.word	0x40010000
 800f808:	40010400 	.word	0x40010400

0800f80c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f80c:	b480      	push	{r7}
 800f80e:	b087      	sub	sp, #28
 800f810:	af00      	add	r7, sp, #0
 800f812:	6078      	str	r0, [r7, #4]
 800f814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	6a1b      	ldr	r3, [r3, #32]
 800f81a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	6a1b      	ldr	r3, [r3, #32]
 800f820:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	685b      	ldr	r3, [r3, #4]
 800f82c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	69db      	ldr	r3, [r3, #28]
 800f832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f834:	68fa      	ldr	r2, [r7, #12]
 800f836:	4b2d      	ldr	r3, [pc, #180]	@ (800f8ec <TIM_OC3_SetConfig+0xe0>)
 800f838:	4013      	ands	r3, r2
 800f83a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	f023 0303 	bic.w	r3, r3, #3
 800f842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	68fa      	ldr	r2, [r7, #12]
 800f84a:	4313      	orrs	r3, r2
 800f84c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	689b      	ldr	r3, [r3, #8]
 800f85a:	021b      	lsls	r3, r3, #8
 800f85c:	697a      	ldr	r2, [r7, #20]
 800f85e:	4313      	orrs	r3, r2
 800f860:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	4a22      	ldr	r2, [pc, #136]	@ (800f8f0 <TIM_OC3_SetConfig+0xe4>)
 800f866:	4293      	cmp	r3, r2
 800f868:	d003      	beq.n	800f872 <TIM_OC3_SetConfig+0x66>
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	4a21      	ldr	r2, [pc, #132]	@ (800f8f4 <TIM_OC3_SetConfig+0xe8>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d10d      	bne.n	800f88e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f872:	697b      	ldr	r3, [r7, #20]
 800f874:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f878:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f87a:	683b      	ldr	r3, [r7, #0]
 800f87c:	68db      	ldr	r3, [r3, #12]
 800f87e:	021b      	lsls	r3, r3, #8
 800f880:	697a      	ldr	r2, [r7, #20]
 800f882:	4313      	orrs	r3, r2
 800f884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f88c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	4a17      	ldr	r2, [pc, #92]	@ (800f8f0 <TIM_OC3_SetConfig+0xe4>)
 800f892:	4293      	cmp	r3, r2
 800f894:	d003      	beq.n	800f89e <TIM_OC3_SetConfig+0x92>
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	4a16      	ldr	r2, [pc, #88]	@ (800f8f4 <TIM_OC3_SetConfig+0xe8>)
 800f89a:	4293      	cmp	r3, r2
 800f89c:	d113      	bne.n	800f8c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f89e:	693b      	ldr	r3, [r7, #16]
 800f8a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f8a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f8a6:	693b      	ldr	r3, [r7, #16]
 800f8a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f8ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f8ae:	683b      	ldr	r3, [r7, #0]
 800f8b0:	695b      	ldr	r3, [r3, #20]
 800f8b2:	011b      	lsls	r3, r3, #4
 800f8b4:	693a      	ldr	r2, [r7, #16]
 800f8b6:	4313      	orrs	r3, r2
 800f8b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f8ba:	683b      	ldr	r3, [r7, #0]
 800f8bc:	699b      	ldr	r3, [r3, #24]
 800f8be:	011b      	lsls	r3, r3, #4
 800f8c0:	693a      	ldr	r2, [r7, #16]
 800f8c2:	4313      	orrs	r3, r2
 800f8c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	693a      	ldr	r2, [r7, #16]
 800f8ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	68fa      	ldr	r2, [r7, #12]
 800f8d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	685a      	ldr	r2, [r3, #4]
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	697a      	ldr	r2, [r7, #20]
 800f8de:	621a      	str	r2, [r3, #32]
}
 800f8e0:	bf00      	nop
 800f8e2:	371c      	adds	r7, #28
 800f8e4:	46bd      	mov	sp, r7
 800f8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ea:	4770      	bx	lr
 800f8ec:	fffeff8f 	.word	0xfffeff8f
 800f8f0:	40010000 	.word	0x40010000
 800f8f4:	40010400 	.word	0x40010400

0800f8f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f8f8:	b480      	push	{r7}
 800f8fa:	b087      	sub	sp, #28
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
 800f900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	6a1b      	ldr	r3, [r3, #32]
 800f906:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	6a1b      	ldr	r3, [r3, #32]
 800f90c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	685b      	ldr	r3, [r3, #4]
 800f918:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	69db      	ldr	r3, [r3, #28]
 800f91e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f920:	68fa      	ldr	r2, [r7, #12]
 800f922:	4b1e      	ldr	r3, [pc, #120]	@ (800f99c <TIM_OC4_SetConfig+0xa4>)
 800f924:	4013      	ands	r3, r2
 800f926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f92e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	021b      	lsls	r3, r3, #8
 800f936:	68fa      	ldr	r2, [r7, #12]
 800f938:	4313      	orrs	r3, r2
 800f93a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f93c:	693b      	ldr	r3, [r7, #16]
 800f93e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f942:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f944:	683b      	ldr	r3, [r7, #0]
 800f946:	689b      	ldr	r3, [r3, #8]
 800f948:	031b      	lsls	r3, r3, #12
 800f94a:	693a      	ldr	r2, [r7, #16]
 800f94c:	4313      	orrs	r3, r2
 800f94e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	4a13      	ldr	r2, [pc, #76]	@ (800f9a0 <TIM_OC4_SetConfig+0xa8>)
 800f954:	4293      	cmp	r3, r2
 800f956:	d003      	beq.n	800f960 <TIM_OC4_SetConfig+0x68>
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	4a12      	ldr	r2, [pc, #72]	@ (800f9a4 <TIM_OC4_SetConfig+0xac>)
 800f95c:	4293      	cmp	r3, r2
 800f95e:	d109      	bne.n	800f974 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f960:	697b      	ldr	r3, [r7, #20]
 800f962:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f966:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f968:	683b      	ldr	r3, [r7, #0]
 800f96a:	695b      	ldr	r3, [r3, #20]
 800f96c:	019b      	lsls	r3, r3, #6
 800f96e:	697a      	ldr	r2, [r7, #20]
 800f970:	4313      	orrs	r3, r2
 800f972:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	697a      	ldr	r2, [r7, #20]
 800f978:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	68fa      	ldr	r2, [r7, #12]
 800f97e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	685a      	ldr	r2, [r3, #4]
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	693a      	ldr	r2, [r7, #16]
 800f98c:	621a      	str	r2, [r3, #32]
}
 800f98e:	bf00      	nop
 800f990:	371c      	adds	r7, #28
 800f992:	46bd      	mov	sp, r7
 800f994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f998:	4770      	bx	lr
 800f99a:	bf00      	nop
 800f99c:	feff8fff 	.word	0xfeff8fff
 800f9a0:	40010000 	.word	0x40010000
 800f9a4:	40010400 	.word	0x40010400

0800f9a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f9a8:	b480      	push	{r7}
 800f9aa:	b087      	sub	sp, #28
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	6078      	str	r0, [r7, #4]
 800f9b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	6a1b      	ldr	r3, [r3, #32]
 800f9b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	6a1b      	ldr	r3, [r3, #32]
 800f9bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	685b      	ldr	r3, [r3, #4]
 800f9c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f9d0:	68fa      	ldr	r2, [r7, #12]
 800f9d2:	4b1b      	ldr	r3, [pc, #108]	@ (800fa40 <TIM_OC5_SetConfig+0x98>)
 800f9d4:	4013      	ands	r3, r2
 800f9d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f9d8:	683b      	ldr	r3, [r7, #0]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	68fa      	ldr	r2, [r7, #12]
 800f9de:	4313      	orrs	r3, r2
 800f9e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f9e2:	693b      	ldr	r3, [r7, #16]
 800f9e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f9e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	689b      	ldr	r3, [r3, #8]
 800f9ee:	041b      	lsls	r3, r3, #16
 800f9f0:	693a      	ldr	r2, [r7, #16]
 800f9f2:	4313      	orrs	r3, r2
 800f9f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	4a12      	ldr	r2, [pc, #72]	@ (800fa44 <TIM_OC5_SetConfig+0x9c>)
 800f9fa:	4293      	cmp	r3, r2
 800f9fc:	d003      	beq.n	800fa06 <TIM_OC5_SetConfig+0x5e>
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	4a11      	ldr	r2, [pc, #68]	@ (800fa48 <TIM_OC5_SetConfig+0xa0>)
 800fa02:	4293      	cmp	r3, r2
 800fa04:	d109      	bne.n	800fa1a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fa06:	697b      	ldr	r3, [r7, #20]
 800fa08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fa0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fa0e:	683b      	ldr	r3, [r7, #0]
 800fa10:	695b      	ldr	r3, [r3, #20]
 800fa12:	021b      	lsls	r3, r3, #8
 800fa14:	697a      	ldr	r2, [r7, #20]
 800fa16:	4313      	orrs	r3, r2
 800fa18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	697a      	ldr	r2, [r7, #20]
 800fa1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	68fa      	ldr	r2, [r7, #12]
 800fa24:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fa26:	683b      	ldr	r3, [r7, #0]
 800fa28:	685a      	ldr	r2, [r3, #4]
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	693a      	ldr	r2, [r7, #16]
 800fa32:	621a      	str	r2, [r3, #32]
}
 800fa34:	bf00      	nop
 800fa36:	371c      	adds	r7, #28
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3e:	4770      	bx	lr
 800fa40:	fffeff8f 	.word	0xfffeff8f
 800fa44:	40010000 	.word	0x40010000
 800fa48:	40010400 	.word	0x40010400

0800fa4c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fa4c:	b480      	push	{r7}
 800fa4e:	b087      	sub	sp, #28
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
 800fa54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	6a1b      	ldr	r3, [r3, #32]
 800fa5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	6a1b      	ldr	r3, [r3, #32]
 800fa60:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	685b      	ldr	r3, [r3, #4]
 800fa6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fa74:	68fa      	ldr	r2, [r7, #12]
 800fa76:	4b1c      	ldr	r3, [pc, #112]	@ (800fae8 <TIM_OC6_SetConfig+0x9c>)
 800fa78:	4013      	ands	r3, r2
 800fa7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fa7c:	683b      	ldr	r3, [r7, #0]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	021b      	lsls	r3, r3, #8
 800fa82:	68fa      	ldr	r2, [r7, #12]
 800fa84:	4313      	orrs	r3, r2
 800fa86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800fa88:	693b      	ldr	r3, [r7, #16]
 800fa8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fa8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	689b      	ldr	r3, [r3, #8]
 800fa94:	051b      	lsls	r3, r3, #20
 800fa96:	693a      	ldr	r2, [r7, #16]
 800fa98:	4313      	orrs	r3, r2
 800fa9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	4a13      	ldr	r2, [pc, #76]	@ (800faec <TIM_OC6_SetConfig+0xa0>)
 800faa0:	4293      	cmp	r3, r2
 800faa2:	d003      	beq.n	800faac <TIM_OC6_SetConfig+0x60>
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	4a12      	ldr	r2, [pc, #72]	@ (800faf0 <TIM_OC6_SetConfig+0xa4>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d109      	bne.n	800fac0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800faac:	697b      	ldr	r3, [r7, #20]
 800faae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fab2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fab4:	683b      	ldr	r3, [r7, #0]
 800fab6:	695b      	ldr	r3, [r3, #20]
 800fab8:	029b      	lsls	r3, r3, #10
 800faba:	697a      	ldr	r2, [r7, #20]
 800fabc:	4313      	orrs	r3, r2
 800fabe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	697a      	ldr	r2, [r7, #20]
 800fac4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	68fa      	ldr	r2, [r7, #12]
 800faca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800facc:	683b      	ldr	r3, [r7, #0]
 800face:	685a      	ldr	r2, [r3, #4]
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	693a      	ldr	r2, [r7, #16]
 800fad8:	621a      	str	r2, [r3, #32]
}
 800fada:	bf00      	nop
 800fadc:	371c      	adds	r7, #28
 800fade:	46bd      	mov	sp, r7
 800fae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fae4:	4770      	bx	lr
 800fae6:	bf00      	nop
 800fae8:	feff8fff 	.word	0xfeff8fff
 800faec:	40010000 	.word	0x40010000
 800faf0:	40010400 	.word	0x40010400

0800faf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800faf4:	b480      	push	{r7}
 800faf6:	b087      	sub	sp, #28
 800faf8:	af00      	add	r7, sp, #0
 800fafa:	60f8      	str	r0, [r7, #12]
 800fafc:	60b9      	str	r1, [r7, #8]
 800fafe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	6a1b      	ldr	r3, [r3, #32]
 800fb04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	6a1b      	ldr	r3, [r3, #32]
 800fb0a:	f023 0201 	bic.w	r2, r3, #1
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	699b      	ldr	r3, [r3, #24]
 800fb16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fb18:	693b      	ldr	r3, [r7, #16]
 800fb1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fb1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	011b      	lsls	r3, r3, #4
 800fb24:	693a      	ldr	r2, [r7, #16]
 800fb26:	4313      	orrs	r3, r2
 800fb28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fb2a:	697b      	ldr	r3, [r7, #20]
 800fb2c:	f023 030a 	bic.w	r3, r3, #10
 800fb30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fb32:	697a      	ldr	r2, [r7, #20]
 800fb34:	68bb      	ldr	r3, [r7, #8]
 800fb36:	4313      	orrs	r3, r2
 800fb38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	693a      	ldr	r2, [r7, #16]
 800fb3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	697a      	ldr	r2, [r7, #20]
 800fb44:	621a      	str	r2, [r3, #32]
}
 800fb46:	bf00      	nop
 800fb48:	371c      	adds	r7, #28
 800fb4a:	46bd      	mov	sp, r7
 800fb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb50:	4770      	bx	lr

0800fb52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb52:	b480      	push	{r7}
 800fb54:	b087      	sub	sp, #28
 800fb56:	af00      	add	r7, sp, #0
 800fb58:	60f8      	str	r0, [r7, #12]
 800fb5a:	60b9      	str	r1, [r7, #8]
 800fb5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	6a1b      	ldr	r3, [r3, #32]
 800fb62:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	6a1b      	ldr	r3, [r3, #32]
 800fb68:	f023 0210 	bic.w	r2, r3, #16
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	699b      	ldr	r3, [r3, #24]
 800fb74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fb76:	693b      	ldr	r3, [r7, #16]
 800fb78:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fb7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	031b      	lsls	r3, r3, #12
 800fb82:	693a      	ldr	r2, [r7, #16]
 800fb84:	4313      	orrs	r3, r2
 800fb86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fb88:	697b      	ldr	r3, [r7, #20]
 800fb8a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800fb8e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fb90:	68bb      	ldr	r3, [r7, #8]
 800fb92:	011b      	lsls	r3, r3, #4
 800fb94:	697a      	ldr	r2, [r7, #20]
 800fb96:	4313      	orrs	r3, r2
 800fb98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	693a      	ldr	r2, [r7, #16]
 800fb9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	697a      	ldr	r2, [r7, #20]
 800fba4:	621a      	str	r2, [r3, #32]
}
 800fba6:	bf00      	nop
 800fba8:	371c      	adds	r7, #28
 800fbaa:	46bd      	mov	sp, r7
 800fbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb0:	4770      	bx	lr

0800fbb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fbb2:	b480      	push	{r7}
 800fbb4:	b085      	sub	sp, #20
 800fbb6:	af00      	add	r7, sp, #0
 800fbb8:	6078      	str	r0, [r7, #4]
 800fbba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	689b      	ldr	r3, [r3, #8]
 800fbc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fbc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fbca:	683a      	ldr	r2, [r7, #0]
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	4313      	orrs	r3, r2
 800fbd0:	f043 0307 	orr.w	r3, r3, #7
 800fbd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	68fa      	ldr	r2, [r7, #12]
 800fbda:	609a      	str	r2, [r3, #8]
}
 800fbdc:	bf00      	nop
 800fbde:	3714      	adds	r7, #20
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe6:	4770      	bx	lr

0800fbe8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fbe8:	b480      	push	{r7}
 800fbea:	b087      	sub	sp, #28
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	60f8      	str	r0, [r7, #12]
 800fbf0:	60b9      	str	r1, [r7, #8]
 800fbf2:	607a      	str	r2, [r7, #4]
 800fbf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	689b      	ldr	r3, [r3, #8]
 800fbfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fbfc:	697b      	ldr	r3, [r7, #20]
 800fbfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fc02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fc04:	683b      	ldr	r3, [r7, #0]
 800fc06:	021a      	lsls	r2, r3, #8
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	431a      	orrs	r2, r3
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	4313      	orrs	r3, r2
 800fc10:	697a      	ldr	r2, [r7, #20]
 800fc12:	4313      	orrs	r3, r2
 800fc14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	697a      	ldr	r2, [r7, #20]
 800fc1a:	609a      	str	r2, [r3, #8]
}
 800fc1c:	bf00      	nop
 800fc1e:	371c      	adds	r7, #28
 800fc20:	46bd      	mov	sp, r7
 800fc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc26:	4770      	bx	lr

0800fc28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fc28:	b480      	push	{r7}
 800fc2a:	b085      	sub	sp, #20
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	6078      	str	r0, [r7, #4]
 800fc30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fc38:	2b01      	cmp	r3, #1
 800fc3a:	d101      	bne.n	800fc40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fc3c:	2302      	movs	r3, #2
 800fc3e:	e06d      	b.n	800fd1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	2201      	movs	r2, #1
 800fc44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	2202      	movs	r2, #2
 800fc4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	685b      	ldr	r3, [r3, #4]
 800fc56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	689b      	ldr	r3, [r3, #8]
 800fc5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	4a30      	ldr	r2, [pc, #192]	@ (800fd28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fc66:	4293      	cmp	r3, r2
 800fc68:	d004      	beq.n	800fc74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	4a2f      	ldr	r2, [pc, #188]	@ (800fd2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fc70:	4293      	cmp	r3, r2
 800fc72:	d108      	bne.n	800fc86 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fc7a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fc7c:	683b      	ldr	r3, [r7, #0]
 800fc7e:	685b      	ldr	r3, [r3, #4]
 800fc80:	68fa      	ldr	r2, [r7, #12]
 800fc82:	4313      	orrs	r3, r2
 800fc84:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc8c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	68fa      	ldr	r2, [r7, #12]
 800fc94:	4313      	orrs	r3, r2
 800fc96:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	68fa      	ldr	r2, [r7, #12]
 800fc9e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	4a20      	ldr	r2, [pc, #128]	@ (800fd28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fca6:	4293      	cmp	r3, r2
 800fca8:	d022      	beq.n	800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fcb2:	d01d      	beq.n	800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	4a1d      	ldr	r2, [pc, #116]	@ (800fd30 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fcba:	4293      	cmp	r3, r2
 800fcbc:	d018      	beq.n	800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	4a1c      	ldr	r2, [pc, #112]	@ (800fd34 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fcc4:	4293      	cmp	r3, r2
 800fcc6:	d013      	beq.n	800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	4a1a      	ldr	r2, [pc, #104]	@ (800fd38 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fcce:	4293      	cmp	r3, r2
 800fcd0:	d00e      	beq.n	800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	4a15      	ldr	r2, [pc, #84]	@ (800fd2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fcd8:	4293      	cmp	r3, r2
 800fcda:	d009      	beq.n	800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	4a16      	ldr	r2, [pc, #88]	@ (800fd3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fce2:	4293      	cmp	r3, r2
 800fce4:	d004      	beq.n	800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	4a15      	ldr	r2, [pc, #84]	@ (800fd40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fcec:	4293      	cmp	r3, r2
 800fcee:	d10c      	bne.n	800fd0a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fcf0:	68bb      	ldr	r3, [r7, #8]
 800fcf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fcf6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fcf8:	683b      	ldr	r3, [r7, #0]
 800fcfa:	689b      	ldr	r3, [r3, #8]
 800fcfc:	68ba      	ldr	r2, [r7, #8]
 800fcfe:	4313      	orrs	r3, r2
 800fd00:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	68ba      	ldr	r2, [r7, #8]
 800fd08:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	2201      	movs	r2, #1
 800fd0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	2200      	movs	r2, #0
 800fd16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fd1a:	2300      	movs	r3, #0
}
 800fd1c:	4618      	mov	r0, r3
 800fd1e:	3714      	adds	r7, #20
 800fd20:	46bd      	mov	sp, r7
 800fd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd26:	4770      	bx	lr
 800fd28:	40010000 	.word	0x40010000
 800fd2c:	40010400 	.word	0x40010400
 800fd30:	40000400 	.word	0x40000400
 800fd34:	40000800 	.word	0x40000800
 800fd38:	40000c00 	.word	0x40000c00
 800fd3c:	40014000 	.word	0x40014000
 800fd40:	40001800 	.word	0x40001800

0800fd44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fd44:	b480      	push	{r7}
 800fd46:	b085      	sub	sp, #20
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
 800fd4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fd4e:	2300      	movs	r3, #0
 800fd50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd58:	2b01      	cmp	r3, #1
 800fd5a:	d101      	bne.n	800fd60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fd5c:	2302      	movs	r3, #2
 800fd5e:	e065      	b.n	800fe2c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	2201      	movs	r2, #1
 800fd64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fd6e:	683b      	ldr	r3, [r7, #0]
 800fd70:	68db      	ldr	r3, [r3, #12]
 800fd72:	4313      	orrs	r3, r2
 800fd74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800fd7c:	683b      	ldr	r3, [r7, #0]
 800fd7e:	689b      	ldr	r3, [r3, #8]
 800fd80:	4313      	orrs	r3, r2
 800fd82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800fd8a:	683b      	ldr	r3, [r7, #0]
 800fd8c:	685b      	ldr	r3, [r3, #4]
 800fd8e:	4313      	orrs	r3, r2
 800fd90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fd98:	683b      	ldr	r3, [r7, #0]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	4313      	orrs	r3, r2
 800fd9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	691b      	ldr	r3, [r3, #16]
 800fdaa:	4313      	orrs	r3, r2
 800fdac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800fdb4:	683b      	ldr	r3, [r7, #0]
 800fdb6:	695b      	ldr	r3, [r3, #20]
 800fdb8:	4313      	orrs	r3, r2
 800fdba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800fdc2:	683b      	ldr	r3, [r7, #0]
 800fdc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdc6:	4313      	orrs	r3, r2
 800fdc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	699b      	ldr	r3, [r3, #24]
 800fdd4:	041b      	lsls	r3, r3, #16
 800fdd6:	4313      	orrs	r3, r2
 800fdd8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	4a16      	ldr	r2, [pc, #88]	@ (800fe38 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fde0:	4293      	cmp	r3, r2
 800fde2:	d004      	beq.n	800fdee <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	4a14      	ldr	r2, [pc, #80]	@ (800fe3c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fdea:	4293      	cmp	r3, r2
 800fdec:	d115      	bne.n	800fe1a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800fdf4:	683b      	ldr	r3, [r7, #0]
 800fdf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fdf8:	051b      	lsls	r3, r3, #20
 800fdfa:	4313      	orrs	r3, r2
 800fdfc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	69db      	ldr	r3, [r3, #28]
 800fe08:	4313      	orrs	r3, r2
 800fe0a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fe12:	683b      	ldr	r3, [r7, #0]
 800fe14:	6a1b      	ldr	r3, [r3, #32]
 800fe16:	4313      	orrs	r3, r2
 800fe18:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	68fa      	ldr	r2, [r7, #12]
 800fe20:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	2200      	movs	r2, #0
 800fe26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fe2a:	2300      	movs	r3, #0
}
 800fe2c:	4618      	mov	r0, r3
 800fe2e:	3714      	adds	r7, #20
 800fe30:	46bd      	mov	sp, r7
 800fe32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe36:	4770      	bx	lr
 800fe38:	40010000 	.word	0x40010000
 800fe3c:	40010400 	.word	0x40010400

0800fe40 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fe40:	b480      	push	{r7}
 800fe42:	b083      	sub	sp, #12
 800fe44:	af00      	add	r7, sp, #0
 800fe46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fe48:	bf00      	nop
 800fe4a:	370c      	adds	r7, #12
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe52:	4770      	bx	lr

0800fe54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fe54:	b480      	push	{r7}
 800fe56:	b083      	sub	sp, #12
 800fe58:	af00      	add	r7, sp, #0
 800fe5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fe5c:	bf00      	nop
 800fe5e:	370c      	adds	r7, #12
 800fe60:	46bd      	mov	sp, r7
 800fe62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe66:	4770      	bx	lr

0800fe68 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fe68:	b480      	push	{r7}
 800fe6a:	b083      	sub	sp, #12
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fe70:	bf00      	nop
 800fe72:	370c      	adds	r7, #12
 800fe74:	46bd      	mov	sp, r7
 800fe76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe7a:	4770      	bx	lr

0800fe7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b082      	sub	sp, #8
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d101      	bne.n	800fe8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fe8a:	2301      	movs	r3, #1
 800fe8c:	e040      	b.n	800ff10 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d106      	bne.n	800fea4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	2200      	movs	r2, #0
 800fe9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fe9e:	6878      	ldr	r0, [r7, #4]
 800fea0:	f7f2 fdfa 	bl	8002a98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	2224      	movs	r2, #36	@ 0x24
 800fea8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	681a      	ldr	r2, [r3, #0]
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	f022 0201 	bic.w	r2, r2, #1
 800feb8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d002      	beq.n	800fec8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800fec2:	6878      	ldr	r0, [r7, #4]
 800fec4:	f000 fa8c 	bl	80103e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fec8:	6878      	ldr	r0, [r7, #4]
 800feca:	f000 f825 	bl	800ff18 <UART_SetConfig>
 800fece:	4603      	mov	r3, r0
 800fed0:	2b01      	cmp	r3, #1
 800fed2:	d101      	bne.n	800fed8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800fed4:	2301      	movs	r3, #1
 800fed6:	e01b      	b.n	800ff10 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	685a      	ldr	r2, [r3, #4]
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fee6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	689a      	ldr	r2, [r3, #8]
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fef6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	681a      	ldr	r2, [r3, #0]
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	f042 0201 	orr.w	r2, r2, #1
 800ff06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ff08:	6878      	ldr	r0, [r7, #4]
 800ff0a:	f000 fb0b 	bl	8010524 <UART_CheckIdleState>
 800ff0e:	4603      	mov	r3, r0
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	3708      	adds	r7, #8
 800ff14:	46bd      	mov	sp, r7
 800ff16:	bd80      	pop	{r7, pc}

0800ff18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b088      	sub	sp, #32
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ff20:	2300      	movs	r3, #0
 800ff22:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	689a      	ldr	r2, [r3, #8]
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	691b      	ldr	r3, [r3, #16]
 800ff2c:	431a      	orrs	r2, r3
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	695b      	ldr	r3, [r3, #20]
 800ff32:	431a      	orrs	r2, r3
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	69db      	ldr	r3, [r3, #28]
 800ff38:	4313      	orrs	r3, r2
 800ff3a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	681a      	ldr	r2, [r3, #0]
 800ff42:	4ba6      	ldr	r3, [pc, #664]	@ (80101dc <UART_SetConfig+0x2c4>)
 800ff44:	4013      	ands	r3, r2
 800ff46:	687a      	ldr	r2, [r7, #4]
 800ff48:	6812      	ldr	r2, [r2, #0]
 800ff4a:	6979      	ldr	r1, [r7, #20]
 800ff4c:	430b      	orrs	r3, r1
 800ff4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	685b      	ldr	r3, [r3, #4]
 800ff56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	68da      	ldr	r2, [r3, #12]
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	430a      	orrs	r2, r1
 800ff64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	699b      	ldr	r3, [r3, #24]
 800ff6a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	6a1b      	ldr	r3, [r3, #32]
 800ff70:	697a      	ldr	r2, [r7, #20]
 800ff72:	4313      	orrs	r3, r2
 800ff74:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	689b      	ldr	r3, [r3, #8]
 800ff7c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	697a      	ldr	r2, [r7, #20]
 800ff86:	430a      	orrs	r2, r1
 800ff88:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	4a94      	ldr	r2, [pc, #592]	@ (80101e0 <UART_SetConfig+0x2c8>)
 800ff90:	4293      	cmp	r3, r2
 800ff92:	d120      	bne.n	800ffd6 <UART_SetConfig+0xbe>
 800ff94:	4b93      	ldr	r3, [pc, #588]	@ (80101e4 <UART_SetConfig+0x2cc>)
 800ff96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff9a:	f003 0303 	and.w	r3, r3, #3
 800ff9e:	2b03      	cmp	r3, #3
 800ffa0:	d816      	bhi.n	800ffd0 <UART_SetConfig+0xb8>
 800ffa2:	a201      	add	r2, pc, #4	@ (adr r2, 800ffa8 <UART_SetConfig+0x90>)
 800ffa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffa8:	0800ffb9 	.word	0x0800ffb9
 800ffac:	0800ffc5 	.word	0x0800ffc5
 800ffb0:	0800ffbf 	.word	0x0800ffbf
 800ffb4:	0800ffcb 	.word	0x0800ffcb
 800ffb8:	2301      	movs	r3, #1
 800ffba:	77fb      	strb	r3, [r7, #31]
 800ffbc:	e150      	b.n	8010260 <UART_SetConfig+0x348>
 800ffbe:	2302      	movs	r3, #2
 800ffc0:	77fb      	strb	r3, [r7, #31]
 800ffc2:	e14d      	b.n	8010260 <UART_SetConfig+0x348>
 800ffc4:	2304      	movs	r3, #4
 800ffc6:	77fb      	strb	r3, [r7, #31]
 800ffc8:	e14a      	b.n	8010260 <UART_SetConfig+0x348>
 800ffca:	2308      	movs	r3, #8
 800ffcc:	77fb      	strb	r3, [r7, #31]
 800ffce:	e147      	b.n	8010260 <UART_SetConfig+0x348>
 800ffd0:	2310      	movs	r3, #16
 800ffd2:	77fb      	strb	r3, [r7, #31]
 800ffd4:	e144      	b.n	8010260 <UART_SetConfig+0x348>
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	4a83      	ldr	r2, [pc, #524]	@ (80101e8 <UART_SetConfig+0x2d0>)
 800ffdc:	4293      	cmp	r3, r2
 800ffde:	d132      	bne.n	8010046 <UART_SetConfig+0x12e>
 800ffe0:	4b80      	ldr	r3, [pc, #512]	@ (80101e4 <UART_SetConfig+0x2cc>)
 800ffe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffe6:	f003 030c 	and.w	r3, r3, #12
 800ffea:	2b0c      	cmp	r3, #12
 800ffec:	d828      	bhi.n	8010040 <UART_SetConfig+0x128>
 800ffee:	a201      	add	r2, pc, #4	@ (adr r2, 800fff4 <UART_SetConfig+0xdc>)
 800fff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fff4:	08010029 	.word	0x08010029
 800fff8:	08010041 	.word	0x08010041
 800fffc:	08010041 	.word	0x08010041
 8010000:	08010041 	.word	0x08010041
 8010004:	08010035 	.word	0x08010035
 8010008:	08010041 	.word	0x08010041
 801000c:	08010041 	.word	0x08010041
 8010010:	08010041 	.word	0x08010041
 8010014:	0801002f 	.word	0x0801002f
 8010018:	08010041 	.word	0x08010041
 801001c:	08010041 	.word	0x08010041
 8010020:	08010041 	.word	0x08010041
 8010024:	0801003b 	.word	0x0801003b
 8010028:	2300      	movs	r3, #0
 801002a:	77fb      	strb	r3, [r7, #31]
 801002c:	e118      	b.n	8010260 <UART_SetConfig+0x348>
 801002e:	2302      	movs	r3, #2
 8010030:	77fb      	strb	r3, [r7, #31]
 8010032:	e115      	b.n	8010260 <UART_SetConfig+0x348>
 8010034:	2304      	movs	r3, #4
 8010036:	77fb      	strb	r3, [r7, #31]
 8010038:	e112      	b.n	8010260 <UART_SetConfig+0x348>
 801003a:	2308      	movs	r3, #8
 801003c:	77fb      	strb	r3, [r7, #31]
 801003e:	e10f      	b.n	8010260 <UART_SetConfig+0x348>
 8010040:	2310      	movs	r3, #16
 8010042:	77fb      	strb	r3, [r7, #31]
 8010044:	e10c      	b.n	8010260 <UART_SetConfig+0x348>
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	4a68      	ldr	r2, [pc, #416]	@ (80101ec <UART_SetConfig+0x2d4>)
 801004c:	4293      	cmp	r3, r2
 801004e:	d120      	bne.n	8010092 <UART_SetConfig+0x17a>
 8010050:	4b64      	ldr	r3, [pc, #400]	@ (80101e4 <UART_SetConfig+0x2cc>)
 8010052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010056:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801005a:	2b30      	cmp	r3, #48	@ 0x30
 801005c:	d013      	beq.n	8010086 <UART_SetConfig+0x16e>
 801005e:	2b30      	cmp	r3, #48	@ 0x30
 8010060:	d814      	bhi.n	801008c <UART_SetConfig+0x174>
 8010062:	2b20      	cmp	r3, #32
 8010064:	d009      	beq.n	801007a <UART_SetConfig+0x162>
 8010066:	2b20      	cmp	r3, #32
 8010068:	d810      	bhi.n	801008c <UART_SetConfig+0x174>
 801006a:	2b00      	cmp	r3, #0
 801006c:	d002      	beq.n	8010074 <UART_SetConfig+0x15c>
 801006e:	2b10      	cmp	r3, #16
 8010070:	d006      	beq.n	8010080 <UART_SetConfig+0x168>
 8010072:	e00b      	b.n	801008c <UART_SetConfig+0x174>
 8010074:	2300      	movs	r3, #0
 8010076:	77fb      	strb	r3, [r7, #31]
 8010078:	e0f2      	b.n	8010260 <UART_SetConfig+0x348>
 801007a:	2302      	movs	r3, #2
 801007c:	77fb      	strb	r3, [r7, #31]
 801007e:	e0ef      	b.n	8010260 <UART_SetConfig+0x348>
 8010080:	2304      	movs	r3, #4
 8010082:	77fb      	strb	r3, [r7, #31]
 8010084:	e0ec      	b.n	8010260 <UART_SetConfig+0x348>
 8010086:	2308      	movs	r3, #8
 8010088:	77fb      	strb	r3, [r7, #31]
 801008a:	e0e9      	b.n	8010260 <UART_SetConfig+0x348>
 801008c:	2310      	movs	r3, #16
 801008e:	77fb      	strb	r3, [r7, #31]
 8010090:	e0e6      	b.n	8010260 <UART_SetConfig+0x348>
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	4a56      	ldr	r2, [pc, #344]	@ (80101f0 <UART_SetConfig+0x2d8>)
 8010098:	4293      	cmp	r3, r2
 801009a:	d120      	bne.n	80100de <UART_SetConfig+0x1c6>
 801009c:	4b51      	ldr	r3, [pc, #324]	@ (80101e4 <UART_SetConfig+0x2cc>)
 801009e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80100a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80100a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80100a8:	d013      	beq.n	80100d2 <UART_SetConfig+0x1ba>
 80100aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80100ac:	d814      	bhi.n	80100d8 <UART_SetConfig+0x1c0>
 80100ae:	2b80      	cmp	r3, #128	@ 0x80
 80100b0:	d009      	beq.n	80100c6 <UART_SetConfig+0x1ae>
 80100b2:	2b80      	cmp	r3, #128	@ 0x80
 80100b4:	d810      	bhi.n	80100d8 <UART_SetConfig+0x1c0>
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d002      	beq.n	80100c0 <UART_SetConfig+0x1a8>
 80100ba:	2b40      	cmp	r3, #64	@ 0x40
 80100bc:	d006      	beq.n	80100cc <UART_SetConfig+0x1b4>
 80100be:	e00b      	b.n	80100d8 <UART_SetConfig+0x1c0>
 80100c0:	2300      	movs	r3, #0
 80100c2:	77fb      	strb	r3, [r7, #31]
 80100c4:	e0cc      	b.n	8010260 <UART_SetConfig+0x348>
 80100c6:	2302      	movs	r3, #2
 80100c8:	77fb      	strb	r3, [r7, #31]
 80100ca:	e0c9      	b.n	8010260 <UART_SetConfig+0x348>
 80100cc:	2304      	movs	r3, #4
 80100ce:	77fb      	strb	r3, [r7, #31]
 80100d0:	e0c6      	b.n	8010260 <UART_SetConfig+0x348>
 80100d2:	2308      	movs	r3, #8
 80100d4:	77fb      	strb	r3, [r7, #31]
 80100d6:	e0c3      	b.n	8010260 <UART_SetConfig+0x348>
 80100d8:	2310      	movs	r3, #16
 80100da:	77fb      	strb	r3, [r7, #31]
 80100dc:	e0c0      	b.n	8010260 <UART_SetConfig+0x348>
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	4a44      	ldr	r2, [pc, #272]	@ (80101f4 <UART_SetConfig+0x2dc>)
 80100e4:	4293      	cmp	r3, r2
 80100e6:	d125      	bne.n	8010134 <UART_SetConfig+0x21c>
 80100e8:	4b3e      	ldr	r3, [pc, #248]	@ (80101e4 <UART_SetConfig+0x2cc>)
 80100ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80100ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80100f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80100f6:	d017      	beq.n	8010128 <UART_SetConfig+0x210>
 80100f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80100fc:	d817      	bhi.n	801012e <UART_SetConfig+0x216>
 80100fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010102:	d00b      	beq.n	801011c <UART_SetConfig+0x204>
 8010104:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010108:	d811      	bhi.n	801012e <UART_SetConfig+0x216>
 801010a:	2b00      	cmp	r3, #0
 801010c:	d003      	beq.n	8010116 <UART_SetConfig+0x1fe>
 801010e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010112:	d006      	beq.n	8010122 <UART_SetConfig+0x20a>
 8010114:	e00b      	b.n	801012e <UART_SetConfig+0x216>
 8010116:	2300      	movs	r3, #0
 8010118:	77fb      	strb	r3, [r7, #31]
 801011a:	e0a1      	b.n	8010260 <UART_SetConfig+0x348>
 801011c:	2302      	movs	r3, #2
 801011e:	77fb      	strb	r3, [r7, #31]
 8010120:	e09e      	b.n	8010260 <UART_SetConfig+0x348>
 8010122:	2304      	movs	r3, #4
 8010124:	77fb      	strb	r3, [r7, #31]
 8010126:	e09b      	b.n	8010260 <UART_SetConfig+0x348>
 8010128:	2308      	movs	r3, #8
 801012a:	77fb      	strb	r3, [r7, #31]
 801012c:	e098      	b.n	8010260 <UART_SetConfig+0x348>
 801012e:	2310      	movs	r3, #16
 8010130:	77fb      	strb	r3, [r7, #31]
 8010132:	e095      	b.n	8010260 <UART_SetConfig+0x348>
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	4a2f      	ldr	r2, [pc, #188]	@ (80101f8 <UART_SetConfig+0x2e0>)
 801013a:	4293      	cmp	r3, r2
 801013c:	d125      	bne.n	801018a <UART_SetConfig+0x272>
 801013e:	4b29      	ldr	r3, [pc, #164]	@ (80101e4 <UART_SetConfig+0x2cc>)
 8010140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010144:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010148:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801014c:	d017      	beq.n	801017e <UART_SetConfig+0x266>
 801014e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010152:	d817      	bhi.n	8010184 <UART_SetConfig+0x26c>
 8010154:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010158:	d00b      	beq.n	8010172 <UART_SetConfig+0x25a>
 801015a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801015e:	d811      	bhi.n	8010184 <UART_SetConfig+0x26c>
 8010160:	2b00      	cmp	r3, #0
 8010162:	d003      	beq.n	801016c <UART_SetConfig+0x254>
 8010164:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010168:	d006      	beq.n	8010178 <UART_SetConfig+0x260>
 801016a:	e00b      	b.n	8010184 <UART_SetConfig+0x26c>
 801016c:	2301      	movs	r3, #1
 801016e:	77fb      	strb	r3, [r7, #31]
 8010170:	e076      	b.n	8010260 <UART_SetConfig+0x348>
 8010172:	2302      	movs	r3, #2
 8010174:	77fb      	strb	r3, [r7, #31]
 8010176:	e073      	b.n	8010260 <UART_SetConfig+0x348>
 8010178:	2304      	movs	r3, #4
 801017a:	77fb      	strb	r3, [r7, #31]
 801017c:	e070      	b.n	8010260 <UART_SetConfig+0x348>
 801017e:	2308      	movs	r3, #8
 8010180:	77fb      	strb	r3, [r7, #31]
 8010182:	e06d      	b.n	8010260 <UART_SetConfig+0x348>
 8010184:	2310      	movs	r3, #16
 8010186:	77fb      	strb	r3, [r7, #31]
 8010188:	e06a      	b.n	8010260 <UART_SetConfig+0x348>
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	4a1b      	ldr	r2, [pc, #108]	@ (80101fc <UART_SetConfig+0x2e4>)
 8010190:	4293      	cmp	r3, r2
 8010192:	d138      	bne.n	8010206 <UART_SetConfig+0x2ee>
 8010194:	4b13      	ldr	r3, [pc, #76]	@ (80101e4 <UART_SetConfig+0x2cc>)
 8010196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801019a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 801019e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80101a2:	d017      	beq.n	80101d4 <UART_SetConfig+0x2bc>
 80101a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80101a8:	d82a      	bhi.n	8010200 <UART_SetConfig+0x2e8>
 80101aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80101ae:	d00b      	beq.n	80101c8 <UART_SetConfig+0x2b0>
 80101b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80101b4:	d824      	bhi.n	8010200 <UART_SetConfig+0x2e8>
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d003      	beq.n	80101c2 <UART_SetConfig+0x2aa>
 80101ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80101be:	d006      	beq.n	80101ce <UART_SetConfig+0x2b6>
 80101c0:	e01e      	b.n	8010200 <UART_SetConfig+0x2e8>
 80101c2:	2300      	movs	r3, #0
 80101c4:	77fb      	strb	r3, [r7, #31]
 80101c6:	e04b      	b.n	8010260 <UART_SetConfig+0x348>
 80101c8:	2302      	movs	r3, #2
 80101ca:	77fb      	strb	r3, [r7, #31]
 80101cc:	e048      	b.n	8010260 <UART_SetConfig+0x348>
 80101ce:	2304      	movs	r3, #4
 80101d0:	77fb      	strb	r3, [r7, #31]
 80101d2:	e045      	b.n	8010260 <UART_SetConfig+0x348>
 80101d4:	2308      	movs	r3, #8
 80101d6:	77fb      	strb	r3, [r7, #31]
 80101d8:	e042      	b.n	8010260 <UART_SetConfig+0x348>
 80101da:	bf00      	nop
 80101dc:	efff69f3 	.word	0xefff69f3
 80101e0:	40011000 	.word	0x40011000
 80101e4:	40023800 	.word	0x40023800
 80101e8:	40004400 	.word	0x40004400
 80101ec:	40004800 	.word	0x40004800
 80101f0:	40004c00 	.word	0x40004c00
 80101f4:	40005000 	.word	0x40005000
 80101f8:	40011400 	.word	0x40011400
 80101fc:	40007800 	.word	0x40007800
 8010200:	2310      	movs	r3, #16
 8010202:	77fb      	strb	r3, [r7, #31]
 8010204:	e02c      	b.n	8010260 <UART_SetConfig+0x348>
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	4a72      	ldr	r2, [pc, #456]	@ (80103d4 <UART_SetConfig+0x4bc>)
 801020c:	4293      	cmp	r3, r2
 801020e:	d125      	bne.n	801025c <UART_SetConfig+0x344>
 8010210:	4b71      	ldr	r3, [pc, #452]	@ (80103d8 <UART_SetConfig+0x4c0>)
 8010212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010216:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 801021a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801021e:	d017      	beq.n	8010250 <UART_SetConfig+0x338>
 8010220:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010224:	d817      	bhi.n	8010256 <UART_SetConfig+0x33e>
 8010226:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801022a:	d00b      	beq.n	8010244 <UART_SetConfig+0x32c>
 801022c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010230:	d811      	bhi.n	8010256 <UART_SetConfig+0x33e>
 8010232:	2b00      	cmp	r3, #0
 8010234:	d003      	beq.n	801023e <UART_SetConfig+0x326>
 8010236:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801023a:	d006      	beq.n	801024a <UART_SetConfig+0x332>
 801023c:	e00b      	b.n	8010256 <UART_SetConfig+0x33e>
 801023e:	2300      	movs	r3, #0
 8010240:	77fb      	strb	r3, [r7, #31]
 8010242:	e00d      	b.n	8010260 <UART_SetConfig+0x348>
 8010244:	2302      	movs	r3, #2
 8010246:	77fb      	strb	r3, [r7, #31]
 8010248:	e00a      	b.n	8010260 <UART_SetConfig+0x348>
 801024a:	2304      	movs	r3, #4
 801024c:	77fb      	strb	r3, [r7, #31]
 801024e:	e007      	b.n	8010260 <UART_SetConfig+0x348>
 8010250:	2308      	movs	r3, #8
 8010252:	77fb      	strb	r3, [r7, #31]
 8010254:	e004      	b.n	8010260 <UART_SetConfig+0x348>
 8010256:	2310      	movs	r3, #16
 8010258:	77fb      	strb	r3, [r7, #31]
 801025a:	e001      	b.n	8010260 <UART_SetConfig+0x348>
 801025c:	2310      	movs	r3, #16
 801025e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	69db      	ldr	r3, [r3, #28]
 8010264:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010268:	d15b      	bne.n	8010322 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 801026a:	7ffb      	ldrb	r3, [r7, #31]
 801026c:	2b08      	cmp	r3, #8
 801026e:	d828      	bhi.n	80102c2 <UART_SetConfig+0x3aa>
 8010270:	a201      	add	r2, pc, #4	@ (adr r2, 8010278 <UART_SetConfig+0x360>)
 8010272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010276:	bf00      	nop
 8010278:	0801029d 	.word	0x0801029d
 801027c:	080102a5 	.word	0x080102a5
 8010280:	080102ad 	.word	0x080102ad
 8010284:	080102c3 	.word	0x080102c3
 8010288:	080102b3 	.word	0x080102b3
 801028c:	080102c3 	.word	0x080102c3
 8010290:	080102c3 	.word	0x080102c3
 8010294:	080102c3 	.word	0x080102c3
 8010298:	080102bb 	.word	0x080102bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801029c:	f7fb fb36 	bl	800b90c <HAL_RCC_GetPCLK1Freq>
 80102a0:	61b8      	str	r0, [r7, #24]
        break;
 80102a2:	e013      	b.n	80102cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80102a4:	f7fb fb46 	bl	800b934 <HAL_RCC_GetPCLK2Freq>
 80102a8:	61b8      	str	r0, [r7, #24]
        break;
 80102aa:	e00f      	b.n	80102cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80102ac:	4b4b      	ldr	r3, [pc, #300]	@ (80103dc <UART_SetConfig+0x4c4>)
 80102ae:	61bb      	str	r3, [r7, #24]
        break;
 80102b0:	e00c      	b.n	80102cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80102b2:	f7fb fa59 	bl	800b768 <HAL_RCC_GetSysClockFreq>
 80102b6:	61b8      	str	r0, [r7, #24]
        break;
 80102b8:	e008      	b.n	80102cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80102ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80102be:	61bb      	str	r3, [r7, #24]
        break;
 80102c0:	e004      	b.n	80102cc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80102c2:	2300      	movs	r3, #0
 80102c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80102c6:	2301      	movs	r3, #1
 80102c8:	77bb      	strb	r3, [r7, #30]
        break;
 80102ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80102cc:	69bb      	ldr	r3, [r7, #24]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d074      	beq.n	80103bc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80102d2:	69bb      	ldr	r3, [r7, #24]
 80102d4:	005a      	lsls	r2, r3, #1
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	685b      	ldr	r3, [r3, #4]
 80102da:	085b      	lsrs	r3, r3, #1
 80102dc:	441a      	add	r2, r3
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	685b      	ldr	r3, [r3, #4]
 80102e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80102e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80102e8:	693b      	ldr	r3, [r7, #16]
 80102ea:	2b0f      	cmp	r3, #15
 80102ec:	d916      	bls.n	801031c <UART_SetConfig+0x404>
 80102ee:	693b      	ldr	r3, [r7, #16]
 80102f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80102f4:	d212      	bcs.n	801031c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80102f6:	693b      	ldr	r3, [r7, #16]
 80102f8:	b29b      	uxth	r3, r3
 80102fa:	f023 030f 	bic.w	r3, r3, #15
 80102fe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010300:	693b      	ldr	r3, [r7, #16]
 8010302:	085b      	lsrs	r3, r3, #1
 8010304:	b29b      	uxth	r3, r3
 8010306:	f003 0307 	and.w	r3, r3, #7
 801030a:	b29a      	uxth	r2, r3
 801030c:	89fb      	ldrh	r3, [r7, #14]
 801030e:	4313      	orrs	r3, r2
 8010310:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	89fa      	ldrh	r2, [r7, #14]
 8010318:	60da      	str	r2, [r3, #12]
 801031a:	e04f      	b.n	80103bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 801031c:	2301      	movs	r3, #1
 801031e:	77bb      	strb	r3, [r7, #30]
 8010320:	e04c      	b.n	80103bc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010322:	7ffb      	ldrb	r3, [r7, #31]
 8010324:	2b08      	cmp	r3, #8
 8010326:	d828      	bhi.n	801037a <UART_SetConfig+0x462>
 8010328:	a201      	add	r2, pc, #4	@ (adr r2, 8010330 <UART_SetConfig+0x418>)
 801032a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801032e:	bf00      	nop
 8010330:	08010355 	.word	0x08010355
 8010334:	0801035d 	.word	0x0801035d
 8010338:	08010365 	.word	0x08010365
 801033c:	0801037b 	.word	0x0801037b
 8010340:	0801036b 	.word	0x0801036b
 8010344:	0801037b 	.word	0x0801037b
 8010348:	0801037b 	.word	0x0801037b
 801034c:	0801037b 	.word	0x0801037b
 8010350:	08010373 	.word	0x08010373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010354:	f7fb fada 	bl	800b90c <HAL_RCC_GetPCLK1Freq>
 8010358:	61b8      	str	r0, [r7, #24]
        break;
 801035a:	e013      	b.n	8010384 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801035c:	f7fb faea 	bl	800b934 <HAL_RCC_GetPCLK2Freq>
 8010360:	61b8      	str	r0, [r7, #24]
        break;
 8010362:	e00f      	b.n	8010384 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010364:	4b1d      	ldr	r3, [pc, #116]	@ (80103dc <UART_SetConfig+0x4c4>)
 8010366:	61bb      	str	r3, [r7, #24]
        break;
 8010368:	e00c      	b.n	8010384 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801036a:	f7fb f9fd 	bl	800b768 <HAL_RCC_GetSysClockFreq>
 801036e:	61b8      	str	r0, [r7, #24]
        break;
 8010370:	e008      	b.n	8010384 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010376:	61bb      	str	r3, [r7, #24]
        break;
 8010378:	e004      	b.n	8010384 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 801037a:	2300      	movs	r3, #0
 801037c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 801037e:	2301      	movs	r3, #1
 8010380:	77bb      	strb	r3, [r7, #30]
        break;
 8010382:	bf00      	nop
    }

    if (pclk != 0U)
 8010384:	69bb      	ldr	r3, [r7, #24]
 8010386:	2b00      	cmp	r3, #0
 8010388:	d018      	beq.n	80103bc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	685b      	ldr	r3, [r3, #4]
 801038e:	085a      	lsrs	r2, r3, #1
 8010390:	69bb      	ldr	r3, [r7, #24]
 8010392:	441a      	add	r2, r3
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	685b      	ldr	r3, [r3, #4]
 8010398:	fbb2 f3f3 	udiv	r3, r2, r3
 801039c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801039e:	693b      	ldr	r3, [r7, #16]
 80103a0:	2b0f      	cmp	r3, #15
 80103a2:	d909      	bls.n	80103b8 <UART_SetConfig+0x4a0>
 80103a4:	693b      	ldr	r3, [r7, #16]
 80103a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103aa:	d205      	bcs.n	80103b8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80103ac:	693b      	ldr	r3, [r7, #16]
 80103ae:	b29a      	uxth	r2, r3
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	60da      	str	r2, [r3, #12]
 80103b6:	e001      	b.n	80103bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80103b8:	2301      	movs	r3, #1
 80103ba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	2200      	movs	r2, #0
 80103c0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2200      	movs	r2, #0
 80103c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80103c8:	7fbb      	ldrb	r3, [r7, #30]
}
 80103ca:	4618      	mov	r0, r3
 80103cc:	3720      	adds	r7, #32
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}
 80103d2:	bf00      	nop
 80103d4:	40007c00 	.word	0x40007c00
 80103d8:	40023800 	.word	0x40023800
 80103dc:	00f42400 	.word	0x00f42400

080103e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80103e0:	b480      	push	{r7}
 80103e2:	b083      	sub	sp, #12
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103ec:	f003 0308 	and.w	r3, r3, #8
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d00a      	beq.n	801040a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	685b      	ldr	r3, [r3, #4]
 80103fa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	430a      	orrs	r2, r1
 8010408:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801040e:	f003 0301 	and.w	r3, r3, #1
 8010412:	2b00      	cmp	r3, #0
 8010414:	d00a      	beq.n	801042c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	685b      	ldr	r3, [r3, #4]
 801041c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	430a      	orrs	r2, r1
 801042a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010430:	f003 0302 	and.w	r3, r3, #2
 8010434:	2b00      	cmp	r3, #0
 8010436:	d00a      	beq.n	801044e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	685b      	ldr	r3, [r3, #4]
 801043e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	430a      	orrs	r2, r1
 801044c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010452:	f003 0304 	and.w	r3, r3, #4
 8010456:	2b00      	cmp	r3, #0
 8010458:	d00a      	beq.n	8010470 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	685b      	ldr	r3, [r3, #4]
 8010460:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	430a      	orrs	r2, r1
 801046e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010474:	f003 0310 	and.w	r3, r3, #16
 8010478:	2b00      	cmp	r3, #0
 801047a:	d00a      	beq.n	8010492 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	689b      	ldr	r3, [r3, #8]
 8010482:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	430a      	orrs	r2, r1
 8010490:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010496:	f003 0320 	and.w	r3, r3, #32
 801049a:	2b00      	cmp	r3, #0
 801049c:	d00a      	beq.n	80104b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	689b      	ldr	r3, [r3, #8]
 80104a4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	430a      	orrs	r2, r1
 80104b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d01a      	beq.n	80104f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	685b      	ldr	r3, [r3, #4]
 80104c6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	430a      	orrs	r2, r1
 80104d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80104de:	d10a      	bne.n	80104f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	685b      	ldr	r3, [r3, #4]
 80104e6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	430a      	orrs	r2, r1
 80104f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d00a      	beq.n	8010518 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	685b      	ldr	r3, [r3, #4]
 8010508:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	430a      	orrs	r2, r1
 8010516:	605a      	str	r2, [r3, #4]
  }
}
 8010518:	bf00      	nop
 801051a:	370c      	adds	r7, #12
 801051c:	46bd      	mov	sp, r7
 801051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010522:	4770      	bx	lr

08010524 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010524:	b580      	push	{r7, lr}
 8010526:	b08c      	sub	sp, #48	@ 0x30
 8010528:	af02      	add	r7, sp, #8
 801052a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2200      	movs	r2, #0
 8010530:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010534:	f7f5 f84e 	bl	80055d4 <HAL_GetTick>
 8010538:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	f003 0308 	and.w	r3, r3, #8
 8010544:	2b08      	cmp	r3, #8
 8010546:	d12e      	bne.n	80105a6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010548:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801054c:	9300      	str	r3, [sp, #0]
 801054e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010550:	2200      	movs	r2, #0
 8010552:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010556:	6878      	ldr	r0, [r7, #4]
 8010558:	f000 f83b 	bl	80105d2 <UART_WaitOnFlagUntilTimeout>
 801055c:	4603      	mov	r3, r0
 801055e:	2b00      	cmp	r3, #0
 8010560:	d021      	beq.n	80105a6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010568:	693b      	ldr	r3, [r7, #16]
 801056a:	e853 3f00 	ldrex	r3, [r3]
 801056e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010576:	623b      	str	r3, [r7, #32]
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	461a      	mov	r2, r3
 801057e:	6a3b      	ldr	r3, [r7, #32]
 8010580:	61fb      	str	r3, [r7, #28]
 8010582:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010584:	69b9      	ldr	r1, [r7, #24]
 8010586:	69fa      	ldr	r2, [r7, #28]
 8010588:	e841 2300 	strex	r3, r2, [r1]
 801058c:	617b      	str	r3, [r7, #20]
   return(result);
 801058e:	697b      	ldr	r3, [r7, #20]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d1e6      	bne.n	8010562 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	2220      	movs	r2, #32
 8010598:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	2200      	movs	r2, #0
 801059e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80105a2:	2303      	movs	r3, #3
 80105a4:	e011      	b.n	80105ca <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	2220      	movs	r2, #32
 80105aa:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	2220      	movs	r2, #32
 80105b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	2200      	movs	r2, #0
 80105b8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	2200      	movs	r2, #0
 80105be:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	2200      	movs	r2, #0
 80105c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80105c8:	2300      	movs	r3, #0
}
 80105ca:	4618      	mov	r0, r3
 80105cc:	3728      	adds	r7, #40	@ 0x28
 80105ce:	46bd      	mov	sp, r7
 80105d0:	bd80      	pop	{r7, pc}

080105d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80105d2:	b580      	push	{r7, lr}
 80105d4:	b084      	sub	sp, #16
 80105d6:	af00      	add	r7, sp, #0
 80105d8:	60f8      	str	r0, [r7, #12]
 80105da:	60b9      	str	r1, [r7, #8]
 80105dc:	603b      	str	r3, [r7, #0]
 80105de:	4613      	mov	r3, r2
 80105e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80105e2:	e04f      	b.n	8010684 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80105e4:	69bb      	ldr	r3, [r7, #24]
 80105e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80105ea:	d04b      	beq.n	8010684 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80105ec:	f7f4 fff2 	bl	80055d4 <HAL_GetTick>
 80105f0:	4602      	mov	r2, r0
 80105f2:	683b      	ldr	r3, [r7, #0]
 80105f4:	1ad3      	subs	r3, r2, r3
 80105f6:	69ba      	ldr	r2, [r7, #24]
 80105f8:	429a      	cmp	r2, r3
 80105fa:	d302      	bcc.n	8010602 <UART_WaitOnFlagUntilTimeout+0x30>
 80105fc:	69bb      	ldr	r3, [r7, #24]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d101      	bne.n	8010606 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010602:	2303      	movs	r3, #3
 8010604:	e04e      	b.n	80106a4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	f003 0304 	and.w	r3, r3, #4
 8010610:	2b00      	cmp	r3, #0
 8010612:	d037      	beq.n	8010684 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	2b80      	cmp	r3, #128	@ 0x80
 8010618:	d034      	beq.n	8010684 <UART_WaitOnFlagUntilTimeout+0xb2>
 801061a:	68bb      	ldr	r3, [r7, #8]
 801061c:	2b40      	cmp	r3, #64	@ 0x40
 801061e:	d031      	beq.n	8010684 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	69db      	ldr	r3, [r3, #28]
 8010626:	f003 0308 	and.w	r3, r3, #8
 801062a:	2b08      	cmp	r3, #8
 801062c:	d110      	bne.n	8010650 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	2208      	movs	r2, #8
 8010634:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010636:	68f8      	ldr	r0, [r7, #12]
 8010638:	f000 f838 	bl	80106ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	2208      	movs	r2, #8
 8010640:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	2200      	movs	r2, #0
 8010648:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 801064c:	2301      	movs	r3, #1
 801064e:	e029      	b.n	80106a4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	69db      	ldr	r3, [r3, #28]
 8010656:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801065a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801065e:	d111      	bne.n	8010684 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010668:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801066a:	68f8      	ldr	r0, [r7, #12]
 801066c:	f000 f81e 	bl	80106ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	2220      	movs	r2, #32
 8010674:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	2200      	movs	r2, #0
 801067c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010680:	2303      	movs	r3, #3
 8010682:	e00f      	b.n	80106a4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010684:	68fb      	ldr	r3, [r7, #12]
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	69da      	ldr	r2, [r3, #28]
 801068a:	68bb      	ldr	r3, [r7, #8]
 801068c:	4013      	ands	r3, r2
 801068e:	68ba      	ldr	r2, [r7, #8]
 8010690:	429a      	cmp	r2, r3
 8010692:	bf0c      	ite	eq
 8010694:	2301      	moveq	r3, #1
 8010696:	2300      	movne	r3, #0
 8010698:	b2db      	uxtb	r3, r3
 801069a:	461a      	mov	r2, r3
 801069c:	79fb      	ldrb	r3, [r7, #7]
 801069e:	429a      	cmp	r2, r3
 80106a0:	d0a0      	beq.n	80105e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80106a2:	2300      	movs	r3, #0
}
 80106a4:	4618      	mov	r0, r3
 80106a6:	3710      	adds	r7, #16
 80106a8:	46bd      	mov	sp, r7
 80106aa:	bd80      	pop	{r7, pc}

080106ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80106ac:	b480      	push	{r7}
 80106ae:	b095      	sub	sp, #84	@ 0x54
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106bc:	e853 3f00 	ldrex	r3, [r3]
 80106c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80106c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80106c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	461a      	mov	r2, r3
 80106d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80106d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80106d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80106d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80106da:	e841 2300 	strex	r3, r2, [r1]
 80106de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80106e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d1e6      	bne.n	80106b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	3308      	adds	r3, #8
 80106ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106ee:	6a3b      	ldr	r3, [r7, #32]
 80106f0:	e853 3f00 	ldrex	r3, [r3]
 80106f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80106f6:	69fb      	ldr	r3, [r7, #28]
 80106f8:	f023 0301 	bic.w	r3, r3, #1
 80106fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	3308      	adds	r3, #8
 8010704:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010706:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010708:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801070a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801070c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801070e:	e841 2300 	strex	r3, r2, [r1]
 8010712:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010716:	2b00      	cmp	r3, #0
 8010718:	d1e5      	bne.n	80106e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801071e:	2b01      	cmp	r3, #1
 8010720:	d118      	bne.n	8010754 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	e853 3f00 	ldrex	r3, [r3]
 801072e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010730:	68bb      	ldr	r3, [r7, #8]
 8010732:	f023 0310 	bic.w	r3, r3, #16
 8010736:	647b      	str	r3, [r7, #68]	@ 0x44
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	461a      	mov	r2, r3
 801073e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010740:	61bb      	str	r3, [r7, #24]
 8010742:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010744:	6979      	ldr	r1, [r7, #20]
 8010746:	69ba      	ldr	r2, [r7, #24]
 8010748:	e841 2300 	strex	r3, r2, [r1]
 801074c:	613b      	str	r3, [r7, #16]
   return(result);
 801074e:	693b      	ldr	r3, [r7, #16]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d1e6      	bne.n	8010722 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	2220      	movs	r2, #32
 8010758:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	2200      	movs	r2, #0
 8010760:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	2200      	movs	r2, #0
 8010766:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8010768:	bf00      	nop
 801076a:	3754      	adds	r7, #84	@ 0x54
 801076c:	46bd      	mov	sp, r7
 801076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010772:	4770      	bx	lr

08010774 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8010774:	b480      	push	{r7}
 8010776:	b083      	sub	sp, #12
 8010778:	af00      	add	r7, sp, #0
 801077a:	6078      	str	r0, [r7, #4]
 801077c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 801077e:	683b      	ldr	r3, [r7, #0]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d121      	bne.n	80107ca <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	681a      	ldr	r2, [r3, #0]
 801078a:	4b27      	ldr	r3, [pc, #156]	@ (8010828 <FMC_SDRAM_Init+0xb4>)
 801078c:	4013      	ands	r3, r2
 801078e:	683a      	ldr	r2, [r7, #0]
 8010790:	6851      	ldr	r1, [r2, #4]
 8010792:	683a      	ldr	r2, [r7, #0]
 8010794:	6892      	ldr	r2, [r2, #8]
 8010796:	4311      	orrs	r1, r2
 8010798:	683a      	ldr	r2, [r7, #0]
 801079a:	68d2      	ldr	r2, [r2, #12]
 801079c:	4311      	orrs	r1, r2
 801079e:	683a      	ldr	r2, [r7, #0]
 80107a0:	6912      	ldr	r2, [r2, #16]
 80107a2:	4311      	orrs	r1, r2
 80107a4:	683a      	ldr	r2, [r7, #0]
 80107a6:	6952      	ldr	r2, [r2, #20]
 80107a8:	4311      	orrs	r1, r2
 80107aa:	683a      	ldr	r2, [r7, #0]
 80107ac:	6992      	ldr	r2, [r2, #24]
 80107ae:	4311      	orrs	r1, r2
 80107b0:	683a      	ldr	r2, [r7, #0]
 80107b2:	69d2      	ldr	r2, [r2, #28]
 80107b4:	4311      	orrs	r1, r2
 80107b6:	683a      	ldr	r2, [r7, #0]
 80107b8:	6a12      	ldr	r2, [r2, #32]
 80107ba:	4311      	orrs	r1, r2
 80107bc:	683a      	ldr	r2, [r7, #0]
 80107be:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80107c0:	430a      	orrs	r2, r1
 80107c2:	431a      	orrs	r2, r3
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	601a      	str	r2, [r3, #0]
 80107c8:	e026      	b.n	8010818 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80107d2:	683b      	ldr	r3, [r7, #0]
 80107d4:	69d9      	ldr	r1, [r3, #28]
 80107d6:	683b      	ldr	r3, [r7, #0]
 80107d8:	6a1b      	ldr	r3, [r3, #32]
 80107da:	4319      	orrs	r1, r3
 80107dc:	683b      	ldr	r3, [r7, #0]
 80107de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107e0:	430b      	orrs	r3, r1
 80107e2:	431a      	orrs	r2, r3
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	685a      	ldr	r2, [r3, #4]
 80107ec:	4b0e      	ldr	r3, [pc, #56]	@ (8010828 <FMC_SDRAM_Init+0xb4>)
 80107ee:	4013      	ands	r3, r2
 80107f0:	683a      	ldr	r2, [r7, #0]
 80107f2:	6851      	ldr	r1, [r2, #4]
 80107f4:	683a      	ldr	r2, [r7, #0]
 80107f6:	6892      	ldr	r2, [r2, #8]
 80107f8:	4311      	orrs	r1, r2
 80107fa:	683a      	ldr	r2, [r7, #0]
 80107fc:	68d2      	ldr	r2, [r2, #12]
 80107fe:	4311      	orrs	r1, r2
 8010800:	683a      	ldr	r2, [r7, #0]
 8010802:	6912      	ldr	r2, [r2, #16]
 8010804:	4311      	orrs	r1, r2
 8010806:	683a      	ldr	r2, [r7, #0]
 8010808:	6952      	ldr	r2, [r2, #20]
 801080a:	4311      	orrs	r1, r2
 801080c:	683a      	ldr	r2, [r7, #0]
 801080e:	6992      	ldr	r2, [r2, #24]
 8010810:	430a      	orrs	r2, r1
 8010812:	431a      	orrs	r2, r3
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010818:	2300      	movs	r3, #0
}
 801081a:	4618      	mov	r0, r3
 801081c:	370c      	adds	r7, #12
 801081e:	46bd      	mov	sp, r7
 8010820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010824:	4770      	bx	lr
 8010826:	bf00      	nop
 8010828:	ffff8000 	.word	0xffff8000

0801082c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 801082c:	b480      	push	{r7}
 801082e:	b085      	sub	sp, #20
 8010830:	af00      	add	r7, sp, #0
 8010832:	60f8      	str	r0, [r7, #12]
 8010834:	60b9      	str	r1, [r7, #8]
 8010836:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d128      	bne.n	8010890 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	689b      	ldr	r3, [r3, #8]
 8010842:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010846:	68bb      	ldr	r3, [r7, #8]
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	1e59      	subs	r1, r3, #1
 801084c:	68bb      	ldr	r3, [r7, #8]
 801084e:	685b      	ldr	r3, [r3, #4]
 8010850:	3b01      	subs	r3, #1
 8010852:	011b      	lsls	r3, r3, #4
 8010854:	4319      	orrs	r1, r3
 8010856:	68bb      	ldr	r3, [r7, #8]
 8010858:	689b      	ldr	r3, [r3, #8]
 801085a:	3b01      	subs	r3, #1
 801085c:	021b      	lsls	r3, r3, #8
 801085e:	4319      	orrs	r1, r3
 8010860:	68bb      	ldr	r3, [r7, #8]
 8010862:	68db      	ldr	r3, [r3, #12]
 8010864:	3b01      	subs	r3, #1
 8010866:	031b      	lsls	r3, r3, #12
 8010868:	4319      	orrs	r1, r3
 801086a:	68bb      	ldr	r3, [r7, #8]
 801086c:	691b      	ldr	r3, [r3, #16]
 801086e:	3b01      	subs	r3, #1
 8010870:	041b      	lsls	r3, r3, #16
 8010872:	4319      	orrs	r1, r3
 8010874:	68bb      	ldr	r3, [r7, #8]
 8010876:	695b      	ldr	r3, [r3, #20]
 8010878:	3b01      	subs	r3, #1
 801087a:	051b      	lsls	r3, r3, #20
 801087c:	4319      	orrs	r1, r3
 801087e:	68bb      	ldr	r3, [r7, #8]
 8010880:	699b      	ldr	r3, [r3, #24]
 8010882:	3b01      	subs	r3, #1
 8010884:	061b      	lsls	r3, r3, #24
 8010886:	430b      	orrs	r3, r1
 8010888:	431a      	orrs	r2, r3
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	609a      	str	r2, [r3, #8]
 801088e:	e02d      	b.n	80108ec <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	689a      	ldr	r2, [r3, #8]
 8010894:	4b19      	ldr	r3, [pc, #100]	@ (80108fc <FMC_SDRAM_Timing_Init+0xd0>)
 8010896:	4013      	ands	r3, r2
 8010898:	68ba      	ldr	r2, [r7, #8]
 801089a:	68d2      	ldr	r2, [r2, #12]
 801089c:	3a01      	subs	r2, #1
 801089e:	0311      	lsls	r1, r2, #12
 80108a0:	68ba      	ldr	r2, [r7, #8]
 80108a2:	6952      	ldr	r2, [r2, #20]
 80108a4:	3a01      	subs	r2, #1
 80108a6:	0512      	lsls	r2, r2, #20
 80108a8:	430a      	orrs	r2, r1
 80108aa:	431a      	orrs	r2, r3
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	68db      	ldr	r3, [r3, #12]
 80108b4:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80108b8:	68bb      	ldr	r3, [r7, #8]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	1e59      	subs	r1, r3, #1
 80108be:	68bb      	ldr	r3, [r7, #8]
 80108c0:	685b      	ldr	r3, [r3, #4]
 80108c2:	3b01      	subs	r3, #1
 80108c4:	011b      	lsls	r3, r3, #4
 80108c6:	4319      	orrs	r1, r3
 80108c8:	68bb      	ldr	r3, [r7, #8]
 80108ca:	689b      	ldr	r3, [r3, #8]
 80108cc:	3b01      	subs	r3, #1
 80108ce:	021b      	lsls	r3, r3, #8
 80108d0:	4319      	orrs	r1, r3
 80108d2:	68bb      	ldr	r3, [r7, #8]
 80108d4:	691b      	ldr	r3, [r3, #16]
 80108d6:	3b01      	subs	r3, #1
 80108d8:	041b      	lsls	r3, r3, #16
 80108da:	4319      	orrs	r1, r3
 80108dc:	68bb      	ldr	r3, [r7, #8]
 80108de:	699b      	ldr	r3, [r3, #24]
 80108e0:	3b01      	subs	r3, #1
 80108e2:	061b      	lsls	r3, r3, #24
 80108e4:	430b      	orrs	r3, r1
 80108e6:	431a      	orrs	r2, r3
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80108ec:	2300      	movs	r3, #0
}
 80108ee:	4618      	mov	r0, r3
 80108f0:	3714      	adds	r7, #20
 80108f2:	46bd      	mov	sp, r7
 80108f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f8:	4770      	bx	lr
 80108fa:	bf00      	nop
 80108fc:	ff0f0fff 	.word	0xff0f0fff

08010900 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8010900:	b084      	sub	sp, #16
 8010902:	b480      	push	{r7}
 8010904:	b085      	sub	sp, #20
 8010906:	af00      	add	r7, sp, #0
 8010908:	6078      	str	r0, [r7, #4]
 801090a:	f107 001c 	add.w	r0, r7, #28
 801090e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8010912:	2300      	movs	r3, #0
 8010914:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8010916:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010918:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 801091a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 801091c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 801091e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8010922:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8010924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8010926:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 801092a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 801092c:	68fa      	ldr	r2, [r7, #12]
 801092e:	4313      	orrs	r3, r2
 8010930:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	685a      	ldr	r2, [r3, #4]
 8010936:	4b07      	ldr	r3, [pc, #28]	@ (8010954 <SDMMC_Init+0x54>)
 8010938:	4013      	ands	r3, r2
 801093a:	68fa      	ldr	r2, [r7, #12]
 801093c:	431a      	orrs	r2, r3
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010942:	2300      	movs	r3, #0
}
 8010944:	4618      	mov	r0, r3
 8010946:	3714      	adds	r7, #20
 8010948:	46bd      	mov	sp, r7
 801094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801094e:	b004      	add	sp, #16
 8010950:	4770      	bx	lr
 8010952:	bf00      	nop
 8010954:	ffff8100 	.word	0xffff8100

08010958 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010958:	b480      	push	{r7}
 801095a:	b083      	sub	sp, #12
 801095c:	af00      	add	r7, sp, #0
 801095e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8010966:	4618      	mov	r0, r3
 8010968:	370c      	adds	r7, #12
 801096a:	46bd      	mov	sp, r7
 801096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010970:	4770      	bx	lr

08010972 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8010972:	b480      	push	{r7}
 8010974:	b083      	sub	sp, #12
 8010976:	af00      	add	r7, sp, #0
 8010978:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	2203      	movs	r2, #3
 801097e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010980:	2300      	movs	r3, #0
}
 8010982:	4618      	mov	r0, r3
 8010984:	370c      	adds	r7, #12
 8010986:	46bd      	mov	sp, r7
 8010988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098c:	4770      	bx	lr

0801098e <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 801098e:	b480      	push	{r7}
 8010990:	b083      	sub	sp, #12
 8010992:	af00      	add	r7, sp, #0
 8010994:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	f003 0303 	and.w	r3, r3, #3
}
 801099e:	4618      	mov	r0, r3
 80109a0:	370c      	adds	r7, #12
 80109a2:	46bd      	mov	sp, r7
 80109a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a8:	4770      	bx	lr
	...

080109ac <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80109ac:	b480      	push	{r7}
 80109ae:	b085      	sub	sp, #20
 80109b0:	af00      	add	r7, sp, #0
 80109b2:	6078      	str	r0, [r7, #4]
 80109b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80109b6:	2300      	movs	r3, #0
 80109b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80109ba:	683b      	ldr	r3, [r7, #0]
 80109bc:	681a      	ldr	r2, [r3, #0]
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80109c6:	683b      	ldr	r3, [r7, #0]
 80109c8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80109ca:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80109cc:	683b      	ldr	r3, [r7, #0]
 80109ce:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80109d0:	431a      	orrs	r2, r3
                       Command->CPSM);
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80109d6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80109d8:	68fa      	ldr	r2, [r7, #12]
 80109da:	4313      	orrs	r3, r2
 80109dc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	68da      	ldr	r2, [r3, #12]
 80109e2:	4b06      	ldr	r3, [pc, #24]	@ (80109fc <SDMMC_SendCommand+0x50>)
 80109e4:	4013      	ands	r3, r2
 80109e6:	68fa      	ldr	r2, [r7, #12]
 80109e8:	431a      	orrs	r2, r3
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80109ee:	2300      	movs	r3, #0
}
 80109f0:	4618      	mov	r0, r3
 80109f2:	3714      	adds	r7, #20
 80109f4:	46bd      	mov	sp, r7
 80109f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109fa:	4770      	bx	lr
 80109fc:	fffff000 	.word	0xfffff000

08010a00 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010a00:	b480      	push	{r7}
 8010a02:	b083      	sub	sp, #12
 8010a04:	af00      	add	r7, sp, #0
 8010a06:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	691b      	ldr	r3, [r3, #16]
 8010a0c:	b2db      	uxtb	r3, r3
}
 8010a0e:	4618      	mov	r0, r3
 8010a10:	370c      	adds	r7, #12
 8010a12:	46bd      	mov	sp, r7
 8010a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a18:	4770      	bx	lr

08010a1a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010a1a:	b480      	push	{r7}
 8010a1c:	b085      	sub	sp, #20
 8010a1e:	af00      	add	r7, sp, #0
 8010a20:	6078      	str	r0, [r7, #4]
 8010a22:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	3314      	adds	r3, #20
 8010a28:	461a      	mov	r2, r3
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	4413      	add	r3, r2
 8010a2e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010a30:	68fb      	ldr	r3, [r7, #12]
 8010a32:	681b      	ldr	r3, [r3, #0]
}  
 8010a34:	4618      	mov	r0, r3
 8010a36:	3714      	adds	r7, #20
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3e:	4770      	bx	lr

08010a40 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8010a40:	b480      	push	{r7}
 8010a42:	b085      	sub	sp, #20
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
 8010a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010a4a:	2300      	movs	r3, #0
 8010a4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	681a      	ldr	r2, [r3, #0]
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8010a56:	683b      	ldr	r3, [r7, #0]
 8010a58:	685a      	ldr	r2, [r3, #4]
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010a5e:	683b      	ldr	r3, [r7, #0]
 8010a60:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8010a62:	683b      	ldr	r3, [r7, #0]
 8010a64:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010a66:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010a68:	683b      	ldr	r3, [r7, #0]
 8010a6a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010a6c:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010a6e:	683b      	ldr	r3, [r7, #0]
 8010a70:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8010a72:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010a74:	68fa      	ldr	r2, [r7, #12]
 8010a76:	4313      	orrs	r3, r2
 8010a78:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a7e:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	431a      	orrs	r2, r3
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010a8a:	2300      	movs	r3, #0

}
 8010a8c:	4618      	mov	r0, r3
 8010a8e:	3714      	adds	r7, #20
 8010a90:	46bd      	mov	sp, r7
 8010a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a96:	4770      	bx	lr

08010a98 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010a98:	b580      	push	{r7, lr}
 8010a9a:	b088      	sub	sp, #32
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	6078      	str	r0, [r7, #4]
 8010aa0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8010aa2:	683b      	ldr	r3, [r7, #0]
 8010aa4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8010aa6:	2310      	movs	r3, #16
 8010aa8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010aaa:	2340      	movs	r3, #64	@ 0x40
 8010aac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010aae:	2300      	movs	r3, #0
 8010ab0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ab2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ab6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ab8:	f107 0308 	add.w	r3, r7, #8
 8010abc:	4619      	mov	r1, r3
 8010abe:	6878      	ldr	r0, [r7, #4]
 8010ac0:	f7ff ff74 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8010ac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ac8:	2110      	movs	r1, #16
 8010aca:	6878      	ldr	r0, [r7, #4]
 8010acc:	f000 fa1a 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010ad0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ad2:	69fb      	ldr	r3, [r7, #28]
}
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	3720      	adds	r7, #32
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	bd80      	pop	{r7, pc}

08010adc <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010adc:	b580      	push	{r7, lr}
 8010ade:	b088      	sub	sp, #32
 8010ae0:	af00      	add	r7, sp, #0
 8010ae2:	6078      	str	r0, [r7, #4]
 8010ae4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010ae6:	683b      	ldr	r3, [r7, #0]
 8010ae8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010aea:	2311      	movs	r3, #17
 8010aec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010aee:	2340      	movs	r3, #64	@ 0x40
 8010af0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010af2:	2300      	movs	r3, #0
 8010af4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010af6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010afa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010afc:	f107 0308 	add.w	r3, r7, #8
 8010b00:	4619      	mov	r1, r3
 8010b02:	6878      	ldr	r0, [r7, #4]
 8010b04:	f7ff ff52 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010b08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b0c:	2111      	movs	r1, #17
 8010b0e:	6878      	ldr	r0, [r7, #4]
 8010b10:	f000 f9f8 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010b14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b16:	69fb      	ldr	r3, [r7, #28]
}
 8010b18:	4618      	mov	r0, r3
 8010b1a:	3720      	adds	r7, #32
 8010b1c:	46bd      	mov	sp, r7
 8010b1e:	bd80      	pop	{r7, pc}

08010b20 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	b088      	sub	sp, #32
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	6078      	str	r0, [r7, #4]
 8010b28:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010b2e:	2312      	movs	r3, #18
 8010b30:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b32:	2340      	movs	r3, #64	@ 0x40
 8010b34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b36:	2300      	movs	r3, #0
 8010b38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b3e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b40:	f107 0308 	add.w	r3, r7, #8
 8010b44:	4619      	mov	r1, r3
 8010b46:	6878      	ldr	r0, [r7, #4]
 8010b48:	f7ff ff30 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010b4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b50:	2112      	movs	r1, #18
 8010b52:	6878      	ldr	r0, [r7, #4]
 8010b54:	f000 f9d6 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010b58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b5a:	69fb      	ldr	r3, [r7, #28]
}
 8010b5c:	4618      	mov	r0, r3
 8010b5e:	3720      	adds	r7, #32
 8010b60:	46bd      	mov	sp, r7
 8010b62:	bd80      	pop	{r7, pc}

08010b64 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b088      	sub	sp, #32
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
 8010b6c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8010b72:	2318      	movs	r3, #24
 8010b74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b76:	2340      	movs	r3, #64	@ 0x40
 8010b78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b82:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b84:	f107 0308 	add.w	r3, r7, #8
 8010b88:	4619      	mov	r1, r3
 8010b8a:	6878      	ldr	r0, [r7, #4]
 8010b8c:	f7ff ff0e 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b94:	2118      	movs	r1, #24
 8010b96:	6878      	ldr	r0, [r7, #4]
 8010b98:	f000 f9b4 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010b9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b9e:	69fb      	ldr	r3, [r7, #28]
}
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	3720      	adds	r7, #32
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}

08010ba8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b088      	sub	sp, #32
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]
 8010bb0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010bb2:	683b      	ldr	r3, [r7, #0]
 8010bb4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8010bb6:	2319      	movs	r3, #25
 8010bb8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010bba:	2340      	movs	r3, #64	@ 0x40
 8010bbc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010bbe:	2300      	movs	r3, #0
 8010bc0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010bc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010bc6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010bc8:	f107 0308 	add.w	r3, r7, #8
 8010bcc:	4619      	mov	r1, r3
 8010bce:	6878      	ldr	r0, [r7, #4]
 8010bd0:	f7ff feec 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010bd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010bd8:	2119      	movs	r1, #25
 8010bda:	6878      	ldr	r0, [r7, #4]
 8010bdc:	f000 f992 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010be0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010be2:	69fb      	ldr	r3, [r7, #28]
}
 8010be4:	4618      	mov	r0, r3
 8010be6:	3720      	adds	r7, #32
 8010be8:	46bd      	mov	sp, r7
 8010bea:	bd80      	pop	{r7, pc}

08010bec <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010bec:	b580      	push	{r7, lr}
 8010bee:	b088      	sub	sp, #32
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010bf8:	230c      	movs	r3, #12
 8010bfa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010bfc:	2340      	movs	r3, #64	@ 0x40
 8010bfe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c00:	2300      	movs	r3, #0
 8010c02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c08:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c0a:	f107 0308 	add.w	r3, r7, #8
 8010c0e:	4619      	mov	r1, r3
 8010c10:	6878      	ldr	r0, [r7, #4]
 8010c12:	f7ff fecb 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010c16:	4a05      	ldr	r2, [pc, #20]	@ (8010c2c <SDMMC_CmdStopTransfer+0x40>)
 8010c18:	210c      	movs	r1, #12
 8010c1a:	6878      	ldr	r0, [r7, #4]
 8010c1c:	f000 f972 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010c20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c22:	69fb      	ldr	r3, [r7, #28]
}
 8010c24:	4618      	mov	r0, r3
 8010c26:	3720      	adds	r7, #32
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}
 8010c2c:	05f5e100 	.word	0x05f5e100

08010c30 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	b08a      	sub	sp, #40	@ 0x28
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	60f8      	str	r0, [r7, #12]
 8010c38:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010c3c:	683b      	ldr	r3, [r7, #0]
 8010c3e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010c40:	2307      	movs	r3, #7
 8010c42:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c44:	2340      	movs	r3, #64	@ 0x40
 8010c46:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c48:	2300      	movs	r3, #0
 8010c4a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c50:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c52:	f107 0310 	add.w	r3, r7, #16
 8010c56:	4619      	mov	r1, r3
 8010c58:	68f8      	ldr	r0, [r7, #12]
 8010c5a:	f7ff fea7 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c62:	2107      	movs	r1, #7
 8010c64:	68f8      	ldr	r0, [r7, #12]
 8010c66:	f000 f94d 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010c6a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8010c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010c6e:	4618      	mov	r0, r3
 8010c70:	3728      	adds	r7, #40	@ 0x28
 8010c72:	46bd      	mov	sp, r7
 8010c74:	bd80      	pop	{r7, pc}

08010c76 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8010c76:	b580      	push	{r7, lr}
 8010c78:	b088      	sub	sp, #32
 8010c7a:	af00      	add	r7, sp, #0
 8010c7c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010c7e:	2300      	movs	r3, #0
 8010c80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8010c82:	2300      	movs	r3, #0
 8010c84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8010c86:	2300      	movs	r3, #0
 8010c88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c92:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c94:	f107 0308 	add.w	r3, r7, #8
 8010c98:	4619      	mov	r1, r3
 8010c9a:	6878      	ldr	r0, [r7, #4]
 8010c9c:	f7ff fe86 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010ca0:	6878      	ldr	r0, [r7, #4]
 8010ca2:	f000 fb67 	bl	8011374 <SDMMC_GetCmdError>
 8010ca6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ca8:	69fb      	ldr	r3, [r7, #28]
}
 8010caa:	4618      	mov	r0, r3
 8010cac:	3720      	adds	r7, #32
 8010cae:	46bd      	mov	sp, r7
 8010cb0:	bd80      	pop	{r7, pc}

08010cb2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8010cb2:	b580      	push	{r7, lr}
 8010cb4:	b088      	sub	sp, #32
 8010cb6:	af00      	add	r7, sp, #0
 8010cb8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010cba:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010cbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010cc0:	2308      	movs	r3, #8
 8010cc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010cc4:	2340      	movs	r3, #64	@ 0x40
 8010cc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010cc8:	2300      	movs	r3, #0
 8010cca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ccc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010cd0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010cd2:	f107 0308 	add.w	r3, r7, #8
 8010cd6:	4619      	mov	r1, r3
 8010cd8:	6878      	ldr	r0, [r7, #4]
 8010cda:	f7ff fe67 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010cde:	6878      	ldr	r0, [r7, #4]
 8010ce0:	f000 fafa 	bl	80112d8 <SDMMC_GetCmdResp7>
 8010ce4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ce6:	69fb      	ldr	r3, [r7, #28]
}
 8010ce8:	4618      	mov	r0, r3
 8010cea:	3720      	adds	r7, #32
 8010cec:	46bd      	mov	sp, r7
 8010cee:	bd80      	pop	{r7, pc}

08010cf0 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b088      	sub	sp, #32
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
 8010cf8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010cfa:	683b      	ldr	r3, [r7, #0]
 8010cfc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010cfe:	2337      	movs	r3, #55	@ 0x37
 8010d00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d02:	2340      	movs	r3, #64	@ 0x40
 8010d04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d06:	2300      	movs	r3, #0
 8010d08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d0e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d10:	f107 0308 	add.w	r3, r7, #8
 8010d14:	4619      	mov	r1, r3
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f7ff fe48 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d20:	2137      	movs	r1, #55	@ 0x37
 8010d22:	6878      	ldr	r0, [r7, #4]
 8010d24:	f000 f8ee 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010d28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d2a:	69fb      	ldr	r3, [r7, #28]
}
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	3720      	adds	r7, #32
 8010d30:	46bd      	mov	sp, r7
 8010d32:	bd80      	pop	{r7, pc}

08010d34 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010d34:	b580      	push	{r7, lr}
 8010d36:	b088      	sub	sp, #32
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	6078      	str	r0, [r7, #4]
 8010d3c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010d3e:	683a      	ldr	r2, [r7, #0]
 8010d40:	4b0d      	ldr	r3, [pc, #52]	@ (8010d78 <SDMMC_CmdAppOperCommand+0x44>)
 8010d42:	4313      	orrs	r3, r2
 8010d44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010d46:	2329      	movs	r3, #41	@ 0x29
 8010d48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d4a:	2340      	movs	r3, #64	@ 0x40
 8010d4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d4e:	2300      	movs	r3, #0
 8010d50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d58:	f107 0308 	add.w	r3, r7, #8
 8010d5c:	4619      	mov	r1, r3
 8010d5e:	6878      	ldr	r0, [r7, #4]
 8010d60:	f7ff fe24 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010d64:	6878      	ldr	r0, [r7, #4]
 8010d66:	f000 fa03 	bl	8011170 <SDMMC_GetCmdResp3>
 8010d6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d6c:	69fb      	ldr	r3, [r7, #28]
}
 8010d6e:	4618      	mov	r0, r3
 8010d70:	3720      	adds	r7, #32
 8010d72:	46bd      	mov	sp, r7
 8010d74:	bd80      	pop	{r7, pc}
 8010d76:	bf00      	nop
 8010d78:	80100000 	.word	0x80100000

08010d7c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010d7c:	b580      	push	{r7, lr}
 8010d7e:	b088      	sub	sp, #32
 8010d80:	af00      	add	r7, sp, #0
 8010d82:	6078      	str	r0, [r7, #4]
 8010d84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010d86:	683b      	ldr	r3, [r7, #0]
 8010d88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010d8a:	2306      	movs	r3, #6
 8010d8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d8e:	2340      	movs	r3, #64	@ 0x40
 8010d90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d92:	2300      	movs	r3, #0
 8010d94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d9c:	f107 0308 	add.w	r3, r7, #8
 8010da0:	4619      	mov	r1, r3
 8010da2:	6878      	ldr	r0, [r7, #4]
 8010da4:	f7ff fe02 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010da8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010dac:	2106      	movs	r1, #6
 8010dae:	6878      	ldr	r0, [r7, #4]
 8010db0:	f000 f8a8 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010db4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010db6:	69fb      	ldr	r3, [r7, #28]
}
 8010db8:	4618      	mov	r0, r3
 8010dba:	3720      	adds	r7, #32
 8010dbc:	46bd      	mov	sp, r7
 8010dbe:	bd80      	pop	{r7, pc}

08010dc0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010dc0:	b580      	push	{r7, lr}
 8010dc2:	b088      	sub	sp, #32
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010dc8:	2300      	movs	r3, #0
 8010dca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010dcc:	2333      	movs	r3, #51	@ 0x33
 8010dce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010dd0:	2340      	movs	r3, #64	@ 0x40
 8010dd2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010dd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ddc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010dde:	f107 0308 	add.w	r3, r7, #8
 8010de2:	4619      	mov	r1, r3
 8010de4:	6878      	ldr	r0, [r7, #4]
 8010de6:	f7ff fde1 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010dee:	2133      	movs	r1, #51	@ 0x33
 8010df0:	6878      	ldr	r0, [r7, #4]
 8010df2:	f000 f887 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010df6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010df8:	69fb      	ldr	r3, [r7, #28]
}
 8010dfa:	4618      	mov	r0, r3
 8010dfc:	3720      	adds	r7, #32
 8010dfe:	46bd      	mov	sp, r7
 8010e00:	bd80      	pop	{r7, pc}

08010e02 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8010e02:	b580      	push	{r7, lr}
 8010e04:	b088      	sub	sp, #32
 8010e06:	af00      	add	r7, sp, #0
 8010e08:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010e0e:	2302      	movs	r3, #2
 8010e10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010e12:	23c0      	movs	r3, #192	@ 0xc0
 8010e14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e16:	2300      	movs	r3, #0
 8010e18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e20:	f107 0308 	add.w	r3, r7, #8
 8010e24:	4619      	mov	r1, r3
 8010e26:	6878      	ldr	r0, [r7, #4]
 8010e28:	f7ff fdc0 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010e2c:	6878      	ldr	r0, [r7, #4]
 8010e2e:	f000 f957 	bl	80110e0 <SDMMC_GetCmdResp2>
 8010e32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e34:	69fb      	ldr	r3, [r7, #28]
}
 8010e36:	4618      	mov	r0, r3
 8010e38:	3720      	adds	r7, #32
 8010e3a:	46bd      	mov	sp, r7
 8010e3c:	bd80      	pop	{r7, pc}

08010e3e <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010e3e:	b580      	push	{r7, lr}
 8010e40:	b088      	sub	sp, #32
 8010e42:	af00      	add	r7, sp, #0
 8010e44:	6078      	str	r0, [r7, #4]
 8010e46:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010e4c:	2309      	movs	r3, #9
 8010e4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010e50:	23c0      	movs	r3, #192	@ 0xc0
 8010e52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e54:	2300      	movs	r3, #0
 8010e56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e5c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e5e:	f107 0308 	add.w	r3, r7, #8
 8010e62:	4619      	mov	r1, r3
 8010e64:	6878      	ldr	r0, [r7, #4]
 8010e66:	f7ff fda1 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010e6a:	6878      	ldr	r0, [r7, #4]
 8010e6c:	f000 f938 	bl	80110e0 <SDMMC_GetCmdResp2>
 8010e70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e72:	69fb      	ldr	r3, [r7, #28]
}
 8010e74:	4618      	mov	r0, r3
 8010e76:	3720      	adds	r7, #32
 8010e78:	46bd      	mov	sp, r7
 8010e7a:	bd80      	pop	{r7, pc}

08010e7c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8010e7c:	b580      	push	{r7, lr}
 8010e7e:	b088      	sub	sp, #32
 8010e80:	af00      	add	r7, sp, #0
 8010e82:	6078      	str	r0, [r7, #4]
 8010e84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010e86:	2300      	movs	r3, #0
 8010e88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010e8a:	2303      	movs	r3, #3
 8010e8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e8e:	2340      	movs	r3, #64	@ 0x40
 8010e90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e92:	2300      	movs	r3, #0
 8010e94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e9c:	f107 0308 	add.w	r3, r7, #8
 8010ea0:	4619      	mov	r1, r3
 8010ea2:	6878      	ldr	r0, [r7, #4]
 8010ea4:	f7ff fd82 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010ea8:	683a      	ldr	r2, [r7, #0]
 8010eaa:	2103      	movs	r1, #3
 8010eac:	6878      	ldr	r0, [r7, #4]
 8010eae:	f000 f99d 	bl	80111ec <SDMMC_GetCmdResp6>
 8010eb2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010eb4:	69fb      	ldr	r3, [r7, #28]
}
 8010eb6:	4618      	mov	r0, r3
 8010eb8:	3720      	adds	r7, #32
 8010eba:	46bd      	mov	sp, r7
 8010ebc:	bd80      	pop	{r7, pc}

08010ebe <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010ebe:	b580      	push	{r7, lr}
 8010ec0:	b088      	sub	sp, #32
 8010ec2:	af00      	add	r7, sp, #0
 8010ec4:	6078      	str	r0, [r7, #4]
 8010ec6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8010ec8:	683b      	ldr	r3, [r7, #0]
 8010eca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010ecc:	230d      	movs	r3, #13
 8010ece:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ed0:	2340      	movs	r3, #64	@ 0x40
 8010ed2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ed4:	2300      	movs	r3, #0
 8010ed6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ed8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010edc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ede:	f107 0308 	add.w	r3, r7, #8
 8010ee2:	4619      	mov	r1, r3
 8010ee4:	6878      	ldr	r0, [r7, #4]
 8010ee6:	f7ff fd61 	bl	80109ac <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8010eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010eee:	210d      	movs	r1, #13
 8010ef0:	6878      	ldr	r0, [r7, #4]
 8010ef2:	f000 f807 	bl	8010f04 <SDMMC_GetCmdResp1>
 8010ef6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ef8:	69fb      	ldr	r3, [r7, #28]
}
 8010efa:	4618      	mov	r0, r3
 8010efc:	3720      	adds	r7, #32
 8010efe:	46bd      	mov	sp, r7
 8010f00:	bd80      	pop	{r7, pc}
	...

08010f04 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010f04:	b580      	push	{r7, lr}
 8010f06:	b088      	sub	sp, #32
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	60f8      	str	r0, [r7, #12]
 8010f0c:	460b      	mov	r3, r1
 8010f0e:	607a      	str	r2, [r7, #4]
 8010f10:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010f12:	4b70      	ldr	r3, [pc, #448]	@ (80110d4 <SDMMC_GetCmdResp1+0x1d0>)
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	4a70      	ldr	r2, [pc, #448]	@ (80110d8 <SDMMC_GetCmdResp1+0x1d4>)
 8010f18:	fba2 2303 	umull	r2, r3, r2, r3
 8010f1c:	0a5a      	lsrs	r2, r3, #9
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	fb02 f303 	mul.w	r3, r2, r3
 8010f24:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8010f26:	69fb      	ldr	r3, [r7, #28]
 8010f28:	1e5a      	subs	r2, r3, #1
 8010f2a:	61fa      	str	r2, [r7, #28]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d102      	bne.n	8010f36 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010f30:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010f34:	e0c9      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f3a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f3c:	69bb      	ldr	r3, [r7, #24]
 8010f3e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d0ef      	beq.n	8010f26 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010f46:	69bb      	ldr	r3, [r7, #24]
 8010f48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d1ea      	bne.n	8010f26 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f54:	f003 0304 	and.w	r3, r3, #4
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d004      	beq.n	8010f66 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	2204      	movs	r2, #4
 8010f60:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010f62:	2304      	movs	r3, #4
 8010f64:	e0b1      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f6a:	f003 0301 	and.w	r3, r3, #1
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d004      	beq.n	8010f7c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	2201      	movs	r2, #1
 8010f76:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f78:	2301      	movs	r3, #1
 8010f7a:	e0a6      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	22c5      	movs	r2, #197	@ 0xc5
 8010f80:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010f82:	68f8      	ldr	r0, [r7, #12]
 8010f84:	f7ff fd3c 	bl	8010a00 <SDMMC_GetCommandResponse>
 8010f88:	4603      	mov	r3, r0
 8010f8a:	461a      	mov	r2, r3
 8010f8c:	7afb      	ldrb	r3, [r7, #11]
 8010f8e:	4293      	cmp	r3, r2
 8010f90:	d001      	beq.n	8010f96 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f92:	2301      	movs	r3, #1
 8010f94:	e099      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010f96:	2100      	movs	r1, #0
 8010f98:	68f8      	ldr	r0, [r7, #12]
 8010f9a:	f7ff fd3e 	bl	8010a1a <SDMMC_GetResponse>
 8010f9e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010fa0:	697a      	ldr	r2, [r7, #20]
 8010fa2:	4b4e      	ldr	r3, [pc, #312]	@ (80110dc <SDMMC_GetCmdResp1+0x1d8>)
 8010fa4:	4013      	ands	r3, r2
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d101      	bne.n	8010fae <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8010faa:	2300      	movs	r3, #0
 8010fac:	e08d      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010fae:	697b      	ldr	r3, [r7, #20]
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	da02      	bge.n	8010fba <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010fb4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8010fb8:	e087      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010fba:	697b      	ldr	r3, [r7, #20]
 8010fbc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d001      	beq.n	8010fc8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010fc4:	2340      	movs	r3, #64	@ 0x40
 8010fc6:	e080      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010fc8:	697b      	ldr	r3, [r7, #20]
 8010fca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d001      	beq.n	8010fd6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010fd2:	2380      	movs	r3, #128	@ 0x80
 8010fd4:	e079      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010fd6:	697b      	ldr	r3, [r7, #20]
 8010fd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d002      	beq.n	8010fe6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010fe0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010fe4:	e071      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010fe6:	697b      	ldr	r3, [r7, #20]
 8010fe8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d002      	beq.n	8010ff6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010ff0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010ff4:	e069      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010ff6:	697b      	ldr	r3, [r7, #20]
 8010ff8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d002      	beq.n	8011006 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011000:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011004:	e061      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8011006:	697b      	ldr	r3, [r7, #20]
 8011008:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801100c:	2b00      	cmp	r3, #0
 801100e:	d002      	beq.n	8011016 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011010:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011014:	e059      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8011016:	697b      	ldr	r3, [r7, #20]
 8011018:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801101c:	2b00      	cmp	r3, #0
 801101e:	d002      	beq.n	8011026 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011020:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011024:	e051      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8011026:	697b      	ldr	r3, [r7, #20]
 8011028:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801102c:	2b00      	cmp	r3, #0
 801102e:	d002      	beq.n	8011036 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011030:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011034:	e049      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8011036:	697b      	ldr	r3, [r7, #20]
 8011038:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801103c:	2b00      	cmp	r3, #0
 801103e:	d002      	beq.n	8011046 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011040:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8011044:	e041      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8011046:	697b      	ldr	r3, [r7, #20]
 8011048:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801104c:	2b00      	cmp	r3, #0
 801104e:	d002      	beq.n	8011056 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8011050:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011054:	e039      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8011056:	697b      	ldr	r3, [r7, #20]
 8011058:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801105c:	2b00      	cmp	r3, #0
 801105e:	d002      	beq.n	8011066 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011060:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011064:	e031      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8011066:	697b      	ldr	r3, [r7, #20]
 8011068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801106c:	2b00      	cmp	r3, #0
 801106e:	d002      	beq.n	8011076 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8011070:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8011074:	e029      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8011076:	697b      	ldr	r3, [r7, #20]
 8011078:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801107c:	2b00      	cmp	r3, #0
 801107e:	d002      	beq.n	8011086 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8011080:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011084:	e021      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8011086:	697b      	ldr	r3, [r7, #20]
 8011088:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801108c:	2b00      	cmp	r3, #0
 801108e:	d002      	beq.n	8011096 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8011090:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8011094:	e019      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8011096:	697b      	ldr	r3, [r7, #20]
 8011098:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801109c:	2b00      	cmp	r3, #0
 801109e:	d002      	beq.n	80110a6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80110a0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80110a4:	e011      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80110a6:	697b      	ldr	r3, [r7, #20]
 80110a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d002      	beq.n	80110b6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80110b0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80110b4:	e009      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80110b6:	697b      	ldr	r3, [r7, #20]
 80110b8:	f003 0308 	and.w	r3, r3, #8
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d002      	beq.n	80110c6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80110c0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80110c4:	e001      	b.n	80110ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80110c6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80110ca:	4618      	mov	r0, r3
 80110cc:	3720      	adds	r7, #32
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}
 80110d2:	bf00      	nop
 80110d4:	20012000 	.word	0x20012000
 80110d8:	10624dd3 	.word	0x10624dd3
 80110dc:	fdffe008 	.word	0xfdffe008

080110e0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80110e0:	b480      	push	{r7}
 80110e2:	b085      	sub	sp, #20
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80110e8:	4b1f      	ldr	r3, [pc, #124]	@ (8011168 <SDMMC_GetCmdResp2+0x88>)
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	4a1f      	ldr	r2, [pc, #124]	@ (801116c <SDMMC_GetCmdResp2+0x8c>)
 80110ee:	fba2 2303 	umull	r2, r3, r2, r3
 80110f2:	0a5b      	lsrs	r3, r3, #9
 80110f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80110f8:	fb02 f303 	mul.w	r3, r2, r3
 80110fc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	1e5a      	subs	r2, r3, #1
 8011102:	60fa      	str	r2, [r7, #12]
 8011104:	2b00      	cmp	r3, #0
 8011106:	d102      	bne.n	801110e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011108:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801110c:	e026      	b.n	801115c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011112:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011114:	68bb      	ldr	r3, [r7, #8]
 8011116:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801111a:	2b00      	cmp	r3, #0
 801111c:	d0ef      	beq.n	80110fe <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801111e:	68bb      	ldr	r3, [r7, #8]
 8011120:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011124:	2b00      	cmp	r3, #0
 8011126:	d1ea      	bne.n	80110fe <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801112c:	f003 0304 	and.w	r3, r3, #4
 8011130:	2b00      	cmp	r3, #0
 8011132:	d004      	beq.n	801113e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2204      	movs	r2, #4
 8011138:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801113a:	2304      	movs	r3, #4
 801113c:	e00e      	b.n	801115c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011142:	f003 0301 	and.w	r3, r3, #1
 8011146:	2b00      	cmp	r3, #0
 8011148:	d004      	beq.n	8011154 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	2201      	movs	r2, #1
 801114e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011150:	2301      	movs	r3, #1
 8011152:	e003      	b.n	801115c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	22c5      	movs	r2, #197	@ 0xc5
 8011158:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 801115a:	2300      	movs	r3, #0
}
 801115c:	4618      	mov	r0, r3
 801115e:	3714      	adds	r7, #20
 8011160:	46bd      	mov	sp, r7
 8011162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011166:	4770      	bx	lr
 8011168:	20012000 	.word	0x20012000
 801116c:	10624dd3 	.word	0x10624dd3

08011170 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8011170:	b480      	push	{r7}
 8011172:	b085      	sub	sp, #20
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011178:	4b1a      	ldr	r3, [pc, #104]	@ (80111e4 <SDMMC_GetCmdResp3+0x74>)
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	4a1a      	ldr	r2, [pc, #104]	@ (80111e8 <SDMMC_GetCmdResp3+0x78>)
 801117e:	fba2 2303 	umull	r2, r3, r2, r3
 8011182:	0a5b      	lsrs	r3, r3, #9
 8011184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011188:	fb02 f303 	mul.w	r3, r2, r3
 801118c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	1e5a      	subs	r2, r3, #1
 8011192:	60fa      	str	r2, [r7, #12]
 8011194:	2b00      	cmp	r3, #0
 8011196:	d102      	bne.n	801119e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011198:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801119c:	e01b      	b.n	80111d6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111a2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80111a4:	68bb      	ldr	r3, [r7, #8]
 80111a6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d0ef      	beq.n	801118e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80111ae:	68bb      	ldr	r3, [r7, #8]
 80111b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d1ea      	bne.n	801118e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111bc:	f003 0304 	and.w	r3, r3, #4
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d004      	beq.n	80111ce <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	2204      	movs	r2, #4
 80111c8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80111ca:	2304      	movs	r3, #4
 80111cc:	e003      	b.n	80111d6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	22c5      	movs	r2, #197	@ 0xc5
 80111d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80111d4:	2300      	movs	r3, #0
}
 80111d6:	4618      	mov	r0, r3
 80111d8:	3714      	adds	r7, #20
 80111da:	46bd      	mov	sp, r7
 80111dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e0:	4770      	bx	lr
 80111e2:	bf00      	nop
 80111e4:	20012000 	.word	0x20012000
 80111e8:	10624dd3 	.word	0x10624dd3

080111ec <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80111ec:	b580      	push	{r7, lr}
 80111ee:	b088      	sub	sp, #32
 80111f0:	af00      	add	r7, sp, #0
 80111f2:	60f8      	str	r0, [r7, #12]
 80111f4:	460b      	mov	r3, r1
 80111f6:	607a      	str	r2, [r7, #4]
 80111f8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80111fa:	4b35      	ldr	r3, [pc, #212]	@ (80112d0 <SDMMC_GetCmdResp6+0xe4>)
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	4a35      	ldr	r2, [pc, #212]	@ (80112d4 <SDMMC_GetCmdResp6+0xe8>)
 8011200:	fba2 2303 	umull	r2, r3, r2, r3
 8011204:	0a5b      	lsrs	r3, r3, #9
 8011206:	f241 3288 	movw	r2, #5000	@ 0x1388
 801120a:	fb02 f303 	mul.w	r3, r2, r3
 801120e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011210:	69fb      	ldr	r3, [r7, #28]
 8011212:	1e5a      	subs	r2, r3, #1
 8011214:	61fa      	str	r2, [r7, #28]
 8011216:	2b00      	cmp	r3, #0
 8011218:	d102      	bne.n	8011220 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801121a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801121e:	e052      	b.n	80112c6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011224:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011226:	69bb      	ldr	r3, [r7, #24]
 8011228:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801122c:	2b00      	cmp	r3, #0
 801122e:	d0ef      	beq.n	8011210 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011230:	69bb      	ldr	r3, [r7, #24]
 8011232:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011236:	2b00      	cmp	r3, #0
 8011238:	d1ea      	bne.n	8011210 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801123e:	f003 0304 	and.w	r3, r3, #4
 8011242:	2b00      	cmp	r3, #0
 8011244:	d004      	beq.n	8011250 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	2204      	movs	r2, #4
 801124a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801124c:	2304      	movs	r3, #4
 801124e:	e03a      	b.n	80112c6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011250:	68fb      	ldr	r3, [r7, #12]
 8011252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011254:	f003 0301 	and.w	r3, r3, #1
 8011258:	2b00      	cmp	r3, #0
 801125a:	d004      	beq.n	8011266 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	2201      	movs	r2, #1
 8011260:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011262:	2301      	movs	r3, #1
 8011264:	e02f      	b.n	80112c6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011266:	68f8      	ldr	r0, [r7, #12]
 8011268:	f7ff fbca 	bl	8010a00 <SDMMC_GetCommandResponse>
 801126c:	4603      	mov	r3, r0
 801126e:	461a      	mov	r2, r3
 8011270:	7afb      	ldrb	r3, [r7, #11]
 8011272:	4293      	cmp	r3, r2
 8011274:	d001      	beq.n	801127a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011276:	2301      	movs	r3, #1
 8011278:	e025      	b.n	80112c6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	22c5      	movs	r2, #197	@ 0xc5
 801127e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011280:	2100      	movs	r1, #0
 8011282:	68f8      	ldr	r0, [r7, #12]
 8011284:	f7ff fbc9 	bl	8010a1a <SDMMC_GetResponse>
 8011288:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 801128a:	697b      	ldr	r3, [r7, #20]
 801128c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8011290:	2b00      	cmp	r3, #0
 8011292:	d106      	bne.n	80112a2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8011294:	697b      	ldr	r3, [r7, #20]
 8011296:	0c1b      	lsrs	r3, r3, #16
 8011298:	b29a      	uxth	r2, r3
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 801129e:	2300      	movs	r3, #0
 80112a0:	e011      	b.n	80112c6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80112a2:	697b      	ldr	r3, [r7, #20]
 80112a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d002      	beq.n	80112b2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80112ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80112b0:	e009      	b.n	80112c6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d002      	beq.n	80112c2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80112bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80112c0:	e001      	b.n	80112c6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80112c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80112c6:	4618      	mov	r0, r3
 80112c8:	3720      	adds	r7, #32
 80112ca:	46bd      	mov	sp, r7
 80112cc:	bd80      	pop	{r7, pc}
 80112ce:	bf00      	nop
 80112d0:	20012000 	.word	0x20012000
 80112d4:	10624dd3 	.word	0x10624dd3

080112d8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80112d8:	b480      	push	{r7}
 80112da:	b085      	sub	sp, #20
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80112e0:	4b22      	ldr	r3, [pc, #136]	@ (801136c <SDMMC_GetCmdResp7+0x94>)
 80112e2:	681b      	ldr	r3, [r3, #0]
 80112e4:	4a22      	ldr	r2, [pc, #136]	@ (8011370 <SDMMC_GetCmdResp7+0x98>)
 80112e6:	fba2 2303 	umull	r2, r3, r2, r3
 80112ea:	0a5b      	lsrs	r3, r3, #9
 80112ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80112f0:	fb02 f303 	mul.w	r3, r2, r3
 80112f4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	1e5a      	subs	r2, r3, #1
 80112fa:	60fa      	str	r2, [r7, #12]
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d102      	bne.n	8011306 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011300:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011304:	e02c      	b.n	8011360 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801130a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801130c:	68bb      	ldr	r3, [r7, #8]
 801130e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011312:	2b00      	cmp	r3, #0
 8011314:	d0ef      	beq.n	80112f6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011316:	68bb      	ldr	r3, [r7, #8]
 8011318:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801131c:	2b00      	cmp	r3, #0
 801131e:	d1ea      	bne.n	80112f6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011324:	f003 0304 	and.w	r3, r3, #4
 8011328:	2b00      	cmp	r3, #0
 801132a:	d004      	beq.n	8011336 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	2204      	movs	r2, #4
 8011330:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011332:	2304      	movs	r3, #4
 8011334:	e014      	b.n	8011360 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801133a:	f003 0301 	and.w	r3, r3, #1
 801133e:	2b00      	cmp	r3, #0
 8011340:	d004      	beq.n	801134c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	2201      	movs	r2, #1
 8011346:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011348:	2301      	movs	r3, #1
 801134a:	e009      	b.n	8011360 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011354:	2b00      	cmp	r3, #0
 8011356:	d002      	beq.n	801135e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	2240      	movs	r2, #64	@ 0x40
 801135c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801135e:	2300      	movs	r3, #0
  
}
 8011360:	4618      	mov	r0, r3
 8011362:	3714      	adds	r7, #20
 8011364:	46bd      	mov	sp, r7
 8011366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801136a:	4770      	bx	lr
 801136c:	20012000 	.word	0x20012000
 8011370:	10624dd3 	.word	0x10624dd3

08011374 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8011374:	b480      	push	{r7}
 8011376:	b085      	sub	sp, #20
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801137c:	4b11      	ldr	r3, [pc, #68]	@ (80113c4 <SDMMC_GetCmdError+0x50>)
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	4a11      	ldr	r2, [pc, #68]	@ (80113c8 <SDMMC_GetCmdError+0x54>)
 8011382:	fba2 2303 	umull	r2, r3, r2, r3
 8011386:	0a5b      	lsrs	r3, r3, #9
 8011388:	f241 3288 	movw	r2, #5000	@ 0x1388
 801138c:	fb02 f303 	mul.w	r3, r2, r3
 8011390:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	1e5a      	subs	r2, r3, #1
 8011396:	60fa      	str	r2, [r7, #12]
 8011398:	2b00      	cmp	r3, #0
 801139a:	d102      	bne.n	80113a2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801139c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80113a0:	e009      	b.n	80113b6 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d0f1      	beq.n	8011392 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	22c5      	movs	r2, #197	@ 0xc5
 80113b2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80113b4:	2300      	movs	r3, #0
}
 80113b6:	4618      	mov	r0, r3
 80113b8:	3714      	adds	r7, #20
 80113ba:	46bd      	mov	sp, r7
 80113bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c0:	4770      	bx	lr
 80113c2:	bf00      	nop
 80113c4:	20012000 	.word	0x20012000
 80113c8:	10624dd3 	.word	0x10624dd3

080113cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80113cc:	b084      	sub	sp, #16
 80113ce:	b580      	push	{r7, lr}
 80113d0:	b084      	sub	sp, #16
 80113d2:	af00      	add	r7, sp, #0
 80113d4:	6078      	str	r0, [r7, #4]
 80113d6:	f107 001c 	add.w	r0, r7, #28
 80113da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80113de:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80113e2:	2b01      	cmp	r3, #1
 80113e4:	d121      	bne.n	801142a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	68da      	ldr	r2, [r3, #12]
 80113f6:	4b21      	ldr	r3, [pc, #132]	@ (801147c <USB_CoreInit+0xb0>)
 80113f8:	4013      	ands	r3, r2
 80113fa:	687a      	ldr	r2, [r7, #4]
 80113fc:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	68db      	ldr	r3, [r3, #12]
 8011402:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801140a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801140e:	2b01      	cmp	r3, #1
 8011410:	d105      	bne.n	801141e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	68db      	ldr	r3, [r3, #12]
 8011416:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801141e:	6878      	ldr	r0, [r7, #4]
 8011420:	f000 f9d4 	bl	80117cc <USB_CoreReset>
 8011424:	4603      	mov	r3, r0
 8011426:	73fb      	strb	r3, [r7, #15]
 8011428:	e010      	b.n	801144c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	68db      	ldr	r3, [r3, #12]
 801142e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011436:	6878      	ldr	r0, [r7, #4]
 8011438:	f000 f9c8 	bl	80117cc <USB_CoreReset>
 801143c:	4603      	mov	r3, r0
 801143e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011444:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 801144c:	7fbb      	ldrb	r3, [r7, #30]
 801144e:	2b01      	cmp	r3, #1
 8011450:	d10b      	bne.n	801146a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	689b      	ldr	r3, [r3, #8]
 8011456:	f043 0206 	orr.w	r2, r3, #6
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	689b      	ldr	r3, [r3, #8]
 8011462:	f043 0220 	orr.w	r2, r3, #32
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801146a:	7bfb      	ldrb	r3, [r7, #15]
}
 801146c:	4618      	mov	r0, r3
 801146e:	3710      	adds	r7, #16
 8011470:	46bd      	mov	sp, r7
 8011472:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011476:	b004      	add	sp, #16
 8011478:	4770      	bx	lr
 801147a:	bf00      	nop
 801147c:	ffbdffbf 	.word	0xffbdffbf

08011480 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011480:	b480      	push	{r7}
 8011482:	b083      	sub	sp, #12
 8011484:	af00      	add	r7, sp, #0
 8011486:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	689b      	ldr	r3, [r3, #8]
 801148c:	f043 0201 	orr.w	r2, r3, #1
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011494:	2300      	movs	r3, #0
}
 8011496:	4618      	mov	r0, r3
 8011498:	370c      	adds	r7, #12
 801149a:	46bd      	mov	sp, r7
 801149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114a0:	4770      	bx	lr

080114a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80114a2:	b480      	push	{r7}
 80114a4:	b083      	sub	sp, #12
 80114a6:	af00      	add	r7, sp, #0
 80114a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	689b      	ldr	r3, [r3, #8]
 80114ae:	f023 0201 	bic.w	r2, r3, #1
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80114b6:	2300      	movs	r3, #0
}
 80114b8:	4618      	mov	r0, r3
 80114ba:	370c      	adds	r7, #12
 80114bc:	46bd      	mov	sp, r7
 80114be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c2:	4770      	bx	lr

080114c4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	b084      	sub	sp, #16
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
 80114cc:	460b      	mov	r3, r1
 80114ce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80114d0:	2300      	movs	r3, #0
 80114d2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	68db      	ldr	r3, [r3, #12]
 80114d8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80114e0:	78fb      	ldrb	r3, [r7, #3]
 80114e2:	2b01      	cmp	r3, #1
 80114e4:	d115      	bne.n	8011512 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	68db      	ldr	r3, [r3, #12]
 80114ea:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80114f2:	200a      	movs	r0, #10
 80114f4:	f7f4 f87a 	bl	80055ec <HAL_Delay>
      ms += 10U;
 80114f8:	68fb      	ldr	r3, [r7, #12]
 80114fa:	330a      	adds	r3, #10
 80114fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80114fe:	6878      	ldr	r0, [r7, #4]
 8011500:	f000 f956 	bl	80117b0 <USB_GetMode>
 8011504:	4603      	mov	r3, r0
 8011506:	2b01      	cmp	r3, #1
 8011508:	d01e      	beq.n	8011548 <USB_SetCurrentMode+0x84>
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	2bc7      	cmp	r3, #199	@ 0xc7
 801150e:	d9f0      	bls.n	80114f2 <USB_SetCurrentMode+0x2e>
 8011510:	e01a      	b.n	8011548 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8011512:	78fb      	ldrb	r3, [r7, #3]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d115      	bne.n	8011544 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	68db      	ldr	r3, [r3, #12]
 801151c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011524:	200a      	movs	r0, #10
 8011526:	f7f4 f861 	bl	80055ec <HAL_Delay>
      ms += 10U;
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	330a      	adds	r3, #10
 801152e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011530:	6878      	ldr	r0, [r7, #4]
 8011532:	f000 f93d 	bl	80117b0 <USB_GetMode>
 8011536:	4603      	mov	r3, r0
 8011538:	2b00      	cmp	r3, #0
 801153a:	d005      	beq.n	8011548 <USB_SetCurrentMode+0x84>
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	2bc7      	cmp	r3, #199	@ 0xc7
 8011540:	d9f0      	bls.n	8011524 <USB_SetCurrentMode+0x60>
 8011542:	e001      	b.n	8011548 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8011544:	2301      	movs	r3, #1
 8011546:	e005      	b.n	8011554 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	2bc8      	cmp	r3, #200	@ 0xc8
 801154c:	d101      	bne.n	8011552 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801154e:	2301      	movs	r3, #1
 8011550:	e000      	b.n	8011554 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8011552:	2300      	movs	r3, #0
}
 8011554:	4618      	mov	r0, r3
 8011556:	3710      	adds	r7, #16
 8011558:	46bd      	mov	sp, r7
 801155a:	bd80      	pop	{r7, pc}

0801155c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801155c:	b480      	push	{r7}
 801155e:	b085      	sub	sp, #20
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
 8011564:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011566:	2300      	movs	r3, #0
 8011568:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	3301      	adds	r3, #1
 801156e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011576:	d901      	bls.n	801157c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011578:	2303      	movs	r3, #3
 801157a:	e01b      	b.n	80115b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	691b      	ldr	r3, [r3, #16]
 8011580:	2b00      	cmp	r3, #0
 8011582:	daf2      	bge.n	801156a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011584:	2300      	movs	r3, #0
 8011586:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011588:	683b      	ldr	r3, [r7, #0]
 801158a:	019b      	lsls	r3, r3, #6
 801158c:	f043 0220 	orr.w	r2, r3, #32
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	3301      	adds	r3, #1
 8011598:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80115a0:	d901      	bls.n	80115a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80115a2:	2303      	movs	r3, #3
 80115a4:	e006      	b.n	80115b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	691b      	ldr	r3, [r3, #16]
 80115aa:	f003 0320 	and.w	r3, r3, #32
 80115ae:	2b20      	cmp	r3, #32
 80115b0:	d0f0      	beq.n	8011594 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80115b2:	2300      	movs	r3, #0
}
 80115b4:	4618      	mov	r0, r3
 80115b6:	3714      	adds	r7, #20
 80115b8:	46bd      	mov	sp, r7
 80115ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115be:	4770      	bx	lr

080115c0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80115c0:	b480      	push	{r7}
 80115c2:	b085      	sub	sp, #20
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80115c8:	2300      	movs	r3, #0
 80115ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	3301      	adds	r3, #1
 80115d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80115d8:	d901      	bls.n	80115de <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80115da:	2303      	movs	r3, #3
 80115dc:	e018      	b.n	8011610 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	691b      	ldr	r3, [r3, #16]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	daf2      	bge.n	80115cc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80115e6:	2300      	movs	r3, #0
 80115e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	2210      	movs	r2, #16
 80115ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	3301      	adds	r3, #1
 80115f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80115fc:	d901      	bls.n	8011602 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80115fe:	2303      	movs	r3, #3
 8011600:	e006      	b.n	8011610 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	691b      	ldr	r3, [r3, #16]
 8011606:	f003 0310 	and.w	r3, r3, #16
 801160a:	2b10      	cmp	r3, #16
 801160c:	d0f0      	beq.n	80115f0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801160e:	2300      	movs	r3, #0
}
 8011610:	4618      	mov	r0, r3
 8011612:	3714      	adds	r7, #20
 8011614:	46bd      	mov	sp, r7
 8011616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161a:	4770      	bx	lr

0801161c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801161c:	b480      	push	{r7}
 801161e:	b089      	sub	sp, #36	@ 0x24
 8011620:	af00      	add	r7, sp, #0
 8011622:	60f8      	str	r0, [r7, #12]
 8011624:	60b9      	str	r1, [r7, #8]
 8011626:	4611      	mov	r1, r2
 8011628:	461a      	mov	r2, r3
 801162a:	460b      	mov	r3, r1
 801162c:	71fb      	strb	r3, [r7, #7]
 801162e:	4613      	mov	r3, r2
 8011630:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011632:	68fb      	ldr	r3, [r7, #12]
 8011634:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8011636:	68bb      	ldr	r3, [r7, #8]
 8011638:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801163a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801163e:	2b00      	cmp	r3, #0
 8011640:	d123      	bne.n	801168a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8011642:	88bb      	ldrh	r3, [r7, #4]
 8011644:	3303      	adds	r3, #3
 8011646:	089b      	lsrs	r3, r3, #2
 8011648:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801164a:	2300      	movs	r3, #0
 801164c:	61bb      	str	r3, [r7, #24]
 801164e:	e018      	b.n	8011682 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011650:	79fb      	ldrb	r3, [r7, #7]
 8011652:	031a      	lsls	r2, r3, #12
 8011654:	697b      	ldr	r3, [r7, #20]
 8011656:	4413      	add	r3, r2
 8011658:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801165c:	461a      	mov	r2, r3
 801165e:	69fb      	ldr	r3, [r7, #28]
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011664:	69fb      	ldr	r3, [r7, #28]
 8011666:	3301      	adds	r3, #1
 8011668:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801166a:	69fb      	ldr	r3, [r7, #28]
 801166c:	3301      	adds	r3, #1
 801166e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011670:	69fb      	ldr	r3, [r7, #28]
 8011672:	3301      	adds	r3, #1
 8011674:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011676:	69fb      	ldr	r3, [r7, #28]
 8011678:	3301      	adds	r3, #1
 801167a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801167c:	69bb      	ldr	r3, [r7, #24]
 801167e:	3301      	adds	r3, #1
 8011680:	61bb      	str	r3, [r7, #24]
 8011682:	69ba      	ldr	r2, [r7, #24]
 8011684:	693b      	ldr	r3, [r7, #16]
 8011686:	429a      	cmp	r2, r3
 8011688:	d3e2      	bcc.n	8011650 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801168a:	2300      	movs	r3, #0
}
 801168c:	4618      	mov	r0, r3
 801168e:	3724      	adds	r7, #36	@ 0x24
 8011690:	46bd      	mov	sp, r7
 8011692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011696:	4770      	bx	lr

08011698 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8011698:	b480      	push	{r7}
 801169a:	b08b      	sub	sp, #44	@ 0x2c
 801169c:	af00      	add	r7, sp, #0
 801169e:	60f8      	str	r0, [r7, #12]
 80116a0:	60b9      	str	r1, [r7, #8]
 80116a2:	4613      	mov	r3, r2
 80116a4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80116aa:	68bb      	ldr	r3, [r7, #8]
 80116ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80116ae:	88fb      	ldrh	r3, [r7, #6]
 80116b0:	089b      	lsrs	r3, r3, #2
 80116b2:	b29b      	uxth	r3, r3
 80116b4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80116b6:	88fb      	ldrh	r3, [r7, #6]
 80116b8:	f003 0303 	and.w	r3, r3, #3
 80116bc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80116be:	2300      	movs	r3, #0
 80116c0:	623b      	str	r3, [r7, #32]
 80116c2:	e014      	b.n	80116ee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80116c4:	69bb      	ldr	r3, [r7, #24]
 80116c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80116ca:	681a      	ldr	r2, [r3, #0]
 80116cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ce:	601a      	str	r2, [r3, #0]
    pDest++;
 80116d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116d2:	3301      	adds	r3, #1
 80116d4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116d8:	3301      	adds	r3, #1
 80116da:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116de:	3301      	adds	r3, #1
 80116e0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e4:	3301      	adds	r3, #1
 80116e6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80116e8:	6a3b      	ldr	r3, [r7, #32]
 80116ea:	3301      	adds	r3, #1
 80116ec:	623b      	str	r3, [r7, #32]
 80116ee:	6a3a      	ldr	r2, [r7, #32]
 80116f0:	697b      	ldr	r3, [r7, #20]
 80116f2:	429a      	cmp	r2, r3
 80116f4:	d3e6      	bcc.n	80116c4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80116f6:	8bfb      	ldrh	r3, [r7, #30]
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d01e      	beq.n	801173a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80116fc:	2300      	movs	r3, #0
 80116fe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011700:	69bb      	ldr	r3, [r7, #24]
 8011702:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011706:	461a      	mov	r2, r3
 8011708:	f107 0310 	add.w	r3, r7, #16
 801170c:	6812      	ldr	r2, [r2, #0]
 801170e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011710:	693a      	ldr	r2, [r7, #16]
 8011712:	6a3b      	ldr	r3, [r7, #32]
 8011714:	b2db      	uxtb	r3, r3
 8011716:	00db      	lsls	r3, r3, #3
 8011718:	fa22 f303 	lsr.w	r3, r2, r3
 801171c:	b2da      	uxtb	r2, r3
 801171e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011720:	701a      	strb	r2, [r3, #0]
      i++;
 8011722:	6a3b      	ldr	r3, [r7, #32]
 8011724:	3301      	adds	r3, #1
 8011726:	623b      	str	r3, [r7, #32]
      pDest++;
 8011728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801172a:	3301      	adds	r3, #1
 801172c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801172e:	8bfb      	ldrh	r3, [r7, #30]
 8011730:	3b01      	subs	r3, #1
 8011732:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011734:	8bfb      	ldrh	r3, [r7, #30]
 8011736:	2b00      	cmp	r3, #0
 8011738:	d1ea      	bne.n	8011710 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801173a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801173c:	4618      	mov	r0, r3
 801173e:	372c      	adds	r7, #44	@ 0x2c
 8011740:	46bd      	mov	sp, r7
 8011742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011746:	4770      	bx	lr

08011748 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011748:	b480      	push	{r7}
 801174a:	b085      	sub	sp, #20
 801174c:	af00      	add	r7, sp, #0
 801174e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	695b      	ldr	r3, [r3, #20]
 8011754:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	699b      	ldr	r3, [r3, #24]
 801175a:	68fa      	ldr	r2, [r7, #12]
 801175c:	4013      	ands	r3, r2
 801175e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8011760:	68fb      	ldr	r3, [r7, #12]
}
 8011762:	4618      	mov	r0, r3
 8011764:	3714      	adds	r7, #20
 8011766:	46bd      	mov	sp, r7
 8011768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176c:	4770      	bx	lr

0801176e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 801176e:	b480      	push	{r7}
 8011770:	b085      	sub	sp, #20
 8011772:	af00      	add	r7, sp, #0
 8011774:	6078      	str	r0, [r7, #4]
 8011776:	460b      	mov	r3, r1
 8011778:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 801177e:	78fb      	ldrb	r3, [r7, #3]
 8011780:	015a      	lsls	r2, r3, #5
 8011782:	68fb      	ldr	r3, [r7, #12]
 8011784:	4413      	add	r3, r2
 8011786:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801178a:	689b      	ldr	r3, [r3, #8]
 801178c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 801178e:	78fb      	ldrb	r3, [r7, #3]
 8011790:	015a      	lsls	r2, r3, #5
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	4413      	add	r3, r2
 8011796:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801179a:	68db      	ldr	r3, [r3, #12]
 801179c:	68ba      	ldr	r2, [r7, #8]
 801179e:	4013      	ands	r3, r2
 80117a0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80117a2:	68bb      	ldr	r3, [r7, #8]
}
 80117a4:	4618      	mov	r0, r3
 80117a6:	3714      	adds	r7, #20
 80117a8:	46bd      	mov	sp, r7
 80117aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ae:	4770      	bx	lr

080117b0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80117b0:	b480      	push	{r7}
 80117b2:	b083      	sub	sp, #12
 80117b4:	af00      	add	r7, sp, #0
 80117b6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	695b      	ldr	r3, [r3, #20]
 80117bc:	f003 0301 	and.w	r3, r3, #1
}
 80117c0:	4618      	mov	r0, r3
 80117c2:	370c      	adds	r7, #12
 80117c4:	46bd      	mov	sp, r7
 80117c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ca:	4770      	bx	lr

080117cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80117cc:	b480      	push	{r7}
 80117ce:	b085      	sub	sp, #20
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80117d4:	2300      	movs	r3, #0
 80117d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	3301      	adds	r3, #1
 80117dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80117e4:	d901      	bls.n	80117ea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80117e6:	2303      	movs	r3, #3
 80117e8:	e022      	b.n	8011830 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	691b      	ldr	r3, [r3, #16]
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	daf2      	bge.n	80117d8 <USB_CoreReset+0xc>

  count = 10U;
 80117f2:	230a      	movs	r3, #10
 80117f4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80117f6:	e002      	b.n	80117fe <USB_CoreReset+0x32>
  {
    count--;
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	3b01      	subs	r3, #1
 80117fc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d1f9      	bne.n	80117f8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	691b      	ldr	r3, [r3, #16]
 8011808:	f043 0201 	orr.w	r2, r3, #1
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	3301      	adds	r3, #1
 8011814:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801181c:	d901      	bls.n	8011822 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 801181e:	2303      	movs	r3, #3
 8011820:	e006      	b.n	8011830 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	691b      	ldr	r3, [r3, #16]
 8011826:	f003 0301 	and.w	r3, r3, #1
 801182a:	2b01      	cmp	r3, #1
 801182c:	d0f0      	beq.n	8011810 <USB_CoreReset+0x44>

  return HAL_OK;
 801182e:	2300      	movs	r3, #0
}
 8011830:	4618      	mov	r0, r3
 8011832:	3714      	adds	r7, #20
 8011834:	46bd      	mov	sp, r7
 8011836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183a:	4770      	bx	lr

0801183c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801183c:	b084      	sub	sp, #16
 801183e:	b580      	push	{r7, lr}
 8011840:	b086      	sub	sp, #24
 8011842:	af00      	add	r7, sp, #0
 8011844:	6078      	str	r0, [r7, #4]
 8011846:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801184a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801184e:	2300      	movs	r3, #0
 8011850:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801185c:	461a      	mov	r2, r3
 801185e:	2300      	movs	r3, #0
 8011860:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011866:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	68db      	ldr	r3, [r3, #12]
 8011872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011876:	2b00      	cmp	r3, #0
 8011878:	d119      	bne.n	80118ae <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 801187a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801187e:	2b01      	cmp	r3, #1
 8011880:	d10a      	bne.n	8011898 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	68fa      	ldr	r2, [r7, #12]
 801188c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011890:	f043 0304 	orr.w	r3, r3, #4
 8011894:	6013      	str	r3, [r2, #0]
 8011896:	e014      	b.n	80118c2 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	68fa      	ldr	r2, [r7, #12]
 80118a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80118a6:	f023 0304 	bic.w	r3, r3, #4
 80118aa:	6013      	str	r3, [r2, #0]
 80118ac:	e009      	b.n	80118c2 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	68fa      	ldr	r2, [r7, #12]
 80118b8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80118bc:	f023 0304 	bic.w	r3, r3, #4
 80118c0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80118c2:	2110      	movs	r1, #16
 80118c4:	6878      	ldr	r0, [r7, #4]
 80118c6:	f7ff fe49 	bl	801155c <USB_FlushTxFifo>
 80118ca:	4603      	mov	r3, r0
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d001      	beq.n	80118d4 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 80118d0:	2301      	movs	r3, #1
 80118d2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80118d4:	6878      	ldr	r0, [r7, #4]
 80118d6:	f7ff fe73 	bl	80115c0 <USB_FlushRxFifo>
 80118da:	4603      	mov	r3, r0
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d001      	beq.n	80118e4 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 80118e0:	2301      	movs	r3, #1
 80118e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80118e4:	2300      	movs	r3, #0
 80118e6:	613b      	str	r3, [r7, #16]
 80118e8:	e015      	b.n	8011916 <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80118ea:	693b      	ldr	r3, [r7, #16]
 80118ec:	015a      	lsls	r2, r3, #5
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	4413      	add	r3, r2
 80118f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118f6:	461a      	mov	r2, r3
 80118f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80118fc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80118fe:	693b      	ldr	r3, [r7, #16]
 8011900:	015a      	lsls	r2, r3, #5
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	4413      	add	r3, r2
 8011906:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801190a:	461a      	mov	r2, r3
 801190c:	2300      	movs	r3, #0
 801190e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8011910:	693b      	ldr	r3, [r7, #16]
 8011912:	3301      	adds	r3, #1
 8011914:	613b      	str	r3, [r7, #16]
 8011916:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801191a:	461a      	mov	r2, r3
 801191c:	693b      	ldr	r3, [r7, #16]
 801191e:	4293      	cmp	r3, r2
 8011920:	d3e3      	bcc.n	80118ea <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	2200      	movs	r2, #0
 8011926:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801192e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	4a18      	ldr	r2, [pc, #96]	@ (8011994 <USB_HostInit+0x158>)
 8011934:	4293      	cmp	r3, r2
 8011936:	d10b      	bne.n	8011950 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801193e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	4a15      	ldr	r2, [pc, #84]	@ (8011998 <USB_HostInit+0x15c>)
 8011944:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	4a14      	ldr	r2, [pc, #80]	@ (801199c <USB_HostInit+0x160>)
 801194a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 801194e:	e009      	b.n	8011964 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	2280      	movs	r2, #128	@ 0x80
 8011954:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	4a11      	ldr	r2, [pc, #68]	@ (80119a0 <USB_HostInit+0x164>)
 801195a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	4a11      	ldr	r2, [pc, #68]	@ (80119a4 <USB_HostInit+0x168>)
 8011960:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8011964:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011968:	2b00      	cmp	r3, #0
 801196a:	d105      	bne.n	8011978 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	699b      	ldr	r3, [r3, #24]
 8011970:	f043 0210 	orr.w	r2, r3, #16
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	699a      	ldr	r2, [r3, #24]
 801197c:	4b0a      	ldr	r3, [pc, #40]	@ (80119a8 <USB_HostInit+0x16c>)
 801197e:	4313      	orrs	r3, r2
 8011980:	687a      	ldr	r2, [r7, #4]
 8011982:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8011984:	7dfb      	ldrb	r3, [r7, #23]
}
 8011986:	4618      	mov	r0, r3
 8011988:	3718      	adds	r7, #24
 801198a:	46bd      	mov	sp, r7
 801198c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011990:	b004      	add	sp, #16
 8011992:	4770      	bx	lr
 8011994:	40040000 	.word	0x40040000
 8011998:	01000200 	.word	0x01000200
 801199c:	00e00300 	.word	0x00e00300
 80119a0:	00600080 	.word	0x00600080
 80119a4:	004000e0 	.word	0x004000e0
 80119a8:	a3200008 	.word	0xa3200008

080119ac <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80119ac:	b480      	push	{r7}
 80119ae:	b085      	sub	sp, #20
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]
 80119b4:	460b      	mov	r3, r1
 80119b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	68fa      	ldr	r2, [r7, #12]
 80119c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80119ca:	f023 0303 	bic.w	r3, r3, #3
 80119ce:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80119d6:	681a      	ldr	r2, [r3, #0]
 80119d8:	78fb      	ldrb	r3, [r7, #3]
 80119da:	f003 0303 	and.w	r3, r3, #3
 80119de:	68f9      	ldr	r1, [r7, #12]
 80119e0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80119e4:	4313      	orrs	r3, r2
 80119e6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80119e8:	78fb      	ldrb	r3, [r7, #3]
 80119ea:	2b01      	cmp	r3, #1
 80119ec:	d107      	bne.n	80119fe <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80119f4:	461a      	mov	r2, r3
 80119f6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80119fa:	6053      	str	r3, [r2, #4]
 80119fc:	e00c      	b.n	8011a18 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80119fe:	78fb      	ldrb	r3, [r7, #3]
 8011a00:	2b02      	cmp	r3, #2
 8011a02:	d107      	bne.n	8011a14 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011a0a:	461a      	mov	r2, r3
 8011a0c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8011a10:	6053      	str	r3, [r2, #4]
 8011a12:	e001      	b.n	8011a18 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8011a14:	2301      	movs	r3, #1
 8011a16:	e000      	b.n	8011a1a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8011a18:	2300      	movs	r3, #0
}
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	3714      	adds	r7, #20
 8011a1e:	46bd      	mov	sp, r7
 8011a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a24:	4770      	bx	lr

08011a26 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8011a26:	b580      	push	{r7, lr}
 8011a28:	b084      	sub	sp, #16
 8011a2a:	af00      	add	r7, sp, #0
 8011a2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8011a32:	2300      	movs	r3, #0
 8011a34:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011a3c:	681b      	ldr	r3, [r3, #0]
 8011a3e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011a40:	68bb      	ldr	r3, [r7, #8]
 8011a42:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8011a46:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8011a48:	68bb      	ldr	r3, [r7, #8]
 8011a4a:	68fa      	ldr	r2, [r7, #12]
 8011a4c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011a50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011a54:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8011a56:	2064      	movs	r0, #100	@ 0x64
 8011a58:	f7f3 fdc8 	bl	80055ec <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8011a5c:	68bb      	ldr	r3, [r7, #8]
 8011a5e:	68fa      	ldr	r2, [r7, #12]
 8011a60:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011a64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011a68:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8011a6a:	200a      	movs	r0, #10
 8011a6c:	f7f3 fdbe 	bl	80055ec <HAL_Delay>

  return HAL_OK;
 8011a70:	2300      	movs	r3, #0
}
 8011a72:	4618      	mov	r0, r3
 8011a74:	3710      	adds	r7, #16
 8011a76:	46bd      	mov	sp, r7
 8011a78:	bd80      	pop	{r7, pc}

08011a7a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8011a7a:	b480      	push	{r7}
 8011a7c:	b085      	sub	sp, #20
 8011a7e:	af00      	add	r7, sp, #0
 8011a80:	6078      	str	r0, [r7, #4]
 8011a82:	460b      	mov	r3, r1
 8011a84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011a8a:	2300      	movs	r3, #0
 8011a8c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011a98:	68bb      	ldr	r3, [r7, #8]
 8011a9a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8011a9e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8011aa0:	68bb      	ldr	r3, [r7, #8]
 8011aa2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d109      	bne.n	8011abe <USB_DriveVbus+0x44>
 8011aaa:	78fb      	ldrb	r3, [r7, #3]
 8011aac:	2b01      	cmp	r3, #1
 8011aae:	d106      	bne.n	8011abe <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8011ab0:	68bb      	ldr	r3, [r7, #8]
 8011ab2:	68fa      	ldr	r2, [r7, #12]
 8011ab4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011ab8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8011abc:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8011abe:	68bb      	ldr	r3, [r7, #8]
 8011ac0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011ac4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011ac8:	d109      	bne.n	8011ade <USB_DriveVbus+0x64>
 8011aca:	78fb      	ldrb	r3, [r7, #3]
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d106      	bne.n	8011ade <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8011ad0:	68bb      	ldr	r3, [r7, #8]
 8011ad2:	68fa      	ldr	r2, [r7, #12]
 8011ad4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011ad8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011adc:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8011ade:	2300      	movs	r3, #0
}
 8011ae0:	4618      	mov	r0, r3
 8011ae2:	3714      	adds	r7, #20
 8011ae4:	46bd      	mov	sp, r7
 8011ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aea:	4770      	bx	lr

08011aec <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8011aec:	b480      	push	{r7}
 8011aee:	b085      	sub	sp, #20
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011af8:	2300      	movs	r3, #0
 8011afa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8011b06:	68bb      	ldr	r3, [r7, #8]
 8011b08:	0c5b      	lsrs	r3, r3, #17
 8011b0a:	f003 0303 	and.w	r3, r3, #3
}
 8011b0e:	4618      	mov	r0, r3
 8011b10:	3714      	adds	r7, #20
 8011b12:	46bd      	mov	sp, r7
 8011b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b18:	4770      	bx	lr

08011b1a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8011b1a:	b480      	push	{r7}
 8011b1c:	b085      	sub	sp, #20
 8011b1e:	af00      	add	r7, sp, #0
 8011b20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011b2c:	689b      	ldr	r3, [r3, #8]
 8011b2e:	b29b      	uxth	r3, r3
}
 8011b30:	4618      	mov	r0, r3
 8011b32:	3714      	adds	r7, #20
 8011b34:	46bd      	mov	sp, r7
 8011b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b3a:	4770      	bx	lr

08011b3c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8011b3c:	b580      	push	{r7, lr}
 8011b3e:	b088      	sub	sp, #32
 8011b40:	af00      	add	r7, sp, #0
 8011b42:	6078      	str	r0, [r7, #4]
 8011b44:	4608      	mov	r0, r1
 8011b46:	4611      	mov	r1, r2
 8011b48:	461a      	mov	r2, r3
 8011b4a:	4603      	mov	r3, r0
 8011b4c:	70fb      	strb	r3, [r7, #3]
 8011b4e:	460b      	mov	r3, r1
 8011b50:	70bb      	strb	r3, [r7, #2]
 8011b52:	4613      	mov	r3, r2
 8011b54:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8011b56:	2300      	movs	r3, #0
 8011b58:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8011b5e:	78fb      	ldrb	r3, [r7, #3]
 8011b60:	015a      	lsls	r2, r3, #5
 8011b62:	693b      	ldr	r3, [r7, #16]
 8011b64:	4413      	add	r3, r2
 8011b66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b6a:	461a      	mov	r2, r3
 8011b6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011b70:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8011b72:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011b76:	2b03      	cmp	r3, #3
 8011b78:	d87c      	bhi.n	8011c74 <USB_HC_Init+0x138>
 8011b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8011b80 <USB_HC_Init+0x44>)
 8011b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b80:	08011b91 	.word	0x08011b91
 8011b84:	08011c37 	.word	0x08011c37
 8011b88:	08011b91 	.word	0x08011b91
 8011b8c:	08011bf9 	.word	0x08011bf9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011b90:	78fb      	ldrb	r3, [r7, #3]
 8011b92:	015a      	lsls	r2, r3, #5
 8011b94:	693b      	ldr	r3, [r7, #16]
 8011b96:	4413      	add	r3, r2
 8011b98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b9c:	461a      	mov	r2, r3
 8011b9e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8011ba2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8011ba4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	da10      	bge.n	8011bce <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8011bac:	78fb      	ldrb	r3, [r7, #3]
 8011bae:	015a      	lsls	r2, r3, #5
 8011bb0:	693b      	ldr	r3, [r7, #16]
 8011bb2:	4413      	add	r3, r2
 8011bb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bb8:	68db      	ldr	r3, [r3, #12]
 8011bba:	78fa      	ldrb	r2, [r7, #3]
 8011bbc:	0151      	lsls	r1, r2, #5
 8011bbe:	693a      	ldr	r2, [r7, #16]
 8011bc0:	440a      	add	r2, r1
 8011bc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011bc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011bca:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8011bcc:	e055      	b.n	8011c7a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	4a6f      	ldr	r2, [pc, #444]	@ (8011d90 <USB_HC_Init+0x254>)
 8011bd2:	4293      	cmp	r3, r2
 8011bd4:	d151      	bne.n	8011c7a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8011bd6:	78fb      	ldrb	r3, [r7, #3]
 8011bd8:	015a      	lsls	r2, r3, #5
 8011bda:	693b      	ldr	r3, [r7, #16]
 8011bdc:	4413      	add	r3, r2
 8011bde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011be2:	68db      	ldr	r3, [r3, #12]
 8011be4:	78fa      	ldrb	r2, [r7, #3]
 8011be6:	0151      	lsls	r1, r2, #5
 8011be8:	693a      	ldr	r2, [r7, #16]
 8011bea:	440a      	add	r2, r1
 8011bec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011bf0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011bf4:	60d3      	str	r3, [r2, #12]
      break;
 8011bf6:	e040      	b.n	8011c7a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011bf8:	78fb      	ldrb	r3, [r7, #3]
 8011bfa:	015a      	lsls	r2, r3, #5
 8011bfc:	693b      	ldr	r3, [r7, #16]
 8011bfe:	4413      	add	r3, r2
 8011c00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c04:	461a      	mov	r2, r3
 8011c06:	f240 639d 	movw	r3, #1693	@ 0x69d
 8011c0a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011c0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	da34      	bge.n	8011c7e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8011c14:	78fb      	ldrb	r3, [r7, #3]
 8011c16:	015a      	lsls	r2, r3, #5
 8011c18:	693b      	ldr	r3, [r7, #16]
 8011c1a:	4413      	add	r3, r2
 8011c1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c20:	68db      	ldr	r3, [r3, #12]
 8011c22:	78fa      	ldrb	r2, [r7, #3]
 8011c24:	0151      	lsls	r1, r2, #5
 8011c26:	693a      	ldr	r2, [r7, #16]
 8011c28:	440a      	add	r2, r1
 8011c2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011c2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011c32:	60d3      	str	r3, [r2, #12]
      }

      break;
 8011c34:	e023      	b.n	8011c7e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011c36:	78fb      	ldrb	r3, [r7, #3]
 8011c38:	015a      	lsls	r2, r3, #5
 8011c3a:	693b      	ldr	r3, [r7, #16]
 8011c3c:	4413      	add	r3, r2
 8011c3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c42:	461a      	mov	r2, r3
 8011c44:	f240 2325 	movw	r3, #549	@ 0x225
 8011c48:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011c4a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	da17      	bge.n	8011c82 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8011c52:	78fb      	ldrb	r3, [r7, #3]
 8011c54:	015a      	lsls	r2, r3, #5
 8011c56:	693b      	ldr	r3, [r7, #16]
 8011c58:	4413      	add	r3, r2
 8011c5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c5e:	68db      	ldr	r3, [r3, #12]
 8011c60:	78fa      	ldrb	r2, [r7, #3]
 8011c62:	0151      	lsls	r1, r2, #5
 8011c64:	693a      	ldr	r2, [r7, #16]
 8011c66:	440a      	add	r2, r1
 8011c68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011c6c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8011c70:	60d3      	str	r3, [r2, #12]
      }
      break;
 8011c72:	e006      	b.n	8011c82 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8011c74:	2301      	movs	r3, #1
 8011c76:	77fb      	strb	r3, [r7, #31]
      break;
 8011c78:	e004      	b.n	8011c84 <USB_HC_Init+0x148>
      break;
 8011c7a:	bf00      	nop
 8011c7c:	e002      	b.n	8011c84 <USB_HC_Init+0x148>
      break;
 8011c7e:	bf00      	nop
 8011c80:	e000      	b.n	8011c84 <USB_HC_Init+0x148>
      break;
 8011c82:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8011c84:	78fb      	ldrb	r3, [r7, #3]
 8011c86:	015a      	lsls	r2, r3, #5
 8011c88:	693b      	ldr	r3, [r7, #16]
 8011c8a:	4413      	add	r3, r2
 8011c8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c90:	461a      	mov	r2, r3
 8011c92:	2300      	movs	r3, #0
 8011c94:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8011c96:	78fb      	ldrb	r3, [r7, #3]
 8011c98:	015a      	lsls	r2, r3, #5
 8011c9a:	693b      	ldr	r3, [r7, #16]
 8011c9c:	4413      	add	r3, r2
 8011c9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011ca2:	68db      	ldr	r3, [r3, #12]
 8011ca4:	78fa      	ldrb	r2, [r7, #3]
 8011ca6:	0151      	lsls	r1, r2, #5
 8011ca8:	693a      	ldr	r2, [r7, #16]
 8011caa:	440a      	add	r2, r1
 8011cac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011cb0:	f043 0302 	orr.w	r3, r3, #2
 8011cb4:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8011cb6:	693b      	ldr	r3, [r7, #16]
 8011cb8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011cbc:	699a      	ldr	r2, [r3, #24]
 8011cbe:	78fb      	ldrb	r3, [r7, #3]
 8011cc0:	f003 030f 	and.w	r3, r3, #15
 8011cc4:	2101      	movs	r1, #1
 8011cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8011cca:	6939      	ldr	r1, [r7, #16]
 8011ccc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011cd0:	4313      	orrs	r3, r2
 8011cd2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	699b      	ldr	r3, [r3, #24]
 8011cd8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8011ce0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	da03      	bge.n	8011cf0 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8011ce8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011cec:	61bb      	str	r3, [r7, #24]
 8011cee:	e001      	b.n	8011cf4 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8011cf0:	2300      	movs	r3, #0
 8011cf2:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8011cf4:	6878      	ldr	r0, [r7, #4]
 8011cf6:	f7ff fef9 	bl	8011aec <USB_GetHostSpeed>
 8011cfa:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8011cfc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011d00:	2b02      	cmp	r3, #2
 8011d02:	d106      	bne.n	8011d12 <USB_HC_Init+0x1d6>
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	2b02      	cmp	r3, #2
 8011d08:	d003      	beq.n	8011d12 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8011d0a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011d0e:	617b      	str	r3, [r7, #20]
 8011d10:	e001      	b.n	8011d16 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8011d12:	2300      	movs	r3, #0
 8011d14:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d16:	787b      	ldrb	r3, [r7, #1]
 8011d18:	059b      	lsls	r3, r3, #22
 8011d1a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8011d1e:	78bb      	ldrb	r3, [r7, #2]
 8011d20:	02db      	lsls	r3, r3, #11
 8011d22:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d26:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8011d28:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011d2c:	049b      	lsls	r3, r3, #18
 8011d2e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8011d32:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8011d34:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011d36:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8011d3a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8011d3c:	69bb      	ldr	r3, [r7, #24]
 8011d3e:	431a      	orrs	r2, r3
 8011d40:	697b      	ldr	r3, [r7, #20]
 8011d42:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d44:	78fa      	ldrb	r2, [r7, #3]
 8011d46:	0151      	lsls	r1, r2, #5
 8011d48:	693a      	ldr	r2, [r7, #16]
 8011d4a:	440a      	add	r2, r1
 8011d4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8011d50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d54:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8011d56:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011d5a:	2b03      	cmp	r3, #3
 8011d5c:	d003      	beq.n	8011d66 <USB_HC_Init+0x22a>
 8011d5e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011d62:	2b01      	cmp	r3, #1
 8011d64:	d10f      	bne.n	8011d86 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8011d66:	78fb      	ldrb	r3, [r7, #3]
 8011d68:	015a      	lsls	r2, r3, #5
 8011d6a:	693b      	ldr	r3, [r7, #16]
 8011d6c:	4413      	add	r3, r2
 8011d6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	78fa      	ldrb	r2, [r7, #3]
 8011d76:	0151      	lsls	r1, r2, #5
 8011d78:	693a      	ldr	r2, [r7, #16]
 8011d7a:	440a      	add	r2, r1
 8011d7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011d80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011d84:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8011d86:	7ffb      	ldrb	r3, [r7, #31]
}
 8011d88:	4618      	mov	r0, r3
 8011d8a:	3720      	adds	r7, #32
 8011d8c:	46bd      	mov	sp, r7
 8011d8e:	bd80      	pop	{r7, pc}
 8011d90:	40040000 	.word	0x40040000

08011d94 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8011d94:	b580      	push	{r7, lr}
 8011d96:	b08c      	sub	sp, #48	@ 0x30
 8011d98:	af02      	add	r7, sp, #8
 8011d9a:	60f8      	str	r0, [r7, #12]
 8011d9c:	60b9      	str	r1, [r7, #8]
 8011d9e:	4613      	mov	r3, r2
 8011da0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8011da6:	68bb      	ldr	r3, [r7, #8]
 8011da8:	785b      	ldrb	r3, [r3, #1]
 8011daa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8011dac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011db0:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	4a5d      	ldr	r2, [pc, #372]	@ (8011f2c <USB_HC_StartXfer+0x198>)
 8011db6:	4293      	cmp	r3, r2
 8011db8:	d12f      	bne.n	8011e1a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8011dba:	79fb      	ldrb	r3, [r7, #7]
 8011dbc:	2b01      	cmp	r3, #1
 8011dbe:	d11c      	bne.n	8011dfa <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8011dc0:	68bb      	ldr	r3, [r7, #8]
 8011dc2:	7c9b      	ldrb	r3, [r3, #18]
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d003      	beq.n	8011dd0 <USB_HC_StartXfer+0x3c>
 8011dc8:	68bb      	ldr	r3, [r7, #8]
 8011dca:	7c9b      	ldrb	r3, [r3, #18]
 8011dcc:	2b02      	cmp	r3, #2
 8011dce:	d124      	bne.n	8011e1a <USB_HC_StartXfer+0x86>
 8011dd0:	68bb      	ldr	r3, [r7, #8]
 8011dd2:	799b      	ldrb	r3, [r3, #6]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d120      	bne.n	8011e1a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8011dd8:	69fb      	ldr	r3, [r7, #28]
 8011dda:	015a      	lsls	r2, r3, #5
 8011ddc:	6a3b      	ldr	r3, [r7, #32]
 8011dde:	4413      	add	r3, r2
 8011de0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011de4:	68db      	ldr	r3, [r3, #12]
 8011de6:	69fa      	ldr	r2, [r7, #28]
 8011de8:	0151      	lsls	r1, r2, #5
 8011dea:	6a3a      	ldr	r2, [r7, #32]
 8011dec:	440a      	add	r2, r1
 8011dee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011df2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011df6:	60d3      	str	r3, [r2, #12]
 8011df8:	e00f      	b.n	8011e1a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8011dfa:	68bb      	ldr	r3, [r7, #8]
 8011dfc:	791b      	ldrb	r3, [r3, #4]
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d10b      	bne.n	8011e1a <USB_HC_StartXfer+0x86>
 8011e02:	68bb      	ldr	r3, [r7, #8]
 8011e04:	795b      	ldrb	r3, [r3, #5]
 8011e06:	2b01      	cmp	r3, #1
 8011e08:	d107      	bne.n	8011e1a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8011e0a:	68bb      	ldr	r3, [r7, #8]
 8011e0c:	785b      	ldrb	r3, [r3, #1]
 8011e0e:	4619      	mov	r1, r3
 8011e10:	68f8      	ldr	r0, [r7, #12]
 8011e12:	f000 fb6b 	bl	80124ec <USB_DoPing>
        return HAL_OK;
 8011e16:	2300      	movs	r3, #0
 8011e18:	e232      	b.n	8012280 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8011e1a:	68bb      	ldr	r3, [r7, #8]
 8011e1c:	799b      	ldrb	r3, [r3, #6]
 8011e1e:	2b01      	cmp	r3, #1
 8011e20:	d158      	bne.n	8011ed4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8011e22:	2301      	movs	r3, #1
 8011e24:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8011e26:	68bb      	ldr	r3, [r7, #8]
 8011e28:	78db      	ldrb	r3, [r3, #3]
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d007      	beq.n	8011e3e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011e2e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011e30:	68ba      	ldr	r2, [r7, #8]
 8011e32:	8a92      	ldrh	r2, [r2, #20]
 8011e34:	fb03 f202 	mul.w	r2, r3, r2
 8011e38:	68bb      	ldr	r3, [r7, #8]
 8011e3a:	61da      	str	r2, [r3, #28]
 8011e3c:	e07c      	b.n	8011f38 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8011e3e:	68bb      	ldr	r3, [r7, #8]
 8011e40:	7c9b      	ldrb	r3, [r3, #18]
 8011e42:	2b01      	cmp	r3, #1
 8011e44:	d130      	bne.n	8011ea8 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8011e46:	68bb      	ldr	r3, [r7, #8]
 8011e48:	6a1b      	ldr	r3, [r3, #32]
 8011e4a:	2bbc      	cmp	r3, #188	@ 0xbc
 8011e4c:	d918      	bls.n	8011e80 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8011e4e:	68bb      	ldr	r3, [r7, #8]
 8011e50:	8a9b      	ldrh	r3, [r3, #20]
 8011e52:	461a      	mov	r2, r3
 8011e54:	68bb      	ldr	r3, [r7, #8]
 8011e56:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8011e58:	68bb      	ldr	r3, [r7, #8]
 8011e5a:	69da      	ldr	r2, [r3, #28]
 8011e5c:	68bb      	ldr	r3, [r7, #8]
 8011e5e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8011e60:	68bb      	ldr	r3, [r7, #8]
 8011e62:	68db      	ldr	r3, [r3, #12]
 8011e64:	2b01      	cmp	r3, #1
 8011e66:	d003      	beq.n	8011e70 <USB_HC_StartXfer+0xdc>
 8011e68:	68bb      	ldr	r3, [r7, #8]
 8011e6a:	68db      	ldr	r3, [r3, #12]
 8011e6c:	2b02      	cmp	r3, #2
 8011e6e:	d103      	bne.n	8011e78 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8011e70:	68bb      	ldr	r3, [r7, #8]
 8011e72:	2202      	movs	r2, #2
 8011e74:	60da      	str	r2, [r3, #12]
 8011e76:	e05f      	b.n	8011f38 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8011e78:	68bb      	ldr	r3, [r7, #8]
 8011e7a:	2201      	movs	r2, #1
 8011e7c:	60da      	str	r2, [r3, #12]
 8011e7e:	e05b      	b.n	8011f38 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8011e80:	68bb      	ldr	r3, [r7, #8]
 8011e82:	6a1a      	ldr	r2, [r3, #32]
 8011e84:	68bb      	ldr	r3, [r7, #8]
 8011e86:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8011e88:	68bb      	ldr	r3, [r7, #8]
 8011e8a:	68db      	ldr	r3, [r3, #12]
 8011e8c:	2b01      	cmp	r3, #1
 8011e8e:	d007      	beq.n	8011ea0 <USB_HC_StartXfer+0x10c>
 8011e90:	68bb      	ldr	r3, [r7, #8]
 8011e92:	68db      	ldr	r3, [r3, #12]
 8011e94:	2b02      	cmp	r3, #2
 8011e96:	d003      	beq.n	8011ea0 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8011e98:	68bb      	ldr	r3, [r7, #8]
 8011e9a:	2204      	movs	r2, #4
 8011e9c:	60da      	str	r2, [r3, #12]
 8011e9e:	e04b      	b.n	8011f38 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8011ea0:	68bb      	ldr	r3, [r7, #8]
 8011ea2:	2203      	movs	r2, #3
 8011ea4:	60da      	str	r2, [r3, #12]
 8011ea6:	e047      	b.n	8011f38 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8011ea8:	79fb      	ldrb	r3, [r7, #7]
 8011eaa:	2b01      	cmp	r3, #1
 8011eac:	d10d      	bne.n	8011eca <USB_HC_StartXfer+0x136>
 8011eae:	68bb      	ldr	r3, [r7, #8]
 8011eb0:	6a1b      	ldr	r3, [r3, #32]
 8011eb2:	68ba      	ldr	r2, [r7, #8]
 8011eb4:	8a92      	ldrh	r2, [r2, #20]
 8011eb6:	4293      	cmp	r3, r2
 8011eb8:	d907      	bls.n	8011eca <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011eba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011ebc:	68ba      	ldr	r2, [r7, #8]
 8011ebe:	8a92      	ldrh	r2, [r2, #20]
 8011ec0:	fb03 f202 	mul.w	r2, r3, r2
 8011ec4:	68bb      	ldr	r3, [r7, #8]
 8011ec6:	61da      	str	r2, [r3, #28]
 8011ec8:	e036      	b.n	8011f38 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8011eca:	68bb      	ldr	r3, [r7, #8]
 8011ecc:	6a1a      	ldr	r2, [r3, #32]
 8011ece:	68bb      	ldr	r3, [r7, #8]
 8011ed0:	61da      	str	r2, [r3, #28]
 8011ed2:	e031      	b.n	8011f38 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8011ed4:	68bb      	ldr	r3, [r7, #8]
 8011ed6:	6a1b      	ldr	r3, [r3, #32]
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d018      	beq.n	8011f0e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8011edc:	68bb      	ldr	r3, [r7, #8]
 8011ede:	6a1b      	ldr	r3, [r3, #32]
 8011ee0:	68ba      	ldr	r2, [r7, #8]
 8011ee2:	8a92      	ldrh	r2, [r2, #20]
 8011ee4:	4413      	add	r3, r2
 8011ee6:	3b01      	subs	r3, #1
 8011ee8:	68ba      	ldr	r2, [r7, #8]
 8011eea:	8a92      	ldrh	r2, [r2, #20]
 8011eec:	fbb3 f3f2 	udiv	r3, r3, r2
 8011ef0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8011ef2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011ef4:	8b7b      	ldrh	r3, [r7, #26]
 8011ef6:	429a      	cmp	r2, r3
 8011ef8:	d90b      	bls.n	8011f12 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8011efa:	8b7b      	ldrh	r3, [r7, #26]
 8011efc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011efe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011f00:	68ba      	ldr	r2, [r7, #8]
 8011f02:	8a92      	ldrh	r2, [r2, #20]
 8011f04:	fb03 f202 	mul.w	r2, r3, r2
 8011f08:	68bb      	ldr	r3, [r7, #8]
 8011f0a:	61da      	str	r2, [r3, #28]
 8011f0c:	e001      	b.n	8011f12 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8011f0e:	2301      	movs	r3, #1
 8011f10:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8011f12:	68bb      	ldr	r3, [r7, #8]
 8011f14:	78db      	ldrb	r3, [r3, #3]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d00a      	beq.n	8011f30 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011f1a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011f1c:	68ba      	ldr	r2, [r7, #8]
 8011f1e:	8a92      	ldrh	r2, [r2, #20]
 8011f20:	fb03 f202 	mul.w	r2, r3, r2
 8011f24:	68bb      	ldr	r3, [r7, #8]
 8011f26:	61da      	str	r2, [r3, #28]
 8011f28:	e006      	b.n	8011f38 <USB_HC_StartXfer+0x1a4>
 8011f2a:	bf00      	nop
 8011f2c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8011f30:	68bb      	ldr	r3, [r7, #8]
 8011f32:	6a1a      	ldr	r2, [r3, #32]
 8011f34:	68bb      	ldr	r3, [r7, #8]
 8011f36:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f38:	68bb      	ldr	r3, [r7, #8]
 8011f3a:	69db      	ldr	r3, [r3, #28]
 8011f3c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011f40:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011f42:	04d9      	lsls	r1, r3, #19
 8011f44:	4ba3      	ldr	r3, [pc, #652]	@ (80121d4 <USB_HC_StartXfer+0x440>)
 8011f46:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f48:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8011f4a:	68bb      	ldr	r3, [r7, #8]
 8011f4c:	7d9b      	ldrb	r3, [r3, #22]
 8011f4e:	075b      	lsls	r3, r3, #29
 8011f50:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f54:	69f9      	ldr	r1, [r7, #28]
 8011f56:	0148      	lsls	r0, r1, #5
 8011f58:	6a39      	ldr	r1, [r7, #32]
 8011f5a:	4401      	add	r1, r0
 8011f5c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011f60:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f62:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8011f64:	79fb      	ldrb	r3, [r7, #7]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d009      	beq.n	8011f7e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8011f6a:	68bb      	ldr	r3, [r7, #8]
 8011f6c:	6999      	ldr	r1, [r3, #24]
 8011f6e:	69fb      	ldr	r3, [r7, #28]
 8011f70:	015a      	lsls	r2, r3, #5
 8011f72:	6a3b      	ldr	r3, [r7, #32]
 8011f74:	4413      	add	r3, r2
 8011f76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f7a:	460a      	mov	r2, r1
 8011f7c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8011f7e:	6a3b      	ldr	r3, [r7, #32]
 8011f80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011f84:	689b      	ldr	r3, [r3, #8]
 8011f86:	f003 0301 	and.w	r3, r3, #1
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	bf0c      	ite	eq
 8011f8e:	2301      	moveq	r3, #1
 8011f90:	2300      	movne	r3, #0
 8011f92:	b2db      	uxtb	r3, r3
 8011f94:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8011f96:	69fb      	ldr	r3, [r7, #28]
 8011f98:	015a      	lsls	r2, r3, #5
 8011f9a:	6a3b      	ldr	r3, [r7, #32]
 8011f9c:	4413      	add	r3, r2
 8011f9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	69fa      	ldr	r2, [r7, #28]
 8011fa6:	0151      	lsls	r1, r2, #5
 8011fa8:	6a3a      	ldr	r2, [r7, #32]
 8011faa:	440a      	add	r2, r1
 8011fac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011fb0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011fb4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8011fb6:	69fb      	ldr	r3, [r7, #28]
 8011fb8:	015a      	lsls	r2, r3, #5
 8011fba:	6a3b      	ldr	r3, [r7, #32]
 8011fbc:	4413      	add	r3, r2
 8011fbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011fc2:	681a      	ldr	r2, [r3, #0]
 8011fc4:	7e7b      	ldrb	r3, [r7, #25]
 8011fc6:	075b      	lsls	r3, r3, #29
 8011fc8:	69f9      	ldr	r1, [r7, #28]
 8011fca:	0148      	lsls	r0, r1, #5
 8011fcc:	6a39      	ldr	r1, [r7, #32]
 8011fce:	4401      	add	r1, r0
 8011fd0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8011fd4:	4313      	orrs	r3, r2
 8011fd6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8011fd8:	68bb      	ldr	r3, [r7, #8]
 8011fda:	799b      	ldrb	r3, [r3, #6]
 8011fdc:	2b01      	cmp	r3, #1
 8011fde:	f040 80c3 	bne.w	8012168 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011fe2:	68bb      	ldr	r3, [r7, #8]
 8011fe4:	7c5b      	ldrb	r3, [r3, #17]
 8011fe6:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011fe8:	68ba      	ldr	r2, [r7, #8]
 8011fea:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011fec:	4313      	orrs	r3, r2
 8011fee:	69fa      	ldr	r2, [r7, #28]
 8011ff0:	0151      	lsls	r1, r2, #5
 8011ff2:	6a3a      	ldr	r2, [r7, #32]
 8011ff4:	440a      	add	r2, r1
 8011ff6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011ffa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011ffe:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8012000:	69fb      	ldr	r3, [r7, #28]
 8012002:	015a      	lsls	r2, r3, #5
 8012004:	6a3b      	ldr	r3, [r7, #32]
 8012006:	4413      	add	r3, r2
 8012008:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801200c:	68db      	ldr	r3, [r3, #12]
 801200e:	69fa      	ldr	r2, [r7, #28]
 8012010:	0151      	lsls	r1, r2, #5
 8012012:	6a3a      	ldr	r2, [r7, #32]
 8012014:	440a      	add	r2, r1
 8012016:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801201a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 801201e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8012020:	68bb      	ldr	r3, [r7, #8]
 8012022:	79db      	ldrb	r3, [r3, #7]
 8012024:	2b01      	cmp	r3, #1
 8012026:	d123      	bne.n	8012070 <USB_HC_StartXfer+0x2dc>
 8012028:	68bb      	ldr	r3, [r7, #8]
 801202a:	78db      	ldrb	r3, [r3, #3]
 801202c:	2b00      	cmp	r3, #0
 801202e:	d11f      	bne.n	8012070 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8012030:	69fb      	ldr	r3, [r7, #28]
 8012032:	015a      	lsls	r2, r3, #5
 8012034:	6a3b      	ldr	r3, [r7, #32]
 8012036:	4413      	add	r3, r2
 8012038:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801203c:	685b      	ldr	r3, [r3, #4]
 801203e:	69fa      	ldr	r2, [r7, #28]
 8012040:	0151      	lsls	r1, r2, #5
 8012042:	6a3a      	ldr	r2, [r7, #32]
 8012044:	440a      	add	r2, r1
 8012046:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801204a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801204e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8012050:	69fb      	ldr	r3, [r7, #28]
 8012052:	015a      	lsls	r2, r3, #5
 8012054:	6a3b      	ldr	r3, [r7, #32]
 8012056:	4413      	add	r3, r2
 8012058:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801205c:	68db      	ldr	r3, [r3, #12]
 801205e:	69fa      	ldr	r2, [r7, #28]
 8012060:	0151      	lsls	r1, r2, #5
 8012062:	6a3a      	ldr	r2, [r7, #32]
 8012064:	440a      	add	r2, r1
 8012066:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801206a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801206e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8012070:	68bb      	ldr	r3, [r7, #8]
 8012072:	7c9b      	ldrb	r3, [r3, #18]
 8012074:	2b01      	cmp	r3, #1
 8012076:	d003      	beq.n	8012080 <USB_HC_StartXfer+0x2ec>
 8012078:	68bb      	ldr	r3, [r7, #8]
 801207a:	7c9b      	ldrb	r3, [r3, #18]
 801207c:	2b03      	cmp	r3, #3
 801207e:	d117      	bne.n	80120b0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8012080:	68bb      	ldr	r3, [r7, #8]
 8012082:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8012084:	2b01      	cmp	r3, #1
 8012086:	d113      	bne.n	80120b0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8012088:	68bb      	ldr	r3, [r7, #8]
 801208a:	78db      	ldrb	r3, [r3, #3]
 801208c:	2b01      	cmp	r3, #1
 801208e:	d10f      	bne.n	80120b0 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8012090:	69fb      	ldr	r3, [r7, #28]
 8012092:	015a      	lsls	r2, r3, #5
 8012094:	6a3b      	ldr	r3, [r7, #32]
 8012096:	4413      	add	r3, r2
 8012098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801209c:	685b      	ldr	r3, [r3, #4]
 801209e:	69fa      	ldr	r2, [r7, #28]
 80120a0:	0151      	lsls	r1, r2, #5
 80120a2:	6a3a      	ldr	r2, [r7, #32]
 80120a4:	440a      	add	r2, r1
 80120a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80120aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80120ae:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80120b0:	68bb      	ldr	r3, [r7, #8]
 80120b2:	7c9b      	ldrb	r3, [r3, #18]
 80120b4:	2b01      	cmp	r3, #1
 80120b6:	d162      	bne.n	801217e <USB_HC_StartXfer+0x3ea>
 80120b8:	68bb      	ldr	r3, [r7, #8]
 80120ba:	78db      	ldrb	r3, [r3, #3]
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d15e      	bne.n	801217e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80120c0:	68bb      	ldr	r3, [r7, #8]
 80120c2:	68db      	ldr	r3, [r3, #12]
 80120c4:	3b01      	subs	r3, #1
 80120c6:	2b03      	cmp	r3, #3
 80120c8:	d858      	bhi.n	801217c <USB_HC_StartXfer+0x3e8>
 80120ca:	a201      	add	r2, pc, #4	@ (adr r2, 80120d0 <USB_HC_StartXfer+0x33c>)
 80120cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120d0:	080120e1 	.word	0x080120e1
 80120d4:	08012103 	.word	0x08012103
 80120d8:	08012125 	.word	0x08012125
 80120dc:	08012147 	.word	0x08012147
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80120e0:	69fb      	ldr	r3, [r7, #28]
 80120e2:	015a      	lsls	r2, r3, #5
 80120e4:	6a3b      	ldr	r3, [r7, #32]
 80120e6:	4413      	add	r3, r2
 80120e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120ec:	685b      	ldr	r3, [r3, #4]
 80120ee:	69fa      	ldr	r2, [r7, #28]
 80120f0:	0151      	lsls	r1, r2, #5
 80120f2:	6a3a      	ldr	r2, [r7, #32]
 80120f4:	440a      	add	r2, r1
 80120f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80120fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80120fe:	6053      	str	r3, [r2, #4]
          break;
 8012100:	e03d      	b.n	801217e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8012102:	69fb      	ldr	r3, [r7, #28]
 8012104:	015a      	lsls	r2, r3, #5
 8012106:	6a3b      	ldr	r3, [r7, #32]
 8012108:	4413      	add	r3, r2
 801210a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801210e:	685b      	ldr	r3, [r3, #4]
 8012110:	69fa      	ldr	r2, [r7, #28]
 8012112:	0151      	lsls	r1, r2, #5
 8012114:	6a3a      	ldr	r2, [r7, #32]
 8012116:	440a      	add	r2, r1
 8012118:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801211c:	f043 030e 	orr.w	r3, r3, #14
 8012120:	6053      	str	r3, [r2, #4]
          break;
 8012122:	e02c      	b.n	801217e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8012124:	69fb      	ldr	r3, [r7, #28]
 8012126:	015a      	lsls	r2, r3, #5
 8012128:	6a3b      	ldr	r3, [r7, #32]
 801212a:	4413      	add	r3, r2
 801212c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012130:	685b      	ldr	r3, [r3, #4]
 8012132:	69fa      	ldr	r2, [r7, #28]
 8012134:	0151      	lsls	r1, r2, #5
 8012136:	6a3a      	ldr	r2, [r7, #32]
 8012138:	440a      	add	r2, r1
 801213a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801213e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012142:	6053      	str	r3, [r2, #4]
          break;
 8012144:	e01b      	b.n	801217e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8012146:	69fb      	ldr	r3, [r7, #28]
 8012148:	015a      	lsls	r2, r3, #5
 801214a:	6a3b      	ldr	r3, [r7, #32]
 801214c:	4413      	add	r3, r2
 801214e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012152:	685b      	ldr	r3, [r3, #4]
 8012154:	69fa      	ldr	r2, [r7, #28]
 8012156:	0151      	lsls	r1, r2, #5
 8012158:	6a3a      	ldr	r2, [r7, #32]
 801215a:	440a      	add	r2, r1
 801215c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012160:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012164:	6053      	str	r3, [r2, #4]
          break;
 8012166:	e00a      	b.n	801217e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8012168:	69fb      	ldr	r3, [r7, #28]
 801216a:	015a      	lsls	r2, r3, #5
 801216c:	6a3b      	ldr	r3, [r7, #32]
 801216e:	4413      	add	r3, r2
 8012170:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012174:	461a      	mov	r2, r3
 8012176:	2300      	movs	r3, #0
 8012178:	6053      	str	r3, [r2, #4]
 801217a:	e000      	b.n	801217e <USB_HC_StartXfer+0x3ea>
          break;
 801217c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 801217e:	69fb      	ldr	r3, [r7, #28]
 8012180:	015a      	lsls	r2, r3, #5
 8012182:	6a3b      	ldr	r3, [r7, #32]
 8012184:	4413      	add	r3, r2
 8012186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 801218e:	693b      	ldr	r3, [r7, #16]
 8012190:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012194:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8012196:	68bb      	ldr	r3, [r7, #8]
 8012198:	78db      	ldrb	r3, [r3, #3]
 801219a:	2b00      	cmp	r3, #0
 801219c:	d004      	beq.n	80121a8 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 801219e:	693b      	ldr	r3, [r7, #16]
 80121a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80121a4:	613b      	str	r3, [r7, #16]
 80121a6:	e003      	b.n	80121b0 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80121a8:	693b      	ldr	r3, [r7, #16]
 80121aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80121ae:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80121b0:	693b      	ldr	r3, [r7, #16]
 80121b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80121b6:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80121b8:	69fb      	ldr	r3, [r7, #28]
 80121ba:	015a      	lsls	r2, r3, #5
 80121bc:	6a3b      	ldr	r3, [r7, #32]
 80121be:	4413      	add	r3, r2
 80121c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80121c4:	461a      	mov	r2, r3
 80121c6:	693b      	ldr	r3, [r7, #16]
 80121c8:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80121ca:	79fb      	ldrb	r3, [r7, #7]
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d003      	beq.n	80121d8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80121d0:	2300      	movs	r3, #0
 80121d2:	e055      	b.n	8012280 <USB_HC_StartXfer+0x4ec>
 80121d4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80121d8:	68bb      	ldr	r3, [r7, #8]
 80121da:	78db      	ldrb	r3, [r3, #3]
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d14e      	bne.n	801227e <USB_HC_StartXfer+0x4ea>
 80121e0:	68bb      	ldr	r3, [r7, #8]
 80121e2:	6a1b      	ldr	r3, [r3, #32]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d04a      	beq.n	801227e <USB_HC_StartXfer+0x4ea>
 80121e8:	68bb      	ldr	r3, [r7, #8]
 80121ea:	79db      	ldrb	r3, [r3, #7]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d146      	bne.n	801227e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80121f0:	68bb      	ldr	r3, [r7, #8]
 80121f2:	7c9b      	ldrb	r3, [r3, #18]
 80121f4:	2b03      	cmp	r3, #3
 80121f6:	d831      	bhi.n	801225c <USB_HC_StartXfer+0x4c8>
 80121f8:	a201      	add	r2, pc, #4	@ (adr r2, 8012200 <USB_HC_StartXfer+0x46c>)
 80121fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121fe:	bf00      	nop
 8012200:	08012211 	.word	0x08012211
 8012204:	08012235 	.word	0x08012235
 8012208:	08012211 	.word	0x08012211
 801220c:	08012235 	.word	0x08012235
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012210:	68bb      	ldr	r3, [r7, #8]
 8012212:	6a1b      	ldr	r3, [r3, #32]
 8012214:	3303      	adds	r3, #3
 8012216:	089b      	lsrs	r3, r3, #2
 8012218:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 801221a:	8afa      	ldrh	r2, [r7, #22]
 801221c:	68fb      	ldr	r3, [r7, #12]
 801221e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012220:	b29b      	uxth	r3, r3
 8012222:	429a      	cmp	r2, r3
 8012224:	d91c      	bls.n	8012260 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	699b      	ldr	r3, [r3, #24]
 801222a:	f043 0220 	orr.w	r2, r3, #32
 801222e:	68fb      	ldr	r3, [r7, #12]
 8012230:	619a      	str	r2, [r3, #24]
        }
        break;
 8012232:	e015      	b.n	8012260 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012234:	68bb      	ldr	r3, [r7, #8]
 8012236:	6a1b      	ldr	r3, [r3, #32]
 8012238:	3303      	adds	r3, #3
 801223a:	089b      	lsrs	r3, r3, #2
 801223c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 801223e:	8afa      	ldrh	r2, [r7, #22]
 8012240:	6a3b      	ldr	r3, [r7, #32]
 8012242:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012246:	691b      	ldr	r3, [r3, #16]
 8012248:	b29b      	uxth	r3, r3
 801224a:	429a      	cmp	r2, r3
 801224c:	d90a      	bls.n	8012264 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	699b      	ldr	r3, [r3, #24]
 8012252:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	619a      	str	r2, [r3, #24]
        }
        break;
 801225a:	e003      	b.n	8012264 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 801225c:	bf00      	nop
 801225e:	e002      	b.n	8012266 <USB_HC_StartXfer+0x4d2>
        break;
 8012260:	bf00      	nop
 8012262:	e000      	b.n	8012266 <USB_HC_StartXfer+0x4d2>
        break;
 8012264:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8012266:	68bb      	ldr	r3, [r7, #8]
 8012268:	6999      	ldr	r1, [r3, #24]
 801226a:	68bb      	ldr	r3, [r7, #8]
 801226c:	785a      	ldrb	r2, [r3, #1]
 801226e:	68bb      	ldr	r3, [r7, #8]
 8012270:	6a1b      	ldr	r3, [r3, #32]
 8012272:	b29b      	uxth	r3, r3
 8012274:	2000      	movs	r0, #0
 8012276:	9000      	str	r0, [sp, #0]
 8012278:	68f8      	ldr	r0, [r7, #12]
 801227a:	f7ff f9cf 	bl	801161c <USB_WritePacket>
  }

  return HAL_OK;
 801227e:	2300      	movs	r3, #0
}
 8012280:	4618      	mov	r0, r3
 8012282:	3728      	adds	r7, #40	@ 0x28
 8012284:	46bd      	mov	sp, r7
 8012286:	bd80      	pop	{r7, pc}

08012288 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8012288:	b480      	push	{r7}
 801228a:	b085      	sub	sp, #20
 801228c:	af00      	add	r7, sp, #0
 801228e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801229a:	695b      	ldr	r3, [r3, #20]
 801229c:	b29b      	uxth	r3, r3
}
 801229e:	4618      	mov	r0, r3
 80122a0:	3714      	adds	r7, #20
 80122a2:	46bd      	mov	sp, r7
 80122a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122a8:	4770      	bx	lr

080122aa <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80122aa:	b480      	push	{r7}
 80122ac:	b089      	sub	sp, #36	@ 0x24
 80122ae:	af00      	add	r7, sp, #0
 80122b0:	6078      	str	r0, [r7, #4]
 80122b2:	460b      	mov	r3, r1
 80122b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80122ba:	78fb      	ldrb	r3, [r7, #3]
 80122bc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80122be:	2300      	movs	r3, #0
 80122c0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80122c2:	69bb      	ldr	r3, [r7, #24]
 80122c4:	015a      	lsls	r2, r3, #5
 80122c6:	69fb      	ldr	r3, [r7, #28]
 80122c8:	4413      	add	r3, r2
 80122ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122ce:	681b      	ldr	r3, [r3, #0]
 80122d0:	0c9b      	lsrs	r3, r3, #18
 80122d2:	f003 0303 	and.w	r3, r3, #3
 80122d6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80122d8:	69bb      	ldr	r3, [r7, #24]
 80122da:	015a      	lsls	r2, r3, #5
 80122dc:	69fb      	ldr	r3, [r7, #28]
 80122de:	4413      	add	r3, r2
 80122e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122e4:	681b      	ldr	r3, [r3, #0]
 80122e6:	0fdb      	lsrs	r3, r3, #31
 80122e8:	f003 0301 	and.w	r3, r3, #1
 80122ec:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80122ee:	69bb      	ldr	r3, [r7, #24]
 80122f0:	015a      	lsls	r2, r3, #5
 80122f2:	69fb      	ldr	r3, [r7, #28]
 80122f4:	4413      	add	r3, r2
 80122f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122fa:	685b      	ldr	r3, [r3, #4]
 80122fc:	0fdb      	lsrs	r3, r3, #31
 80122fe:	f003 0301 	and.w	r3, r3, #1
 8012302:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	689b      	ldr	r3, [r3, #8]
 8012308:	f003 0320 	and.w	r3, r3, #32
 801230c:	2b20      	cmp	r3, #32
 801230e:	d10d      	bne.n	801232c <USB_HC_Halt+0x82>
 8012310:	68fb      	ldr	r3, [r7, #12]
 8012312:	2b00      	cmp	r3, #0
 8012314:	d10a      	bne.n	801232c <USB_HC_Halt+0x82>
 8012316:	693b      	ldr	r3, [r7, #16]
 8012318:	2b00      	cmp	r3, #0
 801231a:	d005      	beq.n	8012328 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 801231c:	697b      	ldr	r3, [r7, #20]
 801231e:	2b01      	cmp	r3, #1
 8012320:	d002      	beq.n	8012328 <USB_HC_Halt+0x7e>
 8012322:	697b      	ldr	r3, [r7, #20]
 8012324:	2b03      	cmp	r3, #3
 8012326:	d101      	bne.n	801232c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8012328:	2300      	movs	r3, #0
 801232a:	e0d8      	b.n	80124de <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 801232c:	697b      	ldr	r3, [r7, #20]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d002      	beq.n	8012338 <USB_HC_Halt+0x8e>
 8012332:	697b      	ldr	r3, [r7, #20]
 8012334:	2b02      	cmp	r3, #2
 8012336:	d173      	bne.n	8012420 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012338:	69bb      	ldr	r3, [r7, #24]
 801233a:	015a      	lsls	r2, r3, #5
 801233c:	69fb      	ldr	r3, [r7, #28]
 801233e:	4413      	add	r3, r2
 8012340:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	69ba      	ldr	r2, [r7, #24]
 8012348:	0151      	lsls	r1, r2, #5
 801234a:	69fa      	ldr	r2, [r7, #28]
 801234c:	440a      	add	r2, r1
 801234e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012352:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012356:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	689b      	ldr	r3, [r3, #8]
 801235c:	f003 0320 	and.w	r3, r3, #32
 8012360:	2b00      	cmp	r3, #0
 8012362:	d14a      	bne.n	80123fa <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012368:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801236c:	2b00      	cmp	r3, #0
 801236e:	d133      	bne.n	80123d8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012370:	69bb      	ldr	r3, [r7, #24]
 8012372:	015a      	lsls	r2, r3, #5
 8012374:	69fb      	ldr	r3, [r7, #28]
 8012376:	4413      	add	r3, r2
 8012378:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801237c:	681b      	ldr	r3, [r3, #0]
 801237e:	69ba      	ldr	r2, [r7, #24]
 8012380:	0151      	lsls	r1, r2, #5
 8012382:	69fa      	ldr	r2, [r7, #28]
 8012384:	440a      	add	r2, r1
 8012386:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801238a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801238e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012390:	69bb      	ldr	r3, [r7, #24]
 8012392:	015a      	lsls	r2, r3, #5
 8012394:	69fb      	ldr	r3, [r7, #28]
 8012396:	4413      	add	r3, r2
 8012398:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	69ba      	ldr	r2, [r7, #24]
 80123a0:	0151      	lsls	r1, r2, #5
 80123a2:	69fa      	ldr	r2, [r7, #28]
 80123a4:	440a      	add	r2, r1
 80123a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80123aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80123ae:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80123b0:	68bb      	ldr	r3, [r7, #8]
 80123b2:	3301      	adds	r3, #1
 80123b4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80123b6:	68bb      	ldr	r3, [r7, #8]
 80123b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80123bc:	d82e      	bhi.n	801241c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80123be:	69bb      	ldr	r3, [r7, #24]
 80123c0:	015a      	lsls	r2, r3, #5
 80123c2:	69fb      	ldr	r3, [r7, #28]
 80123c4:	4413      	add	r3, r2
 80123c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80123d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80123d4:	d0ec      	beq.n	80123b0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80123d6:	e081      	b.n	80124dc <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80123d8:	69bb      	ldr	r3, [r7, #24]
 80123da:	015a      	lsls	r2, r3, #5
 80123dc:	69fb      	ldr	r3, [r7, #28]
 80123de:	4413      	add	r3, r2
 80123e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123e4:	681b      	ldr	r3, [r3, #0]
 80123e6:	69ba      	ldr	r2, [r7, #24]
 80123e8:	0151      	lsls	r1, r2, #5
 80123ea:	69fa      	ldr	r2, [r7, #28]
 80123ec:	440a      	add	r2, r1
 80123ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80123f2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80123f6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80123f8:	e070      	b.n	80124dc <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80123fa:	69bb      	ldr	r3, [r7, #24]
 80123fc:	015a      	lsls	r2, r3, #5
 80123fe:	69fb      	ldr	r3, [r7, #28]
 8012400:	4413      	add	r3, r2
 8012402:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	69ba      	ldr	r2, [r7, #24]
 801240a:	0151      	lsls	r1, r2, #5
 801240c:	69fa      	ldr	r2, [r7, #28]
 801240e:	440a      	add	r2, r1
 8012410:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012414:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012418:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801241a:	e05f      	b.n	80124dc <USB_HC_Halt+0x232>
            break;
 801241c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801241e:	e05d      	b.n	80124dc <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012420:	69bb      	ldr	r3, [r7, #24]
 8012422:	015a      	lsls	r2, r3, #5
 8012424:	69fb      	ldr	r3, [r7, #28]
 8012426:	4413      	add	r3, r2
 8012428:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	69ba      	ldr	r2, [r7, #24]
 8012430:	0151      	lsls	r1, r2, #5
 8012432:	69fa      	ldr	r2, [r7, #28]
 8012434:	440a      	add	r2, r1
 8012436:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801243a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801243e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8012440:	69fb      	ldr	r3, [r7, #28]
 8012442:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012446:	691b      	ldr	r3, [r3, #16]
 8012448:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801244c:	2b00      	cmp	r3, #0
 801244e:	d133      	bne.n	80124b8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012450:	69bb      	ldr	r3, [r7, #24]
 8012452:	015a      	lsls	r2, r3, #5
 8012454:	69fb      	ldr	r3, [r7, #28]
 8012456:	4413      	add	r3, r2
 8012458:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	69ba      	ldr	r2, [r7, #24]
 8012460:	0151      	lsls	r1, r2, #5
 8012462:	69fa      	ldr	r2, [r7, #28]
 8012464:	440a      	add	r2, r1
 8012466:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801246a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801246e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012470:	69bb      	ldr	r3, [r7, #24]
 8012472:	015a      	lsls	r2, r3, #5
 8012474:	69fb      	ldr	r3, [r7, #28]
 8012476:	4413      	add	r3, r2
 8012478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801247c:	681b      	ldr	r3, [r3, #0]
 801247e:	69ba      	ldr	r2, [r7, #24]
 8012480:	0151      	lsls	r1, r2, #5
 8012482:	69fa      	ldr	r2, [r7, #28]
 8012484:	440a      	add	r2, r1
 8012486:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801248a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801248e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8012490:	68bb      	ldr	r3, [r7, #8]
 8012492:	3301      	adds	r3, #1
 8012494:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8012496:	68bb      	ldr	r3, [r7, #8]
 8012498:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801249c:	d81d      	bhi.n	80124da <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 801249e:	69bb      	ldr	r3, [r7, #24]
 80124a0:	015a      	lsls	r2, r3, #5
 80124a2:	69fb      	ldr	r3, [r7, #28]
 80124a4:	4413      	add	r3, r2
 80124a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80124b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80124b4:	d0ec      	beq.n	8012490 <USB_HC_Halt+0x1e6>
 80124b6:	e011      	b.n	80124dc <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80124b8:	69bb      	ldr	r3, [r7, #24]
 80124ba:	015a      	lsls	r2, r3, #5
 80124bc:	69fb      	ldr	r3, [r7, #28]
 80124be:	4413      	add	r3, r2
 80124c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	69ba      	ldr	r2, [r7, #24]
 80124c8:	0151      	lsls	r1, r2, #5
 80124ca:	69fa      	ldr	r2, [r7, #28]
 80124cc:	440a      	add	r2, r1
 80124ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80124d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80124d6:	6013      	str	r3, [r2, #0]
 80124d8:	e000      	b.n	80124dc <USB_HC_Halt+0x232>
          break;
 80124da:	bf00      	nop
    }
  }

  return HAL_OK;
 80124dc:	2300      	movs	r3, #0
}
 80124de:	4618      	mov	r0, r3
 80124e0:	3724      	adds	r7, #36	@ 0x24
 80124e2:	46bd      	mov	sp, r7
 80124e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124e8:	4770      	bx	lr
	...

080124ec <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80124ec:	b480      	push	{r7}
 80124ee:	b087      	sub	sp, #28
 80124f0:	af00      	add	r7, sp, #0
 80124f2:	6078      	str	r0, [r7, #4]
 80124f4:	460b      	mov	r3, r1
 80124f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80124fc:	78fb      	ldrb	r3, [r7, #3]
 80124fe:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8012500:	2301      	movs	r3, #1
 8012502:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	04da      	lsls	r2, r3, #19
 8012508:	4b15      	ldr	r3, [pc, #84]	@ (8012560 <USB_DoPing+0x74>)
 801250a:	4013      	ands	r3, r2
 801250c:	693a      	ldr	r2, [r7, #16]
 801250e:	0151      	lsls	r1, r2, #5
 8012510:	697a      	ldr	r2, [r7, #20]
 8012512:	440a      	add	r2, r1
 8012514:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012518:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801251c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 801251e:	693b      	ldr	r3, [r7, #16]
 8012520:	015a      	lsls	r2, r3, #5
 8012522:	697b      	ldr	r3, [r7, #20]
 8012524:	4413      	add	r3, r2
 8012526:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 801252e:	68bb      	ldr	r3, [r7, #8]
 8012530:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012534:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8012536:	68bb      	ldr	r3, [r7, #8]
 8012538:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801253c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 801253e:	693b      	ldr	r3, [r7, #16]
 8012540:	015a      	lsls	r2, r3, #5
 8012542:	697b      	ldr	r3, [r7, #20]
 8012544:	4413      	add	r3, r2
 8012546:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801254a:	461a      	mov	r2, r3
 801254c:	68bb      	ldr	r3, [r7, #8]
 801254e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8012550:	2300      	movs	r3, #0
}
 8012552:	4618      	mov	r0, r3
 8012554:	371c      	adds	r7, #28
 8012556:	46bd      	mov	sp, r7
 8012558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801255c:	4770      	bx	lr
 801255e:	bf00      	nop
 8012560:	1ff80000 	.word	0x1ff80000

08012564 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8012564:	b580      	push	{r7, lr}
 8012566:	b088      	sub	sp, #32
 8012568:	af00      	add	r7, sp, #0
 801256a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 801256c:	2300      	movs	r3, #0
 801256e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8012574:	2300      	movs	r3, #0
 8012576:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8012578:	6878      	ldr	r0, [r7, #4]
 801257a:	f7fe ff92 	bl	80114a2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801257e:	2110      	movs	r1, #16
 8012580:	6878      	ldr	r0, [r7, #4]
 8012582:	f7fe ffeb 	bl	801155c <USB_FlushTxFifo>
 8012586:	4603      	mov	r3, r0
 8012588:	2b00      	cmp	r3, #0
 801258a:	d001      	beq.n	8012590 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 801258c:	2301      	movs	r3, #1
 801258e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012590:	6878      	ldr	r0, [r7, #4]
 8012592:	f7ff f815 	bl	80115c0 <USB_FlushRxFifo>
 8012596:	4603      	mov	r3, r0
 8012598:	2b00      	cmp	r3, #0
 801259a:	d001      	beq.n	80125a0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 801259c:	2301      	movs	r3, #1
 801259e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80125a0:	2300      	movs	r3, #0
 80125a2:	61bb      	str	r3, [r7, #24]
 80125a4:	e01f      	b.n	80125e6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80125a6:	69bb      	ldr	r3, [r7, #24]
 80125a8:	015a      	lsls	r2, r3, #5
 80125aa:	697b      	ldr	r3, [r7, #20]
 80125ac:	4413      	add	r3, r2
 80125ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80125b6:	693b      	ldr	r3, [r7, #16]
 80125b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80125bc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80125be:	693b      	ldr	r3, [r7, #16]
 80125c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80125c4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80125c6:	693b      	ldr	r3, [r7, #16]
 80125c8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80125cc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80125ce:	69bb      	ldr	r3, [r7, #24]
 80125d0:	015a      	lsls	r2, r3, #5
 80125d2:	697b      	ldr	r3, [r7, #20]
 80125d4:	4413      	add	r3, r2
 80125d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125da:	461a      	mov	r2, r3
 80125dc:	693b      	ldr	r3, [r7, #16]
 80125de:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80125e0:	69bb      	ldr	r3, [r7, #24]
 80125e2:	3301      	adds	r3, #1
 80125e4:	61bb      	str	r3, [r7, #24]
 80125e6:	69bb      	ldr	r3, [r7, #24]
 80125e8:	2b0f      	cmp	r3, #15
 80125ea:	d9dc      	bls.n	80125a6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80125ec:	2300      	movs	r3, #0
 80125ee:	61bb      	str	r3, [r7, #24]
 80125f0:	e034      	b.n	801265c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80125f2:	69bb      	ldr	r3, [r7, #24]
 80125f4:	015a      	lsls	r2, r3, #5
 80125f6:	697b      	ldr	r3, [r7, #20]
 80125f8:	4413      	add	r3, r2
 80125fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8012602:	693b      	ldr	r3, [r7, #16]
 8012604:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012608:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 801260a:	693b      	ldr	r3, [r7, #16]
 801260c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012610:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8012612:	693b      	ldr	r3, [r7, #16]
 8012614:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012618:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 801261a:	69bb      	ldr	r3, [r7, #24]
 801261c:	015a      	lsls	r2, r3, #5
 801261e:	697b      	ldr	r3, [r7, #20]
 8012620:	4413      	add	r3, r2
 8012622:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012626:	461a      	mov	r2, r3
 8012628:	693b      	ldr	r3, [r7, #16]
 801262a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	3301      	adds	r3, #1
 8012630:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012638:	d80c      	bhi.n	8012654 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 801263a:	69bb      	ldr	r3, [r7, #24]
 801263c:	015a      	lsls	r2, r3, #5
 801263e:	697b      	ldr	r3, [r7, #20]
 8012640:	4413      	add	r3, r2
 8012642:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012646:	681b      	ldr	r3, [r3, #0]
 8012648:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801264c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012650:	d0ec      	beq.n	801262c <USB_StopHost+0xc8>
 8012652:	e000      	b.n	8012656 <USB_StopHost+0xf2>
        break;
 8012654:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8012656:	69bb      	ldr	r3, [r7, #24]
 8012658:	3301      	adds	r3, #1
 801265a:	61bb      	str	r3, [r7, #24]
 801265c:	69bb      	ldr	r3, [r7, #24]
 801265e:	2b0f      	cmp	r3, #15
 8012660:	d9c7      	bls.n	80125f2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8012662:	697b      	ldr	r3, [r7, #20]
 8012664:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012668:	461a      	mov	r2, r3
 801266a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801266e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012676:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8012678:	6878      	ldr	r0, [r7, #4]
 801267a:	f7fe ff01 	bl	8011480 <USB_EnableGlobalInt>

  return ret;
 801267e:	7ffb      	ldrb	r3, [r7, #31]
}
 8012680:	4618      	mov	r0, r3
 8012682:	3720      	adds	r7, #32
 8012684:	46bd      	mov	sp, r7
 8012686:	bd80      	pop	{r7, pc}

08012688 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8012688:	b580      	push	{r7, lr}
 801268a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 801268c:	4904      	ldr	r1, [pc, #16]	@ (80126a0 <MX_FATFS_Init+0x18>)
 801268e:	4805      	ldr	r0, [pc, #20]	@ (80126a4 <MX_FATFS_Init+0x1c>)
 8012690:	f002 fc64 	bl	8014f5c <FATFS_LinkDriver>
 8012694:	4603      	mov	r3, r0
 8012696:	461a      	mov	r2, r3
 8012698:	4b03      	ldr	r3, [pc, #12]	@ (80126a8 <MX_FATFS_Init+0x20>)
 801269a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 801269c:	bf00      	nop
 801269e:	bd80      	pop	{r7, pc}
 80126a0:	200132a8 	.word	0x200132a8
 80126a4:	08017fe8 	.word	0x08017fe8
 80126a8:	200132a4 	.word	0x200132a4

080126ac <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80126ac:	b580      	push	{r7, lr}
 80126ae:	b082      	sub	sp, #8
 80126b0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80126b2:	2300      	movs	r3, #0
 80126b4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80126b6:	f000 f87b 	bl	80127b0 <BSP_SD_IsDetected>
 80126ba:	4603      	mov	r3, r0
 80126bc:	2b01      	cmp	r3, #1
 80126be:	d001      	beq.n	80126c4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80126c0:	2302      	movs	r3, #2
 80126c2:	e012      	b.n	80126ea <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80126c4:	480b      	ldr	r0, [pc, #44]	@ (80126f4 <BSP_SD_Init+0x48>)
 80126c6:	f7fb f908 	bl	800d8da <HAL_SD_Init>
 80126ca:	4603      	mov	r3, r0
 80126cc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80126ce:	79fb      	ldrb	r3, [r7, #7]
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d109      	bne.n	80126e8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80126d4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80126d8:	4806      	ldr	r0, [pc, #24]	@ (80126f4 <BSP_SD_Init+0x48>)
 80126da:	f7fb fd51 	bl	800e180 <HAL_SD_ConfigWideBusOperation>
 80126de:	4603      	mov	r3, r0
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d001      	beq.n	80126e8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80126e4:	2301      	movs	r3, #1
 80126e6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80126e8:	79fb      	ldrb	r3, [r7, #7]
}
 80126ea:	4618      	mov	r0, r3
 80126ec:	3708      	adds	r7, #8
 80126ee:	46bd      	mov	sp, r7
 80126f0:	bd80      	pop	{r7, pc}
 80126f2:	bf00      	nop
 80126f4:	20012bd0 	.word	0x20012bd0

080126f8 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80126f8:	b580      	push	{r7, lr}
 80126fa:	b086      	sub	sp, #24
 80126fc:	af00      	add	r7, sp, #0
 80126fe:	60f8      	str	r0, [r7, #12]
 8012700:	60b9      	str	r1, [r7, #8]
 8012702:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012704:	2300      	movs	r3, #0
 8012706:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	68ba      	ldr	r2, [r7, #8]
 801270c:	68f9      	ldr	r1, [r7, #12]
 801270e:	4806      	ldr	r0, [pc, #24]	@ (8012728 <BSP_SD_ReadBlocks_DMA+0x30>)
 8012710:	f7fb f994 	bl	800da3c <HAL_SD_ReadBlocks_DMA>
 8012714:	4603      	mov	r3, r0
 8012716:	2b00      	cmp	r3, #0
 8012718:	d001      	beq.n	801271e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801271a:	2301      	movs	r3, #1
 801271c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801271e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012720:	4618      	mov	r0, r3
 8012722:	3718      	adds	r7, #24
 8012724:	46bd      	mov	sp, r7
 8012726:	bd80      	pop	{r7, pc}
 8012728:	20012bd0 	.word	0x20012bd0

0801272c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 801272c:	b580      	push	{r7, lr}
 801272e:	b086      	sub	sp, #24
 8012730:	af00      	add	r7, sp, #0
 8012732:	60f8      	str	r0, [r7, #12]
 8012734:	60b9      	str	r1, [r7, #8]
 8012736:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012738:	2300      	movs	r3, #0
 801273a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	68ba      	ldr	r2, [r7, #8]
 8012740:	68f9      	ldr	r1, [r7, #12]
 8012742:	4806      	ldr	r0, [pc, #24]	@ (801275c <BSP_SD_WriteBlocks_DMA+0x30>)
 8012744:	f7fb fa5c 	bl	800dc00 <HAL_SD_WriteBlocks_DMA>
 8012748:	4603      	mov	r3, r0
 801274a:	2b00      	cmp	r3, #0
 801274c:	d001      	beq.n	8012752 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801274e:	2301      	movs	r3, #1
 8012750:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012752:	7dfb      	ldrb	r3, [r7, #23]
}
 8012754:	4618      	mov	r0, r3
 8012756:	3718      	adds	r7, #24
 8012758:	46bd      	mov	sp, r7
 801275a:	bd80      	pop	{r7, pc}
 801275c:	20012bd0 	.word	0x20012bd0

08012760 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8012760:	b580      	push	{r7, lr}
 8012762:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8012764:	4805      	ldr	r0, [pc, #20]	@ (801277c <BSP_SD_GetCardState+0x1c>)
 8012766:	f7fb fda5 	bl	800e2b4 <HAL_SD_GetCardState>
 801276a:	4603      	mov	r3, r0
 801276c:	2b04      	cmp	r3, #4
 801276e:	bf14      	ite	ne
 8012770:	2301      	movne	r3, #1
 8012772:	2300      	moveq	r3, #0
 8012774:	b2db      	uxtb	r3, r3
}
 8012776:	4618      	mov	r0, r3
 8012778:	bd80      	pop	{r7, pc}
 801277a:	bf00      	nop
 801277c:	20012bd0 	.word	0x20012bd0

08012780 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8012780:	b580      	push	{r7, lr}
 8012782:	b082      	sub	sp, #8
 8012784:	af00      	add	r7, sp, #0
 8012786:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8012788:	6879      	ldr	r1, [r7, #4]
 801278a:	4803      	ldr	r0, [pc, #12]	@ (8012798 <BSP_SD_GetCardInfo+0x18>)
 801278c:	f7fb fccc 	bl	800e128 <HAL_SD_GetCardInfo>
}
 8012790:	bf00      	nop
 8012792:	3708      	adds	r7, #8
 8012794:	46bd      	mov	sp, r7
 8012796:	bd80      	pop	{r7, pc}
 8012798:	20012bd0 	.word	0x20012bd0

0801279c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 801279c:	b580      	push	{r7, lr}
 801279e:	b082      	sub	sp, #8
 80127a0:	af00      	add	r7, sp, #0
 80127a2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80127a4:	f000 f9b2 	bl	8012b0c <BSP_SD_ReadCpltCallback>
}
 80127a8:	bf00      	nop
 80127aa:	3708      	adds	r7, #8
 80127ac:	46bd      	mov	sp, r7
 80127ae:	bd80      	pop	{r7, pc}

080127b0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80127b0:	b580      	push	{r7, lr}
 80127b2:	b082      	sub	sp, #8
 80127b4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80127b6:	2301      	movs	r3, #1
 80127b8:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80127ba:	f000 f80b 	bl	80127d4 <BSP_PlatformIsDetected>
 80127be:	4603      	mov	r3, r0
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d101      	bne.n	80127c8 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80127c4:	2300      	movs	r3, #0
 80127c6:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80127c8:	79fb      	ldrb	r3, [r7, #7]
 80127ca:	b2db      	uxtb	r3, r3
}
 80127cc:	4618      	mov	r0, r3
 80127ce:	3708      	adds	r7, #8
 80127d0:	46bd      	mov	sp, r7
 80127d2:	bd80      	pop	{r7, pc}

080127d4 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80127d4:	b580      	push	{r7, lr}
 80127d6:	b082      	sub	sp, #8
 80127d8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80127da:	2301      	movs	r3, #1
 80127dc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80127de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80127e2:	4806      	ldr	r0, [pc, #24]	@ (80127fc <BSP_PlatformIsDetected+0x28>)
 80127e4:	f7f5 f858 	bl	8007898 <HAL_GPIO_ReadPin>
 80127e8:	4603      	mov	r3, r0
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d001      	beq.n	80127f2 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 80127ee:	2300      	movs	r3, #0
 80127f0:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80127f2:	79fb      	ldrb	r3, [r7, #7]
}
 80127f4:	4618      	mov	r0, r3
 80127f6:	3708      	adds	r7, #8
 80127f8:	46bd      	mov	sp, r7
 80127fa:	bd80      	pop	{r7, pc}
 80127fc:	40020800 	.word	0x40020800

08012800 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8012800:	b580      	push	{r7, lr}
 8012802:	b084      	sub	sp, #16
 8012804:	af00      	add	r7, sp, #0
 8012806:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8012808:	f002 fbf4 	bl	8014ff4 <osKernelSysTick>
 801280c:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 801280e:	e006      	b.n	801281e <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012810:	f7ff ffa6 	bl	8012760 <BSP_SD_GetCardState>
 8012814:	4603      	mov	r3, r0
 8012816:	2b00      	cmp	r3, #0
 8012818:	d101      	bne.n	801281e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 801281a:	2300      	movs	r3, #0
 801281c:	e009      	b.n	8012832 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 801281e:	f002 fbe9 	bl	8014ff4 <osKernelSysTick>
 8012822:	4602      	mov	r2, r0
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	1ad3      	subs	r3, r2, r3
 8012828:	687a      	ldr	r2, [r7, #4]
 801282a:	429a      	cmp	r2, r3
 801282c:	d8f0      	bhi.n	8012810 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 801282e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8012832:	4618      	mov	r0, r3
 8012834:	3710      	adds	r7, #16
 8012836:	46bd      	mov	sp, r7
 8012838:	bd80      	pop	{r7, pc}
	...

0801283c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 801283c:	b580      	push	{r7, lr}
 801283e:	b082      	sub	sp, #8
 8012840:	af00      	add	r7, sp, #0
 8012842:	4603      	mov	r3, r0
 8012844:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8012846:	4b0b      	ldr	r3, [pc, #44]	@ (8012874 <SD_CheckStatus+0x38>)
 8012848:	2201      	movs	r2, #1
 801284a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801284c:	f7ff ff88 	bl	8012760 <BSP_SD_GetCardState>
 8012850:	4603      	mov	r3, r0
 8012852:	2b00      	cmp	r3, #0
 8012854:	d107      	bne.n	8012866 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8012856:	4b07      	ldr	r3, [pc, #28]	@ (8012874 <SD_CheckStatus+0x38>)
 8012858:	781b      	ldrb	r3, [r3, #0]
 801285a:	b2db      	uxtb	r3, r3
 801285c:	f023 0301 	bic.w	r3, r3, #1
 8012860:	b2da      	uxtb	r2, r3
 8012862:	4b04      	ldr	r3, [pc, #16]	@ (8012874 <SD_CheckStatus+0x38>)
 8012864:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8012866:	4b03      	ldr	r3, [pc, #12]	@ (8012874 <SD_CheckStatus+0x38>)
 8012868:	781b      	ldrb	r3, [r3, #0]
 801286a:	b2db      	uxtb	r3, r3
}
 801286c:	4618      	mov	r0, r3
 801286e:	3708      	adds	r7, #8
 8012870:	46bd      	mov	sp, r7
 8012872:	bd80      	pop	{r7, pc}
 8012874:	2001203d 	.word	0x2001203d

08012878 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8012878:	b590      	push	{r4, r7, lr}
 801287a:	b087      	sub	sp, #28
 801287c:	af00      	add	r7, sp, #0
 801287e:	4603      	mov	r3, r0
 8012880:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8012882:	4b20      	ldr	r3, [pc, #128]	@ (8012904 <SD_initialize+0x8c>)
 8012884:	2201      	movs	r2, #1
 8012886:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8012888:	f002 fba8 	bl	8014fdc <osKernelRunning>
 801288c:	4603      	mov	r3, r0
 801288e:	2b00      	cmp	r3, #0
 8012890:	d030      	beq.n	80128f4 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8012892:	f7ff ff0b 	bl	80126ac <BSP_SD_Init>
 8012896:	4603      	mov	r3, r0
 8012898:	2b00      	cmp	r3, #0
 801289a:	d107      	bne.n	80128ac <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 801289c:	79fb      	ldrb	r3, [r7, #7]
 801289e:	4618      	mov	r0, r3
 80128a0:	f7ff ffcc 	bl	801283c <SD_CheckStatus>
 80128a4:	4603      	mov	r3, r0
 80128a6:	461a      	mov	r2, r3
 80128a8:	4b16      	ldr	r3, [pc, #88]	@ (8012904 <SD_initialize+0x8c>)
 80128aa:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 80128ac:	4b15      	ldr	r3, [pc, #84]	@ (8012904 <SD_initialize+0x8c>)
 80128ae:	781b      	ldrb	r3, [r3, #0]
 80128b0:	b2db      	uxtb	r3, r3
 80128b2:	2b01      	cmp	r3, #1
 80128b4:	d01e      	beq.n	80128f4 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 80128b6:	4b14      	ldr	r3, [pc, #80]	@ (8012908 <SD_initialize+0x90>)
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d10e      	bne.n	80128dc <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 80128be:	4b13      	ldr	r3, [pc, #76]	@ (801290c <SD_initialize+0x94>)
 80128c0:	f107 0408 	add.w	r4, r7, #8
 80128c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80128c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 80128ca:	f107 0308 	add.w	r3, r7, #8
 80128ce:	2100      	movs	r1, #0
 80128d0:	4618      	mov	r0, r3
 80128d2:	f002 fbff 	bl	80150d4 <osMessageCreate>
 80128d6:	4603      	mov	r3, r0
 80128d8:	4a0b      	ldr	r2, [pc, #44]	@ (8012908 <SD_initialize+0x90>)
 80128da:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 80128dc:	4b0a      	ldr	r3, [pc, #40]	@ (8012908 <SD_initialize+0x90>)
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d107      	bne.n	80128f4 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 80128e4:	4b07      	ldr	r3, [pc, #28]	@ (8012904 <SD_initialize+0x8c>)
 80128e6:	781b      	ldrb	r3, [r3, #0]
 80128e8:	b2db      	uxtb	r3, r3
 80128ea:	f043 0301 	orr.w	r3, r3, #1
 80128ee:	b2da      	uxtb	r2, r3
 80128f0:	4b04      	ldr	r3, [pc, #16]	@ (8012904 <SD_initialize+0x8c>)
 80128f2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 80128f4:	4b03      	ldr	r3, [pc, #12]	@ (8012904 <SD_initialize+0x8c>)
 80128f6:	781b      	ldrb	r3, [r3, #0]
 80128f8:	b2db      	uxtb	r3, r3
}
 80128fa:	4618      	mov	r0, r3
 80128fc:	371c      	adds	r7, #28
 80128fe:	46bd      	mov	sp, r7
 8012900:	bd90      	pop	{r4, r7, pc}
 8012902:	bf00      	nop
 8012904:	2001203d 	.word	0x2001203d
 8012908:	200132ac 	.word	0x200132ac
 801290c:	08017f74 	.word	0x08017f74

08012910 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8012910:	b580      	push	{r7, lr}
 8012912:	b082      	sub	sp, #8
 8012914:	af00      	add	r7, sp, #0
 8012916:	4603      	mov	r3, r0
 8012918:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801291a:	79fb      	ldrb	r3, [r7, #7]
 801291c:	4618      	mov	r0, r3
 801291e:	f7ff ff8d 	bl	801283c <SD_CheckStatus>
 8012922:	4603      	mov	r3, r0
}
 8012924:	4618      	mov	r0, r3
 8012926:	3708      	adds	r7, #8
 8012928:	46bd      	mov	sp, r7
 801292a:	bd80      	pop	{r7, pc}

0801292c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 801292c:	b580      	push	{r7, lr}
 801292e:	b08a      	sub	sp, #40	@ 0x28
 8012930:	af00      	add	r7, sp, #0
 8012932:	60b9      	str	r1, [r7, #8]
 8012934:	607a      	str	r2, [r7, #4]
 8012936:	603b      	str	r3, [r7, #0]
 8012938:	4603      	mov	r3, r0
 801293a:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 801293c:	2301      	movs	r3, #1
 801293e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012942:	f247 5030 	movw	r0, #30000	@ 0x7530
 8012946:	f7ff ff5b 	bl	8012800 <SD_CheckStatusWithTimeout>
 801294a:	4603      	mov	r3, r0
 801294c:	2b00      	cmp	r3, #0
 801294e:	da02      	bge.n	8012956 <SD_read+0x2a>
  {
    return res;
 8012950:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012954:	e032      	b.n	80129bc <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8012956:	683a      	ldr	r2, [r7, #0]
 8012958:	6879      	ldr	r1, [r7, #4]
 801295a:	68b8      	ldr	r0, [r7, #8]
 801295c:	f7ff fecc 	bl	80126f8 <BSP_SD_ReadBlocks_DMA>
 8012960:	4603      	mov	r3, r0
 8012962:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 8012966:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801296a:	2b00      	cmp	r3, #0
 801296c:	d124      	bne.n	80129b8 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 801296e:	4b15      	ldr	r3, [pc, #84]	@ (80129c4 <SD_read+0x98>)
 8012970:	6819      	ldr	r1, [r3, #0]
 8012972:	f107 0314 	add.w	r3, r7, #20
 8012976:	f247 5230 	movw	r2, #30000	@ 0x7530
 801297a:	4618      	mov	r0, r3
 801297c:	f002 fc12 	bl	80151a4 <osMessageGet>

    if (event.status == osEventMessage)
 8012980:	697b      	ldr	r3, [r7, #20]
 8012982:	2b10      	cmp	r3, #16
 8012984:	d118      	bne.n	80129b8 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8012986:	69bb      	ldr	r3, [r7, #24]
 8012988:	2b01      	cmp	r3, #1
 801298a:	d115      	bne.n	80129b8 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 801298c:	f002 fb32 	bl	8014ff4 <osKernelSysTick>
 8012990:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012992:	e008      	b.n	80129a6 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012994:	f7ff fee4 	bl	8012760 <BSP_SD_GetCardState>
 8012998:	4603      	mov	r3, r0
 801299a:	2b00      	cmp	r3, #0
 801299c:	d103      	bne.n	80129a6 <SD_read+0x7a>
              {
                res = RES_OK;
 801299e:	2300      	movs	r3, #0
 80129a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 80129a4:	e008      	b.n	80129b8 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80129a6:	f002 fb25 	bl	8014ff4 <osKernelSysTick>
 80129aa:	4602      	mov	r2, r0
 80129ac:	6a3b      	ldr	r3, [r7, #32]
 80129ae:	1ad3      	subs	r3, r2, r3
 80129b0:	f247 522f 	movw	r2, #29999	@ 0x752f
 80129b4:	4293      	cmp	r3, r2
 80129b6:	d9ed      	bls.n	8012994 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 80129b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80129bc:	4618      	mov	r0, r3
 80129be:	3728      	adds	r7, #40	@ 0x28
 80129c0:	46bd      	mov	sp, r7
 80129c2:	bd80      	pop	{r7, pc}
 80129c4:	200132ac 	.word	0x200132ac

080129c8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80129c8:	b580      	push	{r7, lr}
 80129ca:	b08a      	sub	sp, #40	@ 0x28
 80129cc:	af00      	add	r7, sp, #0
 80129ce:	60b9      	str	r1, [r7, #8]
 80129d0:	607a      	str	r2, [r7, #4]
 80129d2:	603b      	str	r3, [r7, #0]
 80129d4:	4603      	mov	r3, r0
 80129d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80129d8:	2301      	movs	r3, #1
 80129da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80129de:	f247 5030 	movw	r0, #30000	@ 0x7530
 80129e2:	f7ff ff0d 	bl	8012800 <SD_CheckStatusWithTimeout>
 80129e6:	4603      	mov	r3, r0
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	da02      	bge.n	80129f2 <SD_write+0x2a>
  {
    return res;
 80129ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80129f0:	e02e      	b.n	8012a50 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80129f2:	683a      	ldr	r2, [r7, #0]
 80129f4:	6879      	ldr	r1, [r7, #4]
 80129f6:	68b8      	ldr	r0, [r7, #8]
 80129f8:	f7ff fe98 	bl	801272c <BSP_SD_WriteBlocks_DMA>
 80129fc:	4603      	mov	r3, r0
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d124      	bne.n	8012a4c <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8012a02:	4b15      	ldr	r3, [pc, #84]	@ (8012a58 <SD_write+0x90>)
 8012a04:	6819      	ldr	r1, [r3, #0]
 8012a06:	f107 0314 	add.w	r3, r7, #20
 8012a0a:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012a0e:	4618      	mov	r0, r3
 8012a10:	f002 fbc8 	bl	80151a4 <osMessageGet>

    if (event.status == osEventMessage)
 8012a14:	697b      	ldr	r3, [r7, #20]
 8012a16:	2b10      	cmp	r3, #16
 8012a18:	d118      	bne.n	8012a4c <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8012a1a:	69bb      	ldr	r3, [r7, #24]
 8012a1c:	2b02      	cmp	r3, #2
 8012a1e:	d115      	bne.n	8012a4c <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8012a20:	f002 fae8 	bl	8014ff4 <osKernelSysTick>
 8012a24:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8012a26:	e008      	b.n	8012a3a <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012a28:	f7ff fe9a 	bl	8012760 <BSP_SD_GetCardState>
 8012a2c:	4603      	mov	r3, r0
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d103      	bne.n	8012a3a <SD_write+0x72>
          {
            res = RES_OK;
 8012a32:	2300      	movs	r3, #0
 8012a34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8012a38:	e008      	b.n	8012a4c <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8012a3a:	f002 fadb 	bl	8014ff4 <osKernelSysTick>
 8012a3e:	4602      	mov	r2, r0
 8012a40:	6a3b      	ldr	r3, [r7, #32]
 8012a42:	1ad3      	subs	r3, r2, r3
 8012a44:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012a48:	4293      	cmp	r3, r2
 8012a4a:	d9ed      	bls.n	8012a28 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 8012a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012a50:	4618      	mov	r0, r3
 8012a52:	3728      	adds	r7, #40	@ 0x28
 8012a54:	46bd      	mov	sp, r7
 8012a56:	bd80      	pop	{r7, pc}
 8012a58:	200132ac 	.word	0x200132ac

08012a5c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012a5c:	b580      	push	{r7, lr}
 8012a5e:	b08c      	sub	sp, #48	@ 0x30
 8012a60:	af00      	add	r7, sp, #0
 8012a62:	4603      	mov	r3, r0
 8012a64:	603a      	str	r2, [r7, #0]
 8012a66:	71fb      	strb	r3, [r7, #7]
 8012a68:	460b      	mov	r3, r1
 8012a6a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012a6c:	2301      	movs	r3, #1
 8012a6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8012a72:	4b25      	ldr	r3, [pc, #148]	@ (8012b08 <SD_ioctl+0xac>)
 8012a74:	781b      	ldrb	r3, [r3, #0]
 8012a76:	b2db      	uxtb	r3, r3
 8012a78:	f003 0301 	and.w	r3, r3, #1
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d001      	beq.n	8012a84 <SD_ioctl+0x28>
 8012a80:	2303      	movs	r3, #3
 8012a82:	e03c      	b.n	8012afe <SD_ioctl+0xa2>

  switch (cmd)
 8012a84:	79bb      	ldrb	r3, [r7, #6]
 8012a86:	2b03      	cmp	r3, #3
 8012a88:	d834      	bhi.n	8012af4 <SD_ioctl+0x98>
 8012a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8012a90 <SD_ioctl+0x34>)
 8012a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a90:	08012aa1 	.word	0x08012aa1
 8012a94:	08012aa9 	.word	0x08012aa9
 8012a98:	08012ac1 	.word	0x08012ac1
 8012a9c:	08012adb 	.word	0x08012adb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8012aa0:	2300      	movs	r3, #0
 8012aa2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012aa6:	e028      	b.n	8012afa <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012aa8:	f107 030c 	add.w	r3, r7, #12
 8012aac:	4618      	mov	r0, r3
 8012aae:	f7ff fe67 	bl	8012780 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8012ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012ab4:	683b      	ldr	r3, [r7, #0]
 8012ab6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012ab8:	2300      	movs	r3, #0
 8012aba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012abe:	e01c      	b.n	8012afa <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012ac0:	f107 030c 	add.w	r3, r7, #12
 8012ac4:	4618      	mov	r0, r3
 8012ac6:	f7ff fe5b 	bl	8012780 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8012aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012acc:	b29a      	uxth	r2, r3
 8012ace:	683b      	ldr	r3, [r7, #0]
 8012ad0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8012ad2:	2300      	movs	r3, #0
 8012ad4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012ad8:	e00f      	b.n	8012afa <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012ada:	f107 030c 	add.w	r3, r7, #12
 8012ade:	4618      	mov	r0, r3
 8012ae0:	f7ff fe4e 	bl	8012780 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8012ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ae6:	0a5a      	lsrs	r2, r3, #9
 8012ae8:	683b      	ldr	r3, [r7, #0]
 8012aea:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012aec:	2300      	movs	r3, #0
 8012aee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012af2:	e002      	b.n	8012afa <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8012af4:	2304      	movs	r3, #4
 8012af6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8012afa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012afe:	4618      	mov	r0, r3
 8012b00:	3730      	adds	r7, #48	@ 0x30
 8012b02:	46bd      	mov	sp, r7
 8012b04:	bd80      	pop	{r7, pc}
 8012b06:	bf00      	nop
 8012b08:	2001203d 	.word	0x2001203d

08012b0c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8012b10:	4b04      	ldr	r3, [pc, #16]	@ (8012b24 <BSP_SD_ReadCpltCallback+0x18>)
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	2200      	movs	r2, #0
 8012b16:	2101      	movs	r1, #1
 8012b18:	4618      	mov	r0, r3
 8012b1a:	f002 fb03 	bl	8015124 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8012b1e:	bf00      	nop
 8012b20:	bd80      	pop	{r7, pc}
 8012b22:	bf00      	nop
 8012b24:	200132ac 	.word	0x200132ac

08012b28 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8012b28:	b590      	push	{r4, r7, lr}
 8012b2a:	b089      	sub	sp, #36	@ 0x24
 8012b2c:	af04      	add	r7, sp, #16
 8012b2e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8012b30:	2301      	movs	r3, #1
 8012b32:	2202      	movs	r2, #2
 8012b34:	2102      	movs	r1, #2
 8012b36:	6878      	ldr	r0, [r7, #4]
 8012b38:	f000 fcbd 	bl	80134b6 <USBH_FindInterface>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8012b40:	7bfb      	ldrb	r3, [r7, #15]
 8012b42:	2bff      	cmp	r3, #255	@ 0xff
 8012b44:	d002      	beq.n	8012b4c <USBH_CDC_InterfaceInit+0x24>
 8012b46:	7bfb      	ldrb	r3, [r7, #15]
 8012b48:	2b01      	cmp	r3, #1
 8012b4a:	d901      	bls.n	8012b50 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8012b4c:	2302      	movs	r3, #2
 8012b4e:	e13d      	b.n	8012dcc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8012b50:	7bfb      	ldrb	r3, [r7, #15]
 8012b52:	4619      	mov	r1, r3
 8012b54:	6878      	ldr	r0, [r7, #4]
 8012b56:	f000 fc92 	bl	801347e <USBH_SelectInterface>
 8012b5a:	4603      	mov	r3, r0
 8012b5c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8012b5e:	7bbb      	ldrb	r3, [r7, #14]
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d001      	beq.n	8012b68 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8012b64:	2302      	movs	r3, #2
 8012b66:	e131      	b.n	8012dcc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8012b6e:	2050      	movs	r0, #80	@ 0x50
 8012b70:	f005 f886 	bl	8017c80 <malloc>
 8012b74:	4603      	mov	r3, r0
 8012b76:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012b7e:	69db      	ldr	r3, [r3, #28]
 8012b80:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8012b82:	68bb      	ldr	r3, [r7, #8]
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d101      	bne.n	8012b8c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8012b88:	2302      	movs	r3, #2
 8012b8a:	e11f      	b.n	8012dcc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8012b8c:	2250      	movs	r2, #80	@ 0x50
 8012b8e:	2100      	movs	r1, #0
 8012b90:	68b8      	ldr	r0, [r7, #8]
 8012b92:	f005 f933 	bl	8017dfc <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8012b96:	7bfb      	ldrb	r3, [r7, #15]
 8012b98:	687a      	ldr	r2, [r7, #4]
 8012b9a:	211a      	movs	r1, #26
 8012b9c:	fb01 f303 	mul.w	r3, r1, r3
 8012ba0:	4413      	add	r3, r2
 8012ba2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012ba6:	781b      	ldrb	r3, [r3, #0]
 8012ba8:	b25b      	sxtb	r3, r3
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	da15      	bge.n	8012bda <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012bae:	7bfb      	ldrb	r3, [r7, #15]
 8012bb0:	687a      	ldr	r2, [r7, #4]
 8012bb2:	211a      	movs	r1, #26
 8012bb4:	fb01 f303 	mul.w	r3, r1, r3
 8012bb8:	4413      	add	r3, r2
 8012bba:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012bbe:	781a      	ldrb	r2, [r3, #0]
 8012bc0:	68bb      	ldr	r3, [r7, #8]
 8012bc2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012bc4:	7bfb      	ldrb	r3, [r7, #15]
 8012bc6:	687a      	ldr	r2, [r7, #4]
 8012bc8:	211a      	movs	r1, #26
 8012bca:	fb01 f303 	mul.w	r3, r1, r3
 8012bce:	4413      	add	r3, r2
 8012bd0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012bd4:	881a      	ldrh	r2, [r3, #0]
 8012bd6:	68bb      	ldr	r3, [r7, #8]
 8012bd8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8012bda:	68bb      	ldr	r3, [r7, #8]
 8012bdc:	785b      	ldrb	r3, [r3, #1]
 8012bde:	4619      	mov	r1, r3
 8012be0:	6878      	ldr	r0, [r7, #4]
 8012be2:	f002 f90c 	bl	8014dfe <USBH_AllocPipe>
 8012be6:	4603      	mov	r3, r0
 8012be8:	461a      	mov	r2, r3
 8012bea:	68bb      	ldr	r3, [r7, #8]
 8012bec:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8012bee:	68bb      	ldr	r3, [r7, #8]
 8012bf0:	7819      	ldrb	r1, [r3, #0]
 8012bf2:	68bb      	ldr	r3, [r7, #8]
 8012bf4:	7858      	ldrb	r0, [r3, #1]
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012c02:	68ba      	ldr	r2, [r7, #8]
 8012c04:	8952      	ldrh	r2, [r2, #10]
 8012c06:	9202      	str	r2, [sp, #8]
 8012c08:	2203      	movs	r2, #3
 8012c0a:	9201      	str	r2, [sp, #4]
 8012c0c:	9300      	str	r3, [sp, #0]
 8012c0e:	4623      	mov	r3, r4
 8012c10:	4602      	mov	r2, r0
 8012c12:	6878      	ldr	r0, [r7, #4]
 8012c14:	f002 f8c4 	bl	8014da0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8012c18:	68bb      	ldr	r3, [r7, #8]
 8012c1a:	781b      	ldrb	r3, [r3, #0]
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	4619      	mov	r1, r3
 8012c20:	6878      	ldr	r0, [r7, #4]
 8012c22:	f004 ffa7 	bl	8017b74 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8012c26:	2300      	movs	r3, #0
 8012c28:	2200      	movs	r2, #0
 8012c2a:	210a      	movs	r1, #10
 8012c2c:	6878      	ldr	r0, [r7, #4]
 8012c2e:	f000 fc42 	bl	80134b6 <USBH_FindInterface>
 8012c32:	4603      	mov	r3, r0
 8012c34:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8012c36:	7bfb      	ldrb	r3, [r7, #15]
 8012c38:	2bff      	cmp	r3, #255	@ 0xff
 8012c3a:	d002      	beq.n	8012c42 <USBH_CDC_InterfaceInit+0x11a>
 8012c3c:	7bfb      	ldrb	r3, [r7, #15]
 8012c3e:	2b01      	cmp	r3, #1
 8012c40:	d901      	bls.n	8012c46 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8012c42:	2302      	movs	r3, #2
 8012c44:	e0c2      	b.n	8012dcc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8012c46:	7bfb      	ldrb	r3, [r7, #15]
 8012c48:	687a      	ldr	r2, [r7, #4]
 8012c4a:	211a      	movs	r1, #26
 8012c4c:	fb01 f303 	mul.w	r3, r1, r3
 8012c50:	4413      	add	r3, r2
 8012c52:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012c56:	781b      	ldrb	r3, [r3, #0]
 8012c58:	b25b      	sxtb	r3, r3
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	da16      	bge.n	8012c8c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012c5e:	7bfb      	ldrb	r3, [r7, #15]
 8012c60:	687a      	ldr	r2, [r7, #4]
 8012c62:	211a      	movs	r1, #26
 8012c64:	fb01 f303 	mul.w	r3, r1, r3
 8012c68:	4413      	add	r3, r2
 8012c6a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012c6e:	781a      	ldrb	r2, [r3, #0]
 8012c70:	68bb      	ldr	r3, [r7, #8]
 8012c72:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012c74:	7bfb      	ldrb	r3, [r7, #15]
 8012c76:	687a      	ldr	r2, [r7, #4]
 8012c78:	211a      	movs	r1, #26
 8012c7a:	fb01 f303 	mul.w	r3, r1, r3
 8012c7e:	4413      	add	r3, r2
 8012c80:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012c84:	881a      	ldrh	r2, [r3, #0]
 8012c86:	68bb      	ldr	r3, [r7, #8]
 8012c88:	835a      	strh	r2, [r3, #26]
 8012c8a:	e015      	b.n	8012cb8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012c8c:	7bfb      	ldrb	r3, [r7, #15]
 8012c8e:	687a      	ldr	r2, [r7, #4]
 8012c90:	211a      	movs	r1, #26
 8012c92:	fb01 f303 	mul.w	r3, r1, r3
 8012c96:	4413      	add	r3, r2
 8012c98:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012c9c:	781a      	ldrb	r2, [r3, #0]
 8012c9e:	68bb      	ldr	r3, [r7, #8]
 8012ca0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012ca2:	7bfb      	ldrb	r3, [r7, #15]
 8012ca4:	687a      	ldr	r2, [r7, #4]
 8012ca6:	211a      	movs	r1, #26
 8012ca8:	fb01 f303 	mul.w	r3, r1, r3
 8012cac:	4413      	add	r3, r2
 8012cae:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012cb2:	881a      	ldrh	r2, [r3, #0]
 8012cb4:	68bb      	ldr	r3, [r7, #8]
 8012cb6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8012cb8:	7bfb      	ldrb	r3, [r7, #15]
 8012cba:	687a      	ldr	r2, [r7, #4]
 8012cbc:	211a      	movs	r1, #26
 8012cbe:	fb01 f303 	mul.w	r3, r1, r3
 8012cc2:	4413      	add	r3, r2
 8012cc4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012cc8:	781b      	ldrb	r3, [r3, #0]
 8012cca:	b25b      	sxtb	r3, r3
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	da16      	bge.n	8012cfe <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8012cd0:	7bfb      	ldrb	r3, [r7, #15]
 8012cd2:	687a      	ldr	r2, [r7, #4]
 8012cd4:	211a      	movs	r1, #26
 8012cd6:	fb01 f303 	mul.w	r3, r1, r3
 8012cda:	4413      	add	r3, r2
 8012cdc:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012ce0:	781a      	ldrb	r2, [r3, #0]
 8012ce2:	68bb      	ldr	r3, [r7, #8]
 8012ce4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012ce6:	7bfb      	ldrb	r3, [r7, #15]
 8012ce8:	687a      	ldr	r2, [r7, #4]
 8012cea:	211a      	movs	r1, #26
 8012cec:	fb01 f303 	mul.w	r3, r1, r3
 8012cf0:	4413      	add	r3, r2
 8012cf2:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012cf6:	881a      	ldrh	r2, [r3, #0]
 8012cf8:	68bb      	ldr	r3, [r7, #8]
 8012cfa:	835a      	strh	r2, [r3, #26]
 8012cfc:	e015      	b.n	8012d2a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8012cfe:	7bfb      	ldrb	r3, [r7, #15]
 8012d00:	687a      	ldr	r2, [r7, #4]
 8012d02:	211a      	movs	r1, #26
 8012d04:	fb01 f303 	mul.w	r3, r1, r3
 8012d08:	4413      	add	r3, r2
 8012d0a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012d0e:	781a      	ldrb	r2, [r3, #0]
 8012d10:	68bb      	ldr	r3, [r7, #8]
 8012d12:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012d14:	7bfb      	ldrb	r3, [r7, #15]
 8012d16:	687a      	ldr	r2, [r7, #4]
 8012d18:	211a      	movs	r1, #26
 8012d1a:	fb01 f303 	mul.w	r3, r1, r3
 8012d1e:	4413      	add	r3, r2
 8012d20:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012d24:	881a      	ldrh	r2, [r3, #0]
 8012d26:	68bb      	ldr	r3, [r7, #8]
 8012d28:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8012d2a:	68bb      	ldr	r3, [r7, #8]
 8012d2c:	7b9b      	ldrb	r3, [r3, #14]
 8012d2e:	4619      	mov	r1, r3
 8012d30:	6878      	ldr	r0, [r7, #4]
 8012d32:	f002 f864 	bl	8014dfe <USBH_AllocPipe>
 8012d36:	4603      	mov	r3, r0
 8012d38:	461a      	mov	r2, r3
 8012d3a:	68bb      	ldr	r3, [r7, #8]
 8012d3c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8012d3e:	68bb      	ldr	r3, [r7, #8]
 8012d40:	7bdb      	ldrb	r3, [r3, #15]
 8012d42:	4619      	mov	r1, r3
 8012d44:	6878      	ldr	r0, [r7, #4]
 8012d46:	f002 f85a 	bl	8014dfe <USBH_AllocPipe>
 8012d4a:	4603      	mov	r3, r0
 8012d4c:	461a      	mov	r2, r3
 8012d4e:	68bb      	ldr	r3, [r7, #8]
 8012d50:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8012d52:	68bb      	ldr	r3, [r7, #8]
 8012d54:	7b59      	ldrb	r1, [r3, #13]
 8012d56:	68bb      	ldr	r3, [r7, #8]
 8012d58:	7b98      	ldrb	r0, [r3, #14]
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012d66:	68ba      	ldr	r2, [r7, #8]
 8012d68:	8b12      	ldrh	r2, [r2, #24]
 8012d6a:	9202      	str	r2, [sp, #8]
 8012d6c:	2202      	movs	r2, #2
 8012d6e:	9201      	str	r2, [sp, #4]
 8012d70:	9300      	str	r3, [sp, #0]
 8012d72:	4623      	mov	r3, r4
 8012d74:	4602      	mov	r2, r0
 8012d76:	6878      	ldr	r0, [r7, #4]
 8012d78:	f002 f812 	bl	8014da0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8012d7c:	68bb      	ldr	r3, [r7, #8]
 8012d7e:	7b19      	ldrb	r1, [r3, #12]
 8012d80:	68bb      	ldr	r3, [r7, #8]
 8012d82:	7bd8      	ldrb	r0, [r3, #15]
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012d90:	68ba      	ldr	r2, [r7, #8]
 8012d92:	8b52      	ldrh	r2, [r2, #26]
 8012d94:	9202      	str	r2, [sp, #8]
 8012d96:	2202      	movs	r2, #2
 8012d98:	9201      	str	r2, [sp, #4]
 8012d9a:	9300      	str	r3, [sp, #0]
 8012d9c:	4623      	mov	r3, r4
 8012d9e:	4602      	mov	r2, r0
 8012da0:	6878      	ldr	r0, [r7, #4]
 8012da2:	f001 fffd 	bl	8014da0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8012da6:	68bb      	ldr	r3, [r7, #8]
 8012da8:	2200      	movs	r2, #0
 8012daa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8012dae:	68bb      	ldr	r3, [r7, #8]
 8012db0:	7b5b      	ldrb	r3, [r3, #13]
 8012db2:	2200      	movs	r2, #0
 8012db4:	4619      	mov	r1, r3
 8012db6:	6878      	ldr	r0, [r7, #4]
 8012db8:	f004 fedc 	bl	8017b74 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8012dbc:	68bb      	ldr	r3, [r7, #8]
 8012dbe:	7b1b      	ldrb	r3, [r3, #12]
 8012dc0:	2200      	movs	r2, #0
 8012dc2:	4619      	mov	r1, r3
 8012dc4:	6878      	ldr	r0, [r7, #4]
 8012dc6:	f004 fed5 	bl	8017b74 <USBH_LL_SetToggle>

  return USBH_OK;
 8012dca:	2300      	movs	r3, #0
}
 8012dcc:	4618      	mov	r0, r3
 8012dce:	3714      	adds	r7, #20
 8012dd0:	46bd      	mov	sp, r7
 8012dd2:	bd90      	pop	{r4, r7, pc}

08012dd4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8012dd4:	b580      	push	{r7, lr}
 8012dd6:	b084      	sub	sp, #16
 8012dd8:	af00      	add	r7, sp, #0
 8012dda:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012de2:	69db      	ldr	r3, [r3, #28]
 8012de4:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8012de6:	68fb      	ldr	r3, [r7, #12]
 8012de8:	781b      	ldrb	r3, [r3, #0]
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d00e      	beq.n	8012e0c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	781b      	ldrb	r3, [r3, #0]
 8012df2:	4619      	mov	r1, r3
 8012df4:	6878      	ldr	r0, [r7, #4]
 8012df6:	f001 fff2 	bl	8014dde <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8012dfa:	68fb      	ldr	r3, [r7, #12]
 8012dfc:	781b      	ldrb	r3, [r3, #0]
 8012dfe:	4619      	mov	r1, r3
 8012e00:	6878      	ldr	r0, [r7, #4]
 8012e02:	f002 f81d 	bl	8014e40 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	2200      	movs	r2, #0
 8012e0a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8012e0c:	68fb      	ldr	r3, [r7, #12]
 8012e0e:	7b1b      	ldrb	r3, [r3, #12]
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d00e      	beq.n	8012e32 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	7b1b      	ldrb	r3, [r3, #12]
 8012e18:	4619      	mov	r1, r3
 8012e1a:	6878      	ldr	r0, [r7, #4]
 8012e1c:	f001 ffdf 	bl	8014dde <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	7b1b      	ldrb	r3, [r3, #12]
 8012e24:	4619      	mov	r1, r3
 8012e26:	6878      	ldr	r0, [r7, #4]
 8012e28:	f002 f80a 	bl	8014e40 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	2200      	movs	r2, #0
 8012e30:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8012e32:	68fb      	ldr	r3, [r7, #12]
 8012e34:	7b5b      	ldrb	r3, [r3, #13]
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d00e      	beq.n	8012e58 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8012e3a:	68fb      	ldr	r3, [r7, #12]
 8012e3c:	7b5b      	ldrb	r3, [r3, #13]
 8012e3e:	4619      	mov	r1, r3
 8012e40:	6878      	ldr	r0, [r7, #4]
 8012e42:	f001 ffcc 	bl	8014dde <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8012e46:	68fb      	ldr	r3, [r7, #12]
 8012e48:	7b5b      	ldrb	r3, [r3, #13]
 8012e4a:	4619      	mov	r1, r3
 8012e4c:	6878      	ldr	r0, [r7, #4]
 8012e4e:	f001 fff7 	bl	8014e40 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	2200      	movs	r2, #0
 8012e56:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e5e:	69db      	ldr	r3, [r3, #28]
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d00b      	beq.n	8012e7c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e6a:	69db      	ldr	r3, [r3, #28]
 8012e6c:	4618      	mov	r0, r3
 8012e6e:	f004 ff0f 	bl	8017c90 <free>
    phost->pActiveClass->pData = 0U;
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e78:	2200      	movs	r2, #0
 8012e7a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8012e7c:	2300      	movs	r3, #0
}
 8012e7e:	4618      	mov	r0, r3
 8012e80:	3710      	adds	r7, #16
 8012e82:	46bd      	mov	sp, r7
 8012e84:	bd80      	pop	{r7, pc}

08012e86 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8012e86:	b580      	push	{r7, lr}
 8012e88:	b084      	sub	sp, #16
 8012e8a:	af00      	add	r7, sp, #0
 8012e8c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e94:	69db      	ldr	r3, [r3, #28]
 8012e96:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8012e98:	68fb      	ldr	r3, [r7, #12]
 8012e9a:	3340      	adds	r3, #64	@ 0x40
 8012e9c:	4619      	mov	r1, r3
 8012e9e:	6878      	ldr	r0, [r7, #4]
 8012ea0:	f000 f8b1 	bl	8013006 <GetLineCoding>
 8012ea4:	4603      	mov	r3, r0
 8012ea6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8012ea8:	7afb      	ldrb	r3, [r7, #11]
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d105      	bne.n	8012eba <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8012eb4:	2102      	movs	r1, #2
 8012eb6:	6878      	ldr	r0, [r7, #4]
 8012eb8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8012eba:	7afb      	ldrb	r3, [r7, #11]
}
 8012ebc:	4618      	mov	r0, r3
 8012ebe:	3710      	adds	r7, #16
 8012ec0:	46bd      	mov	sp, r7
 8012ec2:	bd80      	pop	{r7, pc}

08012ec4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8012ec4:	b580      	push	{r7, lr}
 8012ec6:	b084      	sub	sp, #16
 8012ec8:	af00      	add	r7, sp, #0
 8012eca:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8012ecc:	2301      	movs	r3, #1
 8012ece:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8012ed0:	2300      	movs	r3, #0
 8012ed2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012eda:	69db      	ldr	r3, [r3, #28]
 8012edc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8012ede:	68bb      	ldr	r3, [r7, #8]
 8012ee0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8012ee4:	2b04      	cmp	r3, #4
 8012ee6:	d877      	bhi.n	8012fd8 <USBH_CDC_Process+0x114>
 8012ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8012ef0 <USBH_CDC_Process+0x2c>)
 8012eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012eee:	bf00      	nop
 8012ef0:	08012f05 	.word	0x08012f05
 8012ef4:	08012f0b 	.word	0x08012f0b
 8012ef8:	08012f3b 	.word	0x08012f3b
 8012efc:	08012faf 	.word	0x08012faf
 8012f00:	08012fbd 	.word	0x08012fbd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8012f04:	2300      	movs	r3, #0
 8012f06:	73fb      	strb	r3, [r7, #15]
      break;
 8012f08:	e06d      	b.n	8012fe6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8012f0a:	68bb      	ldr	r3, [r7, #8]
 8012f0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f0e:	4619      	mov	r1, r3
 8012f10:	6878      	ldr	r0, [r7, #4]
 8012f12:	f000 f897 	bl	8013044 <SetLineCoding>
 8012f16:	4603      	mov	r3, r0
 8012f18:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012f1a:	7bbb      	ldrb	r3, [r7, #14]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d104      	bne.n	8012f2a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8012f20:	68bb      	ldr	r3, [r7, #8]
 8012f22:	2202      	movs	r2, #2
 8012f24:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012f28:	e058      	b.n	8012fdc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8012f2a:	7bbb      	ldrb	r3, [r7, #14]
 8012f2c:	2b01      	cmp	r3, #1
 8012f2e:	d055      	beq.n	8012fdc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8012f30:	68bb      	ldr	r3, [r7, #8]
 8012f32:	2204      	movs	r2, #4
 8012f34:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8012f38:	e050      	b.n	8012fdc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8012f3a:	68bb      	ldr	r3, [r7, #8]
 8012f3c:	3340      	adds	r3, #64	@ 0x40
 8012f3e:	4619      	mov	r1, r3
 8012f40:	6878      	ldr	r0, [r7, #4]
 8012f42:	f000 f860 	bl	8013006 <GetLineCoding>
 8012f46:	4603      	mov	r3, r0
 8012f48:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012f4a:	7bbb      	ldrb	r3, [r7, #14]
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	d126      	bne.n	8012f9e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8012f50:	68bb      	ldr	r3, [r7, #8]
 8012f52:	2200      	movs	r2, #0
 8012f54:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8012f58:	68bb      	ldr	r3, [r7, #8]
 8012f5a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8012f5e:	68bb      	ldr	r3, [r7, #8]
 8012f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f62:	791b      	ldrb	r3, [r3, #4]
 8012f64:	429a      	cmp	r2, r3
 8012f66:	d13b      	bne.n	8012fe0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8012f68:	68bb      	ldr	r3, [r7, #8]
 8012f6a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8012f6e:	68bb      	ldr	r3, [r7, #8]
 8012f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f72:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8012f74:	429a      	cmp	r2, r3
 8012f76:	d133      	bne.n	8012fe0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8012f78:	68bb      	ldr	r3, [r7, #8]
 8012f7a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8012f7e:	68bb      	ldr	r3, [r7, #8]
 8012f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f82:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8012f84:	429a      	cmp	r2, r3
 8012f86:	d12b      	bne.n	8012fe0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8012f88:	68bb      	ldr	r3, [r7, #8]
 8012f8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012f8c:	68bb      	ldr	r3, [r7, #8]
 8012f8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f90:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8012f92:	429a      	cmp	r2, r3
 8012f94:	d124      	bne.n	8012fe0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8012f96:	6878      	ldr	r0, [r7, #4]
 8012f98:	f000 f96a 	bl	8013270 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012f9c:	e020      	b.n	8012fe0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8012f9e:	7bbb      	ldrb	r3, [r7, #14]
 8012fa0:	2b01      	cmp	r3, #1
 8012fa2:	d01d      	beq.n	8012fe0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8012fa4:	68bb      	ldr	r3, [r7, #8]
 8012fa6:	2204      	movs	r2, #4
 8012fa8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8012fac:	e018      	b.n	8012fe0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8012fae:	6878      	ldr	r0, [r7, #4]
 8012fb0:	f000 f867 	bl	8013082 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8012fb4:	6878      	ldr	r0, [r7, #4]
 8012fb6:	f000 f8e6 	bl	8013186 <CDC_ProcessReception>
      break;
 8012fba:	e014      	b.n	8012fe6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8012fbc:	2100      	movs	r1, #0
 8012fbe:	6878      	ldr	r0, [r7, #4]
 8012fc0:	f001 f8ff 	bl	80141c2 <USBH_ClrFeature>
 8012fc4:	4603      	mov	r3, r0
 8012fc6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012fc8:	7bbb      	ldrb	r3, [r7, #14]
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	d10a      	bne.n	8012fe4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8012fce:	68bb      	ldr	r3, [r7, #8]
 8012fd0:	2200      	movs	r2, #0
 8012fd2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8012fd6:	e005      	b.n	8012fe4 <USBH_CDC_Process+0x120>

    default:
      break;
 8012fd8:	bf00      	nop
 8012fda:	e004      	b.n	8012fe6 <USBH_CDC_Process+0x122>
      break;
 8012fdc:	bf00      	nop
 8012fde:	e002      	b.n	8012fe6 <USBH_CDC_Process+0x122>
      break;
 8012fe0:	bf00      	nop
 8012fe2:	e000      	b.n	8012fe6 <USBH_CDC_Process+0x122>
      break;
 8012fe4:	bf00      	nop

  }

  return status;
 8012fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fe8:	4618      	mov	r0, r3
 8012fea:	3710      	adds	r7, #16
 8012fec:	46bd      	mov	sp, r7
 8012fee:	bd80      	pop	{r7, pc}

08012ff0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8012ff0:	b480      	push	{r7}
 8012ff2:	b083      	sub	sp, #12
 8012ff4:	af00      	add	r7, sp, #0
 8012ff6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8012ff8:	2300      	movs	r3, #0
}
 8012ffa:	4618      	mov	r0, r3
 8012ffc:	370c      	adds	r7, #12
 8012ffe:	46bd      	mov	sp, r7
 8013000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013004:	4770      	bx	lr

08013006 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8013006:	b580      	push	{r7, lr}
 8013008:	b082      	sub	sp, #8
 801300a:	af00      	add	r7, sp, #0
 801300c:	6078      	str	r0, [r7, #4]
 801300e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	22a1      	movs	r2, #161	@ 0xa1
 8013014:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	2221      	movs	r2, #33	@ 0x21
 801301a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	2200      	movs	r2, #0
 8013020:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	2200      	movs	r2, #0
 8013026:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	2207      	movs	r2, #7
 801302c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 801302e:	683b      	ldr	r3, [r7, #0]
 8013030:	2207      	movs	r2, #7
 8013032:	4619      	mov	r1, r3
 8013034:	6878      	ldr	r0, [r7, #4]
 8013036:	f001 fbf9 	bl	801482c <USBH_CtlReq>
 801303a:	4603      	mov	r3, r0
}
 801303c:	4618      	mov	r0, r3
 801303e:	3708      	adds	r7, #8
 8013040:	46bd      	mov	sp, r7
 8013042:	bd80      	pop	{r7, pc}

08013044 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8013044:	b580      	push	{r7, lr}
 8013046:	b082      	sub	sp, #8
 8013048:	af00      	add	r7, sp, #0
 801304a:	6078      	str	r0, [r7, #4]
 801304c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	2221      	movs	r2, #33	@ 0x21
 8013052:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	2220      	movs	r2, #32
 8013058:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	2200      	movs	r2, #0
 801305e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	2200      	movs	r2, #0
 8013064:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	2207      	movs	r2, #7
 801306a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 801306c:	683b      	ldr	r3, [r7, #0]
 801306e:	2207      	movs	r2, #7
 8013070:	4619      	mov	r1, r3
 8013072:	6878      	ldr	r0, [r7, #4]
 8013074:	f001 fbda 	bl	801482c <USBH_CtlReq>
 8013078:	4603      	mov	r3, r0
}
 801307a:	4618      	mov	r0, r3
 801307c:	3708      	adds	r7, #8
 801307e:	46bd      	mov	sp, r7
 8013080:	bd80      	pop	{r7, pc}

08013082 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8013082:	b580      	push	{r7, lr}
 8013084:	b086      	sub	sp, #24
 8013086:	af02      	add	r7, sp, #8
 8013088:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013090:	69db      	ldr	r3, [r3, #28]
 8013092:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8013094:	2300      	movs	r3, #0
 8013096:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 801309e:	2b01      	cmp	r3, #1
 80130a0:	d002      	beq.n	80130a8 <CDC_ProcessTransmission+0x26>
 80130a2:	2b02      	cmp	r3, #2
 80130a4:	d023      	beq.n	80130ee <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80130a6:	e06a      	b.n	801317e <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130ac:	68fa      	ldr	r2, [r7, #12]
 80130ae:	8b12      	ldrh	r2, [r2, #24]
 80130b0:	4293      	cmp	r3, r2
 80130b2:	d90b      	bls.n	80130cc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	69d9      	ldr	r1, [r3, #28]
 80130b8:	68fb      	ldr	r3, [r7, #12]
 80130ba:	8b1a      	ldrh	r2, [r3, #24]
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	7b5b      	ldrb	r3, [r3, #13]
 80130c0:	2001      	movs	r0, #1
 80130c2:	9000      	str	r0, [sp, #0]
 80130c4:	6878      	ldr	r0, [r7, #4]
 80130c6:	f001 fe28 	bl	8014d1a <USBH_BulkSendData>
 80130ca:	e00b      	b.n	80130e4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80130cc:	68fb      	ldr	r3, [r7, #12]
 80130ce:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80130d4:	b29a      	uxth	r2, r3
 80130d6:	68fb      	ldr	r3, [r7, #12]
 80130d8:	7b5b      	ldrb	r3, [r3, #13]
 80130da:	2001      	movs	r0, #1
 80130dc:	9000      	str	r0, [sp, #0]
 80130de:	6878      	ldr	r0, [r7, #4]
 80130e0:	f001 fe1b 	bl	8014d1a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80130e4:	68fb      	ldr	r3, [r7, #12]
 80130e6:	2202      	movs	r2, #2
 80130e8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80130ec:	e047      	b.n	801317e <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80130ee:	68fb      	ldr	r3, [r7, #12]
 80130f0:	7b5b      	ldrb	r3, [r3, #13]
 80130f2:	4619      	mov	r1, r3
 80130f4:	6878      	ldr	r0, [r7, #4]
 80130f6:	f004 fd13 	bl	8017b20 <USBH_LL_GetURBState>
 80130fa:	4603      	mov	r3, r0
 80130fc:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80130fe:	7afb      	ldrb	r3, [r7, #11]
 8013100:	2b01      	cmp	r3, #1
 8013102:	d12e      	bne.n	8013162 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8013104:	68fb      	ldr	r3, [r7, #12]
 8013106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013108:	68fa      	ldr	r2, [r7, #12]
 801310a:	8b12      	ldrh	r2, [r2, #24]
 801310c:	4293      	cmp	r3, r2
 801310e:	d90e      	bls.n	801312e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8013110:	68fb      	ldr	r3, [r7, #12]
 8013112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013114:	68fa      	ldr	r2, [r7, #12]
 8013116:	8b12      	ldrh	r2, [r2, #24]
 8013118:	1a9a      	subs	r2, r3, r2
 801311a:	68fb      	ldr	r3, [r7, #12]
 801311c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 801311e:	68fb      	ldr	r3, [r7, #12]
 8013120:	69db      	ldr	r3, [r3, #28]
 8013122:	68fa      	ldr	r2, [r7, #12]
 8013124:	8b12      	ldrh	r2, [r2, #24]
 8013126:	441a      	add	r2, r3
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	61da      	str	r2, [r3, #28]
 801312c:	e002      	b.n	8013134 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	2200      	movs	r2, #0
 8013132:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8013134:	68fb      	ldr	r3, [r7, #12]
 8013136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013138:	2b00      	cmp	r3, #0
 801313a:	d004      	beq.n	8013146 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 801313c:	68fb      	ldr	r3, [r7, #12]
 801313e:	2201      	movs	r2, #1
 8013140:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8013144:	e006      	b.n	8013154 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8013146:	68fb      	ldr	r3, [r7, #12]
 8013148:	2200      	movs	r2, #0
 801314a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 801314e:	6878      	ldr	r0, [r7, #4]
 8013150:	f000 f87a 	bl	8013248 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013154:	2300      	movs	r3, #0
 8013156:	2200      	movs	r2, #0
 8013158:	2104      	movs	r1, #4
 801315a:	6878      	ldr	r0, [r7, #4]
 801315c:	f000 febc 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8013160:	e00c      	b.n	801317c <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8013162:	7afb      	ldrb	r3, [r7, #11]
 8013164:	2b02      	cmp	r3, #2
 8013166:	d109      	bne.n	801317c <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	2201      	movs	r2, #1
 801316c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013170:	2300      	movs	r3, #0
 8013172:	2200      	movs	r2, #0
 8013174:	2104      	movs	r1, #4
 8013176:	6878      	ldr	r0, [r7, #4]
 8013178:	f000 feae 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 801317c:	bf00      	nop
  }
}
 801317e:	bf00      	nop
 8013180:	3710      	adds	r7, #16
 8013182:	46bd      	mov	sp, r7
 8013184:	bd80      	pop	{r7, pc}

08013186 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8013186:	b580      	push	{r7, lr}
 8013188:	b086      	sub	sp, #24
 801318a:	af00      	add	r7, sp, #0
 801318c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013194:	69db      	ldr	r3, [r3, #28]
 8013196:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8013198:	2300      	movs	r3, #0
 801319a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 801319c:	697b      	ldr	r3, [r7, #20]
 801319e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80131a2:	2b03      	cmp	r3, #3
 80131a4:	d002      	beq.n	80131ac <CDC_ProcessReception+0x26>
 80131a6:	2b04      	cmp	r3, #4
 80131a8:	d00e      	beq.n	80131c8 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80131aa:	e049      	b.n	8013240 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 80131ac:	697b      	ldr	r3, [r7, #20]
 80131ae:	6a19      	ldr	r1, [r3, #32]
 80131b0:	697b      	ldr	r3, [r7, #20]
 80131b2:	8b5a      	ldrh	r2, [r3, #26]
 80131b4:	697b      	ldr	r3, [r7, #20]
 80131b6:	7b1b      	ldrb	r3, [r3, #12]
 80131b8:	6878      	ldr	r0, [r7, #4]
 80131ba:	f001 fdd3 	bl	8014d64 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80131be:	697b      	ldr	r3, [r7, #20]
 80131c0:	2204      	movs	r2, #4
 80131c2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80131c6:	e03b      	b.n	8013240 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80131c8:	697b      	ldr	r3, [r7, #20]
 80131ca:	7b1b      	ldrb	r3, [r3, #12]
 80131cc:	4619      	mov	r1, r3
 80131ce:	6878      	ldr	r0, [r7, #4]
 80131d0:	f004 fca6 	bl	8017b20 <USBH_LL_GetURBState>
 80131d4:	4603      	mov	r3, r0
 80131d6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80131d8:	7cfb      	ldrb	r3, [r7, #19]
 80131da:	2b01      	cmp	r3, #1
 80131dc:	d12f      	bne.n	801323e <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80131de:	697b      	ldr	r3, [r7, #20]
 80131e0:	7b1b      	ldrb	r3, [r3, #12]
 80131e2:	4619      	mov	r1, r3
 80131e4:	6878      	ldr	r0, [r7, #4]
 80131e6:	f004 fc1b 	bl	8017a20 <USBH_LL_GetLastXferSize>
 80131ea:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80131ec:	697b      	ldr	r3, [r7, #20]
 80131ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80131f0:	68fa      	ldr	r2, [r7, #12]
 80131f2:	429a      	cmp	r2, r3
 80131f4:	d016      	beq.n	8013224 <CDC_ProcessReception+0x9e>
 80131f6:	697b      	ldr	r3, [r7, #20]
 80131f8:	8b5b      	ldrh	r3, [r3, #26]
 80131fa:	461a      	mov	r2, r3
 80131fc:	68fb      	ldr	r3, [r7, #12]
 80131fe:	4293      	cmp	r3, r2
 8013200:	d110      	bne.n	8013224 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8013202:	697b      	ldr	r3, [r7, #20]
 8013204:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	1ad2      	subs	r2, r2, r3
 801320a:	697b      	ldr	r3, [r7, #20]
 801320c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 801320e:	697b      	ldr	r3, [r7, #20]
 8013210:	6a1a      	ldr	r2, [r3, #32]
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	441a      	add	r2, r3
 8013216:	697b      	ldr	r3, [r7, #20]
 8013218:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 801321a:	697b      	ldr	r3, [r7, #20]
 801321c:	2203      	movs	r2, #3
 801321e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8013222:	e006      	b.n	8013232 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8013224:	697b      	ldr	r3, [r7, #20]
 8013226:	2200      	movs	r2, #0
 8013228:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 801322c:	6878      	ldr	r0, [r7, #4]
 801322e:	f000 f815 	bl	801325c <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013232:	2300      	movs	r3, #0
 8013234:	2200      	movs	r2, #0
 8013236:	2104      	movs	r1, #4
 8013238:	6878      	ldr	r0, [r7, #4]
 801323a:	f000 fe4d 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 801323e:	bf00      	nop
  }
}
 8013240:	bf00      	nop
 8013242:	3718      	adds	r7, #24
 8013244:	46bd      	mov	sp, r7
 8013246:	bd80      	pop	{r7, pc}

08013248 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8013248:	b480      	push	{r7}
 801324a:	b083      	sub	sp, #12
 801324c:	af00      	add	r7, sp, #0
 801324e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013250:	bf00      	nop
 8013252:	370c      	adds	r7, #12
 8013254:	46bd      	mov	sp, r7
 8013256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801325a:	4770      	bx	lr

0801325c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 801325c:	b480      	push	{r7}
 801325e:	b083      	sub	sp, #12
 8013260:	af00      	add	r7, sp, #0
 8013262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013264:	bf00      	nop
 8013266:	370c      	adds	r7, #12
 8013268:	46bd      	mov	sp, r7
 801326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801326e:	4770      	bx	lr

08013270 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8013270:	b480      	push	{r7}
 8013272:	b083      	sub	sp, #12
 8013274:	af00      	add	r7, sp, #0
 8013276:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013278:	bf00      	nop
 801327a:	370c      	adds	r7, #12
 801327c:	46bd      	mov	sp, r7
 801327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013282:	4770      	bx	lr

08013284 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8013284:	b5b0      	push	{r4, r5, r7, lr}
 8013286:	b090      	sub	sp, #64	@ 0x40
 8013288:	af00      	add	r7, sp, #0
 801328a:	60f8      	str	r0, [r7, #12]
 801328c:	60b9      	str	r1, [r7, #8]
 801328e:	4613      	mov	r3, r2
 8013290:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8013292:	68fb      	ldr	r3, [r7, #12]
 8013294:	2b00      	cmp	r3, #0
 8013296:	d101      	bne.n	801329c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8013298:	2302      	movs	r3, #2
 801329a:	e04d      	b.n	8013338 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 801329c:	68fb      	ldr	r3, [r7, #12]
 801329e:	79fa      	ldrb	r2, [r7, #7]
 80132a0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	2200      	movs	r2, #0
 80132a8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80132ac:	68fb      	ldr	r3, [r7, #12]
 80132ae:	2200      	movs	r2, #0
 80132b0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80132b4:	68f8      	ldr	r0, [r7, #12]
 80132b6:	f000 f847 	bl	8013348 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	2200      	movs	r2, #0
 80132be:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	2200      	movs	r2, #0
 80132c6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	2200      	movs	r2, #0
 80132ce:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80132d2:	68fb      	ldr	r3, [r7, #12]
 80132d4:	2200      	movs	r2, #0
 80132d6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80132da:	68bb      	ldr	r3, [r7, #8]
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d003      	beq.n	80132e8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80132e0:	68fb      	ldr	r3, [r7, #12]
 80132e2:	68ba      	ldr	r2, [r7, #8]
 80132e4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 80132e8:	4b15      	ldr	r3, [pc, #84]	@ (8013340 <USBH_Init+0xbc>)
 80132ea:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80132ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80132f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 80132f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80132f8:	2100      	movs	r1, #0
 80132fa:	4618      	mov	r0, r3
 80132fc:	f001 feea 	bl	80150d4 <osMessageCreate>
 8013300:	4602      	mov	r2, r0
 8013302:	68fb      	ldr	r3, [r7, #12]
 8013304:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8013308:	4b0e      	ldr	r3, [pc, #56]	@ (8013344 <USBH_Init+0xc0>)
 801330a:	f107 0414 	add.w	r4, r7, #20
 801330e:	461d      	mov	r5, r3
 8013310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013314:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8013318:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 801331c:	f107 0314 	add.w	r3, r7, #20
 8013320:	68f9      	ldr	r1, [r7, #12]
 8013322:	4618      	mov	r0, r3
 8013324:	f001 fe76 	bl	8015014 <osThreadCreate>
 8013328:	4602      	mov	r2, r0
 801332a:	68fb      	ldr	r3, [r7, #12]
 801332c:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8013330:	68f8      	ldr	r0, [r7, #12]
 8013332:	f004 fac1 	bl	80178b8 <USBH_LL_Init>

  return USBH_OK;
 8013336:	2300      	movs	r3, #0
}
 8013338:	4618      	mov	r0, r3
 801333a:	3740      	adds	r7, #64	@ 0x40
 801333c:	46bd      	mov	sp, r7
 801333e:	bdb0      	pop	{r4, r5, r7, pc}
 8013340:	08017f88 	.word	0x08017f88
 8013344:	08017fa4 	.word	0x08017fa4

08013348 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8013348:	b580      	push	{r7, lr}
 801334a:	b084      	sub	sp, #16
 801334c:	af00      	add	r7, sp, #0
 801334e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013350:	2300      	movs	r3, #0
 8013352:	60fb      	str	r3, [r7, #12]
 8013354:	e009      	b.n	801336a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8013356:	687a      	ldr	r2, [r7, #4]
 8013358:	68fb      	ldr	r3, [r7, #12]
 801335a:	33e0      	adds	r3, #224	@ 0xe0
 801335c:	009b      	lsls	r3, r3, #2
 801335e:	4413      	add	r3, r2
 8013360:	2200      	movs	r2, #0
 8013362:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013364:	68fb      	ldr	r3, [r7, #12]
 8013366:	3301      	adds	r3, #1
 8013368:	60fb      	str	r3, [r7, #12]
 801336a:	68fb      	ldr	r3, [r7, #12]
 801336c:	2b0f      	cmp	r3, #15
 801336e:	d9f2      	bls.n	8013356 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8013370:	2300      	movs	r3, #0
 8013372:	60fb      	str	r3, [r7, #12]
 8013374:	e009      	b.n	801338a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8013376:	687a      	ldr	r2, [r7, #4]
 8013378:	68fb      	ldr	r3, [r7, #12]
 801337a:	4413      	add	r3, r2
 801337c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013380:	2200      	movs	r2, #0
 8013382:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8013384:	68fb      	ldr	r3, [r7, #12]
 8013386:	3301      	adds	r3, #1
 8013388:	60fb      	str	r3, [r7, #12]
 801338a:	68fb      	ldr	r3, [r7, #12]
 801338c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013390:	d3f1      	bcc.n	8013376 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	2200      	movs	r2, #0
 8013396:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	2200      	movs	r2, #0
 801339c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	2201      	movs	r2, #1
 80133a2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	2200      	movs	r2, #0
 80133a8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	2201      	movs	r2, #1
 80133b0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	2240      	movs	r2, #64	@ 0x40
 80133b6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	2200      	movs	r2, #0
 80133bc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	2200      	movs	r2, #0
 80133c2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	2201      	movs	r2, #1
 80133ca:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	2200      	movs	r2, #0
 80133d2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	2200      	movs	r2, #0
 80133da:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	331c      	adds	r3, #28
 80133e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80133e6:	2100      	movs	r1, #0
 80133e8:	4618      	mov	r0, r3
 80133ea:	f004 fd07 	bl	8017dfc <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80133f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80133f8:	2100      	movs	r1, #0
 80133fa:	4618      	mov	r0, r3
 80133fc:	f004 fcfe 	bl	8017dfc <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8013406:	2212      	movs	r2, #18
 8013408:	2100      	movs	r1, #0
 801340a:	4618      	mov	r0, r3
 801340c:	f004 fcf6 	bl	8017dfc <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8013416:	223e      	movs	r2, #62	@ 0x3e
 8013418:	2100      	movs	r1, #0
 801341a:	4618      	mov	r0, r3
 801341c:	f004 fcee 	bl	8017dfc <memset>

  return USBH_OK;
 8013420:	2300      	movs	r3, #0
}
 8013422:	4618      	mov	r0, r3
 8013424:	3710      	adds	r7, #16
 8013426:	46bd      	mov	sp, r7
 8013428:	bd80      	pop	{r7, pc}

0801342a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 801342a:	b480      	push	{r7}
 801342c:	b085      	sub	sp, #20
 801342e:	af00      	add	r7, sp, #0
 8013430:	6078      	str	r0, [r7, #4]
 8013432:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8013434:	2300      	movs	r3, #0
 8013436:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8013438:	683b      	ldr	r3, [r7, #0]
 801343a:	2b00      	cmp	r3, #0
 801343c:	d016      	beq.n	801346c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 801343e:	687b      	ldr	r3, [r7, #4]
 8013440:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013444:	2b00      	cmp	r3, #0
 8013446:	d10e      	bne.n	8013466 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 801344e:	1c59      	adds	r1, r3, #1
 8013450:	687a      	ldr	r2, [r7, #4]
 8013452:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8013456:	687a      	ldr	r2, [r7, #4]
 8013458:	33de      	adds	r3, #222	@ 0xde
 801345a:	6839      	ldr	r1, [r7, #0]
 801345c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8013460:	2300      	movs	r3, #0
 8013462:	73fb      	strb	r3, [r7, #15]
 8013464:	e004      	b.n	8013470 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8013466:	2302      	movs	r3, #2
 8013468:	73fb      	strb	r3, [r7, #15]
 801346a:	e001      	b.n	8013470 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 801346c:	2302      	movs	r3, #2
 801346e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013470:	7bfb      	ldrb	r3, [r7, #15]
}
 8013472:	4618      	mov	r0, r3
 8013474:	3714      	adds	r7, #20
 8013476:	46bd      	mov	sp, r7
 8013478:	f85d 7b04 	ldr.w	r7, [sp], #4
 801347c:	4770      	bx	lr

0801347e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 801347e:	b480      	push	{r7}
 8013480:	b085      	sub	sp, #20
 8013482:	af00      	add	r7, sp, #0
 8013484:	6078      	str	r0, [r7, #4]
 8013486:	460b      	mov	r3, r1
 8013488:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 801348a:	2300      	movs	r3, #0
 801348c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8013494:	78fa      	ldrb	r2, [r7, #3]
 8013496:	429a      	cmp	r2, r3
 8013498:	d204      	bcs.n	80134a4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	78fa      	ldrb	r2, [r7, #3]
 801349e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80134a2:	e001      	b.n	80134a8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80134a4:	2302      	movs	r3, #2
 80134a6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80134a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80134aa:	4618      	mov	r0, r3
 80134ac:	3714      	adds	r7, #20
 80134ae:	46bd      	mov	sp, r7
 80134b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134b4:	4770      	bx	lr

080134b6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80134b6:	b480      	push	{r7}
 80134b8:	b087      	sub	sp, #28
 80134ba:	af00      	add	r7, sp, #0
 80134bc:	6078      	str	r0, [r7, #4]
 80134be:	4608      	mov	r0, r1
 80134c0:	4611      	mov	r1, r2
 80134c2:	461a      	mov	r2, r3
 80134c4:	4603      	mov	r3, r0
 80134c6:	70fb      	strb	r3, [r7, #3]
 80134c8:	460b      	mov	r3, r1
 80134ca:	70bb      	strb	r3, [r7, #2]
 80134cc:	4613      	mov	r3, r2
 80134ce:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80134d0:	2300      	movs	r3, #0
 80134d2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80134d4:	2300      	movs	r3, #0
 80134d6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80134de:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80134e0:	e025      	b.n	801352e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80134e2:	7dfb      	ldrb	r3, [r7, #23]
 80134e4:	221a      	movs	r2, #26
 80134e6:	fb02 f303 	mul.w	r3, r2, r3
 80134ea:	3308      	adds	r3, #8
 80134ec:	68fa      	ldr	r2, [r7, #12]
 80134ee:	4413      	add	r3, r2
 80134f0:	3302      	adds	r3, #2
 80134f2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80134f4:	693b      	ldr	r3, [r7, #16]
 80134f6:	795b      	ldrb	r3, [r3, #5]
 80134f8:	78fa      	ldrb	r2, [r7, #3]
 80134fa:	429a      	cmp	r2, r3
 80134fc:	d002      	beq.n	8013504 <USBH_FindInterface+0x4e>
 80134fe:	78fb      	ldrb	r3, [r7, #3]
 8013500:	2bff      	cmp	r3, #255	@ 0xff
 8013502:	d111      	bne.n	8013528 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013504:	693b      	ldr	r3, [r7, #16]
 8013506:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8013508:	78ba      	ldrb	r2, [r7, #2]
 801350a:	429a      	cmp	r2, r3
 801350c:	d002      	beq.n	8013514 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801350e:	78bb      	ldrb	r3, [r7, #2]
 8013510:	2bff      	cmp	r3, #255	@ 0xff
 8013512:	d109      	bne.n	8013528 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8013514:	693b      	ldr	r3, [r7, #16]
 8013516:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013518:	787a      	ldrb	r2, [r7, #1]
 801351a:	429a      	cmp	r2, r3
 801351c:	d002      	beq.n	8013524 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 801351e:	787b      	ldrb	r3, [r7, #1]
 8013520:	2bff      	cmp	r3, #255	@ 0xff
 8013522:	d101      	bne.n	8013528 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8013524:	7dfb      	ldrb	r3, [r7, #23]
 8013526:	e006      	b.n	8013536 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8013528:	7dfb      	ldrb	r3, [r7, #23]
 801352a:	3301      	adds	r3, #1
 801352c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 801352e:	7dfb      	ldrb	r3, [r7, #23]
 8013530:	2b01      	cmp	r3, #1
 8013532:	d9d6      	bls.n	80134e2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8013534:	23ff      	movs	r3, #255	@ 0xff
}
 8013536:	4618      	mov	r0, r3
 8013538:	371c      	adds	r7, #28
 801353a:	46bd      	mov	sp, r7
 801353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013540:	4770      	bx	lr

08013542 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8013542:	b580      	push	{r7, lr}
 8013544:	b082      	sub	sp, #8
 8013546:	af00      	add	r7, sp, #0
 8013548:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 801354a:	6878      	ldr	r0, [r7, #4]
 801354c:	f004 f9f0 	bl	8017930 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8013550:	2101      	movs	r1, #1
 8013552:	6878      	ldr	r0, [r7, #4]
 8013554:	f004 faf7 	bl	8017b46 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8013558:	2300      	movs	r3, #0
}
 801355a:	4618      	mov	r0, r3
 801355c:	3708      	adds	r7, #8
 801355e:	46bd      	mov	sp, r7
 8013560:	bd80      	pop	{r7, pc}
	...

08013564 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8013564:	b580      	push	{r7, lr}
 8013566:	b088      	sub	sp, #32
 8013568:	af04      	add	r7, sp, #16
 801356a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 801356c:	2302      	movs	r3, #2
 801356e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8013570:	2300      	movs	r3, #0
 8013572:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 801357a:	b2db      	uxtb	r3, r3
 801357c:	2b01      	cmp	r3, #1
 801357e:	d102      	bne.n	8013586 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	2203      	movs	r2, #3
 8013584:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	781b      	ldrb	r3, [r3, #0]
 801358a:	b2db      	uxtb	r3, r3
 801358c:	2b0b      	cmp	r3, #11
 801358e:	f200 81f5 	bhi.w	801397c <USBH_Process+0x418>
 8013592:	a201      	add	r2, pc, #4	@ (adr r2, 8013598 <USBH_Process+0x34>)
 8013594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013598:	080135c9 	.word	0x080135c9
 801359c:	08013607 	.word	0x08013607
 80135a0:	0801367d 	.word	0x0801367d
 80135a4:	0801390b 	.word	0x0801390b
 80135a8:	0801397d 	.word	0x0801397d
 80135ac:	08013729 	.word	0x08013729
 80135b0:	080138a5 	.word	0x080138a5
 80135b4:	0801376b 	.word	0x0801376b
 80135b8:	08013797 	.word	0x08013797
 80135bc:	080137bf 	.word	0x080137bf
 80135c0:	0801380d 	.word	0x0801380d
 80135c4:	080138f3 	.word	0x080138f3
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80135ce:	b2db      	uxtb	r3, r3
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	f000 81d5 	beq.w	8013980 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	2201      	movs	r2, #1
 80135da:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80135dc:	20c8      	movs	r0, #200	@ 0xc8
 80135de:	f004 fafc 	bl	8017bda <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80135e2:	6878      	ldr	r0, [r7, #4]
 80135e4:	f004 fa01 	bl	80179ea <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	2200      	movs	r2, #0
 80135ec:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	2200      	movs	r2, #0
 80135f4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80135f8:	2300      	movs	r3, #0
 80135fa:	2200      	movs	r2, #0
 80135fc:	2101      	movs	r1, #1
 80135fe:	6878      	ldr	r0, [r7, #4]
 8013600:	f000 fc6a 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013604:	e1bc      	b.n	8013980 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 801360c:	b2db      	uxtb	r3, r3
 801360e:	2b01      	cmp	r3, #1
 8013610:	d107      	bne.n	8013622 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	2200      	movs	r2, #0
 8013616:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	2202      	movs	r2, #2
 801361e:	701a      	strb	r2, [r3, #0]
 8013620:	e025      	b.n	801366e <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013628:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801362c:	d914      	bls.n	8013658 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013634:	3301      	adds	r3, #1
 8013636:	b2da      	uxtb	r2, r3
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013644:	2b03      	cmp	r3, #3
 8013646:	d903      	bls.n	8013650 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	220d      	movs	r2, #13
 801364c:	701a      	strb	r2, [r3, #0]
 801364e:	e00e      	b.n	801366e <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	2200      	movs	r2, #0
 8013654:	701a      	strb	r2, [r3, #0]
 8013656:	e00a      	b.n	801366e <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 801365e:	f103 020a 	add.w	r2, r3, #10
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8013668:	200a      	movs	r0, #10
 801366a:	f004 fab6 	bl	8017bda <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801366e:	2300      	movs	r3, #0
 8013670:	2200      	movs	r2, #0
 8013672:	2101      	movs	r1, #1
 8013674:	6878      	ldr	r0, [r7, #4]
 8013676:	f000 fc2f 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801367a:	e188      	b.n	801398e <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013682:	2b00      	cmp	r3, #0
 8013684:	d005      	beq.n	8013692 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801368c:	2104      	movs	r1, #4
 801368e:	6878      	ldr	r0, [r7, #4]
 8013690:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8013692:	2064      	movs	r0, #100	@ 0x64
 8013694:	f004 faa1 	bl	8017bda <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8013698:	6878      	ldr	r0, [r7, #4]
 801369a:	f004 f97f 	bl	801799c <USBH_LL_GetSpeed>
 801369e:	4603      	mov	r3, r0
 80136a0:	461a      	mov	r2, r3
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	2205      	movs	r2, #5
 80136ac:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80136ae:	2100      	movs	r1, #0
 80136b0:	6878      	ldr	r0, [r7, #4]
 80136b2:	f001 fba4 	bl	8014dfe <USBH_AllocPipe>
 80136b6:	4603      	mov	r3, r0
 80136b8:	461a      	mov	r2, r3
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80136be:	2180      	movs	r1, #128	@ 0x80
 80136c0:	6878      	ldr	r0, [r7, #4]
 80136c2:	f001 fb9c 	bl	8014dfe <USBH_AllocPipe>
 80136c6:	4603      	mov	r3, r0
 80136c8:	461a      	mov	r2, r3
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	7919      	ldrb	r1, [r3, #4]
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80136de:	687a      	ldr	r2, [r7, #4]
 80136e0:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80136e2:	9202      	str	r2, [sp, #8]
 80136e4:	2200      	movs	r2, #0
 80136e6:	9201      	str	r2, [sp, #4]
 80136e8:	9300      	str	r3, [sp, #0]
 80136ea:	4603      	mov	r3, r0
 80136ec:	2280      	movs	r2, #128	@ 0x80
 80136ee:	6878      	ldr	r0, [r7, #4]
 80136f0:	f001 fb56 	bl	8014da0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	7959      	ldrb	r1, [r3, #5]
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8013704:	687a      	ldr	r2, [r7, #4]
 8013706:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013708:	9202      	str	r2, [sp, #8]
 801370a:	2200      	movs	r2, #0
 801370c:	9201      	str	r2, [sp, #4]
 801370e:	9300      	str	r3, [sp, #0]
 8013710:	4603      	mov	r3, r0
 8013712:	2200      	movs	r2, #0
 8013714:	6878      	ldr	r0, [r7, #4]
 8013716:	f001 fb43 	bl	8014da0 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801371a:	2300      	movs	r3, #0
 801371c:	2200      	movs	r2, #0
 801371e:	2101      	movs	r1, #1
 8013720:	6878      	ldr	r0, [r7, #4]
 8013722:	f000 fbd9 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013726:	e132      	b.n	801398e <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8013728:	6878      	ldr	r0, [r7, #4]
 801372a:	f000 f935 	bl	8013998 <USBH_HandleEnum>
 801372e:	4603      	mov	r3, r0
 8013730:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8013732:	7bbb      	ldrb	r3, [r7, #14]
 8013734:	b2db      	uxtb	r3, r3
 8013736:	2b00      	cmp	r3, #0
 8013738:	f040 8124 	bne.w	8013984 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	2200      	movs	r2, #0
 8013740:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 801374a:	2b01      	cmp	r3, #1
 801374c:	d103      	bne.n	8013756 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	2208      	movs	r2, #8
 8013752:	701a      	strb	r2, [r3, #0]
 8013754:	e002      	b.n	801375c <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	2207      	movs	r2, #7
 801375a:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801375c:	2300      	movs	r3, #0
 801375e:	2200      	movs	r2, #0
 8013760:	2105      	movs	r1, #5
 8013762:	6878      	ldr	r0, [r7, #4]
 8013764:	f000 fbb8 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013768:	e10c      	b.n	8013984 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013770:	2b00      	cmp	r3, #0
 8013772:	f000 8109 	beq.w	8013988 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801377c:	2101      	movs	r1, #1
 801377e:	6878      	ldr	r0, [r7, #4]
 8013780:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	2208      	movs	r2, #8
 8013786:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013788:	2300      	movs	r3, #0
 801378a:	2200      	movs	r2, #0
 801378c:	2105      	movs	r1, #5
 801378e:	6878      	ldr	r0, [r7, #4]
 8013790:	f000 fba2 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8013794:	e0f8      	b.n	8013988 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 801379c:	4619      	mov	r1, r3
 801379e:	6878      	ldr	r0, [r7, #4]
 80137a0:	f000 fcc8 	bl	8014134 <USBH_SetCfg>
 80137a4:	4603      	mov	r3, r0
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d102      	bne.n	80137b0 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	2209      	movs	r2, #9
 80137ae:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80137b0:	2300      	movs	r3, #0
 80137b2:	2200      	movs	r2, #0
 80137b4:	2101      	movs	r1, #1
 80137b6:	6878      	ldr	r0, [r7, #4]
 80137b8:	f000 fb8e 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80137bc:	e0e7      	b.n	801398e <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80137c4:	f003 0320 	and.w	r3, r3, #32
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d015      	beq.n	80137f8 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80137cc:	2101      	movs	r1, #1
 80137ce:	6878      	ldr	r0, [r7, #4]
 80137d0:	f000 fcd3 	bl	801417a <USBH_SetFeature>
 80137d4:	4603      	mov	r3, r0
 80137d6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80137d8:	7bbb      	ldrb	r3, [r7, #14]
 80137da:	b2db      	uxtb	r3, r3
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d103      	bne.n	80137e8 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	220a      	movs	r2, #10
 80137e4:	701a      	strb	r2, [r3, #0]
 80137e6:	e00a      	b.n	80137fe <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 80137e8:	7bbb      	ldrb	r3, [r7, #14]
 80137ea:	b2db      	uxtb	r3, r3
 80137ec:	2b03      	cmp	r3, #3
 80137ee:	d106      	bne.n	80137fe <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	220a      	movs	r2, #10
 80137f4:	701a      	strb	r2, [r3, #0]
 80137f6:	e002      	b.n	80137fe <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	220a      	movs	r2, #10
 80137fc:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80137fe:	2300      	movs	r3, #0
 8013800:	2200      	movs	r2, #0
 8013802:	2101      	movs	r1, #1
 8013804:	6878      	ldr	r0, [r7, #4]
 8013806:	f000 fb67 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801380a:	e0c0      	b.n	801398e <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013812:	2b00      	cmp	r3, #0
 8013814:	d03f      	beq.n	8013896 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	2200      	movs	r2, #0
 801381a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 801381e:	2300      	movs	r3, #0
 8013820:	73fb      	strb	r3, [r7, #15]
 8013822:	e016      	b.n	8013852 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8013824:	7bfa      	ldrb	r2, [r7, #15]
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	32de      	adds	r2, #222	@ 0xde
 801382a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801382e:	791a      	ldrb	r2, [r3, #4]
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8013836:	429a      	cmp	r2, r3
 8013838:	d108      	bne.n	801384c <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 801383a:	7bfa      	ldrb	r2, [r7, #15]
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	32de      	adds	r2, #222	@ 0xde
 8013840:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 801384a:	e005      	b.n	8013858 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 801384c:	7bfb      	ldrb	r3, [r7, #15]
 801384e:	3301      	adds	r3, #1
 8013850:	73fb      	strb	r3, [r7, #15]
 8013852:	7bfb      	ldrb	r3, [r7, #15]
 8013854:	2b00      	cmp	r3, #0
 8013856:	d0e5      	beq.n	8013824 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801385e:	2b00      	cmp	r3, #0
 8013860:	d016      	beq.n	8013890 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013868:	689b      	ldr	r3, [r3, #8]
 801386a:	6878      	ldr	r0, [r7, #4]
 801386c:	4798      	blx	r3
 801386e:	4603      	mov	r3, r0
 8013870:	2b00      	cmp	r3, #0
 8013872:	d109      	bne.n	8013888 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	2206      	movs	r2, #6
 8013878:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013880:	2103      	movs	r1, #3
 8013882:	6878      	ldr	r0, [r7, #4]
 8013884:	4798      	blx	r3
 8013886:	e006      	b.n	8013896 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	220d      	movs	r2, #13
 801388c:	701a      	strb	r2, [r3, #0]
 801388e:	e002      	b.n	8013896 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	220d      	movs	r2, #13
 8013894:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013896:	2300      	movs	r3, #0
 8013898:	2200      	movs	r2, #0
 801389a:	2105      	movs	r1, #5
 801389c:	6878      	ldr	r0, [r7, #4]
 801389e:	f000 fb1b 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80138a2:	e074      	b.n	801398e <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d017      	beq.n	80138de <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80138b4:	691b      	ldr	r3, [r3, #16]
 80138b6:	6878      	ldr	r0, [r7, #4]
 80138b8:	4798      	blx	r3
 80138ba:	4603      	mov	r3, r0
 80138bc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80138be:	7bbb      	ldrb	r3, [r7, #14]
 80138c0:	b2db      	uxtb	r3, r3
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d103      	bne.n	80138ce <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	220b      	movs	r2, #11
 80138ca:	701a      	strb	r2, [r3, #0]
 80138cc:	e00a      	b.n	80138e4 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 80138ce:	7bbb      	ldrb	r3, [r7, #14]
 80138d0:	b2db      	uxtb	r3, r3
 80138d2:	2b02      	cmp	r3, #2
 80138d4:	d106      	bne.n	80138e4 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	220d      	movs	r2, #13
 80138da:	701a      	strb	r2, [r3, #0]
 80138dc:	e002      	b.n	80138e4 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	220d      	movs	r2, #13
 80138e2:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80138e4:	2300      	movs	r3, #0
 80138e6:	2200      	movs	r2, #0
 80138e8:	2105      	movs	r1, #5
 80138ea:	6878      	ldr	r0, [r7, #4]
 80138ec:	f000 faf4 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80138f0:	e04d      	b.n	801398e <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d047      	beq.n	801398c <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013902:	695b      	ldr	r3, [r3, #20]
 8013904:	6878      	ldr	r0, [r7, #4]
 8013906:	4798      	blx	r3
      }
      break;
 8013908:	e040      	b.n	801398c <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	2200      	movs	r2, #0
 801390e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8013912:	6878      	ldr	r0, [r7, #4]
 8013914:	f7ff fd18 	bl	8013348 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801391e:	2b00      	cmp	r3, #0
 8013920:	d009      	beq.n	8013936 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013928:	68db      	ldr	r3, [r3, #12]
 801392a:	6878      	ldr	r0, [r7, #4]
 801392c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	2200      	movs	r2, #0
 8013932:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801393c:	2b00      	cmp	r3, #0
 801393e:	d005      	beq.n	801394c <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013946:	2105      	movs	r1, #5
 8013948:	6878      	ldr	r0, [r7, #4]
 801394a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8013952:	b2db      	uxtb	r3, r3
 8013954:	2b01      	cmp	r3, #1
 8013956:	d107      	bne.n	8013968 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	2200      	movs	r2, #0
 801395c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8013960:	6878      	ldr	r0, [r7, #4]
 8013962:	f7ff fdee 	bl	8013542 <USBH_Start>
 8013966:	e002      	b.n	801396e <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8013968:	6878      	ldr	r0, [r7, #4]
 801396a:	f003 ffe1 	bl	8017930 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801396e:	2300      	movs	r3, #0
 8013970:	2200      	movs	r2, #0
 8013972:	2101      	movs	r1, #1
 8013974:	6878      	ldr	r0, [r7, #4]
 8013976:	f000 faaf 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801397a:	e008      	b.n	801398e <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 801397c:	bf00      	nop
 801397e:	e006      	b.n	801398e <USBH_Process+0x42a>
      break;
 8013980:	bf00      	nop
 8013982:	e004      	b.n	801398e <USBH_Process+0x42a>
      break;
 8013984:	bf00      	nop
 8013986:	e002      	b.n	801398e <USBH_Process+0x42a>
    break;
 8013988:	bf00      	nop
 801398a:	e000      	b.n	801398e <USBH_Process+0x42a>
      break;
 801398c:	bf00      	nop
  }
  return USBH_OK;
 801398e:	2300      	movs	r3, #0
}
 8013990:	4618      	mov	r0, r3
 8013992:	3710      	adds	r7, #16
 8013994:	46bd      	mov	sp, r7
 8013996:	bd80      	pop	{r7, pc}

08013998 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8013998:	b580      	push	{r7, lr}
 801399a:	b088      	sub	sp, #32
 801399c:	af04      	add	r7, sp, #16
 801399e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80139a0:	2301      	movs	r3, #1
 80139a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80139a4:	2301      	movs	r3, #1
 80139a6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	785b      	ldrb	r3, [r3, #1]
 80139ac:	2b07      	cmp	r3, #7
 80139ae:	f200 81db 	bhi.w	8013d68 <USBH_HandleEnum+0x3d0>
 80139b2:	a201      	add	r2, pc, #4	@ (adr r2, 80139b8 <USBH_HandleEnum+0x20>)
 80139b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80139b8:	080139d9 	.word	0x080139d9
 80139bc:	08013a93 	.word	0x08013a93
 80139c0:	08013afd 	.word	0x08013afd
 80139c4:	08013b87 	.word	0x08013b87
 80139c8:	08013bf1 	.word	0x08013bf1
 80139cc:	08013c61 	.word	0x08013c61
 80139d0:	08013ccb 	.word	0x08013ccb
 80139d4:	08013d29 	.word	0x08013d29
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80139d8:	2108      	movs	r1, #8
 80139da:	6878      	ldr	r0, [r7, #4]
 80139dc:	f000 fac7 	bl	8013f6e <USBH_Get_DevDesc>
 80139e0:	4603      	mov	r3, r0
 80139e2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80139e4:	7bbb      	ldrb	r3, [r7, #14]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d12e      	bne.n	8013a48 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	2201      	movs	r2, #1
 80139f8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	7919      	ldrb	r1, [r3, #4]
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013a0a:	687a      	ldr	r2, [r7, #4]
 8013a0c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8013a0e:	9202      	str	r2, [sp, #8]
 8013a10:	2200      	movs	r2, #0
 8013a12:	9201      	str	r2, [sp, #4]
 8013a14:	9300      	str	r3, [sp, #0]
 8013a16:	4603      	mov	r3, r0
 8013a18:	2280      	movs	r2, #128	@ 0x80
 8013a1a:	6878      	ldr	r0, [r7, #4]
 8013a1c:	f001 f9c0 	bl	8014da0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	7959      	ldrb	r1, [r3, #5]
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013a30:	687a      	ldr	r2, [r7, #4]
 8013a32:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013a34:	9202      	str	r2, [sp, #8]
 8013a36:	2200      	movs	r2, #0
 8013a38:	9201      	str	r2, [sp, #4]
 8013a3a:	9300      	str	r3, [sp, #0]
 8013a3c:	4603      	mov	r3, r0
 8013a3e:	2200      	movs	r2, #0
 8013a40:	6878      	ldr	r0, [r7, #4]
 8013a42:	f001 f9ad 	bl	8014da0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8013a46:	e191      	b.n	8013d6c <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013a48:	7bbb      	ldrb	r3, [r7, #14]
 8013a4a:	2b03      	cmp	r3, #3
 8013a4c:	f040 818e 	bne.w	8013d6c <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a56:	3301      	adds	r3, #1
 8013a58:	b2da      	uxtb	r2, r3
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a66:	2b03      	cmp	r3, #3
 8013a68:	d903      	bls.n	8013a72 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	220d      	movs	r2, #13
 8013a6e:	701a      	strb	r2, [r3, #0]
      break;
 8013a70:	e17c      	b.n	8013d6c <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013a72:	687b      	ldr	r3, [r7, #4]
 8013a74:	795b      	ldrb	r3, [r3, #5]
 8013a76:	4619      	mov	r1, r3
 8013a78:	6878      	ldr	r0, [r7, #4]
 8013a7a:	f001 f9e1 	bl	8014e40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	791b      	ldrb	r3, [r3, #4]
 8013a82:	4619      	mov	r1, r3
 8013a84:	6878      	ldr	r0, [r7, #4]
 8013a86:	f001 f9db 	bl	8014e40 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	2200      	movs	r2, #0
 8013a8e:	701a      	strb	r2, [r3, #0]
      break;
 8013a90:	e16c      	b.n	8013d6c <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8013a92:	2112      	movs	r1, #18
 8013a94:	6878      	ldr	r0, [r7, #4]
 8013a96:	f000 fa6a 	bl	8013f6e <USBH_Get_DevDesc>
 8013a9a:	4603      	mov	r3, r0
 8013a9c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013a9e:	7bbb      	ldrb	r3, [r7, #14]
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d103      	bne.n	8013aac <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	2202      	movs	r2, #2
 8013aa8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013aaa:	e161      	b.n	8013d70 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013aac:	7bbb      	ldrb	r3, [r7, #14]
 8013aae:	2b03      	cmp	r3, #3
 8013ab0:	f040 815e 	bne.w	8013d70 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013aba:	3301      	adds	r3, #1
 8013abc:	b2da      	uxtb	r2, r3
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013aca:	2b03      	cmp	r3, #3
 8013acc:	d903      	bls.n	8013ad6 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	220d      	movs	r2, #13
 8013ad2:	701a      	strb	r2, [r3, #0]
      break;
 8013ad4:	e14c      	b.n	8013d70 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	795b      	ldrb	r3, [r3, #5]
 8013ada:	4619      	mov	r1, r3
 8013adc:	6878      	ldr	r0, [r7, #4]
 8013ade:	f001 f9af 	bl	8014e40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	791b      	ldrb	r3, [r3, #4]
 8013ae6:	4619      	mov	r1, r3
 8013ae8:	6878      	ldr	r0, [r7, #4]
 8013aea:	f001 f9a9 	bl	8014e40 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	2200      	movs	r2, #0
 8013af2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	2200      	movs	r2, #0
 8013af8:	701a      	strb	r2, [r3, #0]
      break;
 8013afa:	e139      	b.n	8013d70 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8013afc:	2101      	movs	r1, #1
 8013afe:	6878      	ldr	r0, [r7, #4]
 8013b00:	f000 faf4 	bl	80140ec <USBH_SetAddress>
 8013b04:	4603      	mov	r3, r0
 8013b06:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013b08:	7bbb      	ldrb	r3, [r7, #14]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d130      	bne.n	8013b70 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8013b0e:	2002      	movs	r0, #2
 8013b10:	f004 f863 	bl	8017bda <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8013b14:	687b      	ldr	r3, [r7, #4]
 8013b16:	2201      	movs	r2, #1
 8013b18:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	2203      	movs	r2, #3
 8013b20:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	7919      	ldrb	r1, [r3, #4]
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013b32:	687a      	ldr	r2, [r7, #4]
 8013b34:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8013b36:	9202      	str	r2, [sp, #8]
 8013b38:	2200      	movs	r2, #0
 8013b3a:	9201      	str	r2, [sp, #4]
 8013b3c:	9300      	str	r3, [sp, #0]
 8013b3e:	4603      	mov	r3, r0
 8013b40:	2280      	movs	r2, #128	@ 0x80
 8013b42:	6878      	ldr	r0, [r7, #4]
 8013b44:	f001 f92c 	bl	8014da0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	7959      	ldrb	r1, [r3, #5]
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013b58:	687a      	ldr	r2, [r7, #4]
 8013b5a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013b5c:	9202      	str	r2, [sp, #8]
 8013b5e:	2200      	movs	r2, #0
 8013b60:	9201      	str	r2, [sp, #4]
 8013b62:	9300      	str	r3, [sp, #0]
 8013b64:	4603      	mov	r3, r0
 8013b66:	2200      	movs	r2, #0
 8013b68:	6878      	ldr	r0, [r7, #4]
 8013b6a:	f001 f919 	bl	8014da0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8013b6e:	e101      	b.n	8013d74 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013b70:	7bbb      	ldrb	r3, [r7, #14]
 8013b72:	2b03      	cmp	r3, #3
 8013b74:	f040 80fe 	bne.w	8013d74 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	220d      	movs	r2, #13
 8013b7c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	2200      	movs	r2, #0
 8013b82:	705a      	strb	r2, [r3, #1]
      break;
 8013b84:	e0f6      	b.n	8013d74 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8013b86:	2109      	movs	r1, #9
 8013b88:	6878      	ldr	r0, [r7, #4]
 8013b8a:	f000 fa1c 	bl	8013fc6 <USBH_Get_CfgDesc>
 8013b8e:	4603      	mov	r3, r0
 8013b90:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013b92:	7bbb      	ldrb	r3, [r7, #14]
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d103      	bne.n	8013ba0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	2204      	movs	r2, #4
 8013b9c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013b9e:	e0eb      	b.n	8013d78 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013ba0:	7bbb      	ldrb	r3, [r7, #14]
 8013ba2:	2b03      	cmp	r3, #3
 8013ba4:	f040 80e8 	bne.w	8013d78 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013bae:	3301      	adds	r3, #1
 8013bb0:	b2da      	uxtb	r2, r3
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013bbe:	2b03      	cmp	r3, #3
 8013bc0:	d903      	bls.n	8013bca <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	220d      	movs	r2, #13
 8013bc6:	701a      	strb	r2, [r3, #0]
      break;
 8013bc8:	e0d6      	b.n	8013d78 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	795b      	ldrb	r3, [r3, #5]
 8013bce:	4619      	mov	r1, r3
 8013bd0:	6878      	ldr	r0, [r7, #4]
 8013bd2:	f001 f935 	bl	8014e40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	791b      	ldrb	r3, [r3, #4]
 8013bda:	4619      	mov	r1, r3
 8013bdc:	6878      	ldr	r0, [r7, #4]
 8013bde:	f001 f92f 	bl	8014e40 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	2200      	movs	r2, #0
 8013be6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	2200      	movs	r2, #0
 8013bec:	701a      	strb	r2, [r3, #0]
      break;
 8013bee:	e0c3      	b.n	8013d78 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8013bf6:	4619      	mov	r1, r3
 8013bf8:	6878      	ldr	r0, [r7, #4]
 8013bfa:	f000 f9e4 	bl	8013fc6 <USBH_Get_CfgDesc>
 8013bfe:	4603      	mov	r3, r0
 8013c00:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013c02:	7bbb      	ldrb	r3, [r7, #14]
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d103      	bne.n	8013c10 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	2205      	movs	r2, #5
 8013c0c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013c0e:	e0b5      	b.n	8013d7c <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013c10:	7bbb      	ldrb	r3, [r7, #14]
 8013c12:	2b03      	cmp	r3, #3
 8013c14:	f040 80b2 	bne.w	8013d7c <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013c1e:	3301      	adds	r3, #1
 8013c20:	b2da      	uxtb	r2, r3
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013c2e:	2b03      	cmp	r3, #3
 8013c30:	d903      	bls.n	8013c3a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	220d      	movs	r2, #13
 8013c36:	701a      	strb	r2, [r3, #0]
      break;
 8013c38:	e0a0      	b.n	8013d7c <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	795b      	ldrb	r3, [r3, #5]
 8013c3e:	4619      	mov	r1, r3
 8013c40:	6878      	ldr	r0, [r7, #4]
 8013c42:	f001 f8fd 	bl	8014e40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	791b      	ldrb	r3, [r3, #4]
 8013c4a:	4619      	mov	r1, r3
 8013c4c:	6878      	ldr	r0, [r7, #4]
 8013c4e:	f001 f8f7 	bl	8014e40 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2200      	movs	r2, #0
 8013c56:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	2200      	movs	r2, #0
 8013c5c:	701a      	strb	r2, [r3, #0]
      break;
 8013c5e:	e08d      	b.n	8013d7c <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d025      	beq.n	8013cb6 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8013c76:	23ff      	movs	r3, #255	@ 0xff
 8013c78:	6878      	ldr	r0, [r7, #4]
 8013c7a:	f000 f9ce 	bl	801401a <USBH_Get_StringDesc>
 8013c7e:	4603      	mov	r3, r0
 8013c80:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013c82:	7bbb      	ldrb	r3, [r7, #14]
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d109      	bne.n	8013c9c <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	2206      	movs	r2, #6
 8013c8c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013c8e:	2300      	movs	r3, #0
 8013c90:	2200      	movs	r2, #0
 8013c92:	2105      	movs	r1, #5
 8013c94:	6878      	ldr	r0, [r7, #4]
 8013c96:	f000 f91f 	bl	8013ed8 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013c9a:	e071      	b.n	8013d80 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013c9c:	7bbb      	ldrb	r3, [r7, #14]
 8013c9e:	2b03      	cmp	r3, #3
 8013ca0:	d16e      	bne.n	8013d80 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	2206      	movs	r2, #6
 8013ca6:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013ca8:	2300      	movs	r3, #0
 8013caa:	2200      	movs	r2, #0
 8013cac:	2105      	movs	r1, #5
 8013cae:	6878      	ldr	r0, [r7, #4]
 8013cb0:	f000 f912 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8013cb4:	e064      	b.n	8013d80 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	2206      	movs	r2, #6
 8013cba:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013cbc:	2300      	movs	r3, #0
 8013cbe:	2200      	movs	r2, #0
 8013cc0:	2105      	movs	r1, #5
 8013cc2:	6878      	ldr	r0, [r7, #4]
 8013cc4:	f000 f908 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8013cc8:	e05a      	b.n	8013d80 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d01f      	beq.n	8013d14 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8013ce0:	23ff      	movs	r3, #255	@ 0xff
 8013ce2:	6878      	ldr	r0, [r7, #4]
 8013ce4:	f000 f999 	bl	801401a <USBH_Get_StringDesc>
 8013ce8:	4603      	mov	r3, r0
 8013cea:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013cec:	7bbb      	ldrb	r3, [r7, #14]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d103      	bne.n	8013cfa <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	2207      	movs	r2, #7
 8013cf6:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013cf8:	e044      	b.n	8013d84 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013cfa:	7bbb      	ldrb	r3, [r7, #14]
 8013cfc:	2b03      	cmp	r3, #3
 8013cfe:	d141      	bne.n	8013d84 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	2207      	movs	r2, #7
 8013d04:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013d06:	2300      	movs	r3, #0
 8013d08:	2200      	movs	r2, #0
 8013d0a:	2105      	movs	r1, #5
 8013d0c:	6878      	ldr	r0, [r7, #4]
 8013d0e:	f000 f8e3 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8013d12:	e037      	b.n	8013d84 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	2207      	movs	r2, #7
 8013d18:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013d1a:	2300      	movs	r3, #0
 8013d1c:	2200      	movs	r2, #0
 8013d1e:	2105      	movs	r1, #5
 8013d20:	6878      	ldr	r0, [r7, #4]
 8013d22:	f000 f8d9 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8013d26:	e02d      	b.n	8013d84 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d017      	beq.n	8013d62 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8013d3e:	23ff      	movs	r3, #255	@ 0xff
 8013d40:	6878      	ldr	r0, [r7, #4]
 8013d42:	f000 f96a 	bl	801401a <USBH_Get_StringDesc>
 8013d46:	4603      	mov	r3, r0
 8013d48:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013d4a:	7bbb      	ldrb	r3, [r7, #14]
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d102      	bne.n	8013d56 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8013d50:	2300      	movs	r3, #0
 8013d52:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8013d54:	e018      	b.n	8013d88 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013d56:	7bbb      	ldrb	r3, [r7, #14]
 8013d58:	2b03      	cmp	r3, #3
 8013d5a:	d115      	bne.n	8013d88 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8013d5c:	2300      	movs	r3, #0
 8013d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8013d60:	e012      	b.n	8013d88 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8013d62:	2300      	movs	r3, #0
 8013d64:	73fb      	strb	r3, [r7, #15]
      break;
 8013d66:	e00f      	b.n	8013d88 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8013d68:	bf00      	nop
 8013d6a:	e00e      	b.n	8013d8a <USBH_HandleEnum+0x3f2>
      break;
 8013d6c:	bf00      	nop
 8013d6e:	e00c      	b.n	8013d8a <USBH_HandleEnum+0x3f2>
      break;
 8013d70:	bf00      	nop
 8013d72:	e00a      	b.n	8013d8a <USBH_HandleEnum+0x3f2>
      break;
 8013d74:	bf00      	nop
 8013d76:	e008      	b.n	8013d8a <USBH_HandleEnum+0x3f2>
      break;
 8013d78:	bf00      	nop
 8013d7a:	e006      	b.n	8013d8a <USBH_HandleEnum+0x3f2>
      break;
 8013d7c:	bf00      	nop
 8013d7e:	e004      	b.n	8013d8a <USBH_HandleEnum+0x3f2>
      break;
 8013d80:	bf00      	nop
 8013d82:	e002      	b.n	8013d8a <USBH_HandleEnum+0x3f2>
      break;
 8013d84:	bf00      	nop
 8013d86:	e000      	b.n	8013d8a <USBH_HandleEnum+0x3f2>
      break;
 8013d88:	bf00      	nop
  }
  return Status;
 8013d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d8c:	4618      	mov	r0, r3
 8013d8e:	3710      	adds	r7, #16
 8013d90:	46bd      	mov	sp, r7
 8013d92:	bd80      	pop	{r7, pc}

08013d94 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8013d94:	b480      	push	{r7}
 8013d96:	b083      	sub	sp, #12
 8013d98:	af00      	add	r7, sp, #0
 8013d9a:	6078      	str	r0, [r7, #4]
 8013d9c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	683a      	ldr	r2, [r7, #0]
 8013da2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8013da6:	bf00      	nop
 8013da8:	370c      	adds	r7, #12
 8013daa:	46bd      	mov	sp, r7
 8013dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db0:	4770      	bx	lr

08013db2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8013db2:	b580      	push	{r7, lr}
 8013db4:	b082      	sub	sp, #8
 8013db6:	af00      	add	r7, sp, #0
 8013db8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8013dc0:	1c5a      	adds	r2, r3, #1
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8013dc8:	6878      	ldr	r0, [r7, #4]
 8013dca:	f000 f804 	bl	8013dd6 <USBH_HandleSof>
}
 8013dce:	bf00      	nop
 8013dd0:	3708      	adds	r7, #8
 8013dd2:	46bd      	mov	sp, r7
 8013dd4:	bd80      	pop	{r7, pc}

08013dd6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8013dd6:	b580      	push	{r7, lr}
 8013dd8:	b082      	sub	sp, #8
 8013dda:	af00      	add	r7, sp, #0
 8013ddc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	781b      	ldrb	r3, [r3, #0]
 8013de2:	b2db      	uxtb	r3, r3
 8013de4:	2b0b      	cmp	r3, #11
 8013de6:	d10a      	bne.n	8013dfe <USBH_HandleSof+0x28>
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d005      	beq.n	8013dfe <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013df8:	699b      	ldr	r3, [r3, #24]
 8013dfa:	6878      	ldr	r0, [r7, #4]
 8013dfc:	4798      	blx	r3
  }
}
 8013dfe:	bf00      	nop
 8013e00:	3708      	adds	r7, #8
 8013e02:	46bd      	mov	sp, r7
 8013e04:	bd80      	pop	{r7, pc}

08013e06 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8013e06:	b580      	push	{r7, lr}
 8013e08:	b082      	sub	sp, #8
 8013e0a:	af00      	add	r7, sp, #0
 8013e0c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	2201      	movs	r2, #1
 8013e12:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013e16:	2300      	movs	r3, #0
 8013e18:	2200      	movs	r2, #0
 8013e1a:	2101      	movs	r1, #1
 8013e1c:	6878      	ldr	r0, [r7, #4]
 8013e1e:	f000 f85b 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8013e22:	bf00      	nop
}
 8013e24:	3708      	adds	r7, #8
 8013e26:	46bd      	mov	sp, r7
 8013e28:	bd80      	pop	{r7, pc}

08013e2a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8013e2a:	b480      	push	{r7}
 8013e2c:	b083      	sub	sp, #12
 8013e2e:	af00      	add	r7, sp, #0
 8013e30:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	2200      	movs	r2, #0
 8013e36:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	2201      	movs	r2, #1
 8013e3e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8013e42:	bf00      	nop
}
 8013e44:	370c      	adds	r7, #12
 8013e46:	46bd      	mov	sp, r7
 8013e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e4c:	4770      	bx	lr

08013e4e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8013e4e:	b580      	push	{r7, lr}
 8013e50:	b082      	sub	sp, #8
 8013e52:	af00      	add	r7, sp, #0
 8013e54:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	2201      	movs	r2, #1
 8013e5a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	2200      	movs	r2, #0
 8013e62:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	2200      	movs	r2, #0
 8013e6a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013e6e:	2300      	movs	r3, #0
 8013e70:	2200      	movs	r2, #0
 8013e72:	2101      	movs	r1, #1
 8013e74:	6878      	ldr	r0, [r7, #4]
 8013e76:	f000 f82f 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013e7a:	2300      	movs	r3, #0
}
 8013e7c:	4618      	mov	r0, r3
 8013e7e:	3708      	adds	r7, #8
 8013e80:	46bd      	mov	sp, r7
 8013e82:	bd80      	pop	{r7, pc}

08013e84 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8013e84:	b580      	push	{r7, lr}
 8013e86:	b082      	sub	sp, #8
 8013e88:	af00      	add	r7, sp, #0
 8013e8a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	2201      	movs	r2, #1
 8013e90:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	2200      	movs	r2, #0
 8013e98:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	2200      	movs	r2, #0
 8013ea0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8013ea4:	6878      	ldr	r0, [r7, #4]
 8013ea6:	f003 fd5e 	bl	8017966 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	791b      	ldrb	r3, [r3, #4]
 8013eae:	4619      	mov	r1, r3
 8013eb0:	6878      	ldr	r0, [r7, #4]
 8013eb2:	f000 ffc5 	bl	8014e40 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	795b      	ldrb	r3, [r3, #5]
 8013eba:	4619      	mov	r1, r3
 8013ebc:	6878      	ldr	r0, [r7, #4]
 8013ebe:	f000 ffbf 	bl	8014e40 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013ec2:	2300      	movs	r3, #0
 8013ec4:	2200      	movs	r2, #0
 8013ec6:	2101      	movs	r1, #1
 8013ec8:	6878      	ldr	r0, [r7, #4]
 8013eca:	f000 f805 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013ece:	2300      	movs	r3, #0
}
 8013ed0:	4618      	mov	r0, r3
 8013ed2:	3708      	adds	r7, #8
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	bd80      	pop	{r7, pc}

08013ed8 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8013ed8:	b580      	push	{r7, lr}
 8013eda:	b086      	sub	sp, #24
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	60f8      	str	r0, [r7, #12]
 8013ee0:	607a      	str	r2, [r7, #4]
 8013ee2:	603b      	str	r3, [r7, #0]
 8013ee4:	460b      	mov	r3, r1
 8013ee6:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8013ee8:	7afa      	ldrb	r2, [r7, #11]
 8013eea:	68fb      	ldr	r3, [r7, #12]
 8013eec:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8013ef0:	68fb      	ldr	r3, [r7, #12]
 8013ef2:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8013ef6:	4618      	mov	r0, r3
 8013ef8:	f001 f9c8 	bl	801528c <osMessageWaiting>
 8013efc:	4603      	mov	r3, r0
 8013efe:	f1c3 0310 	rsb	r3, r3, #16
 8013f02:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8013f04:	697b      	ldr	r3, [r7, #20]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d009      	beq.n	8013f1e <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8013f10:	68fb      	ldr	r3, [r7, #12]
 8013f12:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8013f16:	687a      	ldr	r2, [r7, #4]
 8013f18:	4619      	mov	r1, r3
 8013f1a:	f001 f903 	bl	8015124 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8013f1e:	bf00      	nop
 8013f20:	3718      	adds	r7, #24
 8013f22:	46bd      	mov	sp, r7
 8013f24:	bd80      	pop	{r7, pc}

08013f26 <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8013f26:	b580      	push	{r7, lr}
 8013f28:	b086      	sub	sp, #24
 8013f2a:	af00      	add	r7, sp, #0
 8013f2c:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8013f34:	f107 030c 	add.w	r3, r7, #12
 8013f38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013f3c:	4618      	mov	r0, r3
 8013f3e:	f001 f931 	bl	80151a4 <osMessageGet>
    if (event.status == osEventMessage)
 8013f42:	68fb      	ldr	r3, [r7, #12]
 8013f44:	2b10      	cmp	r3, #16
 8013f46:	d1f2      	bne.n	8013f2e <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8013f48:	6878      	ldr	r0, [r7, #4]
 8013f4a:	f7ff fb0b 	bl	8013564 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8013f4e:	e7ee      	b.n	8013f2e <USBH_Process_OS+0x8>

08013f50 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8013f50:	b580      	push	{r7, lr}
 8013f52:	b082      	sub	sp, #8
 8013f54:	af00      	add	r7, sp, #0
 8013f56:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013f58:	2300      	movs	r3, #0
 8013f5a:	2200      	movs	r2, #0
 8013f5c:	2101      	movs	r1, #1
 8013f5e:	6878      	ldr	r0, [r7, #4]
 8013f60:	f7ff ffba 	bl	8013ed8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013f64:	2300      	movs	r3, #0
}
 8013f66:	4618      	mov	r0, r3
 8013f68:	3708      	adds	r7, #8
 8013f6a:	46bd      	mov	sp, r7
 8013f6c:	bd80      	pop	{r7, pc}

08013f6e <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8013f6e:	b580      	push	{r7, lr}
 8013f70:	b086      	sub	sp, #24
 8013f72:	af02      	add	r7, sp, #8
 8013f74:	6078      	str	r0, [r7, #4]
 8013f76:	460b      	mov	r3, r1
 8013f78:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8013f7a:	887b      	ldrh	r3, [r7, #2]
 8013f7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013f80:	d901      	bls.n	8013f86 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013f82:	2303      	movs	r3, #3
 8013f84:	e01b      	b.n	8013fbe <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8013f8c:	887b      	ldrh	r3, [r7, #2]
 8013f8e:	9300      	str	r3, [sp, #0]
 8013f90:	4613      	mov	r3, r2
 8013f92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013f96:	2100      	movs	r1, #0
 8013f98:	6878      	ldr	r0, [r7, #4]
 8013f9a:	f000 f872 	bl	8014082 <USBH_GetDescriptor>
 8013f9e:	4603      	mov	r3, r0
 8013fa0:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8013fa2:	7bfb      	ldrb	r3, [r7, #15]
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d109      	bne.n	8013fbc <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013fae:	887a      	ldrh	r2, [r7, #2]
 8013fb0:	4619      	mov	r1, r3
 8013fb2:	6878      	ldr	r0, [r7, #4]
 8013fb4:	f000 f92a 	bl	801420c <USBH_ParseDevDesc>
 8013fb8:	4603      	mov	r3, r0
 8013fba:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8013fbe:	4618      	mov	r0, r3
 8013fc0:	3710      	adds	r7, #16
 8013fc2:	46bd      	mov	sp, r7
 8013fc4:	bd80      	pop	{r7, pc}

08013fc6 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8013fc6:	b580      	push	{r7, lr}
 8013fc8:	b086      	sub	sp, #24
 8013fca:	af02      	add	r7, sp, #8
 8013fcc:	6078      	str	r0, [r7, #4]
 8013fce:	460b      	mov	r3, r1
 8013fd0:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	331c      	adds	r3, #28
 8013fd6:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8013fd8:	887b      	ldrh	r3, [r7, #2]
 8013fda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013fde:	d901      	bls.n	8013fe4 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013fe0:	2303      	movs	r3, #3
 8013fe2:	e016      	b.n	8014012 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8013fe4:	887b      	ldrh	r3, [r7, #2]
 8013fe6:	9300      	str	r3, [sp, #0]
 8013fe8:	68bb      	ldr	r3, [r7, #8]
 8013fea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013fee:	2100      	movs	r1, #0
 8013ff0:	6878      	ldr	r0, [r7, #4]
 8013ff2:	f000 f846 	bl	8014082 <USBH_GetDescriptor>
 8013ff6:	4603      	mov	r3, r0
 8013ff8:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8013ffa:	7bfb      	ldrb	r3, [r7, #15]
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d107      	bne.n	8014010 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8014000:	887b      	ldrh	r3, [r7, #2]
 8014002:	461a      	mov	r2, r3
 8014004:	68b9      	ldr	r1, [r7, #8]
 8014006:	6878      	ldr	r0, [r7, #4]
 8014008:	f000 f9b0 	bl	801436c <USBH_ParseCfgDesc>
 801400c:	4603      	mov	r3, r0
 801400e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8014010:	7bfb      	ldrb	r3, [r7, #15]
}
 8014012:	4618      	mov	r0, r3
 8014014:	3710      	adds	r7, #16
 8014016:	46bd      	mov	sp, r7
 8014018:	bd80      	pop	{r7, pc}

0801401a <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 801401a:	b580      	push	{r7, lr}
 801401c:	b088      	sub	sp, #32
 801401e:	af02      	add	r7, sp, #8
 8014020:	60f8      	str	r0, [r7, #12]
 8014022:	607a      	str	r2, [r7, #4]
 8014024:	461a      	mov	r2, r3
 8014026:	460b      	mov	r3, r1
 8014028:	72fb      	strb	r3, [r7, #11]
 801402a:	4613      	mov	r3, r2
 801402c:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 801402e:	893b      	ldrh	r3, [r7, #8]
 8014030:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014034:	d802      	bhi.n	801403c <USBH_Get_StringDesc+0x22>
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	2b00      	cmp	r3, #0
 801403a:	d101      	bne.n	8014040 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 801403c:	2303      	movs	r3, #3
 801403e:	e01c      	b.n	801407a <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8014040:	7afb      	ldrb	r3, [r7, #11]
 8014042:	b29b      	uxth	r3, r3
 8014044:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8014048:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 801404a:	68fb      	ldr	r3, [r7, #12]
 801404c:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8014050:	893b      	ldrh	r3, [r7, #8]
 8014052:	9300      	str	r3, [sp, #0]
 8014054:	460b      	mov	r3, r1
 8014056:	2100      	movs	r1, #0
 8014058:	68f8      	ldr	r0, [r7, #12]
 801405a:	f000 f812 	bl	8014082 <USBH_GetDescriptor>
 801405e:	4603      	mov	r3, r0
 8014060:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8014062:	7dfb      	ldrb	r3, [r7, #23]
 8014064:	2b00      	cmp	r3, #0
 8014066:	d107      	bne.n	8014078 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 801406e:	893a      	ldrh	r2, [r7, #8]
 8014070:	6879      	ldr	r1, [r7, #4]
 8014072:	4618      	mov	r0, r3
 8014074:	f000 fb8d 	bl	8014792 <USBH_ParseStringDesc>
  }

  return status;
 8014078:	7dfb      	ldrb	r3, [r7, #23]
}
 801407a:	4618      	mov	r0, r3
 801407c:	3718      	adds	r7, #24
 801407e:	46bd      	mov	sp, r7
 8014080:	bd80      	pop	{r7, pc}

08014082 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8014082:	b580      	push	{r7, lr}
 8014084:	b084      	sub	sp, #16
 8014086:	af00      	add	r7, sp, #0
 8014088:	60f8      	str	r0, [r7, #12]
 801408a:	607b      	str	r3, [r7, #4]
 801408c:	460b      	mov	r3, r1
 801408e:	72fb      	strb	r3, [r7, #11]
 8014090:	4613      	mov	r3, r2
 8014092:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	789b      	ldrb	r3, [r3, #2]
 8014098:	2b01      	cmp	r3, #1
 801409a:	d11c      	bne.n	80140d6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 801409c:	7afb      	ldrb	r3, [r7, #11]
 801409e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80140a2:	b2da      	uxtb	r2, r3
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	2206      	movs	r2, #6
 80140ac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	893a      	ldrh	r2, [r7, #8]
 80140b2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80140b4:	893b      	ldrh	r3, [r7, #8]
 80140b6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80140ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80140be:	d104      	bne.n	80140ca <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	f240 4209 	movw	r2, #1033	@ 0x409
 80140c6:	829a      	strh	r2, [r3, #20]
 80140c8:	e002      	b.n	80140d0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80140ca:	68fb      	ldr	r3, [r7, #12]
 80140cc:	2200      	movs	r2, #0
 80140ce:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80140d0:	68fb      	ldr	r3, [r7, #12]
 80140d2:	8b3a      	ldrh	r2, [r7, #24]
 80140d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80140d6:	8b3b      	ldrh	r3, [r7, #24]
 80140d8:	461a      	mov	r2, r3
 80140da:	6879      	ldr	r1, [r7, #4]
 80140dc:	68f8      	ldr	r0, [r7, #12]
 80140de:	f000 fba5 	bl	801482c <USBH_CtlReq>
 80140e2:	4603      	mov	r3, r0
}
 80140e4:	4618      	mov	r0, r3
 80140e6:	3710      	adds	r7, #16
 80140e8:	46bd      	mov	sp, r7
 80140ea:	bd80      	pop	{r7, pc}

080140ec <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80140ec:	b580      	push	{r7, lr}
 80140ee:	b082      	sub	sp, #8
 80140f0:	af00      	add	r7, sp, #0
 80140f2:	6078      	str	r0, [r7, #4]
 80140f4:	460b      	mov	r3, r1
 80140f6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	789b      	ldrb	r3, [r3, #2]
 80140fc:	2b01      	cmp	r3, #1
 80140fe:	d10f      	bne.n	8014120 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	2200      	movs	r2, #0
 8014104:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	2205      	movs	r2, #5
 801410a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 801410c:	78fb      	ldrb	r3, [r7, #3]
 801410e:	b29a      	uxth	r2, r3
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	2200      	movs	r2, #0
 8014118:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	2200      	movs	r2, #0
 801411e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014120:	2200      	movs	r2, #0
 8014122:	2100      	movs	r1, #0
 8014124:	6878      	ldr	r0, [r7, #4]
 8014126:	f000 fb81 	bl	801482c <USBH_CtlReq>
 801412a:	4603      	mov	r3, r0
}
 801412c:	4618      	mov	r0, r3
 801412e:	3708      	adds	r7, #8
 8014130:	46bd      	mov	sp, r7
 8014132:	bd80      	pop	{r7, pc}

08014134 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8014134:	b580      	push	{r7, lr}
 8014136:	b082      	sub	sp, #8
 8014138:	af00      	add	r7, sp, #0
 801413a:	6078      	str	r0, [r7, #4]
 801413c:	460b      	mov	r3, r1
 801413e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	789b      	ldrb	r3, [r3, #2]
 8014144:	2b01      	cmp	r3, #1
 8014146:	d10e      	bne.n	8014166 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	2200      	movs	r2, #0
 801414c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	2209      	movs	r2, #9
 8014152:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8014154:	687b      	ldr	r3, [r7, #4]
 8014156:	887a      	ldrh	r2, [r7, #2]
 8014158:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	2200      	movs	r2, #0
 801415e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	2200      	movs	r2, #0
 8014164:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014166:	2200      	movs	r2, #0
 8014168:	2100      	movs	r1, #0
 801416a:	6878      	ldr	r0, [r7, #4]
 801416c:	f000 fb5e 	bl	801482c <USBH_CtlReq>
 8014170:	4603      	mov	r3, r0
}
 8014172:	4618      	mov	r0, r3
 8014174:	3708      	adds	r7, #8
 8014176:	46bd      	mov	sp, r7
 8014178:	bd80      	pop	{r7, pc}

0801417a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 801417a:	b580      	push	{r7, lr}
 801417c:	b082      	sub	sp, #8
 801417e:	af00      	add	r7, sp, #0
 8014180:	6078      	str	r0, [r7, #4]
 8014182:	460b      	mov	r3, r1
 8014184:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	789b      	ldrb	r3, [r3, #2]
 801418a:	2b01      	cmp	r3, #1
 801418c:	d10f      	bne.n	80141ae <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 801418e:	687b      	ldr	r3, [r7, #4]
 8014190:	2200      	movs	r2, #0
 8014192:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	2203      	movs	r2, #3
 8014198:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 801419a:	78fb      	ldrb	r3, [r7, #3]
 801419c:	b29a      	uxth	r2, r3
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	2200      	movs	r2, #0
 80141a6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	2200      	movs	r2, #0
 80141ac:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80141ae:	2200      	movs	r2, #0
 80141b0:	2100      	movs	r1, #0
 80141b2:	6878      	ldr	r0, [r7, #4]
 80141b4:	f000 fb3a 	bl	801482c <USBH_CtlReq>
 80141b8:	4603      	mov	r3, r0
}
 80141ba:	4618      	mov	r0, r3
 80141bc:	3708      	adds	r7, #8
 80141be:	46bd      	mov	sp, r7
 80141c0:	bd80      	pop	{r7, pc}

080141c2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80141c2:	b580      	push	{r7, lr}
 80141c4:	b082      	sub	sp, #8
 80141c6:	af00      	add	r7, sp, #0
 80141c8:	6078      	str	r0, [r7, #4]
 80141ca:	460b      	mov	r3, r1
 80141cc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	789b      	ldrb	r3, [r3, #2]
 80141d2:	2b01      	cmp	r3, #1
 80141d4:	d10f      	bne.n	80141f6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	2202      	movs	r2, #2
 80141da:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	2201      	movs	r2, #1
 80141e0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	2200      	movs	r2, #0
 80141e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80141e8:	78fb      	ldrb	r3, [r7, #3]
 80141ea:	b29a      	uxth	r2, r3
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80141f0:	687b      	ldr	r3, [r7, #4]
 80141f2:	2200      	movs	r2, #0
 80141f4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80141f6:	2200      	movs	r2, #0
 80141f8:	2100      	movs	r1, #0
 80141fa:	6878      	ldr	r0, [r7, #4]
 80141fc:	f000 fb16 	bl	801482c <USBH_CtlReq>
 8014200:	4603      	mov	r3, r0
}
 8014202:	4618      	mov	r0, r3
 8014204:	3708      	adds	r7, #8
 8014206:	46bd      	mov	sp, r7
 8014208:	bd80      	pop	{r7, pc}
	...

0801420c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 801420c:	b480      	push	{r7}
 801420e:	b087      	sub	sp, #28
 8014210:	af00      	add	r7, sp, #0
 8014212:	60f8      	str	r0, [r7, #12]
 8014214:	60b9      	str	r1, [r7, #8]
 8014216:	4613      	mov	r3, r2
 8014218:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8014220:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8014222:	2300      	movs	r3, #0
 8014224:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8014226:	68bb      	ldr	r3, [r7, #8]
 8014228:	2b00      	cmp	r3, #0
 801422a:	d101      	bne.n	8014230 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 801422c:	2302      	movs	r3, #2
 801422e:	e094      	b.n	801435a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8014230:	68bb      	ldr	r3, [r7, #8]
 8014232:	781a      	ldrb	r2, [r3, #0]
 8014234:	693b      	ldr	r3, [r7, #16]
 8014236:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8014238:	68bb      	ldr	r3, [r7, #8]
 801423a:	785a      	ldrb	r2, [r3, #1]
 801423c:	693b      	ldr	r3, [r7, #16]
 801423e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8014240:	68bb      	ldr	r3, [r7, #8]
 8014242:	3302      	adds	r3, #2
 8014244:	781b      	ldrb	r3, [r3, #0]
 8014246:	461a      	mov	r2, r3
 8014248:	68bb      	ldr	r3, [r7, #8]
 801424a:	3303      	adds	r3, #3
 801424c:	781b      	ldrb	r3, [r3, #0]
 801424e:	021b      	lsls	r3, r3, #8
 8014250:	b29b      	uxth	r3, r3
 8014252:	4313      	orrs	r3, r2
 8014254:	b29a      	uxth	r2, r3
 8014256:	693b      	ldr	r3, [r7, #16]
 8014258:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 801425a:	68bb      	ldr	r3, [r7, #8]
 801425c:	791a      	ldrb	r2, [r3, #4]
 801425e:	693b      	ldr	r3, [r7, #16]
 8014260:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8014262:	68bb      	ldr	r3, [r7, #8]
 8014264:	795a      	ldrb	r2, [r3, #5]
 8014266:	693b      	ldr	r3, [r7, #16]
 8014268:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 801426a:	68bb      	ldr	r3, [r7, #8]
 801426c:	799a      	ldrb	r2, [r3, #6]
 801426e:	693b      	ldr	r3, [r7, #16]
 8014270:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8014272:	68bb      	ldr	r3, [r7, #8]
 8014274:	79da      	ldrb	r2, [r3, #7]
 8014276:	693b      	ldr	r3, [r7, #16]
 8014278:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801427a:	68fb      	ldr	r3, [r7, #12]
 801427c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014280:	2b00      	cmp	r3, #0
 8014282:	d004      	beq.n	801428e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8014284:	68fb      	ldr	r3, [r7, #12]
 8014286:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801428a:	2b01      	cmp	r3, #1
 801428c:	d11b      	bne.n	80142c6 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 801428e:	693b      	ldr	r3, [r7, #16]
 8014290:	79db      	ldrb	r3, [r3, #7]
 8014292:	2b20      	cmp	r3, #32
 8014294:	dc0f      	bgt.n	80142b6 <USBH_ParseDevDesc+0xaa>
 8014296:	2b08      	cmp	r3, #8
 8014298:	db0f      	blt.n	80142ba <USBH_ParseDevDesc+0xae>
 801429a:	3b08      	subs	r3, #8
 801429c:	4a32      	ldr	r2, [pc, #200]	@ (8014368 <USBH_ParseDevDesc+0x15c>)
 801429e:	fa22 f303 	lsr.w	r3, r2, r3
 80142a2:	f003 0301 	and.w	r3, r3, #1
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	bf14      	ite	ne
 80142aa:	2301      	movne	r3, #1
 80142ac:	2300      	moveq	r3, #0
 80142ae:	b2db      	uxtb	r3, r3
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	d106      	bne.n	80142c2 <USBH_ParseDevDesc+0xb6>
 80142b4:	e001      	b.n	80142ba <USBH_ParseDevDesc+0xae>
 80142b6:	2b40      	cmp	r3, #64	@ 0x40
 80142b8:	d003      	beq.n	80142c2 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80142ba:	693b      	ldr	r3, [r7, #16]
 80142bc:	2208      	movs	r2, #8
 80142be:	71da      	strb	r2, [r3, #7]
        break;
 80142c0:	e000      	b.n	80142c4 <USBH_ParseDevDesc+0xb8>
        break;
 80142c2:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80142c4:	e00e      	b.n	80142e4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80142c6:	68fb      	ldr	r3, [r7, #12]
 80142c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80142cc:	2b02      	cmp	r3, #2
 80142ce:	d107      	bne.n	80142e0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80142d0:	693b      	ldr	r3, [r7, #16]
 80142d2:	79db      	ldrb	r3, [r3, #7]
 80142d4:	2b08      	cmp	r3, #8
 80142d6:	d005      	beq.n	80142e4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80142d8:	693b      	ldr	r3, [r7, #16]
 80142da:	2208      	movs	r2, #8
 80142dc:	71da      	strb	r2, [r3, #7]
 80142de:	e001      	b.n	80142e4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80142e0:	2303      	movs	r3, #3
 80142e2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80142e4:	88fb      	ldrh	r3, [r7, #6]
 80142e6:	2b08      	cmp	r3, #8
 80142e8:	d936      	bls.n	8014358 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80142ea:	68bb      	ldr	r3, [r7, #8]
 80142ec:	3308      	adds	r3, #8
 80142ee:	781b      	ldrb	r3, [r3, #0]
 80142f0:	461a      	mov	r2, r3
 80142f2:	68bb      	ldr	r3, [r7, #8]
 80142f4:	3309      	adds	r3, #9
 80142f6:	781b      	ldrb	r3, [r3, #0]
 80142f8:	021b      	lsls	r3, r3, #8
 80142fa:	b29b      	uxth	r3, r3
 80142fc:	4313      	orrs	r3, r2
 80142fe:	b29a      	uxth	r2, r3
 8014300:	693b      	ldr	r3, [r7, #16]
 8014302:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8014304:	68bb      	ldr	r3, [r7, #8]
 8014306:	330a      	adds	r3, #10
 8014308:	781b      	ldrb	r3, [r3, #0]
 801430a:	461a      	mov	r2, r3
 801430c:	68bb      	ldr	r3, [r7, #8]
 801430e:	330b      	adds	r3, #11
 8014310:	781b      	ldrb	r3, [r3, #0]
 8014312:	021b      	lsls	r3, r3, #8
 8014314:	b29b      	uxth	r3, r3
 8014316:	4313      	orrs	r3, r2
 8014318:	b29a      	uxth	r2, r3
 801431a:	693b      	ldr	r3, [r7, #16]
 801431c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 801431e:	68bb      	ldr	r3, [r7, #8]
 8014320:	330c      	adds	r3, #12
 8014322:	781b      	ldrb	r3, [r3, #0]
 8014324:	461a      	mov	r2, r3
 8014326:	68bb      	ldr	r3, [r7, #8]
 8014328:	330d      	adds	r3, #13
 801432a:	781b      	ldrb	r3, [r3, #0]
 801432c:	021b      	lsls	r3, r3, #8
 801432e:	b29b      	uxth	r3, r3
 8014330:	4313      	orrs	r3, r2
 8014332:	b29a      	uxth	r2, r3
 8014334:	693b      	ldr	r3, [r7, #16]
 8014336:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8014338:	68bb      	ldr	r3, [r7, #8]
 801433a:	7b9a      	ldrb	r2, [r3, #14]
 801433c:	693b      	ldr	r3, [r7, #16]
 801433e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8014340:	68bb      	ldr	r3, [r7, #8]
 8014342:	7bda      	ldrb	r2, [r3, #15]
 8014344:	693b      	ldr	r3, [r7, #16]
 8014346:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8014348:	68bb      	ldr	r3, [r7, #8]
 801434a:	7c1a      	ldrb	r2, [r3, #16]
 801434c:	693b      	ldr	r3, [r7, #16]
 801434e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8014350:	68bb      	ldr	r3, [r7, #8]
 8014352:	7c5a      	ldrb	r2, [r3, #17]
 8014354:	693b      	ldr	r3, [r7, #16]
 8014356:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8014358:	7dfb      	ldrb	r3, [r7, #23]
}
 801435a:	4618      	mov	r0, r3
 801435c:	371c      	adds	r7, #28
 801435e:	46bd      	mov	sp, r7
 8014360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014364:	4770      	bx	lr
 8014366:	bf00      	nop
 8014368:	01000101 	.word	0x01000101

0801436c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 801436c:	b580      	push	{r7, lr}
 801436e:	b08c      	sub	sp, #48	@ 0x30
 8014370:	af00      	add	r7, sp, #0
 8014372:	60f8      	str	r0, [r7, #12]
 8014374:	60b9      	str	r1, [r7, #8]
 8014376:	4613      	mov	r3, r2
 8014378:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 801437a:	68fb      	ldr	r3, [r7, #12]
 801437c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8014380:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8014382:	2300      	movs	r3, #0
 8014384:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8014388:	2300      	movs	r3, #0
 801438a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 801438e:	2300      	movs	r3, #0
 8014390:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8014394:	68bb      	ldr	r3, [r7, #8]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d101      	bne.n	801439e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 801439a:	2302      	movs	r3, #2
 801439c:	e0de      	b.n	801455c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 801439e:	68bb      	ldr	r3, [r7, #8]
 80143a0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80143a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143a4:	781b      	ldrb	r3, [r3, #0]
 80143a6:	2b09      	cmp	r3, #9
 80143a8:	d002      	beq.n	80143b0 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80143aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143ac:	2209      	movs	r2, #9
 80143ae:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80143b0:	68bb      	ldr	r3, [r7, #8]
 80143b2:	781a      	ldrb	r2, [r3, #0]
 80143b4:	6a3b      	ldr	r3, [r7, #32]
 80143b6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80143b8:	68bb      	ldr	r3, [r7, #8]
 80143ba:	785a      	ldrb	r2, [r3, #1]
 80143bc:	6a3b      	ldr	r3, [r7, #32]
 80143be:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80143c0:	68bb      	ldr	r3, [r7, #8]
 80143c2:	3302      	adds	r3, #2
 80143c4:	781b      	ldrb	r3, [r3, #0]
 80143c6:	461a      	mov	r2, r3
 80143c8:	68bb      	ldr	r3, [r7, #8]
 80143ca:	3303      	adds	r3, #3
 80143cc:	781b      	ldrb	r3, [r3, #0]
 80143ce:	021b      	lsls	r3, r3, #8
 80143d0:	b29b      	uxth	r3, r3
 80143d2:	4313      	orrs	r3, r2
 80143d4:	b29b      	uxth	r3, r3
 80143d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80143da:	bf28      	it	cs
 80143dc:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80143e0:	b29a      	uxth	r2, r3
 80143e2:	6a3b      	ldr	r3, [r7, #32]
 80143e4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80143e6:	68bb      	ldr	r3, [r7, #8]
 80143e8:	791a      	ldrb	r2, [r3, #4]
 80143ea:	6a3b      	ldr	r3, [r7, #32]
 80143ec:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80143ee:	68bb      	ldr	r3, [r7, #8]
 80143f0:	795a      	ldrb	r2, [r3, #5]
 80143f2:	6a3b      	ldr	r3, [r7, #32]
 80143f4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80143f6:	68bb      	ldr	r3, [r7, #8]
 80143f8:	799a      	ldrb	r2, [r3, #6]
 80143fa:	6a3b      	ldr	r3, [r7, #32]
 80143fc:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80143fe:	68bb      	ldr	r3, [r7, #8]
 8014400:	79da      	ldrb	r2, [r3, #7]
 8014402:	6a3b      	ldr	r3, [r7, #32]
 8014404:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8014406:	68bb      	ldr	r3, [r7, #8]
 8014408:	7a1a      	ldrb	r2, [r3, #8]
 801440a:	6a3b      	ldr	r3, [r7, #32]
 801440c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 801440e:	88fb      	ldrh	r3, [r7, #6]
 8014410:	2b09      	cmp	r3, #9
 8014412:	f240 80a1 	bls.w	8014558 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8014416:	2309      	movs	r3, #9
 8014418:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 801441a:	2300      	movs	r3, #0
 801441c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 801441e:	e085      	b.n	801452c <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014420:	f107 0316 	add.w	r3, r7, #22
 8014424:	4619      	mov	r1, r3
 8014426:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014428:	f000 f9e6 	bl	80147f8 <USBH_GetNextDesc>
 801442c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 801442e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014430:	785b      	ldrb	r3, [r3, #1]
 8014432:	2b04      	cmp	r3, #4
 8014434:	d17a      	bne.n	801452c <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8014436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014438:	781b      	ldrb	r3, [r3, #0]
 801443a:	2b09      	cmp	r3, #9
 801443c:	d002      	beq.n	8014444 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 801443e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014440:	2209      	movs	r2, #9
 8014442:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8014444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014448:	221a      	movs	r2, #26
 801444a:	fb02 f303 	mul.w	r3, r2, r3
 801444e:	3308      	adds	r3, #8
 8014450:	6a3a      	ldr	r2, [r7, #32]
 8014452:	4413      	add	r3, r2
 8014454:	3302      	adds	r3, #2
 8014456:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8014458:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801445a:	69f8      	ldr	r0, [r7, #28]
 801445c:	f000 f882 	bl	8014564 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8014460:	2300      	movs	r3, #0
 8014462:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8014466:	2300      	movs	r3, #0
 8014468:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 801446a:	e043      	b.n	80144f4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 801446c:	f107 0316 	add.w	r3, r7, #22
 8014470:	4619      	mov	r1, r3
 8014472:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014474:	f000 f9c0 	bl	80147f8 <USBH_GetNextDesc>
 8014478:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801447a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801447c:	785b      	ldrb	r3, [r3, #1]
 801447e:	2b05      	cmp	r3, #5
 8014480:	d138      	bne.n	80144f4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8014482:	69fb      	ldr	r3, [r7, #28]
 8014484:	795b      	ldrb	r3, [r3, #5]
 8014486:	2b01      	cmp	r3, #1
 8014488:	d113      	bne.n	80144b2 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 801448a:	69fb      	ldr	r3, [r7, #28]
 801448c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 801448e:	2b02      	cmp	r3, #2
 8014490:	d003      	beq.n	801449a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8014492:	69fb      	ldr	r3, [r7, #28]
 8014494:	799b      	ldrb	r3, [r3, #6]
 8014496:	2b03      	cmp	r3, #3
 8014498:	d10b      	bne.n	80144b2 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801449a:	69fb      	ldr	r3, [r7, #28]
 801449c:	79db      	ldrb	r3, [r3, #7]
 801449e:	2b00      	cmp	r3, #0
 80144a0:	d10b      	bne.n	80144ba <USBH_ParseCfgDesc+0x14e>
 80144a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144a4:	781b      	ldrb	r3, [r3, #0]
 80144a6:	2b09      	cmp	r3, #9
 80144a8:	d007      	beq.n	80144ba <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80144aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144ac:	2209      	movs	r2, #9
 80144ae:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80144b0:	e003      	b.n	80144ba <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80144b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144b4:	2207      	movs	r2, #7
 80144b6:	701a      	strb	r2, [r3, #0]
 80144b8:	e000      	b.n	80144bc <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80144ba:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80144bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80144c0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80144c4:	3201      	adds	r2, #1
 80144c6:	00d2      	lsls	r2, r2, #3
 80144c8:	211a      	movs	r1, #26
 80144ca:	fb01 f303 	mul.w	r3, r1, r3
 80144ce:	4413      	add	r3, r2
 80144d0:	3308      	adds	r3, #8
 80144d2:	6a3a      	ldr	r2, [r7, #32]
 80144d4:	4413      	add	r3, r2
 80144d6:	3304      	adds	r3, #4
 80144d8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80144da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80144dc:	69b9      	ldr	r1, [r7, #24]
 80144de:	68f8      	ldr	r0, [r7, #12]
 80144e0:	f000 f86f 	bl	80145c2 <USBH_ParseEPDesc>
 80144e4:	4603      	mov	r3, r0
 80144e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80144ea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80144ee:	3301      	adds	r3, #1
 80144f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80144f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80144f8:	2b01      	cmp	r3, #1
 80144fa:	d80a      	bhi.n	8014512 <USBH_ParseCfgDesc+0x1a6>
 80144fc:	69fb      	ldr	r3, [r7, #28]
 80144fe:	791b      	ldrb	r3, [r3, #4]
 8014500:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014504:	429a      	cmp	r2, r3
 8014506:	d204      	bcs.n	8014512 <USBH_ParseCfgDesc+0x1a6>
 8014508:	6a3b      	ldr	r3, [r7, #32]
 801450a:	885a      	ldrh	r2, [r3, #2]
 801450c:	8afb      	ldrh	r3, [r7, #22]
 801450e:	429a      	cmp	r2, r3
 8014510:	d8ac      	bhi.n	801446c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8014512:	69fb      	ldr	r3, [r7, #28]
 8014514:	791b      	ldrb	r3, [r3, #4]
 8014516:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801451a:	429a      	cmp	r2, r3
 801451c:	d201      	bcs.n	8014522 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 801451e:	2303      	movs	r3, #3
 8014520:	e01c      	b.n	801455c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8014522:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014526:	3301      	adds	r3, #1
 8014528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 801452c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014530:	2b01      	cmp	r3, #1
 8014532:	d805      	bhi.n	8014540 <USBH_ParseCfgDesc+0x1d4>
 8014534:	6a3b      	ldr	r3, [r7, #32]
 8014536:	885a      	ldrh	r2, [r3, #2]
 8014538:	8afb      	ldrh	r3, [r7, #22]
 801453a:	429a      	cmp	r2, r3
 801453c:	f63f af70 	bhi.w	8014420 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8014540:	6a3b      	ldr	r3, [r7, #32]
 8014542:	791b      	ldrb	r3, [r3, #4]
 8014544:	2b02      	cmp	r3, #2
 8014546:	bf28      	it	cs
 8014548:	2302      	movcs	r3, #2
 801454a:	b2db      	uxtb	r3, r3
 801454c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8014550:	429a      	cmp	r2, r3
 8014552:	d201      	bcs.n	8014558 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8014554:	2303      	movs	r3, #3
 8014556:	e001      	b.n	801455c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8014558:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801455c:	4618      	mov	r0, r3
 801455e:	3730      	adds	r7, #48	@ 0x30
 8014560:	46bd      	mov	sp, r7
 8014562:	bd80      	pop	{r7, pc}

08014564 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8014564:	b480      	push	{r7}
 8014566:	b083      	sub	sp, #12
 8014568:	af00      	add	r7, sp, #0
 801456a:	6078      	str	r0, [r7, #4]
 801456c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 801456e:	683b      	ldr	r3, [r7, #0]
 8014570:	781a      	ldrb	r2, [r3, #0]
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8014576:	683b      	ldr	r3, [r7, #0]
 8014578:	785a      	ldrb	r2, [r3, #1]
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 801457e:	683b      	ldr	r3, [r7, #0]
 8014580:	789a      	ldrb	r2, [r3, #2]
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8014586:	683b      	ldr	r3, [r7, #0]
 8014588:	78da      	ldrb	r2, [r3, #3]
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 801458e:	683b      	ldr	r3, [r7, #0]
 8014590:	791a      	ldrb	r2, [r3, #4]
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8014596:	683b      	ldr	r3, [r7, #0]
 8014598:	795a      	ldrb	r2, [r3, #5]
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 801459e:	683b      	ldr	r3, [r7, #0]
 80145a0:	799a      	ldrb	r2, [r3, #6]
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80145a6:	683b      	ldr	r3, [r7, #0]
 80145a8:	79da      	ldrb	r2, [r3, #7]
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80145ae:	683b      	ldr	r3, [r7, #0]
 80145b0:	7a1a      	ldrb	r2, [r3, #8]
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	721a      	strb	r2, [r3, #8]
}
 80145b6:	bf00      	nop
 80145b8:	370c      	adds	r7, #12
 80145ba:	46bd      	mov	sp, r7
 80145bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145c0:	4770      	bx	lr

080145c2 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80145c2:	b480      	push	{r7}
 80145c4:	b087      	sub	sp, #28
 80145c6:	af00      	add	r7, sp, #0
 80145c8:	60f8      	str	r0, [r7, #12]
 80145ca:	60b9      	str	r1, [r7, #8]
 80145cc:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80145ce:	2300      	movs	r3, #0
 80145d0:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	781a      	ldrb	r2, [r3, #0]
 80145d6:	68bb      	ldr	r3, [r7, #8]
 80145d8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	785a      	ldrb	r2, [r3, #1]
 80145de:	68bb      	ldr	r3, [r7, #8]
 80145e0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	789a      	ldrb	r2, [r3, #2]
 80145e6:	68bb      	ldr	r3, [r7, #8]
 80145e8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	78da      	ldrb	r2, [r3, #3]
 80145ee:	68bb      	ldr	r3, [r7, #8]
 80145f0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	3304      	adds	r3, #4
 80145f6:	781b      	ldrb	r3, [r3, #0]
 80145f8:	461a      	mov	r2, r3
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	3305      	adds	r3, #5
 80145fe:	781b      	ldrb	r3, [r3, #0]
 8014600:	021b      	lsls	r3, r3, #8
 8014602:	b29b      	uxth	r3, r3
 8014604:	4313      	orrs	r3, r2
 8014606:	b29a      	uxth	r2, r3
 8014608:	68bb      	ldr	r3, [r7, #8]
 801460a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	799a      	ldrb	r2, [r3, #6]
 8014610:	68bb      	ldr	r3, [r7, #8]
 8014612:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014614:	68bb      	ldr	r3, [r7, #8]
 8014616:	889b      	ldrh	r3, [r3, #4]
 8014618:	2b00      	cmp	r3, #0
 801461a:	d009      	beq.n	8014630 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 801461c:	68bb      	ldr	r3, [r7, #8]
 801461e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014620:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014624:	d804      	bhi.n	8014630 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8014626:	68bb      	ldr	r3, [r7, #8]
 8014628:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 801462a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801462e:	d901      	bls.n	8014634 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8014630:	2303      	movs	r3, #3
 8014632:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8014634:	68fb      	ldr	r3, [r7, #12]
 8014636:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801463a:	2b00      	cmp	r3, #0
 801463c:	d136      	bne.n	80146ac <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 801463e:	68bb      	ldr	r3, [r7, #8]
 8014640:	78db      	ldrb	r3, [r3, #3]
 8014642:	f003 0303 	and.w	r3, r3, #3
 8014646:	2b02      	cmp	r3, #2
 8014648:	d108      	bne.n	801465c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 801464a:	68bb      	ldr	r3, [r7, #8]
 801464c:	889b      	ldrh	r3, [r3, #4]
 801464e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014652:	f240 8097 	bls.w	8014784 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014656:	2303      	movs	r3, #3
 8014658:	75fb      	strb	r3, [r7, #23]
 801465a:	e093      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 801465c:	68bb      	ldr	r3, [r7, #8]
 801465e:	78db      	ldrb	r3, [r3, #3]
 8014660:	f003 0303 	and.w	r3, r3, #3
 8014664:	2b00      	cmp	r3, #0
 8014666:	d107      	bne.n	8014678 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014668:	68bb      	ldr	r3, [r7, #8]
 801466a:	889b      	ldrh	r3, [r3, #4]
 801466c:	2b40      	cmp	r3, #64	@ 0x40
 801466e:	f240 8089 	bls.w	8014784 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014672:	2303      	movs	r3, #3
 8014674:	75fb      	strb	r3, [r7, #23]
 8014676:	e085      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014678:	68bb      	ldr	r3, [r7, #8]
 801467a:	78db      	ldrb	r3, [r3, #3]
 801467c:	f003 0303 	and.w	r3, r3, #3
 8014680:	2b01      	cmp	r3, #1
 8014682:	d005      	beq.n	8014690 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8014684:	68bb      	ldr	r3, [r7, #8]
 8014686:	78db      	ldrb	r3, [r3, #3]
 8014688:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 801468c:	2b03      	cmp	r3, #3
 801468e:	d10a      	bne.n	80146a6 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014690:	68bb      	ldr	r3, [r7, #8]
 8014692:	799b      	ldrb	r3, [r3, #6]
 8014694:	2b00      	cmp	r3, #0
 8014696:	d003      	beq.n	80146a0 <USBH_ParseEPDesc+0xde>
 8014698:	68bb      	ldr	r3, [r7, #8]
 801469a:	799b      	ldrb	r3, [r3, #6]
 801469c:	2b10      	cmp	r3, #16
 801469e:	d970      	bls.n	8014782 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80146a0:	2303      	movs	r3, #3
 80146a2:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80146a4:	e06d      	b.n	8014782 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80146a6:	2303      	movs	r3, #3
 80146a8:	75fb      	strb	r3, [r7, #23]
 80146aa:	e06b      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80146ac:	68fb      	ldr	r3, [r7, #12]
 80146ae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80146b2:	2b01      	cmp	r3, #1
 80146b4:	d13c      	bne.n	8014730 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80146b6:	68bb      	ldr	r3, [r7, #8]
 80146b8:	78db      	ldrb	r3, [r3, #3]
 80146ba:	f003 0303 	and.w	r3, r3, #3
 80146be:	2b02      	cmp	r3, #2
 80146c0:	d005      	beq.n	80146ce <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80146c2:	68bb      	ldr	r3, [r7, #8]
 80146c4:	78db      	ldrb	r3, [r3, #3]
 80146c6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d106      	bne.n	80146dc <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80146ce:	68bb      	ldr	r3, [r7, #8]
 80146d0:	889b      	ldrh	r3, [r3, #4]
 80146d2:	2b40      	cmp	r3, #64	@ 0x40
 80146d4:	d956      	bls.n	8014784 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80146d6:	2303      	movs	r3, #3
 80146d8:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80146da:	e053      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80146dc:	68bb      	ldr	r3, [r7, #8]
 80146de:	78db      	ldrb	r3, [r3, #3]
 80146e0:	f003 0303 	and.w	r3, r3, #3
 80146e4:	2b01      	cmp	r3, #1
 80146e6:	d10e      	bne.n	8014706 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80146e8:	68bb      	ldr	r3, [r7, #8]
 80146ea:	799b      	ldrb	r3, [r3, #6]
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d007      	beq.n	8014700 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80146f0:	68bb      	ldr	r3, [r7, #8]
 80146f2:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80146f4:	2b10      	cmp	r3, #16
 80146f6:	d803      	bhi.n	8014700 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80146f8:	68bb      	ldr	r3, [r7, #8]
 80146fa:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80146fc:	2b40      	cmp	r3, #64	@ 0x40
 80146fe:	d941      	bls.n	8014784 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014700:	2303      	movs	r3, #3
 8014702:	75fb      	strb	r3, [r7, #23]
 8014704:	e03e      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014706:	68bb      	ldr	r3, [r7, #8]
 8014708:	78db      	ldrb	r3, [r3, #3]
 801470a:	f003 0303 	and.w	r3, r3, #3
 801470e:	2b03      	cmp	r3, #3
 8014710:	d10b      	bne.n	801472a <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8014712:	68bb      	ldr	r3, [r7, #8]
 8014714:	799b      	ldrb	r3, [r3, #6]
 8014716:	2b00      	cmp	r3, #0
 8014718:	d004      	beq.n	8014724 <USBH_ParseEPDesc+0x162>
 801471a:	68bb      	ldr	r3, [r7, #8]
 801471c:	889b      	ldrh	r3, [r3, #4]
 801471e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014722:	d32f      	bcc.n	8014784 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014724:	2303      	movs	r3, #3
 8014726:	75fb      	strb	r3, [r7, #23]
 8014728:	e02c      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 801472a:	2303      	movs	r3, #3
 801472c:	75fb      	strb	r3, [r7, #23]
 801472e:	e029      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8014730:	68fb      	ldr	r3, [r7, #12]
 8014732:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014736:	2b02      	cmp	r3, #2
 8014738:	d120      	bne.n	801477c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 801473a:	68bb      	ldr	r3, [r7, #8]
 801473c:	78db      	ldrb	r3, [r3, #3]
 801473e:	f003 0303 	and.w	r3, r3, #3
 8014742:	2b00      	cmp	r3, #0
 8014744:	d106      	bne.n	8014754 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8014746:	68bb      	ldr	r3, [r7, #8]
 8014748:	889b      	ldrh	r3, [r3, #4]
 801474a:	2b08      	cmp	r3, #8
 801474c:	d01a      	beq.n	8014784 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801474e:	2303      	movs	r3, #3
 8014750:	75fb      	strb	r3, [r7, #23]
 8014752:	e017      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014754:	68bb      	ldr	r3, [r7, #8]
 8014756:	78db      	ldrb	r3, [r3, #3]
 8014758:	f003 0303 	and.w	r3, r3, #3
 801475c:	2b03      	cmp	r3, #3
 801475e:	d10a      	bne.n	8014776 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8014760:	68bb      	ldr	r3, [r7, #8]
 8014762:	799b      	ldrb	r3, [r3, #6]
 8014764:	2b00      	cmp	r3, #0
 8014766:	d003      	beq.n	8014770 <USBH_ParseEPDesc+0x1ae>
 8014768:	68bb      	ldr	r3, [r7, #8]
 801476a:	889b      	ldrh	r3, [r3, #4]
 801476c:	2b08      	cmp	r3, #8
 801476e:	d909      	bls.n	8014784 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014770:	2303      	movs	r3, #3
 8014772:	75fb      	strb	r3, [r7, #23]
 8014774:	e006      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014776:	2303      	movs	r3, #3
 8014778:	75fb      	strb	r3, [r7, #23]
 801477a:	e003      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 801477c:	2303      	movs	r3, #3
 801477e:	75fb      	strb	r3, [r7, #23]
 8014780:	e000      	b.n	8014784 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014782:	bf00      	nop
  }

  return status;
 8014784:	7dfb      	ldrb	r3, [r7, #23]
}
 8014786:	4618      	mov	r0, r3
 8014788:	371c      	adds	r7, #28
 801478a:	46bd      	mov	sp, r7
 801478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014790:	4770      	bx	lr

08014792 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8014792:	b480      	push	{r7}
 8014794:	b087      	sub	sp, #28
 8014796:	af00      	add	r7, sp, #0
 8014798:	60f8      	str	r0, [r7, #12]
 801479a:	60b9      	str	r1, [r7, #8]
 801479c:	4613      	mov	r3, r2
 801479e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	3301      	adds	r3, #1
 80147a4:	781b      	ldrb	r3, [r3, #0]
 80147a6:	2b03      	cmp	r3, #3
 80147a8:	d120      	bne.n	80147ec <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80147aa:	68fb      	ldr	r3, [r7, #12]
 80147ac:	781b      	ldrb	r3, [r3, #0]
 80147ae:	1e9a      	subs	r2, r3, #2
 80147b0:	88fb      	ldrh	r3, [r7, #6]
 80147b2:	4293      	cmp	r3, r2
 80147b4:	bf28      	it	cs
 80147b6:	4613      	movcs	r3, r2
 80147b8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	3302      	adds	r3, #2
 80147be:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80147c0:	2300      	movs	r3, #0
 80147c2:	82fb      	strh	r3, [r7, #22]
 80147c4:	e00b      	b.n	80147de <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80147c6:	8afb      	ldrh	r3, [r7, #22]
 80147c8:	68fa      	ldr	r2, [r7, #12]
 80147ca:	4413      	add	r3, r2
 80147cc:	781a      	ldrb	r2, [r3, #0]
 80147ce:	68bb      	ldr	r3, [r7, #8]
 80147d0:	701a      	strb	r2, [r3, #0]
      pdest++;
 80147d2:	68bb      	ldr	r3, [r7, #8]
 80147d4:	3301      	adds	r3, #1
 80147d6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80147d8:	8afb      	ldrh	r3, [r7, #22]
 80147da:	3302      	adds	r3, #2
 80147dc:	82fb      	strh	r3, [r7, #22]
 80147de:	8afa      	ldrh	r2, [r7, #22]
 80147e0:	8abb      	ldrh	r3, [r7, #20]
 80147e2:	429a      	cmp	r2, r3
 80147e4:	d3ef      	bcc.n	80147c6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80147e6:	68bb      	ldr	r3, [r7, #8]
 80147e8:	2200      	movs	r2, #0
 80147ea:	701a      	strb	r2, [r3, #0]
  }
}
 80147ec:	bf00      	nop
 80147ee:	371c      	adds	r7, #28
 80147f0:	46bd      	mov	sp, r7
 80147f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147f6:	4770      	bx	lr

080147f8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80147f8:	b480      	push	{r7}
 80147fa:	b085      	sub	sp, #20
 80147fc:	af00      	add	r7, sp, #0
 80147fe:	6078      	str	r0, [r7, #4]
 8014800:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8014802:	683b      	ldr	r3, [r7, #0]
 8014804:	881b      	ldrh	r3, [r3, #0]
 8014806:	687a      	ldr	r2, [r7, #4]
 8014808:	7812      	ldrb	r2, [r2, #0]
 801480a:	4413      	add	r3, r2
 801480c:	b29a      	uxth	r2, r3
 801480e:	683b      	ldr	r3, [r7, #0]
 8014810:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	781b      	ldrb	r3, [r3, #0]
 8014816:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	4413      	add	r3, r2
 801481c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801481e:	68fb      	ldr	r3, [r7, #12]
}
 8014820:	4618      	mov	r0, r3
 8014822:	3714      	adds	r7, #20
 8014824:	46bd      	mov	sp, r7
 8014826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801482a:	4770      	bx	lr

0801482c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 801482c:	b580      	push	{r7, lr}
 801482e:	b086      	sub	sp, #24
 8014830:	af00      	add	r7, sp, #0
 8014832:	60f8      	str	r0, [r7, #12]
 8014834:	60b9      	str	r1, [r7, #8]
 8014836:	4613      	mov	r3, r2
 8014838:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 801483a:	2301      	movs	r3, #1
 801483c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 801483e:	68fb      	ldr	r3, [r7, #12]
 8014840:	789b      	ldrb	r3, [r3, #2]
 8014842:	2b01      	cmp	r3, #1
 8014844:	d002      	beq.n	801484c <USBH_CtlReq+0x20>
 8014846:	2b02      	cmp	r3, #2
 8014848:	d015      	beq.n	8014876 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 801484a:	e033      	b.n	80148b4 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 801484c:	68fb      	ldr	r3, [r7, #12]
 801484e:	68ba      	ldr	r2, [r7, #8]
 8014850:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8014852:	68fb      	ldr	r3, [r7, #12]
 8014854:	88fa      	ldrh	r2, [r7, #6]
 8014856:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8014858:	68fb      	ldr	r3, [r7, #12]
 801485a:	2201      	movs	r2, #1
 801485c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 801485e:	68fb      	ldr	r3, [r7, #12]
 8014860:	2202      	movs	r2, #2
 8014862:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8014864:	2301      	movs	r3, #1
 8014866:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014868:	2300      	movs	r3, #0
 801486a:	2200      	movs	r2, #0
 801486c:	2103      	movs	r1, #3
 801486e:	68f8      	ldr	r0, [r7, #12]
 8014870:	f7ff fb32 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014874:	e01e      	b.n	80148b4 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8014876:	68f8      	ldr	r0, [r7, #12]
 8014878:	f000 f822 	bl	80148c0 <USBH_HandleControl>
 801487c:	4603      	mov	r3, r0
 801487e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8014880:	7dfb      	ldrb	r3, [r7, #23]
 8014882:	2b00      	cmp	r3, #0
 8014884:	d002      	beq.n	801488c <USBH_CtlReq+0x60>
 8014886:	7dfb      	ldrb	r3, [r7, #23]
 8014888:	2b03      	cmp	r3, #3
 801488a:	d106      	bne.n	801489a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 801488c:	68fb      	ldr	r3, [r7, #12]
 801488e:	2201      	movs	r2, #1
 8014890:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8014892:	68fb      	ldr	r3, [r7, #12]
 8014894:	2200      	movs	r2, #0
 8014896:	761a      	strb	r2, [r3, #24]
 8014898:	e005      	b.n	80148a6 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 801489a:	7dfb      	ldrb	r3, [r7, #23]
 801489c:	2b02      	cmp	r3, #2
 801489e:	d102      	bne.n	80148a6 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	2201      	movs	r2, #1
 80148a4:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80148a6:	2300      	movs	r3, #0
 80148a8:	2200      	movs	r2, #0
 80148aa:	2103      	movs	r1, #3
 80148ac:	68f8      	ldr	r0, [r7, #12]
 80148ae:	f7ff fb13 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 80148b2:	bf00      	nop
  }
  return status;
 80148b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80148b6:	4618      	mov	r0, r3
 80148b8:	3718      	adds	r7, #24
 80148ba:	46bd      	mov	sp, r7
 80148bc:	bd80      	pop	{r7, pc}
	...

080148c0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80148c0:	b580      	push	{r7, lr}
 80148c2:	b086      	sub	sp, #24
 80148c4:	af02      	add	r7, sp, #8
 80148c6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80148c8:	2301      	movs	r3, #1
 80148ca:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80148cc:	2300      	movs	r3, #0
 80148ce:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	7e1b      	ldrb	r3, [r3, #24]
 80148d4:	3b01      	subs	r3, #1
 80148d6:	2b0a      	cmp	r3, #10
 80148d8:	f200 81b2 	bhi.w	8014c40 <USBH_HandleControl+0x380>
 80148dc:	a201      	add	r2, pc, #4	@ (adr r2, 80148e4 <USBH_HandleControl+0x24>)
 80148de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148e2:	bf00      	nop
 80148e4:	08014911 	.word	0x08014911
 80148e8:	0801492b 	.word	0x0801492b
 80148ec:	080149ad 	.word	0x080149ad
 80148f0:	080149d3 	.word	0x080149d3
 80148f4:	08014a31 	.word	0x08014a31
 80148f8:	08014a5b 	.word	0x08014a5b
 80148fc:	08014add 	.word	0x08014add
 8014900:	08014aff 	.word	0x08014aff
 8014904:	08014b61 	.word	0x08014b61
 8014908:	08014b87 	.word	0x08014b87
 801490c:	08014be9 	.word	0x08014be9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	f103 0110 	add.w	r1, r3, #16
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	795b      	ldrb	r3, [r3, #5]
 801491a:	461a      	mov	r2, r3
 801491c:	6878      	ldr	r0, [r7, #4]
 801491e:	f000 f99f 	bl	8014c60 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	2202      	movs	r2, #2
 8014926:	761a      	strb	r2, [r3, #24]
      break;
 8014928:	e195      	b.n	8014c56 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	795b      	ldrb	r3, [r3, #5]
 801492e:	4619      	mov	r1, r3
 8014930:	6878      	ldr	r0, [r7, #4]
 8014932:	f003 f8f5 	bl	8017b20 <USBH_LL_GetURBState>
 8014936:	4603      	mov	r3, r0
 8014938:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 801493a:	7bbb      	ldrb	r3, [r7, #14]
 801493c:	2b01      	cmp	r3, #1
 801493e:	d124      	bne.n	801498a <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	7c1b      	ldrb	r3, [r3, #16]
 8014944:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8014948:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	8adb      	ldrh	r3, [r3, #22]
 801494e:	2b00      	cmp	r3, #0
 8014950:	d00a      	beq.n	8014968 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8014952:	7b7b      	ldrb	r3, [r7, #13]
 8014954:	2b80      	cmp	r3, #128	@ 0x80
 8014956:	d103      	bne.n	8014960 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	2203      	movs	r2, #3
 801495c:	761a      	strb	r2, [r3, #24]
 801495e:	e00d      	b.n	801497c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	2205      	movs	r2, #5
 8014964:	761a      	strb	r2, [r3, #24]
 8014966:	e009      	b.n	801497c <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8014968:	7b7b      	ldrb	r3, [r7, #13]
 801496a:	2b80      	cmp	r3, #128	@ 0x80
 801496c:	d103      	bne.n	8014976 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	2209      	movs	r2, #9
 8014972:	761a      	strb	r2, [r3, #24]
 8014974:	e002      	b.n	801497c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	2207      	movs	r2, #7
 801497a:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801497c:	2300      	movs	r3, #0
 801497e:	2200      	movs	r2, #0
 8014980:	2103      	movs	r1, #3
 8014982:	6878      	ldr	r0, [r7, #4]
 8014984:	f7ff faa8 	bl	8013ed8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014988:	e15c      	b.n	8014c44 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 801498a:	7bbb      	ldrb	r3, [r7, #14]
 801498c:	2b04      	cmp	r3, #4
 801498e:	d003      	beq.n	8014998 <USBH_HandleControl+0xd8>
 8014990:	7bbb      	ldrb	r3, [r7, #14]
 8014992:	2b02      	cmp	r3, #2
 8014994:	f040 8156 	bne.w	8014c44 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	220b      	movs	r2, #11
 801499c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801499e:	2300      	movs	r3, #0
 80149a0:	2200      	movs	r2, #0
 80149a2:	2103      	movs	r1, #3
 80149a4:	6878      	ldr	r0, [r7, #4]
 80149a6:	f7ff fa97 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 80149aa:	e14b      	b.n	8014c44 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80149b2:	b29a      	uxth	r2, r3
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	6899      	ldr	r1, [r3, #8]
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	899a      	ldrh	r2, [r3, #12]
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	791b      	ldrb	r3, [r3, #4]
 80149c4:	6878      	ldr	r0, [r7, #4]
 80149c6:	f000 f98a 	bl	8014cde <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	2204      	movs	r2, #4
 80149ce:	761a      	strb	r2, [r3, #24]
      break;
 80149d0:	e141      	b.n	8014c56 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	791b      	ldrb	r3, [r3, #4]
 80149d6:	4619      	mov	r1, r3
 80149d8:	6878      	ldr	r0, [r7, #4]
 80149da:	f003 f8a1 	bl	8017b20 <USBH_LL_GetURBState>
 80149de:	4603      	mov	r3, r0
 80149e0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80149e2:	7bbb      	ldrb	r3, [r7, #14]
 80149e4:	2b01      	cmp	r3, #1
 80149e6:	d109      	bne.n	80149fc <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	2209      	movs	r2, #9
 80149ec:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80149ee:	2300      	movs	r3, #0
 80149f0:	2200      	movs	r2, #0
 80149f2:	2103      	movs	r1, #3
 80149f4:	6878      	ldr	r0, [r7, #4]
 80149f6:	f7ff fa6f 	bl	8013ed8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80149fa:	e125      	b.n	8014c48 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 80149fc:	7bbb      	ldrb	r3, [r7, #14]
 80149fe:	2b05      	cmp	r3, #5
 8014a00:	d108      	bne.n	8014a14 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8014a02:	2303      	movs	r3, #3
 8014a04:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a06:	2300      	movs	r3, #0
 8014a08:	2200      	movs	r2, #0
 8014a0a:	2103      	movs	r1, #3
 8014a0c:	6878      	ldr	r0, [r7, #4]
 8014a0e:	f7ff fa63 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014a12:	e119      	b.n	8014c48 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8014a14:	7bbb      	ldrb	r3, [r7, #14]
 8014a16:	2b04      	cmp	r3, #4
 8014a18:	f040 8116 	bne.w	8014c48 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	220b      	movs	r2, #11
 8014a20:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a22:	2300      	movs	r3, #0
 8014a24:	2200      	movs	r2, #0
 8014a26:	2103      	movs	r1, #3
 8014a28:	6878      	ldr	r0, [r7, #4]
 8014a2a:	f7ff fa55 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014a2e:	e10b      	b.n	8014c48 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	6899      	ldr	r1, [r3, #8]
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	899a      	ldrh	r2, [r3, #12]
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	795b      	ldrb	r3, [r3, #5]
 8014a3c:	2001      	movs	r0, #1
 8014a3e:	9000      	str	r0, [sp, #0]
 8014a40:	6878      	ldr	r0, [r7, #4]
 8014a42:	f000 f927 	bl	8014c94 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014a4c:	b29a      	uxth	r2, r3
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8014a52:	687b      	ldr	r3, [r7, #4]
 8014a54:	2206      	movs	r2, #6
 8014a56:	761a      	strb	r2, [r3, #24]
      break;
 8014a58:	e0fd      	b.n	8014c56 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	795b      	ldrb	r3, [r3, #5]
 8014a5e:	4619      	mov	r1, r3
 8014a60:	6878      	ldr	r0, [r7, #4]
 8014a62:	f003 f85d 	bl	8017b20 <USBH_LL_GetURBState>
 8014a66:	4603      	mov	r3, r0
 8014a68:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014a6a:	7bbb      	ldrb	r3, [r7, #14]
 8014a6c:	2b01      	cmp	r3, #1
 8014a6e:	d109      	bne.n	8014a84 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	2207      	movs	r2, #7
 8014a74:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a76:	2300      	movs	r3, #0
 8014a78:	2200      	movs	r2, #0
 8014a7a:	2103      	movs	r1, #3
 8014a7c:	6878      	ldr	r0, [r7, #4]
 8014a7e:	f7ff fa2b 	bl	8013ed8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014a82:	e0e3      	b.n	8014c4c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 8014a84:	7bbb      	ldrb	r3, [r7, #14]
 8014a86:	2b05      	cmp	r3, #5
 8014a88:	d10b      	bne.n	8014aa2 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	220c      	movs	r2, #12
 8014a8e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8014a90:	2303      	movs	r3, #3
 8014a92:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a94:	2300      	movs	r3, #0
 8014a96:	2200      	movs	r2, #0
 8014a98:	2103      	movs	r1, #3
 8014a9a:	6878      	ldr	r0, [r7, #4]
 8014a9c:	f7ff fa1c 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014aa0:	e0d4      	b.n	8014c4c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 8014aa2:	7bbb      	ldrb	r3, [r7, #14]
 8014aa4:	2b02      	cmp	r3, #2
 8014aa6:	d109      	bne.n	8014abc <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	2205      	movs	r2, #5
 8014aac:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014aae:	2300      	movs	r3, #0
 8014ab0:	2200      	movs	r2, #0
 8014ab2:	2103      	movs	r1, #3
 8014ab4:	6878      	ldr	r0, [r7, #4]
 8014ab6:	f7ff fa0f 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014aba:	e0c7      	b.n	8014c4c <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8014abc:	7bbb      	ldrb	r3, [r7, #14]
 8014abe:	2b04      	cmp	r3, #4
 8014ac0:	f040 80c4 	bne.w	8014c4c <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	220b      	movs	r2, #11
 8014ac8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8014aca:	2302      	movs	r3, #2
 8014acc:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014ace:	2300      	movs	r3, #0
 8014ad0:	2200      	movs	r2, #0
 8014ad2:	2103      	movs	r1, #3
 8014ad4:	6878      	ldr	r0, [r7, #4]
 8014ad6:	f7ff f9ff 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014ada:	e0b7      	b.n	8014c4c <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	791b      	ldrb	r3, [r3, #4]
 8014ae0:	2200      	movs	r2, #0
 8014ae2:	2100      	movs	r1, #0
 8014ae4:	6878      	ldr	r0, [r7, #4]
 8014ae6:	f000 f8fa 	bl	8014cde <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014af0:	b29a      	uxth	r2, r3
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	2208      	movs	r2, #8
 8014afa:	761a      	strb	r2, [r3, #24]

      break;
 8014afc:	e0ab      	b.n	8014c56 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	791b      	ldrb	r3, [r3, #4]
 8014b02:	4619      	mov	r1, r3
 8014b04:	6878      	ldr	r0, [r7, #4]
 8014b06:	f003 f80b 	bl	8017b20 <USBH_LL_GetURBState>
 8014b0a:	4603      	mov	r3, r0
 8014b0c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014b0e:	7bbb      	ldrb	r3, [r7, #14]
 8014b10:	2b01      	cmp	r3, #1
 8014b12:	d10b      	bne.n	8014b2c <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	220d      	movs	r2, #13
 8014b18:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8014b1a:	2300      	movs	r3, #0
 8014b1c:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b1e:	2300      	movs	r3, #0
 8014b20:	2200      	movs	r2, #0
 8014b22:	2103      	movs	r1, #3
 8014b24:	6878      	ldr	r0, [r7, #4]
 8014b26:	f7ff f9d7 	bl	8013ed8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014b2a:	e091      	b.n	8014c50 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8014b2c:	7bbb      	ldrb	r3, [r7, #14]
 8014b2e:	2b04      	cmp	r3, #4
 8014b30:	d109      	bne.n	8014b46 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 8014b32:	687b      	ldr	r3, [r7, #4]
 8014b34:	220b      	movs	r2, #11
 8014b36:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b38:	2300      	movs	r3, #0
 8014b3a:	2200      	movs	r2, #0
 8014b3c:	2103      	movs	r1, #3
 8014b3e:	6878      	ldr	r0, [r7, #4]
 8014b40:	f7ff f9ca 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014b44:	e084      	b.n	8014c50 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8014b46:	7bbb      	ldrb	r3, [r7, #14]
 8014b48:	2b05      	cmp	r3, #5
 8014b4a:	f040 8081 	bne.w	8014c50 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 8014b4e:	2303      	movs	r3, #3
 8014b50:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b52:	2300      	movs	r3, #0
 8014b54:	2200      	movs	r2, #0
 8014b56:	2103      	movs	r1, #3
 8014b58:	6878      	ldr	r0, [r7, #4]
 8014b5a:	f7ff f9bd 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014b5e:	e077      	b.n	8014c50 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	795b      	ldrb	r3, [r3, #5]
 8014b64:	2201      	movs	r2, #1
 8014b66:	9200      	str	r2, [sp, #0]
 8014b68:	2200      	movs	r2, #0
 8014b6a:	2100      	movs	r1, #0
 8014b6c:	6878      	ldr	r0, [r7, #4]
 8014b6e:	f000 f891 	bl	8014c94 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014b78:	b29a      	uxth	r2, r3
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	220a      	movs	r2, #10
 8014b82:	761a      	strb	r2, [r3, #24]
      break;
 8014b84:	e067      	b.n	8014c56 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	795b      	ldrb	r3, [r3, #5]
 8014b8a:	4619      	mov	r1, r3
 8014b8c:	6878      	ldr	r0, [r7, #4]
 8014b8e:	f002 ffc7 	bl	8017b20 <USBH_LL_GetURBState>
 8014b92:	4603      	mov	r3, r0
 8014b94:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8014b96:	7bbb      	ldrb	r3, [r7, #14]
 8014b98:	2b01      	cmp	r3, #1
 8014b9a:	d10b      	bne.n	8014bb4 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8014b9c:	2300      	movs	r3, #0
 8014b9e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	220d      	movs	r2, #13
 8014ba4:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014ba6:	2300      	movs	r3, #0
 8014ba8:	2200      	movs	r2, #0
 8014baa:	2103      	movs	r1, #3
 8014bac:	6878      	ldr	r0, [r7, #4]
 8014bae:	f7ff f993 	bl	8013ed8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014bb2:	e04f      	b.n	8014c54 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 8014bb4:	7bbb      	ldrb	r3, [r7, #14]
 8014bb6:	2b02      	cmp	r3, #2
 8014bb8:	d109      	bne.n	8014bce <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	2209      	movs	r2, #9
 8014bbe:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014bc0:	2300      	movs	r3, #0
 8014bc2:	2200      	movs	r2, #0
 8014bc4:	2103      	movs	r1, #3
 8014bc6:	6878      	ldr	r0, [r7, #4]
 8014bc8:	f7ff f986 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014bcc:	e042      	b.n	8014c54 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8014bce:	7bbb      	ldrb	r3, [r7, #14]
 8014bd0:	2b04      	cmp	r3, #4
 8014bd2:	d13f      	bne.n	8014c54 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	220b      	movs	r2, #11
 8014bd8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014bda:	2300      	movs	r3, #0
 8014bdc:	2200      	movs	r2, #0
 8014bde:	2103      	movs	r1, #3
 8014be0:	6878      	ldr	r0, [r7, #4]
 8014be2:	f7ff f979 	bl	8013ed8 <USBH_OS_PutMessage>
      break;
 8014be6:	e035      	b.n	8014c54 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	7e5b      	ldrb	r3, [r3, #25]
 8014bec:	3301      	adds	r3, #1
 8014bee:	b2da      	uxtb	r2, r3
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	765a      	strb	r2, [r3, #25]
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	7e5b      	ldrb	r3, [r3, #25]
 8014bf8:	2b02      	cmp	r3, #2
 8014bfa:	d806      	bhi.n	8014c0a <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	2201      	movs	r2, #1
 8014c00:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	2201      	movs	r2, #1
 8014c06:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8014c08:	e025      	b.n	8014c56 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8014c10:	2106      	movs	r1, #6
 8014c12:	6878      	ldr	r0, [r7, #4]
 8014c14:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8014c16:	687b      	ldr	r3, [r7, #4]
 8014c18:	2200      	movs	r2, #0
 8014c1a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	795b      	ldrb	r3, [r3, #5]
 8014c20:	4619      	mov	r1, r3
 8014c22:	6878      	ldr	r0, [r7, #4]
 8014c24:	f000 f90c 	bl	8014e40 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	791b      	ldrb	r3, [r3, #4]
 8014c2c:	4619      	mov	r1, r3
 8014c2e:	6878      	ldr	r0, [r7, #4]
 8014c30:	f000 f906 	bl	8014e40 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	2200      	movs	r2, #0
 8014c38:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8014c3a:	2302      	movs	r3, #2
 8014c3c:	73fb      	strb	r3, [r7, #15]
      break;
 8014c3e:	e00a      	b.n	8014c56 <USBH_HandleControl+0x396>

    default:
      break;
 8014c40:	bf00      	nop
 8014c42:	e008      	b.n	8014c56 <USBH_HandleControl+0x396>
      break;
 8014c44:	bf00      	nop
 8014c46:	e006      	b.n	8014c56 <USBH_HandleControl+0x396>
      break;
 8014c48:	bf00      	nop
 8014c4a:	e004      	b.n	8014c56 <USBH_HandleControl+0x396>
      break;
 8014c4c:	bf00      	nop
 8014c4e:	e002      	b.n	8014c56 <USBH_HandleControl+0x396>
      break;
 8014c50:	bf00      	nop
 8014c52:	e000      	b.n	8014c56 <USBH_HandleControl+0x396>
      break;
 8014c54:	bf00      	nop
  }

  return status;
 8014c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c58:	4618      	mov	r0, r3
 8014c5a:	3710      	adds	r7, #16
 8014c5c:	46bd      	mov	sp, r7
 8014c5e:	bd80      	pop	{r7, pc}

08014c60 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8014c60:	b580      	push	{r7, lr}
 8014c62:	b088      	sub	sp, #32
 8014c64:	af04      	add	r7, sp, #16
 8014c66:	60f8      	str	r0, [r7, #12]
 8014c68:	60b9      	str	r1, [r7, #8]
 8014c6a:	4613      	mov	r3, r2
 8014c6c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014c6e:	79f9      	ldrb	r1, [r7, #7]
 8014c70:	2300      	movs	r3, #0
 8014c72:	9303      	str	r3, [sp, #12]
 8014c74:	2308      	movs	r3, #8
 8014c76:	9302      	str	r3, [sp, #8]
 8014c78:	68bb      	ldr	r3, [r7, #8]
 8014c7a:	9301      	str	r3, [sp, #4]
 8014c7c:	2300      	movs	r3, #0
 8014c7e:	9300      	str	r3, [sp, #0]
 8014c80:	2300      	movs	r3, #0
 8014c82:	2200      	movs	r2, #0
 8014c84:	68f8      	ldr	r0, [r7, #12]
 8014c86:	f002 ff1a 	bl	8017abe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8014c8a:	2300      	movs	r3, #0
}
 8014c8c:	4618      	mov	r0, r3
 8014c8e:	3710      	adds	r7, #16
 8014c90:	46bd      	mov	sp, r7
 8014c92:	bd80      	pop	{r7, pc}

08014c94 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8014c94:	b580      	push	{r7, lr}
 8014c96:	b088      	sub	sp, #32
 8014c98:	af04      	add	r7, sp, #16
 8014c9a:	60f8      	str	r0, [r7, #12]
 8014c9c:	60b9      	str	r1, [r7, #8]
 8014c9e:	4611      	mov	r1, r2
 8014ca0:	461a      	mov	r2, r3
 8014ca2:	460b      	mov	r3, r1
 8014ca4:	80fb      	strh	r3, [r7, #6]
 8014ca6:	4613      	mov	r3, r2
 8014ca8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8014caa:	68fb      	ldr	r3, [r7, #12]
 8014cac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d001      	beq.n	8014cb8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8014cb4:	2300      	movs	r3, #0
 8014cb6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014cb8:	7979      	ldrb	r1, [r7, #5]
 8014cba:	7e3b      	ldrb	r3, [r7, #24]
 8014cbc:	9303      	str	r3, [sp, #12]
 8014cbe:	88fb      	ldrh	r3, [r7, #6]
 8014cc0:	9302      	str	r3, [sp, #8]
 8014cc2:	68bb      	ldr	r3, [r7, #8]
 8014cc4:	9301      	str	r3, [sp, #4]
 8014cc6:	2301      	movs	r3, #1
 8014cc8:	9300      	str	r3, [sp, #0]
 8014cca:	2300      	movs	r3, #0
 8014ccc:	2200      	movs	r2, #0
 8014cce:	68f8      	ldr	r0, [r7, #12]
 8014cd0:	f002 fef5 	bl	8017abe <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8014cd4:	2300      	movs	r3, #0
}
 8014cd6:	4618      	mov	r0, r3
 8014cd8:	3710      	adds	r7, #16
 8014cda:	46bd      	mov	sp, r7
 8014cdc:	bd80      	pop	{r7, pc}

08014cde <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8014cde:	b580      	push	{r7, lr}
 8014ce0:	b088      	sub	sp, #32
 8014ce2:	af04      	add	r7, sp, #16
 8014ce4:	60f8      	str	r0, [r7, #12]
 8014ce6:	60b9      	str	r1, [r7, #8]
 8014ce8:	4611      	mov	r1, r2
 8014cea:	461a      	mov	r2, r3
 8014cec:	460b      	mov	r3, r1
 8014cee:	80fb      	strh	r3, [r7, #6]
 8014cf0:	4613      	mov	r3, r2
 8014cf2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014cf4:	7979      	ldrb	r1, [r7, #5]
 8014cf6:	2300      	movs	r3, #0
 8014cf8:	9303      	str	r3, [sp, #12]
 8014cfa:	88fb      	ldrh	r3, [r7, #6]
 8014cfc:	9302      	str	r3, [sp, #8]
 8014cfe:	68bb      	ldr	r3, [r7, #8]
 8014d00:	9301      	str	r3, [sp, #4]
 8014d02:	2301      	movs	r3, #1
 8014d04:	9300      	str	r3, [sp, #0]
 8014d06:	2300      	movs	r3, #0
 8014d08:	2201      	movs	r2, #1
 8014d0a:	68f8      	ldr	r0, [r7, #12]
 8014d0c:	f002 fed7 	bl	8017abe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8014d10:	2300      	movs	r3, #0

}
 8014d12:	4618      	mov	r0, r3
 8014d14:	3710      	adds	r7, #16
 8014d16:	46bd      	mov	sp, r7
 8014d18:	bd80      	pop	{r7, pc}

08014d1a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8014d1a:	b580      	push	{r7, lr}
 8014d1c:	b088      	sub	sp, #32
 8014d1e:	af04      	add	r7, sp, #16
 8014d20:	60f8      	str	r0, [r7, #12]
 8014d22:	60b9      	str	r1, [r7, #8]
 8014d24:	4611      	mov	r1, r2
 8014d26:	461a      	mov	r2, r3
 8014d28:	460b      	mov	r3, r1
 8014d2a:	80fb      	strh	r3, [r7, #6]
 8014d2c:	4613      	mov	r3, r2
 8014d2e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8014d30:	68fb      	ldr	r3, [r7, #12]
 8014d32:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d001      	beq.n	8014d3e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8014d3a:	2300      	movs	r3, #0
 8014d3c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014d3e:	7979      	ldrb	r1, [r7, #5]
 8014d40:	7e3b      	ldrb	r3, [r7, #24]
 8014d42:	9303      	str	r3, [sp, #12]
 8014d44:	88fb      	ldrh	r3, [r7, #6]
 8014d46:	9302      	str	r3, [sp, #8]
 8014d48:	68bb      	ldr	r3, [r7, #8]
 8014d4a:	9301      	str	r3, [sp, #4]
 8014d4c:	2301      	movs	r3, #1
 8014d4e:	9300      	str	r3, [sp, #0]
 8014d50:	2302      	movs	r3, #2
 8014d52:	2200      	movs	r2, #0
 8014d54:	68f8      	ldr	r0, [r7, #12]
 8014d56:	f002 feb2 	bl	8017abe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8014d5a:	2300      	movs	r3, #0
}
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	3710      	adds	r7, #16
 8014d60:	46bd      	mov	sp, r7
 8014d62:	bd80      	pop	{r7, pc}

08014d64 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8014d64:	b580      	push	{r7, lr}
 8014d66:	b088      	sub	sp, #32
 8014d68:	af04      	add	r7, sp, #16
 8014d6a:	60f8      	str	r0, [r7, #12]
 8014d6c:	60b9      	str	r1, [r7, #8]
 8014d6e:	4611      	mov	r1, r2
 8014d70:	461a      	mov	r2, r3
 8014d72:	460b      	mov	r3, r1
 8014d74:	80fb      	strh	r3, [r7, #6]
 8014d76:	4613      	mov	r3, r2
 8014d78:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014d7a:	7979      	ldrb	r1, [r7, #5]
 8014d7c:	2300      	movs	r3, #0
 8014d7e:	9303      	str	r3, [sp, #12]
 8014d80:	88fb      	ldrh	r3, [r7, #6]
 8014d82:	9302      	str	r3, [sp, #8]
 8014d84:	68bb      	ldr	r3, [r7, #8]
 8014d86:	9301      	str	r3, [sp, #4]
 8014d88:	2301      	movs	r3, #1
 8014d8a:	9300      	str	r3, [sp, #0]
 8014d8c:	2302      	movs	r3, #2
 8014d8e:	2201      	movs	r2, #1
 8014d90:	68f8      	ldr	r0, [r7, #12]
 8014d92:	f002 fe94 	bl	8017abe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8014d96:	2300      	movs	r3, #0
}
 8014d98:	4618      	mov	r0, r3
 8014d9a:	3710      	adds	r7, #16
 8014d9c:	46bd      	mov	sp, r7
 8014d9e:	bd80      	pop	{r7, pc}

08014da0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8014da0:	b580      	push	{r7, lr}
 8014da2:	b086      	sub	sp, #24
 8014da4:	af04      	add	r7, sp, #16
 8014da6:	6078      	str	r0, [r7, #4]
 8014da8:	4608      	mov	r0, r1
 8014daa:	4611      	mov	r1, r2
 8014dac:	461a      	mov	r2, r3
 8014dae:	4603      	mov	r3, r0
 8014db0:	70fb      	strb	r3, [r7, #3]
 8014db2:	460b      	mov	r3, r1
 8014db4:	70bb      	strb	r3, [r7, #2]
 8014db6:	4613      	mov	r3, r2
 8014db8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8014dba:	7878      	ldrb	r0, [r7, #1]
 8014dbc:	78ba      	ldrb	r2, [r7, #2]
 8014dbe:	78f9      	ldrb	r1, [r7, #3]
 8014dc0:	8b3b      	ldrh	r3, [r7, #24]
 8014dc2:	9302      	str	r3, [sp, #8]
 8014dc4:	7d3b      	ldrb	r3, [r7, #20]
 8014dc6:	9301      	str	r3, [sp, #4]
 8014dc8:	7c3b      	ldrb	r3, [r7, #16]
 8014dca:	9300      	str	r3, [sp, #0]
 8014dcc:	4603      	mov	r3, r0
 8014dce:	6878      	ldr	r0, [r7, #4]
 8014dd0:	f002 fe39 	bl	8017a46 <USBH_LL_OpenPipe>

  return USBH_OK;
 8014dd4:	2300      	movs	r3, #0
}
 8014dd6:	4618      	mov	r0, r3
 8014dd8:	3708      	adds	r7, #8
 8014dda:	46bd      	mov	sp, r7
 8014ddc:	bd80      	pop	{r7, pc}

08014dde <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8014dde:	b580      	push	{r7, lr}
 8014de0:	b082      	sub	sp, #8
 8014de2:	af00      	add	r7, sp, #0
 8014de4:	6078      	str	r0, [r7, #4]
 8014de6:	460b      	mov	r3, r1
 8014de8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8014dea:	78fb      	ldrb	r3, [r7, #3]
 8014dec:	4619      	mov	r1, r3
 8014dee:	6878      	ldr	r0, [r7, #4]
 8014df0:	f002 fe58 	bl	8017aa4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8014df4:	2300      	movs	r3, #0
}
 8014df6:	4618      	mov	r0, r3
 8014df8:	3708      	adds	r7, #8
 8014dfa:	46bd      	mov	sp, r7
 8014dfc:	bd80      	pop	{r7, pc}

08014dfe <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8014dfe:	b580      	push	{r7, lr}
 8014e00:	b084      	sub	sp, #16
 8014e02:	af00      	add	r7, sp, #0
 8014e04:	6078      	str	r0, [r7, #4]
 8014e06:	460b      	mov	r3, r1
 8014e08:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8014e0a:	6878      	ldr	r0, [r7, #4]
 8014e0c:	f000 f836 	bl	8014e7c <USBH_GetFreePipe>
 8014e10:	4603      	mov	r3, r0
 8014e12:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8014e14:	89fb      	ldrh	r3, [r7, #14]
 8014e16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014e1a:	4293      	cmp	r3, r2
 8014e1c:	d00a      	beq.n	8014e34 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8014e1e:	78fa      	ldrb	r2, [r7, #3]
 8014e20:	89fb      	ldrh	r3, [r7, #14]
 8014e22:	f003 030f 	and.w	r3, r3, #15
 8014e26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8014e2a:	6879      	ldr	r1, [r7, #4]
 8014e2c:	33e0      	adds	r3, #224	@ 0xe0
 8014e2e:	009b      	lsls	r3, r3, #2
 8014e30:	440b      	add	r3, r1
 8014e32:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8014e34:	89fb      	ldrh	r3, [r7, #14]
 8014e36:	b2db      	uxtb	r3, r3
}
 8014e38:	4618      	mov	r0, r3
 8014e3a:	3710      	adds	r7, #16
 8014e3c:	46bd      	mov	sp, r7
 8014e3e:	bd80      	pop	{r7, pc}

08014e40 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8014e40:	b480      	push	{r7}
 8014e42:	b083      	sub	sp, #12
 8014e44:	af00      	add	r7, sp, #0
 8014e46:	6078      	str	r0, [r7, #4]
 8014e48:	460b      	mov	r3, r1
 8014e4a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8014e4c:	78fb      	ldrb	r3, [r7, #3]
 8014e4e:	2b0f      	cmp	r3, #15
 8014e50:	d80d      	bhi.n	8014e6e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8014e52:	78fb      	ldrb	r3, [r7, #3]
 8014e54:	687a      	ldr	r2, [r7, #4]
 8014e56:	33e0      	adds	r3, #224	@ 0xe0
 8014e58:	009b      	lsls	r3, r3, #2
 8014e5a:	4413      	add	r3, r2
 8014e5c:	685a      	ldr	r2, [r3, #4]
 8014e5e:	78fb      	ldrb	r3, [r7, #3]
 8014e60:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8014e64:	6879      	ldr	r1, [r7, #4]
 8014e66:	33e0      	adds	r3, #224	@ 0xe0
 8014e68:	009b      	lsls	r3, r3, #2
 8014e6a:	440b      	add	r3, r1
 8014e6c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8014e6e:	2300      	movs	r3, #0
}
 8014e70:	4618      	mov	r0, r3
 8014e72:	370c      	adds	r7, #12
 8014e74:	46bd      	mov	sp, r7
 8014e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e7a:	4770      	bx	lr

08014e7c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8014e7c:	b480      	push	{r7}
 8014e7e:	b085      	sub	sp, #20
 8014e80:	af00      	add	r7, sp, #0
 8014e82:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8014e84:	2300      	movs	r3, #0
 8014e86:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8014e88:	2300      	movs	r3, #0
 8014e8a:	73fb      	strb	r3, [r7, #15]
 8014e8c:	e00f      	b.n	8014eae <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8014e8e:	7bfb      	ldrb	r3, [r7, #15]
 8014e90:	687a      	ldr	r2, [r7, #4]
 8014e92:	33e0      	adds	r3, #224	@ 0xe0
 8014e94:	009b      	lsls	r3, r3, #2
 8014e96:	4413      	add	r3, r2
 8014e98:	685b      	ldr	r3, [r3, #4]
 8014e9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d102      	bne.n	8014ea8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8014ea2:	7bfb      	ldrb	r3, [r7, #15]
 8014ea4:	b29b      	uxth	r3, r3
 8014ea6:	e007      	b.n	8014eb8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8014ea8:	7bfb      	ldrb	r3, [r7, #15]
 8014eaa:	3301      	adds	r3, #1
 8014eac:	73fb      	strb	r3, [r7, #15]
 8014eae:	7bfb      	ldrb	r3, [r7, #15]
 8014eb0:	2b0f      	cmp	r3, #15
 8014eb2:	d9ec      	bls.n	8014e8e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8014eb4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8014eb8:	4618      	mov	r0, r3
 8014eba:	3714      	adds	r7, #20
 8014ebc:	46bd      	mov	sp, r7
 8014ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ec2:	4770      	bx	lr

08014ec4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014ec4:	b480      	push	{r7}
 8014ec6:	b087      	sub	sp, #28
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	60f8      	str	r0, [r7, #12]
 8014ecc:	60b9      	str	r1, [r7, #8]
 8014ece:	4613      	mov	r3, r2
 8014ed0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014ed2:	2301      	movs	r3, #1
 8014ed4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014ed6:	2300      	movs	r3, #0
 8014ed8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014eda:	4b1f      	ldr	r3, [pc, #124]	@ (8014f58 <FATFS_LinkDriverEx+0x94>)
 8014edc:	7a5b      	ldrb	r3, [r3, #9]
 8014ede:	b2db      	uxtb	r3, r3
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d131      	bne.n	8014f48 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014ee4:	4b1c      	ldr	r3, [pc, #112]	@ (8014f58 <FATFS_LinkDriverEx+0x94>)
 8014ee6:	7a5b      	ldrb	r3, [r3, #9]
 8014ee8:	b2db      	uxtb	r3, r3
 8014eea:	461a      	mov	r2, r3
 8014eec:	4b1a      	ldr	r3, [pc, #104]	@ (8014f58 <FATFS_LinkDriverEx+0x94>)
 8014eee:	2100      	movs	r1, #0
 8014ef0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8014ef2:	4b19      	ldr	r3, [pc, #100]	@ (8014f58 <FATFS_LinkDriverEx+0x94>)
 8014ef4:	7a5b      	ldrb	r3, [r3, #9]
 8014ef6:	b2db      	uxtb	r3, r3
 8014ef8:	4a17      	ldr	r2, [pc, #92]	@ (8014f58 <FATFS_LinkDriverEx+0x94>)
 8014efa:	009b      	lsls	r3, r3, #2
 8014efc:	4413      	add	r3, r2
 8014efe:	68fa      	ldr	r2, [r7, #12]
 8014f00:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8014f02:	4b15      	ldr	r3, [pc, #84]	@ (8014f58 <FATFS_LinkDriverEx+0x94>)
 8014f04:	7a5b      	ldrb	r3, [r3, #9]
 8014f06:	b2db      	uxtb	r3, r3
 8014f08:	461a      	mov	r2, r3
 8014f0a:	4b13      	ldr	r3, [pc, #76]	@ (8014f58 <FATFS_LinkDriverEx+0x94>)
 8014f0c:	4413      	add	r3, r2
 8014f0e:	79fa      	ldrb	r2, [r7, #7]
 8014f10:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8014f12:	4b11      	ldr	r3, [pc, #68]	@ (8014f58 <FATFS_LinkDriverEx+0x94>)
 8014f14:	7a5b      	ldrb	r3, [r3, #9]
 8014f16:	b2db      	uxtb	r3, r3
 8014f18:	1c5a      	adds	r2, r3, #1
 8014f1a:	b2d1      	uxtb	r1, r2
 8014f1c:	4a0e      	ldr	r2, [pc, #56]	@ (8014f58 <FATFS_LinkDriverEx+0x94>)
 8014f1e:	7251      	strb	r1, [r2, #9]
 8014f20:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014f22:	7dbb      	ldrb	r3, [r7, #22]
 8014f24:	3330      	adds	r3, #48	@ 0x30
 8014f26:	b2da      	uxtb	r2, r3
 8014f28:	68bb      	ldr	r3, [r7, #8]
 8014f2a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014f2c:	68bb      	ldr	r3, [r7, #8]
 8014f2e:	3301      	adds	r3, #1
 8014f30:	223a      	movs	r2, #58	@ 0x3a
 8014f32:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014f34:	68bb      	ldr	r3, [r7, #8]
 8014f36:	3302      	adds	r3, #2
 8014f38:	222f      	movs	r2, #47	@ 0x2f
 8014f3a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014f3c:	68bb      	ldr	r3, [r7, #8]
 8014f3e:	3303      	adds	r3, #3
 8014f40:	2200      	movs	r2, #0
 8014f42:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014f44:	2300      	movs	r3, #0
 8014f46:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014f48:	7dfb      	ldrb	r3, [r7, #23]
}
 8014f4a:	4618      	mov	r0, r3
 8014f4c:	371c      	adds	r7, #28
 8014f4e:	46bd      	mov	sp, r7
 8014f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f54:	4770      	bx	lr
 8014f56:	bf00      	nop
 8014f58:	200132b0 	.word	0x200132b0

08014f5c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014f5c:	b580      	push	{r7, lr}
 8014f5e:	b082      	sub	sp, #8
 8014f60:	af00      	add	r7, sp, #0
 8014f62:	6078      	str	r0, [r7, #4]
 8014f64:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014f66:	2200      	movs	r2, #0
 8014f68:	6839      	ldr	r1, [r7, #0]
 8014f6a:	6878      	ldr	r0, [r7, #4]
 8014f6c:	f7ff ffaa 	bl	8014ec4 <FATFS_LinkDriverEx>
 8014f70:	4603      	mov	r3, r0
}
 8014f72:	4618      	mov	r0, r3
 8014f74:	3708      	adds	r7, #8
 8014f76:	46bd      	mov	sp, r7
 8014f78:	bd80      	pop	{r7, pc}

08014f7a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014f7a:	b480      	push	{r7}
 8014f7c:	b085      	sub	sp, #20
 8014f7e:	af00      	add	r7, sp, #0
 8014f80:	4603      	mov	r3, r0
 8014f82:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8014f84:	2300      	movs	r3, #0
 8014f86:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8014f88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014f8c:	2b84      	cmp	r3, #132	@ 0x84
 8014f8e:	d005      	beq.n	8014f9c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014f90:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014f94:	68fb      	ldr	r3, [r7, #12]
 8014f96:	4413      	add	r3, r2
 8014f98:	3303      	adds	r3, #3
 8014f9a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014f9c:	68fb      	ldr	r3, [r7, #12]
}
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	3714      	adds	r7, #20
 8014fa2:	46bd      	mov	sp, r7
 8014fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fa8:	4770      	bx	lr

08014faa <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014faa:	b480      	push	{r7}
 8014fac:	b083      	sub	sp, #12
 8014fae:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014fb0:	f3ef 8305 	mrs	r3, IPSR
 8014fb4:	607b      	str	r3, [r7, #4]
  return(result);
 8014fb6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	bf14      	ite	ne
 8014fbc:	2301      	movne	r3, #1
 8014fbe:	2300      	moveq	r3, #0
 8014fc0:	b2db      	uxtb	r3, r3
}
 8014fc2:	4618      	mov	r0, r3
 8014fc4:	370c      	adds	r7, #12
 8014fc6:	46bd      	mov	sp, r7
 8014fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fcc:	4770      	bx	lr

08014fce <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014fce:	b580      	push	{r7, lr}
 8014fd0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014fd2:	f001 f9cd 	bl	8016370 <vTaskStartScheduler>
  
  return osOK;
 8014fd6:	2300      	movs	r3, #0
}
 8014fd8:	4618      	mov	r0, r3
 8014fda:	bd80      	pop	{r7, pc}

08014fdc <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014fdc:	b580      	push	{r7, lr}
 8014fde:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8014fe0:	f001 fe2e 	bl	8016c40 <xTaskGetSchedulerState>
 8014fe4:	4603      	mov	r3, r0
 8014fe6:	2b01      	cmp	r3, #1
 8014fe8:	d101      	bne.n	8014fee <osKernelRunning+0x12>
    return 0;
 8014fea:	2300      	movs	r3, #0
 8014fec:	e000      	b.n	8014ff0 <osKernelRunning+0x14>
  else
    return 1;
 8014fee:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8014ff0:	4618      	mov	r0, r3
 8014ff2:	bd80      	pop	{r7, pc}

08014ff4 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014ff4:	b580      	push	{r7, lr}
 8014ff6:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014ff8:	f7ff ffd7 	bl	8014faa <inHandlerMode>
 8014ffc:	4603      	mov	r3, r0
 8014ffe:	2b00      	cmp	r3, #0
 8015000:	d003      	beq.n	801500a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8015002:	f001 fad9 	bl	80165b8 <xTaskGetTickCountFromISR>
 8015006:	4603      	mov	r3, r0
 8015008:	e002      	b.n	8015010 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 801500a:	f001 fac5 	bl	8016598 <xTaskGetTickCount>
 801500e:	4603      	mov	r3, r0
  }
}
 8015010:	4618      	mov	r0, r3
 8015012:	bd80      	pop	{r7, pc}

08015014 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8015014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015016:	b089      	sub	sp, #36	@ 0x24
 8015018:	af04      	add	r7, sp, #16
 801501a:	6078      	str	r0, [r7, #4]
 801501c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	695b      	ldr	r3, [r3, #20]
 8015022:	2b00      	cmp	r3, #0
 8015024:	d020      	beq.n	8015068 <osThreadCreate+0x54>
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	699b      	ldr	r3, [r3, #24]
 801502a:	2b00      	cmp	r3, #0
 801502c:	d01c      	beq.n	8015068 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	685c      	ldr	r4, [r3, #4]
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	691e      	ldr	r6, [r3, #16]
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015040:	4618      	mov	r0, r3
 8015042:	f7ff ff9a 	bl	8014f7a <makeFreeRtosPriority>
 8015046:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	695b      	ldr	r3, [r3, #20]
 801504c:	687a      	ldr	r2, [r7, #4]
 801504e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015050:	9202      	str	r2, [sp, #8]
 8015052:	9301      	str	r3, [sp, #4]
 8015054:	9100      	str	r1, [sp, #0]
 8015056:	683b      	ldr	r3, [r7, #0]
 8015058:	4632      	mov	r2, r6
 801505a:	4629      	mov	r1, r5
 801505c:	4620      	mov	r0, r4
 801505e:	f000 ffa5 	bl	8015fac <xTaskCreateStatic>
 8015062:	4603      	mov	r3, r0
 8015064:	60fb      	str	r3, [r7, #12]
 8015066:	e01c      	b.n	80150a2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	685c      	ldr	r4, [r3, #4]
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015074:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801507c:	4618      	mov	r0, r3
 801507e:	f7ff ff7c 	bl	8014f7a <makeFreeRtosPriority>
 8015082:	4602      	mov	r2, r0
 8015084:	f107 030c 	add.w	r3, r7, #12
 8015088:	9301      	str	r3, [sp, #4]
 801508a:	9200      	str	r2, [sp, #0]
 801508c:	683b      	ldr	r3, [r7, #0]
 801508e:	4632      	mov	r2, r6
 8015090:	4629      	mov	r1, r5
 8015092:	4620      	mov	r0, r4
 8015094:	f000 fff0 	bl	8016078 <xTaskCreate>
 8015098:	4603      	mov	r3, r0
 801509a:	2b01      	cmp	r3, #1
 801509c:	d001      	beq.n	80150a2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 801509e:	2300      	movs	r3, #0
 80150a0:	e000      	b.n	80150a4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80150a2:	68fb      	ldr	r3, [r7, #12]
}
 80150a4:	4618      	mov	r0, r3
 80150a6:	3714      	adds	r7, #20
 80150a8:	46bd      	mov	sp, r7
 80150aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080150ac <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80150ac:	b580      	push	{r7, lr}
 80150ae:	b084      	sub	sp, #16
 80150b0:	af00      	add	r7, sp, #0
 80150b2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80150b8:	68fb      	ldr	r3, [r7, #12]
 80150ba:	2b00      	cmp	r3, #0
 80150bc:	d001      	beq.n	80150c2 <osDelay+0x16>
 80150be:	68fb      	ldr	r3, [r7, #12]
 80150c0:	e000      	b.n	80150c4 <osDelay+0x18>
 80150c2:	2301      	movs	r3, #1
 80150c4:	4618      	mov	r0, r3
 80150c6:	f001 f91b 	bl	8016300 <vTaskDelay>
  
  return osOK;
 80150ca:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80150cc:	4618      	mov	r0, r3
 80150ce:	3710      	adds	r7, #16
 80150d0:	46bd      	mov	sp, r7
 80150d2:	bd80      	pop	{r7, pc}

080150d4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80150d4:	b590      	push	{r4, r7, lr}
 80150d6:	b085      	sub	sp, #20
 80150d8:	af02      	add	r7, sp, #8
 80150da:	6078      	str	r0, [r7, #4]
 80150dc:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	689b      	ldr	r3, [r3, #8]
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d011      	beq.n	801510a <osMessageCreate+0x36>
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	68db      	ldr	r3, [r3, #12]
 80150ea:	2b00      	cmp	r3, #0
 80150ec:	d00d      	beq.n	801510a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	6818      	ldr	r0, [r3, #0]
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	6859      	ldr	r1, [r3, #4]
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	689a      	ldr	r2, [r3, #8]
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	68db      	ldr	r3, [r3, #12]
 80150fe:	2400      	movs	r4, #0
 8015100:	9400      	str	r4, [sp, #0]
 8015102:	f000 f9f9 	bl	80154f8 <xQueueGenericCreateStatic>
 8015106:	4603      	mov	r3, r0
 8015108:	e008      	b.n	801511c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	6818      	ldr	r0, [r3, #0]
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	685b      	ldr	r3, [r3, #4]
 8015112:	2200      	movs	r2, #0
 8015114:	4619      	mov	r1, r3
 8015116:	f000 fa76 	bl	8015606 <xQueueGenericCreate>
 801511a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 801511c:	4618      	mov	r0, r3
 801511e:	370c      	adds	r7, #12
 8015120:	46bd      	mov	sp, r7
 8015122:	bd90      	pop	{r4, r7, pc}

08015124 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8015124:	b580      	push	{r7, lr}
 8015126:	b086      	sub	sp, #24
 8015128:	af00      	add	r7, sp, #0
 801512a:	60f8      	str	r0, [r7, #12]
 801512c:	60b9      	str	r1, [r7, #8]
 801512e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8015130:	2300      	movs	r3, #0
 8015132:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8015138:	697b      	ldr	r3, [r7, #20]
 801513a:	2b00      	cmp	r3, #0
 801513c:	d101      	bne.n	8015142 <osMessagePut+0x1e>
    ticks = 1;
 801513e:	2301      	movs	r3, #1
 8015140:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8015142:	f7ff ff32 	bl	8014faa <inHandlerMode>
 8015146:	4603      	mov	r3, r0
 8015148:	2b00      	cmp	r3, #0
 801514a:	d018      	beq.n	801517e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801514c:	f107 0210 	add.w	r2, r7, #16
 8015150:	f107 0108 	add.w	r1, r7, #8
 8015154:	2300      	movs	r3, #0
 8015156:	68f8      	ldr	r0, [r7, #12]
 8015158:	f000 fbc2 	bl	80158e0 <xQueueGenericSendFromISR>
 801515c:	4603      	mov	r3, r0
 801515e:	2b01      	cmp	r3, #1
 8015160:	d001      	beq.n	8015166 <osMessagePut+0x42>
      return osErrorOS;
 8015162:	23ff      	movs	r3, #255	@ 0xff
 8015164:	e018      	b.n	8015198 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015166:	693b      	ldr	r3, [r7, #16]
 8015168:	2b00      	cmp	r3, #0
 801516a:	d014      	beq.n	8015196 <osMessagePut+0x72>
 801516c:	4b0c      	ldr	r3, [pc, #48]	@ (80151a0 <osMessagePut+0x7c>)
 801516e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015172:	601a      	str	r2, [r3, #0]
 8015174:	f3bf 8f4f 	dsb	sy
 8015178:	f3bf 8f6f 	isb	sy
 801517c:	e00b      	b.n	8015196 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801517e:	f107 0108 	add.w	r1, r7, #8
 8015182:	2300      	movs	r3, #0
 8015184:	697a      	ldr	r2, [r7, #20]
 8015186:	68f8      	ldr	r0, [r7, #12]
 8015188:	f000 faa0 	bl	80156cc <xQueueGenericSend>
 801518c:	4603      	mov	r3, r0
 801518e:	2b01      	cmp	r3, #1
 8015190:	d001      	beq.n	8015196 <osMessagePut+0x72>
      return osErrorOS;
 8015192:	23ff      	movs	r3, #255	@ 0xff
 8015194:	e000      	b.n	8015198 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8015196:	2300      	movs	r3, #0
}
 8015198:	4618      	mov	r0, r3
 801519a:	3718      	adds	r7, #24
 801519c:	46bd      	mov	sp, r7
 801519e:	bd80      	pop	{r7, pc}
 80151a0:	e000ed04 	.word	0xe000ed04

080151a4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80151a4:	b590      	push	{r4, r7, lr}
 80151a6:	b08b      	sub	sp, #44	@ 0x2c
 80151a8:	af00      	add	r7, sp, #0
 80151aa:	60f8      	str	r0, [r7, #12]
 80151ac:	60b9      	str	r1, [r7, #8]
 80151ae:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80151b0:	68bb      	ldr	r3, [r7, #8]
 80151b2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80151b4:	2300      	movs	r3, #0
 80151b6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80151b8:	68bb      	ldr	r3, [r7, #8]
 80151ba:	2b00      	cmp	r3, #0
 80151bc:	d10a      	bne.n	80151d4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80151be:	2380      	movs	r3, #128	@ 0x80
 80151c0:	617b      	str	r3, [r7, #20]
    return event;
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	461c      	mov	r4, r3
 80151c6:	f107 0314 	add.w	r3, r7, #20
 80151ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80151ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80151d2:	e054      	b.n	801527e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80151d4:	2300      	movs	r3, #0
 80151d6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80151d8:	2300      	movs	r3, #0
 80151da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80151e2:	d103      	bne.n	80151ec <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80151e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80151e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80151ea:	e009      	b.n	8015200 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	2b00      	cmp	r3, #0
 80151f0:	d006      	beq.n	8015200 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 80151f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151f8:	2b00      	cmp	r3, #0
 80151fa:	d101      	bne.n	8015200 <osMessageGet+0x5c>
      ticks = 1;
 80151fc:	2301      	movs	r3, #1
 80151fe:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8015200:	f7ff fed3 	bl	8014faa <inHandlerMode>
 8015204:	4603      	mov	r3, r0
 8015206:	2b00      	cmp	r3, #0
 8015208:	d01c      	beq.n	8015244 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801520a:	f107 0220 	add.w	r2, r7, #32
 801520e:	f107 0314 	add.w	r3, r7, #20
 8015212:	3304      	adds	r3, #4
 8015214:	4619      	mov	r1, r3
 8015216:	68b8      	ldr	r0, [r7, #8]
 8015218:	f000 fcee 	bl	8015bf8 <xQueueReceiveFromISR>
 801521c:	4603      	mov	r3, r0
 801521e:	2b01      	cmp	r3, #1
 8015220:	d102      	bne.n	8015228 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8015222:	2310      	movs	r3, #16
 8015224:	617b      	str	r3, [r7, #20]
 8015226:	e001      	b.n	801522c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8015228:	2300      	movs	r3, #0
 801522a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 801522c:	6a3b      	ldr	r3, [r7, #32]
 801522e:	2b00      	cmp	r3, #0
 8015230:	d01d      	beq.n	801526e <osMessageGet+0xca>
 8015232:	4b15      	ldr	r3, [pc, #84]	@ (8015288 <osMessageGet+0xe4>)
 8015234:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015238:	601a      	str	r2, [r3, #0]
 801523a:	f3bf 8f4f 	dsb	sy
 801523e:	f3bf 8f6f 	isb	sy
 8015242:	e014      	b.n	801526e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8015244:	f107 0314 	add.w	r3, r7, #20
 8015248:	3304      	adds	r3, #4
 801524a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801524c:	4619      	mov	r1, r3
 801524e:	68b8      	ldr	r0, [r7, #8]
 8015250:	f000 fbea 	bl	8015a28 <xQueueReceive>
 8015254:	4603      	mov	r3, r0
 8015256:	2b01      	cmp	r3, #1
 8015258:	d102      	bne.n	8015260 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801525a:	2310      	movs	r3, #16
 801525c:	617b      	str	r3, [r7, #20]
 801525e:	e006      	b.n	801526e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8015260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015262:	2b00      	cmp	r3, #0
 8015264:	d101      	bne.n	801526a <osMessageGet+0xc6>
 8015266:	2300      	movs	r3, #0
 8015268:	e000      	b.n	801526c <osMessageGet+0xc8>
 801526a:	2340      	movs	r3, #64	@ 0x40
 801526c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801526e:	68fb      	ldr	r3, [r7, #12]
 8015270:	461c      	mov	r4, r3
 8015272:	f107 0314 	add.w	r3, r7, #20
 8015276:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801527a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801527e:	68f8      	ldr	r0, [r7, #12]
 8015280:	372c      	adds	r7, #44	@ 0x2c
 8015282:	46bd      	mov	sp, r7
 8015284:	bd90      	pop	{r4, r7, pc}
 8015286:	bf00      	nop
 8015288:	e000ed04 	.word	0xe000ed04

0801528c <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 801528c:	b580      	push	{r7, lr}
 801528e:	b082      	sub	sp, #8
 8015290:	af00      	add	r7, sp, #0
 8015292:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8015294:	f7ff fe89 	bl	8014faa <inHandlerMode>
 8015298:	4603      	mov	r3, r0
 801529a:	2b00      	cmp	r3, #0
 801529c:	d004      	beq.n	80152a8 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 801529e:	6878      	ldr	r0, [r7, #4]
 80152a0:	f000 fd53 	bl	8015d4a <uxQueueMessagesWaitingFromISR>
 80152a4:	4603      	mov	r3, r0
 80152a6:	e003      	b.n	80152b0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80152a8:	6878      	ldr	r0, [r7, #4]
 80152aa:	f000 fd2d 	bl	8015d08 <uxQueueMessagesWaiting>
 80152ae:	4603      	mov	r3, r0
  }
}
 80152b0:	4618      	mov	r0, r3
 80152b2:	3708      	adds	r7, #8
 80152b4:	46bd      	mov	sp, r7
 80152b6:	bd80      	pop	{r7, pc}

080152b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80152b8:	b480      	push	{r7}
 80152ba:	b083      	sub	sp, #12
 80152bc:	af00      	add	r7, sp, #0
 80152be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	f103 0208 	add.w	r2, r3, #8
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80152ca:	687b      	ldr	r3, [r7, #4]
 80152cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80152d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	f103 0208 	add.w	r2, r3, #8
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	f103 0208 	add.w	r2, r3, #8
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	2200      	movs	r2, #0
 80152ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80152ec:	bf00      	nop
 80152ee:	370c      	adds	r7, #12
 80152f0:	46bd      	mov	sp, r7
 80152f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152f6:	4770      	bx	lr

080152f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80152f8:	b480      	push	{r7}
 80152fa:	b083      	sub	sp, #12
 80152fc:	af00      	add	r7, sp, #0
 80152fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	2200      	movs	r2, #0
 8015304:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8015306:	bf00      	nop
 8015308:	370c      	adds	r7, #12
 801530a:	46bd      	mov	sp, r7
 801530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015310:	4770      	bx	lr

08015312 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015312:	b480      	push	{r7}
 8015314:	b085      	sub	sp, #20
 8015316:	af00      	add	r7, sp, #0
 8015318:	6078      	str	r0, [r7, #4]
 801531a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	685b      	ldr	r3, [r3, #4]
 8015320:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015322:	683b      	ldr	r3, [r7, #0]
 8015324:	68fa      	ldr	r2, [r7, #12]
 8015326:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015328:	68fb      	ldr	r3, [r7, #12]
 801532a:	689a      	ldr	r2, [r3, #8]
 801532c:	683b      	ldr	r3, [r7, #0]
 801532e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015330:	68fb      	ldr	r3, [r7, #12]
 8015332:	689b      	ldr	r3, [r3, #8]
 8015334:	683a      	ldr	r2, [r7, #0]
 8015336:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015338:	68fb      	ldr	r3, [r7, #12]
 801533a:	683a      	ldr	r2, [r7, #0]
 801533c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801533e:	683b      	ldr	r3, [r7, #0]
 8015340:	687a      	ldr	r2, [r7, #4]
 8015342:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	681b      	ldr	r3, [r3, #0]
 8015348:	1c5a      	adds	r2, r3, #1
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	601a      	str	r2, [r3, #0]
}
 801534e:	bf00      	nop
 8015350:	3714      	adds	r7, #20
 8015352:	46bd      	mov	sp, r7
 8015354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015358:	4770      	bx	lr

0801535a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801535a:	b480      	push	{r7}
 801535c:	b085      	sub	sp, #20
 801535e:	af00      	add	r7, sp, #0
 8015360:	6078      	str	r0, [r7, #4]
 8015362:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015364:	683b      	ldr	r3, [r7, #0]
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801536a:	68bb      	ldr	r3, [r7, #8]
 801536c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015370:	d103      	bne.n	801537a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	691b      	ldr	r3, [r3, #16]
 8015376:	60fb      	str	r3, [r7, #12]
 8015378:	e00c      	b.n	8015394 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	3308      	adds	r3, #8
 801537e:	60fb      	str	r3, [r7, #12]
 8015380:	e002      	b.n	8015388 <vListInsert+0x2e>
 8015382:	68fb      	ldr	r3, [r7, #12]
 8015384:	685b      	ldr	r3, [r3, #4]
 8015386:	60fb      	str	r3, [r7, #12]
 8015388:	68fb      	ldr	r3, [r7, #12]
 801538a:	685b      	ldr	r3, [r3, #4]
 801538c:	681b      	ldr	r3, [r3, #0]
 801538e:	68ba      	ldr	r2, [r7, #8]
 8015390:	429a      	cmp	r2, r3
 8015392:	d2f6      	bcs.n	8015382 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8015394:	68fb      	ldr	r3, [r7, #12]
 8015396:	685a      	ldr	r2, [r3, #4]
 8015398:	683b      	ldr	r3, [r7, #0]
 801539a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801539c:	683b      	ldr	r3, [r7, #0]
 801539e:	685b      	ldr	r3, [r3, #4]
 80153a0:	683a      	ldr	r2, [r7, #0]
 80153a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80153a4:	683b      	ldr	r3, [r7, #0]
 80153a6:	68fa      	ldr	r2, [r7, #12]
 80153a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80153aa:	68fb      	ldr	r3, [r7, #12]
 80153ac:	683a      	ldr	r2, [r7, #0]
 80153ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80153b0:	683b      	ldr	r3, [r7, #0]
 80153b2:	687a      	ldr	r2, [r7, #4]
 80153b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80153b6:	687b      	ldr	r3, [r7, #4]
 80153b8:	681b      	ldr	r3, [r3, #0]
 80153ba:	1c5a      	adds	r2, r3, #1
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	601a      	str	r2, [r3, #0]
}
 80153c0:	bf00      	nop
 80153c2:	3714      	adds	r7, #20
 80153c4:	46bd      	mov	sp, r7
 80153c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ca:	4770      	bx	lr

080153cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80153cc:	b480      	push	{r7}
 80153ce:	b085      	sub	sp, #20
 80153d0:	af00      	add	r7, sp, #0
 80153d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	691b      	ldr	r3, [r3, #16]
 80153d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80153da:	687b      	ldr	r3, [r7, #4]
 80153dc:	685b      	ldr	r3, [r3, #4]
 80153de:	687a      	ldr	r2, [r7, #4]
 80153e0:	6892      	ldr	r2, [r2, #8]
 80153e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	689b      	ldr	r3, [r3, #8]
 80153e8:	687a      	ldr	r2, [r7, #4]
 80153ea:	6852      	ldr	r2, [r2, #4]
 80153ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80153ee:	68fb      	ldr	r3, [r7, #12]
 80153f0:	685b      	ldr	r3, [r3, #4]
 80153f2:	687a      	ldr	r2, [r7, #4]
 80153f4:	429a      	cmp	r2, r3
 80153f6:	d103      	bne.n	8015400 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	689a      	ldr	r2, [r3, #8]
 80153fc:	68fb      	ldr	r3, [r7, #12]
 80153fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	2200      	movs	r2, #0
 8015404:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015406:	68fb      	ldr	r3, [r7, #12]
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	1e5a      	subs	r2, r3, #1
 801540c:	68fb      	ldr	r3, [r7, #12]
 801540e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015410:	68fb      	ldr	r3, [r7, #12]
 8015412:	681b      	ldr	r3, [r3, #0]
}
 8015414:	4618      	mov	r0, r3
 8015416:	3714      	adds	r7, #20
 8015418:	46bd      	mov	sp, r7
 801541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801541e:	4770      	bx	lr

08015420 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015420:	b580      	push	{r7, lr}
 8015422:	b084      	sub	sp, #16
 8015424:	af00      	add	r7, sp, #0
 8015426:	6078      	str	r0, [r7, #4]
 8015428:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801542e:	68fb      	ldr	r3, [r7, #12]
 8015430:	2b00      	cmp	r3, #0
 8015432:	d10d      	bne.n	8015450 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015438:	b672      	cpsid	i
 801543a:	f383 8811 	msr	BASEPRI, r3
 801543e:	f3bf 8f6f 	isb	sy
 8015442:	f3bf 8f4f 	dsb	sy
 8015446:	b662      	cpsie	i
 8015448:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801544a:	bf00      	nop
 801544c:	bf00      	nop
 801544e:	e7fd      	b.n	801544c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8015450:	f001 fe14 	bl	801707c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	681a      	ldr	r2, [r3, #0]
 8015458:	68fb      	ldr	r3, [r7, #12]
 801545a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801545c:	68f9      	ldr	r1, [r7, #12]
 801545e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015460:	fb01 f303 	mul.w	r3, r1, r3
 8015464:	441a      	add	r2, r3
 8015466:	68fb      	ldr	r3, [r7, #12]
 8015468:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801546a:	68fb      	ldr	r3, [r7, #12]
 801546c:	2200      	movs	r2, #0
 801546e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015470:	68fb      	ldr	r3, [r7, #12]
 8015472:	681a      	ldr	r2, [r3, #0]
 8015474:	68fb      	ldr	r3, [r7, #12]
 8015476:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015478:	68fb      	ldr	r3, [r7, #12]
 801547a:	681a      	ldr	r2, [r3, #0]
 801547c:	68fb      	ldr	r3, [r7, #12]
 801547e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015480:	3b01      	subs	r3, #1
 8015482:	68f9      	ldr	r1, [r7, #12]
 8015484:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015486:	fb01 f303 	mul.w	r3, r1, r3
 801548a:	441a      	add	r2, r3
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015490:	68fb      	ldr	r3, [r7, #12]
 8015492:	22ff      	movs	r2, #255	@ 0xff
 8015494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015498:	68fb      	ldr	r3, [r7, #12]
 801549a:	22ff      	movs	r2, #255	@ 0xff
 801549c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80154a0:	683b      	ldr	r3, [r7, #0]
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	d114      	bne.n	80154d0 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80154a6:	68fb      	ldr	r3, [r7, #12]
 80154a8:	691b      	ldr	r3, [r3, #16]
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d01a      	beq.n	80154e4 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80154ae:	68fb      	ldr	r3, [r7, #12]
 80154b0:	3310      	adds	r3, #16
 80154b2:	4618      	mov	r0, r3
 80154b4:	f001 f9fa 	bl	80168ac <xTaskRemoveFromEventList>
 80154b8:	4603      	mov	r3, r0
 80154ba:	2b00      	cmp	r3, #0
 80154bc:	d012      	beq.n	80154e4 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80154be:	4b0d      	ldr	r3, [pc, #52]	@ (80154f4 <xQueueGenericReset+0xd4>)
 80154c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80154c4:	601a      	str	r2, [r3, #0]
 80154c6:	f3bf 8f4f 	dsb	sy
 80154ca:	f3bf 8f6f 	isb	sy
 80154ce:	e009      	b.n	80154e4 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80154d0:	68fb      	ldr	r3, [r7, #12]
 80154d2:	3310      	adds	r3, #16
 80154d4:	4618      	mov	r0, r3
 80154d6:	f7ff feef 	bl	80152b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80154da:	68fb      	ldr	r3, [r7, #12]
 80154dc:	3324      	adds	r3, #36	@ 0x24
 80154de:	4618      	mov	r0, r3
 80154e0:	f7ff feea 	bl	80152b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80154e4:	f001 fe00 	bl	80170e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80154e8:	2301      	movs	r3, #1
}
 80154ea:	4618      	mov	r0, r3
 80154ec:	3710      	adds	r7, #16
 80154ee:	46bd      	mov	sp, r7
 80154f0:	bd80      	pop	{r7, pc}
 80154f2:	bf00      	nop
 80154f4:	e000ed04 	.word	0xe000ed04

080154f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80154f8:	b580      	push	{r7, lr}
 80154fa:	b08e      	sub	sp, #56	@ 0x38
 80154fc:	af02      	add	r7, sp, #8
 80154fe:	60f8      	str	r0, [r7, #12]
 8015500:	60b9      	str	r1, [r7, #8]
 8015502:	607a      	str	r2, [r7, #4]
 8015504:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015506:	68fb      	ldr	r3, [r7, #12]
 8015508:	2b00      	cmp	r3, #0
 801550a:	d10d      	bne.n	8015528 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 801550c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015510:	b672      	cpsid	i
 8015512:	f383 8811 	msr	BASEPRI, r3
 8015516:	f3bf 8f6f 	isb	sy
 801551a:	f3bf 8f4f 	dsb	sy
 801551e:	b662      	cpsie	i
 8015520:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015522:	bf00      	nop
 8015524:	bf00      	nop
 8015526:	e7fd      	b.n	8015524 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015528:	683b      	ldr	r3, [r7, #0]
 801552a:	2b00      	cmp	r3, #0
 801552c:	d10d      	bne.n	801554a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 801552e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015532:	b672      	cpsid	i
 8015534:	f383 8811 	msr	BASEPRI, r3
 8015538:	f3bf 8f6f 	isb	sy
 801553c:	f3bf 8f4f 	dsb	sy
 8015540:	b662      	cpsie	i
 8015542:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015544:	bf00      	nop
 8015546:	bf00      	nop
 8015548:	e7fd      	b.n	8015546 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	2b00      	cmp	r3, #0
 801554e:	d002      	beq.n	8015556 <xQueueGenericCreateStatic+0x5e>
 8015550:	68bb      	ldr	r3, [r7, #8]
 8015552:	2b00      	cmp	r3, #0
 8015554:	d001      	beq.n	801555a <xQueueGenericCreateStatic+0x62>
 8015556:	2301      	movs	r3, #1
 8015558:	e000      	b.n	801555c <xQueueGenericCreateStatic+0x64>
 801555a:	2300      	movs	r3, #0
 801555c:	2b00      	cmp	r3, #0
 801555e:	d10d      	bne.n	801557c <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8015560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015564:	b672      	cpsid	i
 8015566:	f383 8811 	msr	BASEPRI, r3
 801556a:	f3bf 8f6f 	isb	sy
 801556e:	f3bf 8f4f 	dsb	sy
 8015572:	b662      	cpsie	i
 8015574:	623b      	str	r3, [r7, #32]
}
 8015576:	bf00      	nop
 8015578:	bf00      	nop
 801557a:	e7fd      	b.n	8015578 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801557c:	687b      	ldr	r3, [r7, #4]
 801557e:	2b00      	cmp	r3, #0
 8015580:	d102      	bne.n	8015588 <xQueueGenericCreateStatic+0x90>
 8015582:	68bb      	ldr	r3, [r7, #8]
 8015584:	2b00      	cmp	r3, #0
 8015586:	d101      	bne.n	801558c <xQueueGenericCreateStatic+0x94>
 8015588:	2301      	movs	r3, #1
 801558a:	e000      	b.n	801558e <xQueueGenericCreateStatic+0x96>
 801558c:	2300      	movs	r3, #0
 801558e:	2b00      	cmp	r3, #0
 8015590:	d10d      	bne.n	80155ae <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8015592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015596:	b672      	cpsid	i
 8015598:	f383 8811 	msr	BASEPRI, r3
 801559c:	f3bf 8f6f 	isb	sy
 80155a0:	f3bf 8f4f 	dsb	sy
 80155a4:	b662      	cpsie	i
 80155a6:	61fb      	str	r3, [r7, #28]
}
 80155a8:	bf00      	nop
 80155aa:	bf00      	nop
 80155ac:	e7fd      	b.n	80155aa <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80155ae:	2348      	movs	r3, #72	@ 0x48
 80155b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80155b2:	697b      	ldr	r3, [r7, #20]
 80155b4:	2b48      	cmp	r3, #72	@ 0x48
 80155b6:	d00d      	beq.n	80155d4 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80155b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155bc:	b672      	cpsid	i
 80155be:	f383 8811 	msr	BASEPRI, r3
 80155c2:	f3bf 8f6f 	isb	sy
 80155c6:	f3bf 8f4f 	dsb	sy
 80155ca:	b662      	cpsie	i
 80155cc:	61bb      	str	r3, [r7, #24]
}
 80155ce:	bf00      	nop
 80155d0:	bf00      	nop
 80155d2:	e7fd      	b.n	80155d0 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80155d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80155d6:	683b      	ldr	r3, [r7, #0]
 80155d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80155da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d00d      	beq.n	80155fc <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80155e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155e2:	2201      	movs	r2, #1
 80155e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80155e8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80155ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ee:	9300      	str	r3, [sp, #0]
 80155f0:	4613      	mov	r3, r2
 80155f2:	687a      	ldr	r2, [r7, #4]
 80155f4:	68b9      	ldr	r1, [r7, #8]
 80155f6:	68f8      	ldr	r0, [r7, #12]
 80155f8:	f000 f848 	bl	801568c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80155fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80155fe:	4618      	mov	r0, r3
 8015600:	3730      	adds	r7, #48	@ 0x30
 8015602:	46bd      	mov	sp, r7
 8015604:	bd80      	pop	{r7, pc}

08015606 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015606:	b580      	push	{r7, lr}
 8015608:	b08a      	sub	sp, #40	@ 0x28
 801560a:	af02      	add	r7, sp, #8
 801560c:	60f8      	str	r0, [r7, #12]
 801560e:	60b9      	str	r1, [r7, #8]
 8015610:	4613      	mov	r3, r2
 8015612:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015614:	68fb      	ldr	r3, [r7, #12]
 8015616:	2b00      	cmp	r3, #0
 8015618:	d10d      	bne.n	8015636 <xQueueGenericCreate+0x30>
	__asm volatile
 801561a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801561e:	b672      	cpsid	i
 8015620:	f383 8811 	msr	BASEPRI, r3
 8015624:	f3bf 8f6f 	isb	sy
 8015628:	f3bf 8f4f 	dsb	sy
 801562c:	b662      	cpsie	i
 801562e:	613b      	str	r3, [r7, #16]
}
 8015630:	bf00      	nop
 8015632:	bf00      	nop
 8015634:	e7fd      	b.n	8015632 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8015636:	68bb      	ldr	r3, [r7, #8]
 8015638:	2b00      	cmp	r3, #0
 801563a:	d102      	bne.n	8015642 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 801563c:	2300      	movs	r3, #0
 801563e:	61fb      	str	r3, [r7, #28]
 8015640:	e004      	b.n	801564c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015642:	68fb      	ldr	r3, [r7, #12]
 8015644:	68ba      	ldr	r2, [r7, #8]
 8015646:	fb02 f303 	mul.w	r3, r2, r3
 801564a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801564c:	69fb      	ldr	r3, [r7, #28]
 801564e:	3348      	adds	r3, #72	@ 0x48
 8015650:	4618      	mov	r0, r3
 8015652:	f001 fe41 	bl	80172d8 <pvPortMalloc>
 8015656:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015658:	69bb      	ldr	r3, [r7, #24]
 801565a:	2b00      	cmp	r3, #0
 801565c:	d011      	beq.n	8015682 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801565e:	69bb      	ldr	r3, [r7, #24]
 8015660:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015662:	697b      	ldr	r3, [r7, #20]
 8015664:	3348      	adds	r3, #72	@ 0x48
 8015666:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015668:	69bb      	ldr	r3, [r7, #24]
 801566a:	2200      	movs	r2, #0
 801566c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015670:	79fa      	ldrb	r2, [r7, #7]
 8015672:	69bb      	ldr	r3, [r7, #24]
 8015674:	9300      	str	r3, [sp, #0]
 8015676:	4613      	mov	r3, r2
 8015678:	697a      	ldr	r2, [r7, #20]
 801567a:	68b9      	ldr	r1, [r7, #8]
 801567c:	68f8      	ldr	r0, [r7, #12]
 801567e:	f000 f805 	bl	801568c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015682:	69bb      	ldr	r3, [r7, #24]
	}
 8015684:	4618      	mov	r0, r3
 8015686:	3720      	adds	r7, #32
 8015688:	46bd      	mov	sp, r7
 801568a:	bd80      	pop	{r7, pc}

0801568c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801568c:	b580      	push	{r7, lr}
 801568e:	b084      	sub	sp, #16
 8015690:	af00      	add	r7, sp, #0
 8015692:	60f8      	str	r0, [r7, #12]
 8015694:	60b9      	str	r1, [r7, #8]
 8015696:	607a      	str	r2, [r7, #4]
 8015698:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801569a:	68bb      	ldr	r3, [r7, #8]
 801569c:	2b00      	cmp	r3, #0
 801569e:	d103      	bne.n	80156a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80156a0:	69bb      	ldr	r3, [r7, #24]
 80156a2:	69ba      	ldr	r2, [r7, #24]
 80156a4:	601a      	str	r2, [r3, #0]
 80156a6:	e002      	b.n	80156ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80156a8:	69bb      	ldr	r3, [r7, #24]
 80156aa:	687a      	ldr	r2, [r7, #4]
 80156ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80156ae:	69bb      	ldr	r3, [r7, #24]
 80156b0:	68fa      	ldr	r2, [r7, #12]
 80156b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80156b4:	69bb      	ldr	r3, [r7, #24]
 80156b6:	68ba      	ldr	r2, [r7, #8]
 80156b8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80156ba:	2101      	movs	r1, #1
 80156bc:	69b8      	ldr	r0, [r7, #24]
 80156be:	f7ff feaf 	bl	8015420 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80156c2:	bf00      	nop
 80156c4:	3710      	adds	r7, #16
 80156c6:	46bd      	mov	sp, r7
 80156c8:	bd80      	pop	{r7, pc}
	...

080156cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80156cc:	b580      	push	{r7, lr}
 80156ce:	b08e      	sub	sp, #56	@ 0x38
 80156d0:	af00      	add	r7, sp, #0
 80156d2:	60f8      	str	r0, [r7, #12]
 80156d4:	60b9      	str	r1, [r7, #8]
 80156d6:	607a      	str	r2, [r7, #4]
 80156d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80156da:	2300      	movs	r3, #0
 80156dc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80156e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d10d      	bne.n	8015704 <xQueueGenericSend+0x38>
	__asm volatile
 80156e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156ec:	b672      	cpsid	i
 80156ee:	f383 8811 	msr	BASEPRI, r3
 80156f2:	f3bf 8f6f 	isb	sy
 80156f6:	f3bf 8f4f 	dsb	sy
 80156fa:	b662      	cpsie	i
 80156fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80156fe:	bf00      	nop
 8015700:	bf00      	nop
 8015702:	e7fd      	b.n	8015700 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015704:	68bb      	ldr	r3, [r7, #8]
 8015706:	2b00      	cmp	r3, #0
 8015708:	d103      	bne.n	8015712 <xQueueGenericSend+0x46>
 801570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801570c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801570e:	2b00      	cmp	r3, #0
 8015710:	d101      	bne.n	8015716 <xQueueGenericSend+0x4a>
 8015712:	2301      	movs	r3, #1
 8015714:	e000      	b.n	8015718 <xQueueGenericSend+0x4c>
 8015716:	2300      	movs	r3, #0
 8015718:	2b00      	cmp	r3, #0
 801571a:	d10d      	bne.n	8015738 <xQueueGenericSend+0x6c>
	__asm volatile
 801571c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015720:	b672      	cpsid	i
 8015722:	f383 8811 	msr	BASEPRI, r3
 8015726:	f3bf 8f6f 	isb	sy
 801572a:	f3bf 8f4f 	dsb	sy
 801572e:	b662      	cpsie	i
 8015730:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015732:	bf00      	nop
 8015734:	bf00      	nop
 8015736:	e7fd      	b.n	8015734 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015738:	683b      	ldr	r3, [r7, #0]
 801573a:	2b02      	cmp	r3, #2
 801573c:	d103      	bne.n	8015746 <xQueueGenericSend+0x7a>
 801573e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015742:	2b01      	cmp	r3, #1
 8015744:	d101      	bne.n	801574a <xQueueGenericSend+0x7e>
 8015746:	2301      	movs	r3, #1
 8015748:	e000      	b.n	801574c <xQueueGenericSend+0x80>
 801574a:	2300      	movs	r3, #0
 801574c:	2b00      	cmp	r3, #0
 801574e:	d10d      	bne.n	801576c <xQueueGenericSend+0xa0>
	__asm volatile
 8015750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015754:	b672      	cpsid	i
 8015756:	f383 8811 	msr	BASEPRI, r3
 801575a:	f3bf 8f6f 	isb	sy
 801575e:	f3bf 8f4f 	dsb	sy
 8015762:	b662      	cpsie	i
 8015764:	623b      	str	r3, [r7, #32]
}
 8015766:	bf00      	nop
 8015768:	bf00      	nop
 801576a:	e7fd      	b.n	8015768 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801576c:	f001 fa68 	bl	8016c40 <xTaskGetSchedulerState>
 8015770:	4603      	mov	r3, r0
 8015772:	2b00      	cmp	r3, #0
 8015774:	d102      	bne.n	801577c <xQueueGenericSend+0xb0>
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	2b00      	cmp	r3, #0
 801577a:	d101      	bne.n	8015780 <xQueueGenericSend+0xb4>
 801577c:	2301      	movs	r3, #1
 801577e:	e000      	b.n	8015782 <xQueueGenericSend+0xb6>
 8015780:	2300      	movs	r3, #0
 8015782:	2b00      	cmp	r3, #0
 8015784:	d10d      	bne.n	80157a2 <xQueueGenericSend+0xd6>
	__asm volatile
 8015786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801578a:	b672      	cpsid	i
 801578c:	f383 8811 	msr	BASEPRI, r3
 8015790:	f3bf 8f6f 	isb	sy
 8015794:	f3bf 8f4f 	dsb	sy
 8015798:	b662      	cpsie	i
 801579a:	61fb      	str	r3, [r7, #28]
}
 801579c:	bf00      	nop
 801579e:	bf00      	nop
 80157a0:	e7fd      	b.n	801579e <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80157a2:	f001 fc6b 	bl	801707c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80157a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80157aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80157ae:	429a      	cmp	r2, r3
 80157b0:	d302      	bcc.n	80157b8 <xQueueGenericSend+0xec>
 80157b2:	683b      	ldr	r3, [r7, #0]
 80157b4:	2b02      	cmp	r3, #2
 80157b6:	d129      	bne.n	801580c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80157b8:	683a      	ldr	r2, [r7, #0]
 80157ba:	68b9      	ldr	r1, [r7, #8]
 80157bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157be:	f000 fae5 	bl	8015d8c <prvCopyDataToQueue>
 80157c2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80157c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157c8:	2b00      	cmp	r3, #0
 80157ca:	d010      	beq.n	80157ee <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80157cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157ce:	3324      	adds	r3, #36	@ 0x24
 80157d0:	4618      	mov	r0, r3
 80157d2:	f001 f86b 	bl	80168ac <xTaskRemoveFromEventList>
 80157d6:	4603      	mov	r3, r0
 80157d8:	2b00      	cmp	r3, #0
 80157da:	d013      	beq.n	8015804 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80157dc:	4b3f      	ldr	r3, [pc, #252]	@ (80158dc <xQueueGenericSend+0x210>)
 80157de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157e2:	601a      	str	r2, [r3, #0]
 80157e4:	f3bf 8f4f 	dsb	sy
 80157e8:	f3bf 8f6f 	isb	sy
 80157ec:	e00a      	b.n	8015804 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80157ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d007      	beq.n	8015804 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80157f4:	4b39      	ldr	r3, [pc, #228]	@ (80158dc <xQueueGenericSend+0x210>)
 80157f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157fa:	601a      	str	r2, [r3, #0]
 80157fc:	f3bf 8f4f 	dsb	sy
 8015800:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8015804:	f001 fc70 	bl	80170e8 <vPortExitCritical>
				return pdPASS;
 8015808:	2301      	movs	r3, #1
 801580a:	e063      	b.n	80158d4 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801580c:	687b      	ldr	r3, [r7, #4]
 801580e:	2b00      	cmp	r3, #0
 8015810:	d103      	bne.n	801581a <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015812:	f001 fc69 	bl	80170e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015816:	2300      	movs	r3, #0
 8015818:	e05c      	b.n	80158d4 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 801581a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801581c:	2b00      	cmp	r3, #0
 801581e:	d106      	bne.n	801582e <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015820:	f107 0314 	add.w	r3, r7, #20
 8015824:	4618      	mov	r0, r3
 8015826:	f001 f8a7 	bl	8016978 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801582a:	2301      	movs	r3, #1
 801582c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801582e:	f001 fc5b 	bl	80170e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015832:	f000 fe03 	bl	801643c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015836:	f001 fc21 	bl	801707c <vPortEnterCritical>
 801583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801583c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015840:	b25b      	sxtb	r3, r3
 8015842:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015846:	d103      	bne.n	8015850 <xQueueGenericSend+0x184>
 8015848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801584a:	2200      	movs	r2, #0
 801584c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015852:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015856:	b25b      	sxtb	r3, r3
 8015858:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801585c:	d103      	bne.n	8015866 <xQueueGenericSend+0x19a>
 801585e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015860:	2200      	movs	r2, #0
 8015862:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015866:	f001 fc3f 	bl	80170e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801586a:	1d3a      	adds	r2, r7, #4
 801586c:	f107 0314 	add.w	r3, r7, #20
 8015870:	4611      	mov	r1, r2
 8015872:	4618      	mov	r0, r3
 8015874:	f001 f896 	bl	80169a4 <xTaskCheckForTimeOut>
 8015878:	4603      	mov	r3, r0
 801587a:	2b00      	cmp	r3, #0
 801587c:	d124      	bne.n	80158c8 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801587e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015880:	f000 fb7c 	bl	8015f7c <prvIsQueueFull>
 8015884:	4603      	mov	r3, r0
 8015886:	2b00      	cmp	r3, #0
 8015888:	d018      	beq.n	80158bc <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801588a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801588c:	3310      	adds	r3, #16
 801588e:	687a      	ldr	r2, [r7, #4]
 8015890:	4611      	mov	r1, r2
 8015892:	4618      	mov	r0, r3
 8015894:	f000 ffe2 	bl	801685c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8015898:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801589a:	f000 fb07 	bl	8015eac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801589e:	f000 fddb 	bl	8016458 <xTaskResumeAll>
 80158a2:	4603      	mov	r3, r0
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	f47f af7c 	bne.w	80157a2 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80158aa:	4b0c      	ldr	r3, [pc, #48]	@ (80158dc <xQueueGenericSend+0x210>)
 80158ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80158b0:	601a      	str	r2, [r3, #0]
 80158b2:	f3bf 8f4f 	dsb	sy
 80158b6:	f3bf 8f6f 	isb	sy
 80158ba:	e772      	b.n	80157a2 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80158bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158be:	f000 faf5 	bl	8015eac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80158c2:	f000 fdc9 	bl	8016458 <xTaskResumeAll>
 80158c6:	e76c      	b.n	80157a2 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80158c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158ca:	f000 faef 	bl	8015eac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80158ce:	f000 fdc3 	bl	8016458 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80158d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80158d4:	4618      	mov	r0, r3
 80158d6:	3738      	adds	r7, #56	@ 0x38
 80158d8:	46bd      	mov	sp, r7
 80158da:	bd80      	pop	{r7, pc}
 80158dc:	e000ed04 	.word	0xe000ed04

080158e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80158e0:	b580      	push	{r7, lr}
 80158e2:	b08e      	sub	sp, #56	@ 0x38
 80158e4:	af00      	add	r7, sp, #0
 80158e6:	60f8      	str	r0, [r7, #12]
 80158e8:	60b9      	str	r1, [r7, #8]
 80158ea:	607a      	str	r2, [r7, #4]
 80158ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80158ee:	68fb      	ldr	r3, [r7, #12]
 80158f0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80158f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d10d      	bne.n	8015914 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80158f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158fc:	b672      	cpsid	i
 80158fe:	f383 8811 	msr	BASEPRI, r3
 8015902:	f3bf 8f6f 	isb	sy
 8015906:	f3bf 8f4f 	dsb	sy
 801590a:	b662      	cpsie	i
 801590c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801590e:	bf00      	nop
 8015910:	bf00      	nop
 8015912:	e7fd      	b.n	8015910 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015914:	68bb      	ldr	r3, [r7, #8]
 8015916:	2b00      	cmp	r3, #0
 8015918:	d103      	bne.n	8015922 <xQueueGenericSendFromISR+0x42>
 801591a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801591c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801591e:	2b00      	cmp	r3, #0
 8015920:	d101      	bne.n	8015926 <xQueueGenericSendFromISR+0x46>
 8015922:	2301      	movs	r3, #1
 8015924:	e000      	b.n	8015928 <xQueueGenericSendFromISR+0x48>
 8015926:	2300      	movs	r3, #0
 8015928:	2b00      	cmp	r3, #0
 801592a:	d10d      	bne.n	8015948 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 801592c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015930:	b672      	cpsid	i
 8015932:	f383 8811 	msr	BASEPRI, r3
 8015936:	f3bf 8f6f 	isb	sy
 801593a:	f3bf 8f4f 	dsb	sy
 801593e:	b662      	cpsie	i
 8015940:	623b      	str	r3, [r7, #32]
}
 8015942:	bf00      	nop
 8015944:	bf00      	nop
 8015946:	e7fd      	b.n	8015944 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015948:	683b      	ldr	r3, [r7, #0]
 801594a:	2b02      	cmp	r3, #2
 801594c:	d103      	bne.n	8015956 <xQueueGenericSendFromISR+0x76>
 801594e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015952:	2b01      	cmp	r3, #1
 8015954:	d101      	bne.n	801595a <xQueueGenericSendFromISR+0x7a>
 8015956:	2301      	movs	r3, #1
 8015958:	e000      	b.n	801595c <xQueueGenericSendFromISR+0x7c>
 801595a:	2300      	movs	r3, #0
 801595c:	2b00      	cmp	r3, #0
 801595e:	d10d      	bne.n	801597c <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8015960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015964:	b672      	cpsid	i
 8015966:	f383 8811 	msr	BASEPRI, r3
 801596a:	f3bf 8f6f 	isb	sy
 801596e:	f3bf 8f4f 	dsb	sy
 8015972:	b662      	cpsie	i
 8015974:	61fb      	str	r3, [r7, #28]
}
 8015976:	bf00      	nop
 8015978:	bf00      	nop
 801597a:	e7fd      	b.n	8015978 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801597c:	f001 fc66 	bl	801724c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015980:	f3ef 8211 	mrs	r2, BASEPRI
 8015984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015988:	b672      	cpsid	i
 801598a:	f383 8811 	msr	BASEPRI, r3
 801598e:	f3bf 8f6f 	isb	sy
 8015992:	f3bf 8f4f 	dsb	sy
 8015996:	b662      	cpsie	i
 8015998:	61ba      	str	r2, [r7, #24]
 801599a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801599c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801599e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80159a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80159a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80159a8:	429a      	cmp	r2, r3
 80159aa:	d302      	bcc.n	80159b2 <xQueueGenericSendFromISR+0xd2>
 80159ac:	683b      	ldr	r3, [r7, #0]
 80159ae:	2b02      	cmp	r3, #2
 80159b0:	d12c      	bne.n	8015a0c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80159b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80159b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80159bc:	683a      	ldr	r2, [r7, #0]
 80159be:	68b9      	ldr	r1, [r7, #8]
 80159c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80159c2:	f000 f9e3 	bl	8015d8c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80159c6:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80159ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80159ce:	d112      	bne.n	80159f6 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80159d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	d016      	beq.n	8015a06 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80159d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159da:	3324      	adds	r3, #36	@ 0x24
 80159dc:	4618      	mov	r0, r3
 80159de:	f000 ff65 	bl	80168ac <xTaskRemoveFromEventList>
 80159e2:	4603      	mov	r3, r0
 80159e4:	2b00      	cmp	r3, #0
 80159e6:	d00e      	beq.n	8015a06 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	2b00      	cmp	r3, #0
 80159ec:	d00b      	beq.n	8015a06 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80159ee:	687b      	ldr	r3, [r7, #4]
 80159f0:	2201      	movs	r2, #1
 80159f2:	601a      	str	r2, [r3, #0]
 80159f4:	e007      	b.n	8015a06 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80159f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80159fa:	3301      	adds	r3, #1
 80159fc:	b2db      	uxtb	r3, r3
 80159fe:	b25a      	sxtb	r2, r3
 8015a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015a06:	2301      	movs	r3, #1
 8015a08:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8015a0a:	e001      	b.n	8015a10 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015a0c:	2300      	movs	r3, #0
 8015a0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8015a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a12:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015a14:	693b      	ldr	r3, [r7, #16]
 8015a16:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015a1a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015a1e:	4618      	mov	r0, r3
 8015a20:	3738      	adds	r7, #56	@ 0x38
 8015a22:	46bd      	mov	sp, r7
 8015a24:	bd80      	pop	{r7, pc}
	...

08015a28 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015a28:	b580      	push	{r7, lr}
 8015a2a:	b08c      	sub	sp, #48	@ 0x30
 8015a2c:	af00      	add	r7, sp, #0
 8015a2e:	60f8      	str	r0, [r7, #12]
 8015a30:	60b9      	str	r1, [r7, #8]
 8015a32:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8015a34:	2300      	movs	r3, #0
 8015a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015a38:	68fb      	ldr	r3, [r7, #12]
 8015a3a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a3e:	2b00      	cmp	r3, #0
 8015a40:	d10d      	bne.n	8015a5e <xQueueReceive+0x36>
	__asm volatile
 8015a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a46:	b672      	cpsid	i
 8015a48:	f383 8811 	msr	BASEPRI, r3
 8015a4c:	f3bf 8f6f 	isb	sy
 8015a50:	f3bf 8f4f 	dsb	sy
 8015a54:	b662      	cpsie	i
 8015a56:	623b      	str	r3, [r7, #32]
}
 8015a58:	bf00      	nop
 8015a5a:	bf00      	nop
 8015a5c:	e7fd      	b.n	8015a5a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015a5e:	68bb      	ldr	r3, [r7, #8]
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	d103      	bne.n	8015a6c <xQueueReceive+0x44>
 8015a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	d101      	bne.n	8015a70 <xQueueReceive+0x48>
 8015a6c:	2301      	movs	r3, #1
 8015a6e:	e000      	b.n	8015a72 <xQueueReceive+0x4a>
 8015a70:	2300      	movs	r3, #0
 8015a72:	2b00      	cmp	r3, #0
 8015a74:	d10d      	bne.n	8015a92 <xQueueReceive+0x6a>
	__asm volatile
 8015a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a7a:	b672      	cpsid	i
 8015a7c:	f383 8811 	msr	BASEPRI, r3
 8015a80:	f3bf 8f6f 	isb	sy
 8015a84:	f3bf 8f4f 	dsb	sy
 8015a88:	b662      	cpsie	i
 8015a8a:	61fb      	str	r3, [r7, #28]
}
 8015a8c:	bf00      	nop
 8015a8e:	bf00      	nop
 8015a90:	e7fd      	b.n	8015a8e <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015a92:	f001 f8d5 	bl	8016c40 <xTaskGetSchedulerState>
 8015a96:	4603      	mov	r3, r0
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	d102      	bne.n	8015aa2 <xQueueReceive+0x7a>
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	d101      	bne.n	8015aa6 <xQueueReceive+0x7e>
 8015aa2:	2301      	movs	r3, #1
 8015aa4:	e000      	b.n	8015aa8 <xQueueReceive+0x80>
 8015aa6:	2300      	movs	r3, #0
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d10d      	bne.n	8015ac8 <xQueueReceive+0xa0>
	__asm volatile
 8015aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ab0:	b672      	cpsid	i
 8015ab2:	f383 8811 	msr	BASEPRI, r3
 8015ab6:	f3bf 8f6f 	isb	sy
 8015aba:	f3bf 8f4f 	dsb	sy
 8015abe:	b662      	cpsie	i
 8015ac0:	61bb      	str	r3, [r7, #24]
}
 8015ac2:	bf00      	nop
 8015ac4:	bf00      	nop
 8015ac6:	e7fd      	b.n	8015ac4 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015ac8:	f001 fad8 	bl	801707c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015ad0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d01f      	beq.n	8015b18 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015ad8:	68b9      	ldr	r1, [r7, #8]
 8015ada:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015adc:	f000 f9c0 	bl	8015e60 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ae2:	1e5a      	subs	r2, r3, #1
 8015ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ae6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aea:	691b      	ldr	r3, [r3, #16]
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	d00f      	beq.n	8015b10 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015af2:	3310      	adds	r3, #16
 8015af4:	4618      	mov	r0, r3
 8015af6:	f000 fed9 	bl	80168ac <xTaskRemoveFromEventList>
 8015afa:	4603      	mov	r3, r0
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d007      	beq.n	8015b10 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015b00:	4b3c      	ldr	r3, [pc, #240]	@ (8015bf4 <xQueueReceive+0x1cc>)
 8015b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015b06:	601a      	str	r2, [r3, #0]
 8015b08:	f3bf 8f4f 	dsb	sy
 8015b0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015b10:	f001 faea 	bl	80170e8 <vPortExitCritical>
				return pdPASS;
 8015b14:	2301      	movs	r3, #1
 8015b16:	e069      	b.n	8015bec <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d103      	bne.n	8015b26 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015b1e:	f001 fae3 	bl	80170e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015b22:	2300      	movs	r3, #0
 8015b24:	e062      	b.n	8015bec <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	d106      	bne.n	8015b3a <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015b2c:	f107 0310 	add.w	r3, r7, #16
 8015b30:	4618      	mov	r0, r3
 8015b32:	f000 ff21 	bl	8016978 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015b36:	2301      	movs	r3, #1
 8015b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015b3a:	f001 fad5 	bl	80170e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015b3e:	f000 fc7d 	bl	801643c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015b42:	f001 fa9b 	bl	801707c <vPortEnterCritical>
 8015b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015b4c:	b25b      	sxtb	r3, r3
 8015b4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b52:	d103      	bne.n	8015b5c <xQueueReceive+0x134>
 8015b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b56:	2200      	movs	r2, #0
 8015b58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015b62:	b25b      	sxtb	r3, r3
 8015b64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b68:	d103      	bne.n	8015b72 <xQueueReceive+0x14a>
 8015b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015b72:	f001 fab9 	bl	80170e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015b76:	1d3a      	adds	r2, r7, #4
 8015b78:	f107 0310 	add.w	r3, r7, #16
 8015b7c:	4611      	mov	r1, r2
 8015b7e:	4618      	mov	r0, r3
 8015b80:	f000 ff10 	bl	80169a4 <xTaskCheckForTimeOut>
 8015b84:	4603      	mov	r3, r0
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d123      	bne.n	8015bd2 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015b8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b8c:	f000 f9e0 	bl	8015f50 <prvIsQueueEmpty>
 8015b90:	4603      	mov	r3, r0
 8015b92:	2b00      	cmp	r3, #0
 8015b94:	d017      	beq.n	8015bc6 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b98:	3324      	adds	r3, #36	@ 0x24
 8015b9a:	687a      	ldr	r2, [r7, #4]
 8015b9c:	4611      	mov	r1, r2
 8015b9e:	4618      	mov	r0, r3
 8015ba0:	f000 fe5c 	bl	801685c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015ba4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015ba6:	f000 f981 	bl	8015eac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015baa:	f000 fc55 	bl	8016458 <xTaskResumeAll>
 8015bae:	4603      	mov	r3, r0
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	d189      	bne.n	8015ac8 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8015bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8015bf4 <xQueueReceive+0x1cc>)
 8015bb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015bba:	601a      	str	r2, [r3, #0]
 8015bbc:	f3bf 8f4f 	dsb	sy
 8015bc0:	f3bf 8f6f 	isb	sy
 8015bc4:	e780      	b.n	8015ac8 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015bc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bc8:	f000 f970 	bl	8015eac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015bcc:	f000 fc44 	bl	8016458 <xTaskResumeAll>
 8015bd0:	e77a      	b.n	8015ac8 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015bd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bd4:	f000 f96a 	bl	8015eac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015bd8:	f000 fc3e 	bl	8016458 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015bdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bde:	f000 f9b7 	bl	8015f50 <prvIsQueueEmpty>
 8015be2:	4603      	mov	r3, r0
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	f43f af6f 	beq.w	8015ac8 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015bea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015bec:	4618      	mov	r0, r3
 8015bee:	3730      	adds	r7, #48	@ 0x30
 8015bf0:	46bd      	mov	sp, r7
 8015bf2:	bd80      	pop	{r7, pc}
 8015bf4:	e000ed04 	.word	0xe000ed04

08015bf8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015bf8:	b580      	push	{r7, lr}
 8015bfa:	b08e      	sub	sp, #56	@ 0x38
 8015bfc:	af00      	add	r7, sp, #0
 8015bfe:	60f8      	str	r0, [r7, #12]
 8015c00:	60b9      	str	r1, [r7, #8]
 8015c02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d10d      	bne.n	8015c2a <xQueueReceiveFromISR+0x32>
	__asm volatile
 8015c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c12:	b672      	cpsid	i
 8015c14:	f383 8811 	msr	BASEPRI, r3
 8015c18:	f3bf 8f6f 	isb	sy
 8015c1c:	f3bf 8f4f 	dsb	sy
 8015c20:	b662      	cpsie	i
 8015c22:	623b      	str	r3, [r7, #32]
}
 8015c24:	bf00      	nop
 8015c26:	bf00      	nop
 8015c28:	e7fd      	b.n	8015c26 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015c2a:	68bb      	ldr	r3, [r7, #8]
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d103      	bne.n	8015c38 <xQueueReceiveFromISR+0x40>
 8015c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d101      	bne.n	8015c3c <xQueueReceiveFromISR+0x44>
 8015c38:	2301      	movs	r3, #1
 8015c3a:	e000      	b.n	8015c3e <xQueueReceiveFromISR+0x46>
 8015c3c:	2300      	movs	r3, #0
 8015c3e:	2b00      	cmp	r3, #0
 8015c40:	d10d      	bne.n	8015c5e <xQueueReceiveFromISR+0x66>
	__asm volatile
 8015c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c46:	b672      	cpsid	i
 8015c48:	f383 8811 	msr	BASEPRI, r3
 8015c4c:	f3bf 8f6f 	isb	sy
 8015c50:	f3bf 8f4f 	dsb	sy
 8015c54:	b662      	cpsie	i
 8015c56:	61fb      	str	r3, [r7, #28]
}
 8015c58:	bf00      	nop
 8015c5a:	bf00      	nop
 8015c5c:	e7fd      	b.n	8015c5a <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015c5e:	f001 faf5 	bl	801724c <vPortValidateInterruptPriority>
	__asm volatile
 8015c62:	f3ef 8211 	mrs	r2, BASEPRI
 8015c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c6a:	b672      	cpsid	i
 8015c6c:	f383 8811 	msr	BASEPRI, r3
 8015c70:	f3bf 8f6f 	isb	sy
 8015c74:	f3bf 8f4f 	dsb	sy
 8015c78:	b662      	cpsie	i
 8015c7a:	61ba      	str	r2, [r7, #24]
 8015c7c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015c7e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015c86:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d02f      	beq.n	8015cee <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015c94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015c98:	68b9      	ldr	r1, [r7, #8]
 8015c9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015c9c:	f000 f8e0 	bl	8015e60 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ca2:	1e5a      	subs	r2, r3, #1
 8015ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ca6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015ca8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015cac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015cb0:	d112      	bne.n	8015cd8 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cb4:	691b      	ldr	r3, [r3, #16]
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d016      	beq.n	8015ce8 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cbc:	3310      	adds	r3, #16
 8015cbe:	4618      	mov	r0, r3
 8015cc0:	f000 fdf4 	bl	80168ac <xTaskRemoveFromEventList>
 8015cc4:	4603      	mov	r3, r0
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d00e      	beq.n	8015ce8 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d00b      	beq.n	8015ce8 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	2201      	movs	r2, #1
 8015cd4:	601a      	str	r2, [r3, #0]
 8015cd6:	e007      	b.n	8015ce8 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015cd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015cdc:	3301      	adds	r3, #1
 8015cde:	b2db      	uxtb	r3, r3
 8015ce0:	b25a      	sxtb	r2, r3
 8015ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ce4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8015ce8:	2301      	movs	r3, #1
 8015cea:	637b      	str	r3, [r7, #52]	@ 0x34
 8015cec:	e001      	b.n	8015cf2 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8015cee:	2300      	movs	r3, #0
 8015cf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8015cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cf4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015cf6:	693b      	ldr	r3, [r7, #16]
 8015cf8:	f383 8811 	msr	BASEPRI, r3
}
 8015cfc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015d00:	4618      	mov	r0, r3
 8015d02:	3738      	adds	r7, #56	@ 0x38
 8015d04:	46bd      	mov	sp, r7
 8015d06:	bd80      	pop	{r7, pc}

08015d08 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015d08:	b580      	push	{r7, lr}
 8015d0a:	b084      	sub	sp, #16
 8015d0c:	af00      	add	r7, sp, #0
 8015d0e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d10d      	bne.n	8015d32 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8015d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d1a:	b672      	cpsid	i
 8015d1c:	f383 8811 	msr	BASEPRI, r3
 8015d20:	f3bf 8f6f 	isb	sy
 8015d24:	f3bf 8f4f 	dsb	sy
 8015d28:	b662      	cpsie	i
 8015d2a:	60bb      	str	r3, [r7, #8]
}
 8015d2c:	bf00      	nop
 8015d2e:	bf00      	nop
 8015d30:	e7fd      	b.n	8015d2e <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8015d32:	f001 f9a3 	bl	801707c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d3a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015d3c:	f001 f9d4 	bl	80170e8 <vPortExitCritical>

	return uxReturn;
 8015d40:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015d42:	4618      	mov	r0, r3
 8015d44:	3710      	adds	r7, #16
 8015d46:	46bd      	mov	sp, r7
 8015d48:	bd80      	pop	{r7, pc}

08015d4a <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8015d4a:	b480      	push	{r7}
 8015d4c:	b087      	sub	sp, #28
 8015d4e:	af00      	add	r7, sp, #0
 8015d50:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8015d56:	697b      	ldr	r3, [r7, #20]
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d10d      	bne.n	8015d78 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8015d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d60:	b672      	cpsid	i
 8015d62:	f383 8811 	msr	BASEPRI, r3
 8015d66:	f3bf 8f6f 	isb	sy
 8015d6a:	f3bf 8f4f 	dsb	sy
 8015d6e:	b662      	cpsie	i
 8015d70:	60fb      	str	r3, [r7, #12]
}
 8015d72:	bf00      	nop
 8015d74:	bf00      	nop
 8015d76:	e7fd      	b.n	8015d74 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8015d78:	697b      	ldr	r3, [r7, #20]
 8015d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d7c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8015d7e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015d80:	4618      	mov	r0, r3
 8015d82:	371c      	adds	r7, #28
 8015d84:	46bd      	mov	sp, r7
 8015d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d8a:	4770      	bx	lr

08015d8c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015d8c:	b580      	push	{r7, lr}
 8015d8e:	b086      	sub	sp, #24
 8015d90:	af00      	add	r7, sp, #0
 8015d92:	60f8      	str	r0, [r7, #12]
 8015d94:	60b9      	str	r1, [r7, #8]
 8015d96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015d98:	2300      	movs	r3, #0
 8015d9a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015d9c:	68fb      	ldr	r3, [r7, #12]
 8015d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015da0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015da2:	68fb      	ldr	r3, [r7, #12]
 8015da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	d10d      	bne.n	8015dc6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015daa:	68fb      	ldr	r3, [r7, #12]
 8015dac:	681b      	ldr	r3, [r3, #0]
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d14d      	bne.n	8015e4e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015db2:	68fb      	ldr	r3, [r7, #12]
 8015db4:	689b      	ldr	r3, [r3, #8]
 8015db6:	4618      	mov	r0, r3
 8015db8:	f000 ff60 	bl	8016c7c <xTaskPriorityDisinherit>
 8015dbc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015dbe:	68fb      	ldr	r3, [r7, #12]
 8015dc0:	2200      	movs	r2, #0
 8015dc2:	609a      	str	r2, [r3, #8]
 8015dc4:	e043      	b.n	8015e4e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	d119      	bne.n	8015e00 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015dcc:	68fb      	ldr	r3, [r7, #12]
 8015dce:	6858      	ldr	r0, [r3, #4]
 8015dd0:	68fb      	ldr	r3, [r7, #12]
 8015dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015dd4:	461a      	mov	r2, r3
 8015dd6:	68b9      	ldr	r1, [r7, #8]
 8015dd8:	f002 f854 	bl	8017e84 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015ddc:	68fb      	ldr	r3, [r7, #12]
 8015dde:	685a      	ldr	r2, [r3, #4]
 8015de0:	68fb      	ldr	r3, [r7, #12]
 8015de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015de4:	441a      	add	r2, r3
 8015de6:	68fb      	ldr	r3, [r7, #12]
 8015de8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015dea:	68fb      	ldr	r3, [r7, #12]
 8015dec:	685a      	ldr	r2, [r3, #4]
 8015dee:	68fb      	ldr	r3, [r7, #12]
 8015df0:	689b      	ldr	r3, [r3, #8]
 8015df2:	429a      	cmp	r2, r3
 8015df4:	d32b      	bcc.n	8015e4e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	681a      	ldr	r2, [r3, #0]
 8015dfa:	68fb      	ldr	r3, [r7, #12]
 8015dfc:	605a      	str	r2, [r3, #4]
 8015dfe:	e026      	b.n	8015e4e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015e00:	68fb      	ldr	r3, [r7, #12]
 8015e02:	68d8      	ldr	r0, [r3, #12]
 8015e04:	68fb      	ldr	r3, [r7, #12]
 8015e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e08:	461a      	mov	r2, r3
 8015e0a:	68b9      	ldr	r1, [r7, #8]
 8015e0c:	f002 f83a 	bl	8017e84 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015e10:	68fb      	ldr	r3, [r7, #12]
 8015e12:	68da      	ldr	r2, [r3, #12]
 8015e14:	68fb      	ldr	r3, [r7, #12]
 8015e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e18:	425b      	negs	r3, r3
 8015e1a:	441a      	add	r2, r3
 8015e1c:	68fb      	ldr	r3, [r7, #12]
 8015e1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015e20:	68fb      	ldr	r3, [r7, #12]
 8015e22:	68da      	ldr	r2, [r3, #12]
 8015e24:	68fb      	ldr	r3, [r7, #12]
 8015e26:	681b      	ldr	r3, [r3, #0]
 8015e28:	429a      	cmp	r2, r3
 8015e2a:	d207      	bcs.n	8015e3c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015e2c:	68fb      	ldr	r3, [r7, #12]
 8015e2e:	689a      	ldr	r2, [r3, #8]
 8015e30:	68fb      	ldr	r3, [r7, #12]
 8015e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e34:	425b      	negs	r3, r3
 8015e36:	441a      	add	r2, r3
 8015e38:	68fb      	ldr	r3, [r7, #12]
 8015e3a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	2b02      	cmp	r3, #2
 8015e40:	d105      	bne.n	8015e4e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015e42:	693b      	ldr	r3, [r7, #16]
 8015e44:	2b00      	cmp	r3, #0
 8015e46:	d002      	beq.n	8015e4e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015e48:	693b      	ldr	r3, [r7, #16]
 8015e4a:	3b01      	subs	r3, #1
 8015e4c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015e4e:	693b      	ldr	r3, [r7, #16]
 8015e50:	1c5a      	adds	r2, r3, #1
 8015e52:	68fb      	ldr	r3, [r7, #12]
 8015e54:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015e56:	697b      	ldr	r3, [r7, #20]
}
 8015e58:	4618      	mov	r0, r3
 8015e5a:	3718      	adds	r7, #24
 8015e5c:	46bd      	mov	sp, r7
 8015e5e:	bd80      	pop	{r7, pc}

08015e60 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015e60:	b580      	push	{r7, lr}
 8015e62:	b082      	sub	sp, #8
 8015e64:	af00      	add	r7, sp, #0
 8015e66:	6078      	str	r0, [r7, #4]
 8015e68:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d018      	beq.n	8015ea4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	68da      	ldr	r2, [r3, #12]
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e7a:	441a      	add	r2, r3
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	68da      	ldr	r2, [r3, #12]
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	689b      	ldr	r3, [r3, #8]
 8015e88:	429a      	cmp	r2, r3
 8015e8a:	d303      	bcc.n	8015e94 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	681a      	ldr	r2, [r3, #0]
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	68d9      	ldr	r1, [r3, #12]
 8015e98:	687b      	ldr	r3, [r7, #4]
 8015e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e9c:	461a      	mov	r2, r3
 8015e9e:	6838      	ldr	r0, [r7, #0]
 8015ea0:	f001 fff0 	bl	8017e84 <memcpy>
	}
}
 8015ea4:	bf00      	nop
 8015ea6:	3708      	adds	r7, #8
 8015ea8:	46bd      	mov	sp, r7
 8015eaa:	bd80      	pop	{r7, pc}

08015eac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015eac:	b580      	push	{r7, lr}
 8015eae:	b084      	sub	sp, #16
 8015eb0:	af00      	add	r7, sp, #0
 8015eb2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015eb4:	f001 f8e2 	bl	801707c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015ebe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015ec0:	e011      	b.n	8015ee6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	d012      	beq.n	8015ef0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	3324      	adds	r3, #36	@ 0x24
 8015ece:	4618      	mov	r0, r3
 8015ed0:	f000 fcec 	bl	80168ac <xTaskRemoveFromEventList>
 8015ed4:	4603      	mov	r3, r0
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d001      	beq.n	8015ede <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015eda:	f000 fdcb 	bl	8016a74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015ede:	7bfb      	ldrb	r3, [r7, #15]
 8015ee0:	3b01      	subs	r3, #1
 8015ee2:	b2db      	uxtb	r3, r3
 8015ee4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	dce9      	bgt.n	8015ec2 <prvUnlockQueue+0x16>
 8015eee:	e000      	b.n	8015ef2 <prvUnlockQueue+0x46>
					break;
 8015ef0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015ef2:	687b      	ldr	r3, [r7, #4]
 8015ef4:	22ff      	movs	r2, #255	@ 0xff
 8015ef6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015efa:	f001 f8f5 	bl	80170e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015efe:	f001 f8bd 	bl	801707c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015f08:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015f0a:	e011      	b.n	8015f30 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	691b      	ldr	r3, [r3, #16]
 8015f10:	2b00      	cmp	r3, #0
 8015f12:	d012      	beq.n	8015f3a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015f14:	687b      	ldr	r3, [r7, #4]
 8015f16:	3310      	adds	r3, #16
 8015f18:	4618      	mov	r0, r3
 8015f1a:	f000 fcc7 	bl	80168ac <xTaskRemoveFromEventList>
 8015f1e:	4603      	mov	r3, r0
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d001      	beq.n	8015f28 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015f24:	f000 fda6 	bl	8016a74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015f28:	7bbb      	ldrb	r3, [r7, #14]
 8015f2a:	3b01      	subs	r3, #1
 8015f2c:	b2db      	uxtb	r3, r3
 8015f2e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015f30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015f34:	2b00      	cmp	r3, #0
 8015f36:	dce9      	bgt.n	8015f0c <prvUnlockQueue+0x60>
 8015f38:	e000      	b.n	8015f3c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015f3a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015f3c:	687b      	ldr	r3, [r7, #4]
 8015f3e:	22ff      	movs	r2, #255	@ 0xff
 8015f40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015f44:	f001 f8d0 	bl	80170e8 <vPortExitCritical>
}
 8015f48:	bf00      	nop
 8015f4a:	3710      	adds	r7, #16
 8015f4c:	46bd      	mov	sp, r7
 8015f4e:	bd80      	pop	{r7, pc}

08015f50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015f50:	b580      	push	{r7, lr}
 8015f52:	b084      	sub	sp, #16
 8015f54:	af00      	add	r7, sp, #0
 8015f56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015f58:	f001 f890 	bl	801707c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015f60:	2b00      	cmp	r3, #0
 8015f62:	d102      	bne.n	8015f6a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015f64:	2301      	movs	r3, #1
 8015f66:	60fb      	str	r3, [r7, #12]
 8015f68:	e001      	b.n	8015f6e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015f6a:	2300      	movs	r3, #0
 8015f6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015f6e:	f001 f8bb 	bl	80170e8 <vPortExitCritical>

	return xReturn;
 8015f72:	68fb      	ldr	r3, [r7, #12]
}
 8015f74:	4618      	mov	r0, r3
 8015f76:	3710      	adds	r7, #16
 8015f78:	46bd      	mov	sp, r7
 8015f7a:	bd80      	pop	{r7, pc}

08015f7c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	b084      	sub	sp, #16
 8015f80:	af00      	add	r7, sp, #0
 8015f82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015f84:	f001 f87a 	bl	801707c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015f90:	429a      	cmp	r2, r3
 8015f92:	d102      	bne.n	8015f9a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015f94:	2301      	movs	r3, #1
 8015f96:	60fb      	str	r3, [r7, #12]
 8015f98:	e001      	b.n	8015f9e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015f9a:	2300      	movs	r3, #0
 8015f9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015f9e:	f001 f8a3 	bl	80170e8 <vPortExitCritical>

	return xReturn;
 8015fa2:	68fb      	ldr	r3, [r7, #12]
}
 8015fa4:	4618      	mov	r0, r3
 8015fa6:	3710      	adds	r7, #16
 8015fa8:	46bd      	mov	sp, r7
 8015faa:	bd80      	pop	{r7, pc}

08015fac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015fac:	b580      	push	{r7, lr}
 8015fae:	b08e      	sub	sp, #56	@ 0x38
 8015fb0:	af04      	add	r7, sp, #16
 8015fb2:	60f8      	str	r0, [r7, #12]
 8015fb4:	60b9      	str	r1, [r7, #8]
 8015fb6:	607a      	str	r2, [r7, #4]
 8015fb8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	d10d      	bne.n	8015fdc <xTaskCreateStatic+0x30>
	__asm volatile
 8015fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fc4:	b672      	cpsid	i
 8015fc6:	f383 8811 	msr	BASEPRI, r3
 8015fca:	f3bf 8f6f 	isb	sy
 8015fce:	f3bf 8f4f 	dsb	sy
 8015fd2:	b662      	cpsie	i
 8015fd4:	623b      	str	r3, [r7, #32]
}
 8015fd6:	bf00      	nop
 8015fd8:	bf00      	nop
 8015fda:	e7fd      	b.n	8015fd8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d10d      	bne.n	8015ffe <xTaskCreateStatic+0x52>
	__asm volatile
 8015fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fe6:	b672      	cpsid	i
 8015fe8:	f383 8811 	msr	BASEPRI, r3
 8015fec:	f3bf 8f6f 	isb	sy
 8015ff0:	f3bf 8f4f 	dsb	sy
 8015ff4:	b662      	cpsie	i
 8015ff6:	61fb      	str	r3, [r7, #28]
}
 8015ff8:	bf00      	nop
 8015ffa:	bf00      	nop
 8015ffc:	e7fd      	b.n	8015ffa <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015ffe:	2358      	movs	r3, #88	@ 0x58
 8016000:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8016002:	693b      	ldr	r3, [r7, #16]
 8016004:	2b58      	cmp	r3, #88	@ 0x58
 8016006:	d00d      	beq.n	8016024 <xTaskCreateStatic+0x78>
	__asm volatile
 8016008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801600c:	b672      	cpsid	i
 801600e:	f383 8811 	msr	BASEPRI, r3
 8016012:	f3bf 8f6f 	isb	sy
 8016016:	f3bf 8f4f 	dsb	sy
 801601a:	b662      	cpsie	i
 801601c:	61bb      	str	r3, [r7, #24]
}
 801601e:	bf00      	nop
 8016020:	bf00      	nop
 8016022:	e7fd      	b.n	8016020 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8016024:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8016026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016028:	2b00      	cmp	r3, #0
 801602a:	d01e      	beq.n	801606a <xTaskCreateStatic+0xbe>
 801602c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801602e:	2b00      	cmp	r3, #0
 8016030:	d01b      	beq.n	801606a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8016032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016034:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8016036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016038:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801603a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801603c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801603e:	2202      	movs	r2, #2
 8016040:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8016044:	2300      	movs	r3, #0
 8016046:	9303      	str	r3, [sp, #12]
 8016048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801604a:	9302      	str	r3, [sp, #8]
 801604c:	f107 0314 	add.w	r3, r7, #20
 8016050:	9301      	str	r3, [sp, #4]
 8016052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016054:	9300      	str	r3, [sp, #0]
 8016056:	683b      	ldr	r3, [r7, #0]
 8016058:	687a      	ldr	r2, [r7, #4]
 801605a:	68b9      	ldr	r1, [r7, #8]
 801605c:	68f8      	ldr	r0, [r7, #12]
 801605e:	f000 f850 	bl	8016102 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016062:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016064:	f000 f8e2 	bl	801622c <prvAddNewTaskToReadyList>
 8016068:	e001      	b.n	801606e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 801606a:	2300      	movs	r3, #0
 801606c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801606e:	697b      	ldr	r3, [r7, #20]
	}
 8016070:	4618      	mov	r0, r3
 8016072:	3728      	adds	r7, #40	@ 0x28
 8016074:	46bd      	mov	sp, r7
 8016076:	bd80      	pop	{r7, pc}

08016078 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8016078:	b580      	push	{r7, lr}
 801607a:	b08c      	sub	sp, #48	@ 0x30
 801607c:	af04      	add	r7, sp, #16
 801607e:	60f8      	str	r0, [r7, #12]
 8016080:	60b9      	str	r1, [r7, #8]
 8016082:	603b      	str	r3, [r7, #0]
 8016084:	4613      	mov	r3, r2
 8016086:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8016088:	88fb      	ldrh	r3, [r7, #6]
 801608a:	009b      	lsls	r3, r3, #2
 801608c:	4618      	mov	r0, r3
 801608e:	f001 f923 	bl	80172d8 <pvPortMalloc>
 8016092:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8016094:	697b      	ldr	r3, [r7, #20]
 8016096:	2b00      	cmp	r3, #0
 8016098:	d00e      	beq.n	80160b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801609a:	2058      	movs	r0, #88	@ 0x58
 801609c:	f001 f91c 	bl	80172d8 <pvPortMalloc>
 80160a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80160a2:	69fb      	ldr	r3, [r7, #28]
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d003      	beq.n	80160b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80160a8:	69fb      	ldr	r3, [r7, #28]
 80160aa:	697a      	ldr	r2, [r7, #20]
 80160ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80160ae:	e005      	b.n	80160bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80160b0:	6978      	ldr	r0, [r7, #20]
 80160b2:	f001 f9e3 	bl	801747c <vPortFree>
 80160b6:	e001      	b.n	80160bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80160b8:	2300      	movs	r3, #0
 80160ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80160bc:	69fb      	ldr	r3, [r7, #28]
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d017      	beq.n	80160f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80160c2:	69fb      	ldr	r3, [r7, #28]
 80160c4:	2200      	movs	r2, #0
 80160c6:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80160ca:	88fa      	ldrh	r2, [r7, #6]
 80160cc:	2300      	movs	r3, #0
 80160ce:	9303      	str	r3, [sp, #12]
 80160d0:	69fb      	ldr	r3, [r7, #28]
 80160d2:	9302      	str	r3, [sp, #8]
 80160d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160d6:	9301      	str	r3, [sp, #4]
 80160d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160da:	9300      	str	r3, [sp, #0]
 80160dc:	683b      	ldr	r3, [r7, #0]
 80160de:	68b9      	ldr	r1, [r7, #8]
 80160e0:	68f8      	ldr	r0, [r7, #12]
 80160e2:	f000 f80e 	bl	8016102 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80160e6:	69f8      	ldr	r0, [r7, #28]
 80160e8:	f000 f8a0 	bl	801622c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80160ec:	2301      	movs	r3, #1
 80160ee:	61bb      	str	r3, [r7, #24]
 80160f0:	e002      	b.n	80160f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80160f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80160f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80160f8:	69bb      	ldr	r3, [r7, #24]
	}
 80160fa:	4618      	mov	r0, r3
 80160fc:	3720      	adds	r7, #32
 80160fe:	46bd      	mov	sp, r7
 8016100:	bd80      	pop	{r7, pc}

08016102 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8016102:	b580      	push	{r7, lr}
 8016104:	b088      	sub	sp, #32
 8016106:	af00      	add	r7, sp, #0
 8016108:	60f8      	str	r0, [r7, #12]
 801610a:	60b9      	str	r1, [r7, #8]
 801610c:	607a      	str	r2, [r7, #4]
 801610e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016112:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	009b      	lsls	r3, r3, #2
 8016118:	461a      	mov	r2, r3
 801611a:	21a5      	movs	r1, #165	@ 0xa5
 801611c:	f001 fe6e 	bl	8017dfc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016122:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016124:	6879      	ldr	r1, [r7, #4]
 8016126:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801612a:	440b      	add	r3, r1
 801612c:	009b      	lsls	r3, r3, #2
 801612e:	4413      	add	r3, r2
 8016130:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8016132:	69bb      	ldr	r3, [r7, #24]
 8016134:	f023 0307 	bic.w	r3, r3, #7
 8016138:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801613a:	69bb      	ldr	r3, [r7, #24]
 801613c:	f003 0307 	and.w	r3, r3, #7
 8016140:	2b00      	cmp	r3, #0
 8016142:	d00d      	beq.n	8016160 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8016144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016148:	b672      	cpsid	i
 801614a:	f383 8811 	msr	BASEPRI, r3
 801614e:	f3bf 8f6f 	isb	sy
 8016152:	f3bf 8f4f 	dsb	sy
 8016156:	b662      	cpsie	i
 8016158:	617b      	str	r3, [r7, #20]
}
 801615a:	bf00      	nop
 801615c:	bf00      	nop
 801615e:	e7fd      	b.n	801615c <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8016160:	68bb      	ldr	r3, [r7, #8]
 8016162:	2b00      	cmp	r3, #0
 8016164:	d01f      	beq.n	80161a6 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016166:	2300      	movs	r3, #0
 8016168:	61fb      	str	r3, [r7, #28]
 801616a:	e012      	b.n	8016192 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801616c:	68ba      	ldr	r2, [r7, #8]
 801616e:	69fb      	ldr	r3, [r7, #28]
 8016170:	4413      	add	r3, r2
 8016172:	7819      	ldrb	r1, [r3, #0]
 8016174:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016176:	69fb      	ldr	r3, [r7, #28]
 8016178:	4413      	add	r3, r2
 801617a:	3334      	adds	r3, #52	@ 0x34
 801617c:	460a      	mov	r2, r1
 801617e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8016180:	68ba      	ldr	r2, [r7, #8]
 8016182:	69fb      	ldr	r3, [r7, #28]
 8016184:	4413      	add	r3, r2
 8016186:	781b      	ldrb	r3, [r3, #0]
 8016188:	2b00      	cmp	r3, #0
 801618a:	d006      	beq.n	801619a <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801618c:	69fb      	ldr	r3, [r7, #28]
 801618e:	3301      	adds	r3, #1
 8016190:	61fb      	str	r3, [r7, #28]
 8016192:	69fb      	ldr	r3, [r7, #28]
 8016194:	2b0f      	cmp	r3, #15
 8016196:	d9e9      	bls.n	801616c <prvInitialiseNewTask+0x6a>
 8016198:	e000      	b.n	801619c <prvInitialiseNewTask+0x9a>
			{
				break;
 801619a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801619c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801619e:	2200      	movs	r2, #0
 80161a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80161a4:	e003      	b.n	80161ae <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80161a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161a8:	2200      	movs	r2, #0
 80161aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80161ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161b0:	2b06      	cmp	r3, #6
 80161b2:	d901      	bls.n	80161b8 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80161b4:	2306      	movs	r3, #6
 80161b6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80161b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80161bc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80161be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80161c2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80161c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161c6:	2200      	movs	r2, #0
 80161c8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80161ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161cc:	3304      	adds	r3, #4
 80161ce:	4618      	mov	r0, r3
 80161d0:	f7ff f892 	bl	80152f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80161d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161d6:	3318      	adds	r3, #24
 80161d8:	4618      	mov	r0, r3
 80161da:	f7ff f88d 	bl	80152f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80161de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80161e2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80161e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161e6:	f1c3 0207 	rsb	r2, r3, #7
 80161ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161ec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80161ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80161f2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 80161f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161f6:	2200      	movs	r2, #0
 80161f8:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80161fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161fc:	2200      	movs	r2, #0
 80161fe:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016202:	2200      	movs	r2, #0
 8016204:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016208:	683a      	ldr	r2, [r7, #0]
 801620a:	68f9      	ldr	r1, [r7, #12]
 801620c:	69b8      	ldr	r0, [r7, #24]
 801620e:	f000 fe27 	bl	8016e60 <pxPortInitialiseStack>
 8016212:	4602      	mov	r2, r0
 8016214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016216:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801621a:	2b00      	cmp	r3, #0
 801621c:	d002      	beq.n	8016224 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801621e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016220:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016222:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016224:	bf00      	nop
 8016226:	3720      	adds	r7, #32
 8016228:	46bd      	mov	sp, r7
 801622a:	bd80      	pop	{r7, pc}

0801622c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801622c:	b580      	push	{r7, lr}
 801622e:	b082      	sub	sp, #8
 8016230:	af00      	add	r7, sp, #0
 8016232:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016234:	f000 ff22 	bl	801707c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016238:	4b2a      	ldr	r3, [pc, #168]	@ (80162e4 <prvAddNewTaskToReadyList+0xb8>)
 801623a:	681b      	ldr	r3, [r3, #0]
 801623c:	3301      	adds	r3, #1
 801623e:	4a29      	ldr	r2, [pc, #164]	@ (80162e4 <prvAddNewTaskToReadyList+0xb8>)
 8016240:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016242:	4b29      	ldr	r3, [pc, #164]	@ (80162e8 <prvAddNewTaskToReadyList+0xbc>)
 8016244:	681b      	ldr	r3, [r3, #0]
 8016246:	2b00      	cmp	r3, #0
 8016248:	d109      	bne.n	801625e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801624a:	4a27      	ldr	r2, [pc, #156]	@ (80162e8 <prvAddNewTaskToReadyList+0xbc>)
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016250:	4b24      	ldr	r3, [pc, #144]	@ (80162e4 <prvAddNewTaskToReadyList+0xb8>)
 8016252:	681b      	ldr	r3, [r3, #0]
 8016254:	2b01      	cmp	r3, #1
 8016256:	d110      	bne.n	801627a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016258:	f000 fc32 	bl	8016ac0 <prvInitialiseTaskLists>
 801625c:	e00d      	b.n	801627a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801625e:	4b23      	ldr	r3, [pc, #140]	@ (80162ec <prvAddNewTaskToReadyList+0xc0>)
 8016260:	681b      	ldr	r3, [r3, #0]
 8016262:	2b00      	cmp	r3, #0
 8016264:	d109      	bne.n	801627a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016266:	4b20      	ldr	r3, [pc, #128]	@ (80162e8 <prvAddNewTaskToReadyList+0xbc>)
 8016268:	681b      	ldr	r3, [r3, #0]
 801626a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016270:	429a      	cmp	r2, r3
 8016272:	d802      	bhi.n	801627a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016274:	4a1c      	ldr	r2, [pc, #112]	@ (80162e8 <prvAddNewTaskToReadyList+0xbc>)
 8016276:	687b      	ldr	r3, [r7, #4]
 8016278:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801627a:	4b1d      	ldr	r3, [pc, #116]	@ (80162f0 <prvAddNewTaskToReadyList+0xc4>)
 801627c:	681b      	ldr	r3, [r3, #0]
 801627e:	3301      	adds	r3, #1
 8016280:	4a1b      	ldr	r2, [pc, #108]	@ (80162f0 <prvAddNewTaskToReadyList+0xc4>)
 8016282:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8016284:	687b      	ldr	r3, [r7, #4]
 8016286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016288:	2201      	movs	r2, #1
 801628a:	409a      	lsls	r2, r3
 801628c:	4b19      	ldr	r3, [pc, #100]	@ (80162f4 <prvAddNewTaskToReadyList+0xc8>)
 801628e:	681b      	ldr	r3, [r3, #0]
 8016290:	4313      	orrs	r3, r2
 8016292:	4a18      	ldr	r2, [pc, #96]	@ (80162f4 <prvAddNewTaskToReadyList+0xc8>)
 8016294:	6013      	str	r3, [r2, #0]
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801629a:	4613      	mov	r3, r2
 801629c:	009b      	lsls	r3, r3, #2
 801629e:	4413      	add	r3, r2
 80162a0:	009b      	lsls	r3, r3, #2
 80162a2:	4a15      	ldr	r2, [pc, #84]	@ (80162f8 <prvAddNewTaskToReadyList+0xcc>)
 80162a4:	441a      	add	r2, r3
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	3304      	adds	r3, #4
 80162aa:	4619      	mov	r1, r3
 80162ac:	4610      	mov	r0, r2
 80162ae:	f7ff f830 	bl	8015312 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80162b2:	f000 ff19 	bl	80170e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80162b6:	4b0d      	ldr	r3, [pc, #52]	@ (80162ec <prvAddNewTaskToReadyList+0xc0>)
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	2b00      	cmp	r3, #0
 80162bc:	d00e      	beq.n	80162dc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80162be:	4b0a      	ldr	r3, [pc, #40]	@ (80162e8 <prvAddNewTaskToReadyList+0xbc>)
 80162c0:	681b      	ldr	r3, [r3, #0]
 80162c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80162c8:	429a      	cmp	r2, r3
 80162ca:	d207      	bcs.n	80162dc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80162cc:	4b0b      	ldr	r3, [pc, #44]	@ (80162fc <prvAddNewTaskToReadyList+0xd0>)
 80162ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80162d2:	601a      	str	r2, [r3, #0]
 80162d4:	f3bf 8f4f 	dsb	sy
 80162d8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80162dc:	bf00      	nop
 80162de:	3708      	adds	r7, #8
 80162e0:	46bd      	mov	sp, r7
 80162e2:	bd80      	pop	{r7, pc}
 80162e4:	200133bc 	.word	0x200133bc
 80162e8:	200132bc 	.word	0x200132bc
 80162ec:	200133c8 	.word	0x200133c8
 80162f0:	200133d8 	.word	0x200133d8
 80162f4:	200133c4 	.word	0x200133c4
 80162f8:	200132c0 	.word	0x200132c0
 80162fc:	e000ed04 	.word	0xe000ed04

08016300 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016300:	b580      	push	{r7, lr}
 8016302:	b084      	sub	sp, #16
 8016304:	af00      	add	r7, sp, #0
 8016306:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016308:	2300      	movs	r3, #0
 801630a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	2b00      	cmp	r3, #0
 8016310:	d01a      	beq.n	8016348 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8016312:	4b15      	ldr	r3, [pc, #84]	@ (8016368 <vTaskDelay+0x68>)
 8016314:	681b      	ldr	r3, [r3, #0]
 8016316:	2b00      	cmp	r3, #0
 8016318:	d00d      	beq.n	8016336 <vTaskDelay+0x36>
	__asm volatile
 801631a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801631e:	b672      	cpsid	i
 8016320:	f383 8811 	msr	BASEPRI, r3
 8016324:	f3bf 8f6f 	isb	sy
 8016328:	f3bf 8f4f 	dsb	sy
 801632c:	b662      	cpsie	i
 801632e:	60bb      	str	r3, [r7, #8]
}
 8016330:	bf00      	nop
 8016332:	bf00      	nop
 8016334:	e7fd      	b.n	8016332 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8016336:	f000 f881 	bl	801643c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801633a:	2100      	movs	r1, #0
 801633c:	6878      	ldr	r0, [r7, #4]
 801633e:	f000 fd29 	bl	8016d94 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8016342:	f000 f889 	bl	8016458 <xTaskResumeAll>
 8016346:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016348:	68fb      	ldr	r3, [r7, #12]
 801634a:	2b00      	cmp	r3, #0
 801634c:	d107      	bne.n	801635e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 801634e:	4b07      	ldr	r3, [pc, #28]	@ (801636c <vTaskDelay+0x6c>)
 8016350:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016354:	601a      	str	r2, [r3, #0]
 8016356:	f3bf 8f4f 	dsb	sy
 801635a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801635e:	bf00      	nop
 8016360:	3710      	adds	r7, #16
 8016362:	46bd      	mov	sp, r7
 8016364:	bd80      	pop	{r7, pc}
 8016366:	bf00      	nop
 8016368:	200133e4 	.word	0x200133e4
 801636c:	e000ed04 	.word	0xe000ed04

08016370 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8016370:	b580      	push	{r7, lr}
 8016372:	b08a      	sub	sp, #40	@ 0x28
 8016374:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8016376:	2300      	movs	r3, #0
 8016378:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801637a:	2300      	movs	r3, #0
 801637c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801637e:	463a      	mov	r2, r7
 8016380:	1d39      	adds	r1, r7, #4
 8016382:	f107 0308 	add.w	r3, r7, #8
 8016386:	4618      	mov	r0, r3
 8016388:	f7ea f8f2 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801638c:	6839      	ldr	r1, [r7, #0]
 801638e:	687b      	ldr	r3, [r7, #4]
 8016390:	68ba      	ldr	r2, [r7, #8]
 8016392:	9202      	str	r2, [sp, #8]
 8016394:	9301      	str	r3, [sp, #4]
 8016396:	2300      	movs	r3, #0
 8016398:	9300      	str	r3, [sp, #0]
 801639a:	2300      	movs	r3, #0
 801639c:	460a      	mov	r2, r1
 801639e:	4921      	ldr	r1, [pc, #132]	@ (8016424 <vTaskStartScheduler+0xb4>)
 80163a0:	4821      	ldr	r0, [pc, #132]	@ (8016428 <vTaskStartScheduler+0xb8>)
 80163a2:	f7ff fe03 	bl	8015fac <xTaskCreateStatic>
 80163a6:	4603      	mov	r3, r0
 80163a8:	4a20      	ldr	r2, [pc, #128]	@ (801642c <vTaskStartScheduler+0xbc>)
 80163aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80163ac:	4b1f      	ldr	r3, [pc, #124]	@ (801642c <vTaskStartScheduler+0xbc>)
 80163ae:	681b      	ldr	r3, [r3, #0]
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d002      	beq.n	80163ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80163b4:	2301      	movs	r3, #1
 80163b6:	617b      	str	r3, [r7, #20]
 80163b8:	e001      	b.n	80163be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80163ba:	2300      	movs	r3, #0
 80163bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80163be:	697b      	ldr	r3, [r7, #20]
 80163c0:	2b01      	cmp	r3, #1
 80163c2:	d118      	bne.n	80163f6 <vTaskStartScheduler+0x86>
	__asm volatile
 80163c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163c8:	b672      	cpsid	i
 80163ca:	f383 8811 	msr	BASEPRI, r3
 80163ce:	f3bf 8f6f 	isb	sy
 80163d2:	f3bf 8f4f 	dsb	sy
 80163d6:	b662      	cpsie	i
 80163d8:	613b      	str	r3, [r7, #16]
}
 80163da:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80163dc:	4b14      	ldr	r3, [pc, #80]	@ (8016430 <vTaskStartScheduler+0xc0>)
 80163de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80163e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80163e4:	4b13      	ldr	r3, [pc, #76]	@ (8016434 <vTaskStartScheduler+0xc4>)
 80163e6:	2201      	movs	r2, #1
 80163e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80163ea:	4b13      	ldr	r3, [pc, #76]	@ (8016438 <vTaskStartScheduler+0xc8>)
 80163ec:	2200      	movs	r2, #0
 80163ee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80163f0:	f000 fdc6 	bl	8016f80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80163f4:	e011      	b.n	801641a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80163f6:	697b      	ldr	r3, [r7, #20]
 80163f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80163fc:	d10d      	bne.n	801641a <vTaskStartScheduler+0xaa>
	__asm volatile
 80163fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016402:	b672      	cpsid	i
 8016404:	f383 8811 	msr	BASEPRI, r3
 8016408:	f3bf 8f6f 	isb	sy
 801640c:	f3bf 8f4f 	dsb	sy
 8016410:	b662      	cpsie	i
 8016412:	60fb      	str	r3, [r7, #12]
}
 8016414:	bf00      	nop
 8016416:	bf00      	nop
 8016418:	e7fd      	b.n	8016416 <vTaskStartScheduler+0xa6>
}
 801641a:	bf00      	nop
 801641c:	3718      	adds	r7, #24
 801641e:	46bd      	mov	sp, r7
 8016420:	bd80      	pop	{r7, pc}
 8016422:	bf00      	nop
 8016424:	08017fc0 	.word	0x08017fc0
 8016428:	08016a8d 	.word	0x08016a8d
 801642c:	200133e0 	.word	0x200133e0
 8016430:	200133dc 	.word	0x200133dc
 8016434:	200133c8 	.word	0x200133c8
 8016438:	200133c0 	.word	0x200133c0

0801643c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801643c:	b480      	push	{r7}
 801643e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016440:	4b04      	ldr	r3, [pc, #16]	@ (8016454 <vTaskSuspendAll+0x18>)
 8016442:	681b      	ldr	r3, [r3, #0]
 8016444:	3301      	adds	r3, #1
 8016446:	4a03      	ldr	r2, [pc, #12]	@ (8016454 <vTaskSuspendAll+0x18>)
 8016448:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801644a:	bf00      	nop
 801644c:	46bd      	mov	sp, r7
 801644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016452:	4770      	bx	lr
 8016454:	200133e4 	.word	0x200133e4

08016458 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016458:	b580      	push	{r7, lr}
 801645a:	b084      	sub	sp, #16
 801645c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801645e:	2300      	movs	r3, #0
 8016460:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8016462:	2300      	movs	r3, #0
 8016464:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8016466:	4b43      	ldr	r3, [pc, #268]	@ (8016574 <xTaskResumeAll+0x11c>)
 8016468:	681b      	ldr	r3, [r3, #0]
 801646a:	2b00      	cmp	r3, #0
 801646c:	d10d      	bne.n	801648a <xTaskResumeAll+0x32>
	__asm volatile
 801646e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016472:	b672      	cpsid	i
 8016474:	f383 8811 	msr	BASEPRI, r3
 8016478:	f3bf 8f6f 	isb	sy
 801647c:	f3bf 8f4f 	dsb	sy
 8016480:	b662      	cpsie	i
 8016482:	603b      	str	r3, [r7, #0]
}
 8016484:	bf00      	nop
 8016486:	bf00      	nop
 8016488:	e7fd      	b.n	8016486 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801648a:	f000 fdf7 	bl	801707c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801648e:	4b39      	ldr	r3, [pc, #228]	@ (8016574 <xTaskResumeAll+0x11c>)
 8016490:	681b      	ldr	r3, [r3, #0]
 8016492:	3b01      	subs	r3, #1
 8016494:	4a37      	ldr	r2, [pc, #220]	@ (8016574 <xTaskResumeAll+0x11c>)
 8016496:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016498:	4b36      	ldr	r3, [pc, #216]	@ (8016574 <xTaskResumeAll+0x11c>)
 801649a:	681b      	ldr	r3, [r3, #0]
 801649c:	2b00      	cmp	r3, #0
 801649e:	d161      	bne.n	8016564 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80164a0:	4b35      	ldr	r3, [pc, #212]	@ (8016578 <xTaskResumeAll+0x120>)
 80164a2:	681b      	ldr	r3, [r3, #0]
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	d05d      	beq.n	8016564 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80164a8:	e02e      	b.n	8016508 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80164aa:	4b34      	ldr	r3, [pc, #208]	@ (801657c <xTaskResumeAll+0x124>)
 80164ac:	68db      	ldr	r3, [r3, #12]
 80164ae:	68db      	ldr	r3, [r3, #12]
 80164b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80164b2:	68fb      	ldr	r3, [r7, #12]
 80164b4:	3318      	adds	r3, #24
 80164b6:	4618      	mov	r0, r3
 80164b8:	f7fe ff88 	bl	80153cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80164bc:	68fb      	ldr	r3, [r7, #12]
 80164be:	3304      	adds	r3, #4
 80164c0:	4618      	mov	r0, r3
 80164c2:	f7fe ff83 	bl	80153cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80164c6:	68fb      	ldr	r3, [r7, #12]
 80164c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164ca:	2201      	movs	r2, #1
 80164cc:	409a      	lsls	r2, r3
 80164ce:	4b2c      	ldr	r3, [pc, #176]	@ (8016580 <xTaskResumeAll+0x128>)
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	4313      	orrs	r3, r2
 80164d4:	4a2a      	ldr	r2, [pc, #168]	@ (8016580 <xTaskResumeAll+0x128>)
 80164d6:	6013      	str	r3, [r2, #0]
 80164d8:	68fb      	ldr	r3, [r7, #12]
 80164da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164dc:	4613      	mov	r3, r2
 80164de:	009b      	lsls	r3, r3, #2
 80164e0:	4413      	add	r3, r2
 80164e2:	009b      	lsls	r3, r3, #2
 80164e4:	4a27      	ldr	r2, [pc, #156]	@ (8016584 <xTaskResumeAll+0x12c>)
 80164e6:	441a      	add	r2, r3
 80164e8:	68fb      	ldr	r3, [r7, #12]
 80164ea:	3304      	adds	r3, #4
 80164ec:	4619      	mov	r1, r3
 80164ee:	4610      	mov	r0, r2
 80164f0:	f7fe ff0f 	bl	8015312 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80164f4:	68fb      	ldr	r3, [r7, #12]
 80164f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164f8:	4b23      	ldr	r3, [pc, #140]	@ (8016588 <xTaskResumeAll+0x130>)
 80164fa:	681b      	ldr	r3, [r3, #0]
 80164fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164fe:	429a      	cmp	r2, r3
 8016500:	d302      	bcc.n	8016508 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8016502:	4b22      	ldr	r3, [pc, #136]	@ (801658c <xTaskResumeAll+0x134>)
 8016504:	2201      	movs	r2, #1
 8016506:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016508:	4b1c      	ldr	r3, [pc, #112]	@ (801657c <xTaskResumeAll+0x124>)
 801650a:	681b      	ldr	r3, [r3, #0]
 801650c:	2b00      	cmp	r3, #0
 801650e:	d1cc      	bne.n	80164aa <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8016510:	68fb      	ldr	r3, [r7, #12]
 8016512:	2b00      	cmp	r3, #0
 8016514:	d001      	beq.n	801651a <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016516:	f000 fb73 	bl	8016c00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801651a:	4b1d      	ldr	r3, [pc, #116]	@ (8016590 <xTaskResumeAll+0x138>)
 801651c:	681b      	ldr	r3, [r3, #0]
 801651e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	2b00      	cmp	r3, #0
 8016524:	d010      	beq.n	8016548 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016526:	f000 f859 	bl	80165dc <xTaskIncrementTick>
 801652a:	4603      	mov	r3, r0
 801652c:	2b00      	cmp	r3, #0
 801652e:	d002      	beq.n	8016536 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8016530:	4b16      	ldr	r3, [pc, #88]	@ (801658c <xTaskResumeAll+0x134>)
 8016532:	2201      	movs	r2, #1
 8016534:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	3b01      	subs	r3, #1
 801653a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	2b00      	cmp	r3, #0
 8016540:	d1f1      	bne.n	8016526 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8016542:	4b13      	ldr	r3, [pc, #76]	@ (8016590 <xTaskResumeAll+0x138>)
 8016544:	2200      	movs	r2, #0
 8016546:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016548:	4b10      	ldr	r3, [pc, #64]	@ (801658c <xTaskResumeAll+0x134>)
 801654a:	681b      	ldr	r3, [r3, #0]
 801654c:	2b00      	cmp	r3, #0
 801654e:	d009      	beq.n	8016564 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8016550:	2301      	movs	r3, #1
 8016552:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8016554:	4b0f      	ldr	r3, [pc, #60]	@ (8016594 <xTaskResumeAll+0x13c>)
 8016556:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801655a:	601a      	str	r2, [r3, #0]
 801655c:	f3bf 8f4f 	dsb	sy
 8016560:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016564:	f000 fdc0 	bl	80170e8 <vPortExitCritical>

	return xAlreadyYielded;
 8016568:	68bb      	ldr	r3, [r7, #8]
}
 801656a:	4618      	mov	r0, r3
 801656c:	3710      	adds	r7, #16
 801656e:	46bd      	mov	sp, r7
 8016570:	bd80      	pop	{r7, pc}
 8016572:	bf00      	nop
 8016574:	200133e4 	.word	0x200133e4
 8016578:	200133bc 	.word	0x200133bc
 801657c:	2001337c 	.word	0x2001337c
 8016580:	200133c4 	.word	0x200133c4
 8016584:	200132c0 	.word	0x200132c0
 8016588:	200132bc 	.word	0x200132bc
 801658c:	200133d0 	.word	0x200133d0
 8016590:	200133cc 	.word	0x200133cc
 8016594:	e000ed04 	.word	0xe000ed04

08016598 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8016598:	b480      	push	{r7}
 801659a:	b083      	sub	sp, #12
 801659c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801659e:	4b05      	ldr	r3, [pc, #20]	@ (80165b4 <xTaskGetTickCount+0x1c>)
 80165a0:	681b      	ldr	r3, [r3, #0]
 80165a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80165a4:	687b      	ldr	r3, [r7, #4]
}
 80165a6:	4618      	mov	r0, r3
 80165a8:	370c      	adds	r7, #12
 80165aa:	46bd      	mov	sp, r7
 80165ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165b0:	4770      	bx	lr
 80165b2:	bf00      	nop
 80165b4:	200133c0 	.word	0x200133c0

080165b8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80165b8:	b580      	push	{r7, lr}
 80165ba:	b082      	sub	sp, #8
 80165bc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80165be:	f000 fe45 	bl	801724c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80165c2:	2300      	movs	r3, #0
 80165c4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80165c6:	4b04      	ldr	r3, [pc, #16]	@ (80165d8 <xTaskGetTickCountFromISR+0x20>)
 80165c8:	681b      	ldr	r3, [r3, #0]
 80165ca:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80165cc:	683b      	ldr	r3, [r7, #0]
}
 80165ce:	4618      	mov	r0, r3
 80165d0:	3708      	adds	r7, #8
 80165d2:	46bd      	mov	sp, r7
 80165d4:	bd80      	pop	{r7, pc}
 80165d6:	bf00      	nop
 80165d8:	200133c0 	.word	0x200133c0

080165dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80165dc:	b580      	push	{r7, lr}
 80165de:	b086      	sub	sp, #24
 80165e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80165e2:	2300      	movs	r3, #0
 80165e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80165e6:	4b50      	ldr	r3, [pc, #320]	@ (8016728 <xTaskIncrementTick+0x14c>)
 80165e8:	681b      	ldr	r3, [r3, #0]
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	f040 808b 	bne.w	8016706 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80165f0:	4b4e      	ldr	r3, [pc, #312]	@ (801672c <xTaskIncrementTick+0x150>)
 80165f2:	681b      	ldr	r3, [r3, #0]
 80165f4:	3301      	adds	r3, #1
 80165f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80165f8:	4a4c      	ldr	r2, [pc, #304]	@ (801672c <xTaskIncrementTick+0x150>)
 80165fa:	693b      	ldr	r3, [r7, #16]
 80165fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80165fe:	693b      	ldr	r3, [r7, #16]
 8016600:	2b00      	cmp	r3, #0
 8016602:	d123      	bne.n	801664c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8016604:	4b4a      	ldr	r3, [pc, #296]	@ (8016730 <xTaskIncrementTick+0x154>)
 8016606:	681b      	ldr	r3, [r3, #0]
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	2b00      	cmp	r3, #0
 801660c:	d00d      	beq.n	801662a <xTaskIncrementTick+0x4e>
	__asm volatile
 801660e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016612:	b672      	cpsid	i
 8016614:	f383 8811 	msr	BASEPRI, r3
 8016618:	f3bf 8f6f 	isb	sy
 801661c:	f3bf 8f4f 	dsb	sy
 8016620:	b662      	cpsie	i
 8016622:	603b      	str	r3, [r7, #0]
}
 8016624:	bf00      	nop
 8016626:	bf00      	nop
 8016628:	e7fd      	b.n	8016626 <xTaskIncrementTick+0x4a>
 801662a:	4b41      	ldr	r3, [pc, #260]	@ (8016730 <xTaskIncrementTick+0x154>)
 801662c:	681b      	ldr	r3, [r3, #0]
 801662e:	60fb      	str	r3, [r7, #12]
 8016630:	4b40      	ldr	r3, [pc, #256]	@ (8016734 <xTaskIncrementTick+0x158>)
 8016632:	681b      	ldr	r3, [r3, #0]
 8016634:	4a3e      	ldr	r2, [pc, #248]	@ (8016730 <xTaskIncrementTick+0x154>)
 8016636:	6013      	str	r3, [r2, #0]
 8016638:	4a3e      	ldr	r2, [pc, #248]	@ (8016734 <xTaskIncrementTick+0x158>)
 801663a:	68fb      	ldr	r3, [r7, #12]
 801663c:	6013      	str	r3, [r2, #0]
 801663e:	4b3e      	ldr	r3, [pc, #248]	@ (8016738 <xTaskIncrementTick+0x15c>)
 8016640:	681b      	ldr	r3, [r3, #0]
 8016642:	3301      	adds	r3, #1
 8016644:	4a3c      	ldr	r2, [pc, #240]	@ (8016738 <xTaskIncrementTick+0x15c>)
 8016646:	6013      	str	r3, [r2, #0]
 8016648:	f000 fada 	bl	8016c00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801664c:	4b3b      	ldr	r3, [pc, #236]	@ (801673c <xTaskIncrementTick+0x160>)
 801664e:	681b      	ldr	r3, [r3, #0]
 8016650:	693a      	ldr	r2, [r7, #16]
 8016652:	429a      	cmp	r2, r3
 8016654:	d348      	bcc.n	80166e8 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016656:	4b36      	ldr	r3, [pc, #216]	@ (8016730 <xTaskIncrementTick+0x154>)
 8016658:	681b      	ldr	r3, [r3, #0]
 801665a:	681b      	ldr	r3, [r3, #0]
 801665c:	2b00      	cmp	r3, #0
 801665e:	d104      	bne.n	801666a <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016660:	4b36      	ldr	r3, [pc, #216]	@ (801673c <xTaskIncrementTick+0x160>)
 8016662:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016666:	601a      	str	r2, [r3, #0]
					break;
 8016668:	e03e      	b.n	80166e8 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801666a:	4b31      	ldr	r3, [pc, #196]	@ (8016730 <xTaskIncrementTick+0x154>)
 801666c:	681b      	ldr	r3, [r3, #0]
 801666e:	68db      	ldr	r3, [r3, #12]
 8016670:	68db      	ldr	r3, [r3, #12]
 8016672:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016674:	68bb      	ldr	r3, [r7, #8]
 8016676:	685b      	ldr	r3, [r3, #4]
 8016678:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801667a:	693a      	ldr	r2, [r7, #16]
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	429a      	cmp	r2, r3
 8016680:	d203      	bcs.n	801668a <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016682:	4a2e      	ldr	r2, [pc, #184]	@ (801673c <xTaskIncrementTick+0x160>)
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016688:	e02e      	b.n	80166e8 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801668a:	68bb      	ldr	r3, [r7, #8]
 801668c:	3304      	adds	r3, #4
 801668e:	4618      	mov	r0, r3
 8016690:	f7fe fe9c 	bl	80153cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016694:	68bb      	ldr	r3, [r7, #8]
 8016696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016698:	2b00      	cmp	r3, #0
 801669a:	d004      	beq.n	80166a6 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801669c:	68bb      	ldr	r3, [r7, #8]
 801669e:	3318      	adds	r3, #24
 80166a0:	4618      	mov	r0, r3
 80166a2:	f7fe fe93 	bl	80153cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80166a6:	68bb      	ldr	r3, [r7, #8]
 80166a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166aa:	2201      	movs	r2, #1
 80166ac:	409a      	lsls	r2, r3
 80166ae:	4b24      	ldr	r3, [pc, #144]	@ (8016740 <xTaskIncrementTick+0x164>)
 80166b0:	681b      	ldr	r3, [r3, #0]
 80166b2:	4313      	orrs	r3, r2
 80166b4:	4a22      	ldr	r2, [pc, #136]	@ (8016740 <xTaskIncrementTick+0x164>)
 80166b6:	6013      	str	r3, [r2, #0]
 80166b8:	68bb      	ldr	r3, [r7, #8]
 80166ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166bc:	4613      	mov	r3, r2
 80166be:	009b      	lsls	r3, r3, #2
 80166c0:	4413      	add	r3, r2
 80166c2:	009b      	lsls	r3, r3, #2
 80166c4:	4a1f      	ldr	r2, [pc, #124]	@ (8016744 <xTaskIncrementTick+0x168>)
 80166c6:	441a      	add	r2, r3
 80166c8:	68bb      	ldr	r3, [r7, #8]
 80166ca:	3304      	adds	r3, #4
 80166cc:	4619      	mov	r1, r3
 80166ce:	4610      	mov	r0, r2
 80166d0:	f7fe fe1f 	bl	8015312 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80166d4:	68bb      	ldr	r3, [r7, #8]
 80166d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166d8:	4b1b      	ldr	r3, [pc, #108]	@ (8016748 <xTaskIncrementTick+0x16c>)
 80166da:	681b      	ldr	r3, [r3, #0]
 80166dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166de:	429a      	cmp	r2, r3
 80166e0:	d3b9      	bcc.n	8016656 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80166e2:	2301      	movs	r3, #1
 80166e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80166e6:	e7b6      	b.n	8016656 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80166e8:	4b17      	ldr	r3, [pc, #92]	@ (8016748 <xTaskIncrementTick+0x16c>)
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166ee:	4915      	ldr	r1, [pc, #84]	@ (8016744 <xTaskIncrementTick+0x168>)
 80166f0:	4613      	mov	r3, r2
 80166f2:	009b      	lsls	r3, r3, #2
 80166f4:	4413      	add	r3, r2
 80166f6:	009b      	lsls	r3, r3, #2
 80166f8:	440b      	add	r3, r1
 80166fa:	681b      	ldr	r3, [r3, #0]
 80166fc:	2b01      	cmp	r3, #1
 80166fe:	d907      	bls.n	8016710 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8016700:	2301      	movs	r3, #1
 8016702:	617b      	str	r3, [r7, #20]
 8016704:	e004      	b.n	8016710 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8016706:	4b11      	ldr	r3, [pc, #68]	@ (801674c <xTaskIncrementTick+0x170>)
 8016708:	681b      	ldr	r3, [r3, #0]
 801670a:	3301      	adds	r3, #1
 801670c:	4a0f      	ldr	r2, [pc, #60]	@ (801674c <xTaskIncrementTick+0x170>)
 801670e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016710:	4b0f      	ldr	r3, [pc, #60]	@ (8016750 <xTaskIncrementTick+0x174>)
 8016712:	681b      	ldr	r3, [r3, #0]
 8016714:	2b00      	cmp	r3, #0
 8016716:	d001      	beq.n	801671c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016718:	2301      	movs	r3, #1
 801671a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 801671c:	697b      	ldr	r3, [r7, #20]
}
 801671e:	4618      	mov	r0, r3
 8016720:	3718      	adds	r7, #24
 8016722:	46bd      	mov	sp, r7
 8016724:	bd80      	pop	{r7, pc}
 8016726:	bf00      	nop
 8016728:	200133e4 	.word	0x200133e4
 801672c:	200133c0 	.word	0x200133c0
 8016730:	20013374 	.word	0x20013374
 8016734:	20013378 	.word	0x20013378
 8016738:	200133d4 	.word	0x200133d4
 801673c:	200133dc 	.word	0x200133dc
 8016740:	200133c4 	.word	0x200133c4
 8016744:	200132c0 	.word	0x200132c0
 8016748:	200132bc 	.word	0x200132bc
 801674c:	200133cc 	.word	0x200133cc
 8016750:	200133d0 	.word	0x200133d0

08016754 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016754:	b580      	push	{r7, lr}
 8016756:	b088      	sub	sp, #32
 8016758:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801675a:	4b3b      	ldr	r3, [pc, #236]	@ (8016848 <vTaskSwitchContext+0xf4>)
 801675c:	681b      	ldr	r3, [r3, #0]
 801675e:	2b00      	cmp	r3, #0
 8016760:	d003      	beq.n	801676a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016762:	4b3a      	ldr	r3, [pc, #232]	@ (801684c <vTaskSwitchContext+0xf8>)
 8016764:	2201      	movs	r2, #1
 8016766:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016768:	e069      	b.n	801683e <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 801676a:	4b38      	ldr	r3, [pc, #224]	@ (801684c <vTaskSwitchContext+0xf8>)
 801676c:	2200      	movs	r2, #0
 801676e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8016770:	4b37      	ldr	r3, [pc, #220]	@ (8016850 <vTaskSwitchContext+0xfc>)
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016776:	61fb      	str	r3, [r7, #28]
 8016778:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 801677c:	61bb      	str	r3, [r7, #24]
 801677e:	69fb      	ldr	r3, [r7, #28]
 8016780:	681b      	ldr	r3, [r3, #0]
 8016782:	69ba      	ldr	r2, [r7, #24]
 8016784:	429a      	cmp	r2, r3
 8016786:	d111      	bne.n	80167ac <vTaskSwitchContext+0x58>
 8016788:	69fb      	ldr	r3, [r7, #28]
 801678a:	3304      	adds	r3, #4
 801678c:	681b      	ldr	r3, [r3, #0]
 801678e:	69ba      	ldr	r2, [r7, #24]
 8016790:	429a      	cmp	r2, r3
 8016792:	d10b      	bne.n	80167ac <vTaskSwitchContext+0x58>
 8016794:	69fb      	ldr	r3, [r7, #28]
 8016796:	3308      	adds	r3, #8
 8016798:	681b      	ldr	r3, [r3, #0]
 801679a:	69ba      	ldr	r2, [r7, #24]
 801679c:	429a      	cmp	r2, r3
 801679e:	d105      	bne.n	80167ac <vTaskSwitchContext+0x58>
 80167a0:	69fb      	ldr	r3, [r7, #28]
 80167a2:	330c      	adds	r3, #12
 80167a4:	681b      	ldr	r3, [r3, #0]
 80167a6:	69ba      	ldr	r2, [r7, #24]
 80167a8:	429a      	cmp	r2, r3
 80167aa:	d008      	beq.n	80167be <vTaskSwitchContext+0x6a>
 80167ac:	4b28      	ldr	r3, [pc, #160]	@ (8016850 <vTaskSwitchContext+0xfc>)
 80167ae:	681a      	ldr	r2, [r3, #0]
 80167b0:	4b27      	ldr	r3, [pc, #156]	@ (8016850 <vTaskSwitchContext+0xfc>)
 80167b2:	681b      	ldr	r3, [r3, #0]
 80167b4:	3334      	adds	r3, #52	@ 0x34
 80167b6:	4619      	mov	r1, r3
 80167b8:	4610      	mov	r0, r2
 80167ba:	f7e9 fec6 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80167be:	4b25      	ldr	r3, [pc, #148]	@ (8016854 <vTaskSwitchContext+0x100>)
 80167c0:	681b      	ldr	r3, [r3, #0]
 80167c2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80167c4:	68fb      	ldr	r3, [r7, #12]
 80167c6:	fab3 f383 	clz	r3, r3
 80167ca:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80167cc:	7afb      	ldrb	r3, [r7, #11]
 80167ce:	f1c3 031f 	rsb	r3, r3, #31
 80167d2:	617b      	str	r3, [r7, #20]
 80167d4:	4920      	ldr	r1, [pc, #128]	@ (8016858 <vTaskSwitchContext+0x104>)
 80167d6:	697a      	ldr	r2, [r7, #20]
 80167d8:	4613      	mov	r3, r2
 80167da:	009b      	lsls	r3, r3, #2
 80167dc:	4413      	add	r3, r2
 80167de:	009b      	lsls	r3, r3, #2
 80167e0:	440b      	add	r3, r1
 80167e2:	681b      	ldr	r3, [r3, #0]
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	d10d      	bne.n	8016804 <vTaskSwitchContext+0xb0>
	__asm volatile
 80167e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167ec:	b672      	cpsid	i
 80167ee:	f383 8811 	msr	BASEPRI, r3
 80167f2:	f3bf 8f6f 	isb	sy
 80167f6:	f3bf 8f4f 	dsb	sy
 80167fa:	b662      	cpsie	i
 80167fc:	607b      	str	r3, [r7, #4]
}
 80167fe:	bf00      	nop
 8016800:	bf00      	nop
 8016802:	e7fd      	b.n	8016800 <vTaskSwitchContext+0xac>
 8016804:	697a      	ldr	r2, [r7, #20]
 8016806:	4613      	mov	r3, r2
 8016808:	009b      	lsls	r3, r3, #2
 801680a:	4413      	add	r3, r2
 801680c:	009b      	lsls	r3, r3, #2
 801680e:	4a12      	ldr	r2, [pc, #72]	@ (8016858 <vTaskSwitchContext+0x104>)
 8016810:	4413      	add	r3, r2
 8016812:	613b      	str	r3, [r7, #16]
 8016814:	693b      	ldr	r3, [r7, #16]
 8016816:	685b      	ldr	r3, [r3, #4]
 8016818:	685a      	ldr	r2, [r3, #4]
 801681a:	693b      	ldr	r3, [r7, #16]
 801681c:	605a      	str	r2, [r3, #4]
 801681e:	693b      	ldr	r3, [r7, #16]
 8016820:	685a      	ldr	r2, [r3, #4]
 8016822:	693b      	ldr	r3, [r7, #16]
 8016824:	3308      	adds	r3, #8
 8016826:	429a      	cmp	r2, r3
 8016828:	d104      	bne.n	8016834 <vTaskSwitchContext+0xe0>
 801682a:	693b      	ldr	r3, [r7, #16]
 801682c:	685b      	ldr	r3, [r3, #4]
 801682e:	685a      	ldr	r2, [r3, #4]
 8016830:	693b      	ldr	r3, [r7, #16]
 8016832:	605a      	str	r2, [r3, #4]
 8016834:	693b      	ldr	r3, [r7, #16]
 8016836:	685b      	ldr	r3, [r3, #4]
 8016838:	68db      	ldr	r3, [r3, #12]
 801683a:	4a05      	ldr	r2, [pc, #20]	@ (8016850 <vTaskSwitchContext+0xfc>)
 801683c:	6013      	str	r3, [r2, #0]
}
 801683e:	bf00      	nop
 8016840:	3720      	adds	r7, #32
 8016842:	46bd      	mov	sp, r7
 8016844:	bd80      	pop	{r7, pc}
 8016846:	bf00      	nop
 8016848:	200133e4 	.word	0x200133e4
 801684c:	200133d0 	.word	0x200133d0
 8016850:	200132bc 	.word	0x200132bc
 8016854:	200133c4 	.word	0x200133c4
 8016858:	200132c0 	.word	0x200132c0

0801685c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801685c:	b580      	push	{r7, lr}
 801685e:	b084      	sub	sp, #16
 8016860:	af00      	add	r7, sp, #0
 8016862:	6078      	str	r0, [r7, #4]
 8016864:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016866:	687b      	ldr	r3, [r7, #4]
 8016868:	2b00      	cmp	r3, #0
 801686a:	d10d      	bne.n	8016888 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 801686c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016870:	b672      	cpsid	i
 8016872:	f383 8811 	msr	BASEPRI, r3
 8016876:	f3bf 8f6f 	isb	sy
 801687a:	f3bf 8f4f 	dsb	sy
 801687e:	b662      	cpsie	i
 8016880:	60fb      	str	r3, [r7, #12]
}
 8016882:	bf00      	nop
 8016884:	bf00      	nop
 8016886:	e7fd      	b.n	8016884 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016888:	4b07      	ldr	r3, [pc, #28]	@ (80168a8 <vTaskPlaceOnEventList+0x4c>)
 801688a:	681b      	ldr	r3, [r3, #0]
 801688c:	3318      	adds	r3, #24
 801688e:	4619      	mov	r1, r3
 8016890:	6878      	ldr	r0, [r7, #4]
 8016892:	f7fe fd62 	bl	801535a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016896:	2101      	movs	r1, #1
 8016898:	6838      	ldr	r0, [r7, #0]
 801689a:	f000 fa7b 	bl	8016d94 <prvAddCurrentTaskToDelayedList>
}
 801689e:	bf00      	nop
 80168a0:	3710      	adds	r7, #16
 80168a2:	46bd      	mov	sp, r7
 80168a4:	bd80      	pop	{r7, pc}
 80168a6:	bf00      	nop
 80168a8:	200132bc 	.word	0x200132bc

080168ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80168ac:	b580      	push	{r7, lr}
 80168ae:	b086      	sub	sp, #24
 80168b0:	af00      	add	r7, sp, #0
 80168b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	68db      	ldr	r3, [r3, #12]
 80168b8:	68db      	ldr	r3, [r3, #12]
 80168ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80168bc:	693b      	ldr	r3, [r7, #16]
 80168be:	2b00      	cmp	r3, #0
 80168c0:	d10d      	bne.n	80168de <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80168c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168c6:	b672      	cpsid	i
 80168c8:	f383 8811 	msr	BASEPRI, r3
 80168cc:	f3bf 8f6f 	isb	sy
 80168d0:	f3bf 8f4f 	dsb	sy
 80168d4:	b662      	cpsie	i
 80168d6:	60fb      	str	r3, [r7, #12]
}
 80168d8:	bf00      	nop
 80168da:	bf00      	nop
 80168dc:	e7fd      	b.n	80168da <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80168de:	693b      	ldr	r3, [r7, #16]
 80168e0:	3318      	adds	r3, #24
 80168e2:	4618      	mov	r0, r3
 80168e4:	f7fe fd72 	bl	80153cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80168e8:	4b1d      	ldr	r3, [pc, #116]	@ (8016960 <xTaskRemoveFromEventList+0xb4>)
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	2b00      	cmp	r3, #0
 80168ee:	d11c      	bne.n	801692a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80168f0:	693b      	ldr	r3, [r7, #16]
 80168f2:	3304      	adds	r3, #4
 80168f4:	4618      	mov	r0, r3
 80168f6:	f7fe fd69 	bl	80153cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80168fa:	693b      	ldr	r3, [r7, #16]
 80168fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168fe:	2201      	movs	r2, #1
 8016900:	409a      	lsls	r2, r3
 8016902:	4b18      	ldr	r3, [pc, #96]	@ (8016964 <xTaskRemoveFromEventList+0xb8>)
 8016904:	681b      	ldr	r3, [r3, #0]
 8016906:	4313      	orrs	r3, r2
 8016908:	4a16      	ldr	r2, [pc, #88]	@ (8016964 <xTaskRemoveFromEventList+0xb8>)
 801690a:	6013      	str	r3, [r2, #0]
 801690c:	693b      	ldr	r3, [r7, #16]
 801690e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016910:	4613      	mov	r3, r2
 8016912:	009b      	lsls	r3, r3, #2
 8016914:	4413      	add	r3, r2
 8016916:	009b      	lsls	r3, r3, #2
 8016918:	4a13      	ldr	r2, [pc, #76]	@ (8016968 <xTaskRemoveFromEventList+0xbc>)
 801691a:	441a      	add	r2, r3
 801691c:	693b      	ldr	r3, [r7, #16]
 801691e:	3304      	adds	r3, #4
 8016920:	4619      	mov	r1, r3
 8016922:	4610      	mov	r0, r2
 8016924:	f7fe fcf5 	bl	8015312 <vListInsertEnd>
 8016928:	e005      	b.n	8016936 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801692a:	693b      	ldr	r3, [r7, #16]
 801692c:	3318      	adds	r3, #24
 801692e:	4619      	mov	r1, r3
 8016930:	480e      	ldr	r0, [pc, #56]	@ (801696c <xTaskRemoveFromEventList+0xc0>)
 8016932:	f7fe fcee 	bl	8015312 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016936:	693b      	ldr	r3, [r7, #16]
 8016938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801693a:	4b0d      	ldr	r3, [pc, #52]	@ (8016970 <xTaskRemoveFromEventList+0xc4>)
 801693c:	681b      	ldr	r3, [r3, #0]
 801693e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016940:	429a      	cmp	r2, r3
 8016942:	d905      	bls.n	8016950 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016944:	2301      	movs	r3, #1
 8016946:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016948:	4b0a      	ldr	r3, [pc, #40]	@ (8016974 <xTaskRemoveFromEventList+0xc8>)
 801694a:	2201      	movs	r2, #1
 801694c:	601a      	str	r2, [r3, #0]
 801694e:	e001      	b.n	8016954 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8016950:	2300      	movs	r3, #0
 8016952:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016954:	697b      	ldr	r3, [r7, #20]
}
 8016956:	4618      	mov	r0, r3
 8016958:	3718      	adds	r7, #24
 801695a:	46bd      	mov	sp, r7
 801695c:	bd80      	pop	{r7, pc}
 801695e:	bf00      	nop
 8016960:	200133e4 	.word	0x200133e4
 8016964:	200133c4 	.word	0x200133c4
 8016968:	200132c0 	.word	0x200132c0
 801696c:	2001337c 	.word	0x2001337c
 8016970:	200132bc 	.word	0x200132bc
 8016974:	200133d0 	.word	0x200133d0

08016978 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016978:	b480      	push	{r7}
 801697a:	b083      	sub	sp, #12
 801697c:	af00      	add	r7, sp, #0
 801697e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016980:	4b06      	ldr	r3, [pc, #24]	@ (801699c <vTaskInternalSetTimeOutState+0x24>)
 8016982:	681a      	ldr	r2, [r3, #0]
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016988:	4b05      	ldr	r3, [pc, #20]	@ (80169a0 <vTaskInternalSetTimeOutState+0x28>)
 801698a:	681a      	ldr	r2, [r3, #0]
 801698c:	687b      	ldr	r3, [r7, #4]
 801698e:	605a      	str	r2, [r3, #4]
}
 8016990:	bf00      	nop
 8016992:	370c      	adds	r7, #12
 8016994:	46bd      	mov	sp, r7
 8016996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801699a:	4770      	bx	lr
 801699c:	200133d4 	.word	0x200133d4
 80169a0:	200133c0 	.word	0x200133c0

080169a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80169a4:	b580      	push	{r7, lr}
 80169a6:	b088      	sub	sp, #32
 80169a8:	af00      	add	r7, sp, #0
 80169aa:	6078      	str	r0, [r7, #4]
 80169ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	2b00      	cmp	r3, #0
 80169b2:	d10d      	bne.n	80169d0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80169b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169b8:	b672      	cpsid	i
 80169ba:	f383 8811 	msr	BASEPRI, r3
 80169be:	f3bf 8f6f 	isb	sy
 80169c2:	f3bf 8f4f 	dsb	sy
 80169c6:	b662      	cpsie	i
 80169c8:	613b      	str	r3, [r7, #16]
}
 80169ca:	bf00      	nop
 80169cc:	bf00      	nop
 80169ce:	e7fd      	b.n	80169cc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80169d0:	683b      	ldr	r3, [r7, #0]
 80169d2:	2b00      	cmp	r3, #0
 80169d4:	d10d      	bne.n	80169f2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80169d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169da:	b672      	cpsid	i
 80169dc:	f383 8811 	msr	BASEPRI, r3
 80169e0:	f3bf 8f6f 	isb	sy
 80169e4:	f3bf 8f4f 	dsb	sy
 80169e8:	b662      	cpsie	i
 80169ea:	60fb      	str	r3, [r7, #12]
}
 80169ec:	bf00      	nop
 80169ee:	bf00      	nop
 80169f0:	e7fd      	b.n	80169ee <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80169f2:	f000 fb43 	bl	801707c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80169f6:	4b1d      	ldr	r3, [pc, #116]	@ (8016a6c <xTaskCheckForTimeOut+0xc8>)
 80169f8:	681b      	ldr	r3, [r3, #0]
 80169fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	685b      	ldr	r3, [r3, #4]
 8016a00:	69ba      	ldr	r2, [r7, #24]
 8016a02:	1ad3      	subs	r3, r2, r3
 8016a04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016a06:	683b      	ldr	r3, [r7, #0]
 8016a08:	681b      	ldr	r3, [r3, #0]
 8016a0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016a0e:	d102      	bne.n	8016a16 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016a10:	2300      	movs	r3, #0
 8016a12:	61fb      	str	r3, [r7, #28]
 8016a14:	e023      	b.n	8016a5e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016a16:	687b      	ldr	r3, [r7, #4]
 8016a18:	681a      	ldr	r2, [r3, #0]
 8016a1a:	4b15      	ldr	r3, [pc, #84]	@ (8016a70 <xTaskCheckForTimeOut+0xcc>)
 8016a1c:	681b      	ldr	r3, [r3, #0]
 8016a1e:	429a      	cmp	r2, r3
 8016a20:	d007      	beq.n	8016a32 <xTaskCheckForTimeOut+0x8e>
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	685b      	ldr	r3, [r3, #4]
 8016a26:	69ba      	ldr	r2, [r7, #24]
 8016a28:	429a      	cmp	r2, r3
 8016a2a:	d302      	bcc.n	8016a32 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016a2c:	2301      	movs	r3, #1
 8016a2e:	61fb      	str	r3, [r7, #28]
 8016a30:	e015      	b.n	8016a5e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016a32:	683b      	ldr	r3, [r7, #0]
 8016a34:	681b      	ldr	r3, [r3, #0]
 8016a36:	697a      	ldr	r2, [r7, #20]
 8016a38:	429a      	cmp	r2, r3
 8016a3a:	d20b      	bcs.n	8016a54 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016a3c:	683b      	ldr	r3, [r7, #0]
 8016a3e:	681a      	ldr	r2, [r3, #0]
 8016a40:	697b      	ldr	r3, [r7, #20]
 8016a42:	1ad2      	subs	r2, r2, r3
 8016a44:	683b      	ldr	r3, [r7, #0]
 8016a46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016a48:	6878      	ldr	r0, [r7, #4]
 8016a4a:	f7ff ff95 	bl	8016978 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016a4e:	2300      	movs	r3, #0
 8016a50:	61fb      	str	r3, [r7, #28]
 8016a52:	e004      	b.n	8016a5e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8016a54:	683b      	ldr	r3, [r7, #0]
 8016a56:	2200      	movs	r2, #0
 8016a58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016a5a:	2301      	movs	r3, #1
 8016a5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016a5e:	f000 fb43 	bl	80170e8 <vPortExitCritical>

	return xReturn;
 8016a62:	69fb      	ldr	r3, [r7, #28]
}
 8016a64:	4618      	mov	r0, r3
 8016a66:	3720      	adds	r7, #32
 8016a68:	46bd      	mov	sp, r7
 8016a6a:	bd80      	pop	{r7, pc}
 8016a6c:	200133c0 	.word	0x200133c0
 8016a70:	200133d4 	.word	0x200133d4

08016a74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016a74:	b480      	push	{r7}
 8016a76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016a78:	4b03      	ldr	r3, [pc, #12]	@ (8016a88 <vTaskMissedYield+0x14>)
 8016a7a:	2201      	movs	r2, #1
 8016a7c:	601a      	str	r2, [r3, #0]
}
 8016a7e:	bf00      	nop
 8016a80:	46bd      	mov	sp, r7
 8016a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a86:	4770      	bx	lr
 8016a88:	200133d0 	.word	0x200133d0

08016a8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016a8c:	b580      	push	{r7, lr}
 8016a8e:	b082      	sub	sp, #8
 8016a90:	af00      	add	r7, sp, #0
 8016a92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016a94:	f000 f854 	bl	8016b40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016a98:	4b07      	ldr	r3, [pc, #28]	@ (8016ab8 <prvIdleTask+0x2c>)
 8016a9a:	681b      	ldr	r3, [r3, #0]
 8016a9c:	2b01      	cmp	r3, #1
 8016a9e:	d907      	bls.n	8016ab0 <prvIdleTask+0x24>
			{
				taskYIELD();
 8016aa0:	4b06      	ldr	r3, [pc, #24]	@ (8016abc <prvIdleTask+0x30>)
 8016aa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016aa6:	601a      	str	r2, [r3, #0]
 8016aa8:	f3bf 8f4f 	dsb	sy
 8016aac:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8016ab0:	f7e9 fd44 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8016ab4:	e7ee      	b.n	8016a94 <prvIdleTask+0x8>
 8016ab6:	bf00      	nop
 8016ab8:	200132c0 	.word	0x200132c0
 8016abc:	e000ed04 	.word	0xe000ed04

08016ac0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016ac0:	b580      	push	{r7, lr}
 8016ac2:	b082      	sub	sp, #8
 8016ac4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016ac6:	2300      	movs	r3, #0
 8016ac8:	607b      	str	r3, [r7, #4]
 8016aca:	e00c      	b.n	8016ae6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016acc:	687a      	ldr	r2, [r7, #4]
 8016ace:	4613      	mov	r3, r2
 8016ad0:	009b      	lsls	r3, r3, #2
 8016ad2:	4413      	add	r3, r2
 8016ad4:	009b      	lsls	r3, r3, #2
 8016ad6:	4a12      	ldr	r2, [pc, #72]	@ (8016b20 <prvInitialiseTaskLists+0x60>)
 8016ad8:	4413      	add	r3, r2
 8016ada:	4618      	mov	r0, r3
 8016adc:	f7fe fbec 	bl	80152b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	3301      	adds	r3, #1
 8016ae4:	607b      	str	r3, [r7, #4]
 8016ae6:	687b      	ldr	r3, [r7, #4]
 8016ae8:	2b06      	cmp	r3, #6
 8016aea:	d9ef      	bls.n	8016acc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016aec:	480d      	ldr	r0, [pc, #52]	@ (8016b24 <prvInitialiseTaskLists+0x64>)
 8016aee:	f7fe fbe3 	bl	80152b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016af2:	480d      	ldr	r0, [pc, #52]	@ (8016b28 <prvInitialiseTaskLists+0x68>)
 8016af4:	f7fe fbe0 	bl	80152b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016af8:	480c      	ldr	r0, [pc, #48]	@ (8016b2c <prvInitialiseTaskLists+0x6c>)
 8016afa:	f7fe fbdd 	bl	80152b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016afe:	480c      	ldr	r0, [pc, #48]	@ (8016b30 <prvInitialiseTaskLists+0x70>)
 8016b00:	f7fe fbda 	bl	80152b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016b04:	480b      	ldr	r0, [pc, #44]	@ (8016b34 <prvInitialiseTaskLists+0x74>)
 8016b06:	f7fe fbd7 	bl	80152b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8016b38 <prvInitialiseTaskLists+0x78>)
 8016b0c:	4a05      	ldr	r2, [pc, #20]	@ (8016b24 <prvInitialiseTaskLists+0x64>)
 8016b0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016b10:	4b0a      	ldr	r3, [pc, #40]	@ (8016b3c <prvInitialiseTaskLists+0x7c>)
 8016b12:	4a05      	ldr	r2, [pc, #20]	@ (8016b28 <prvInitialiseTaskLists+0x68>)
 8016b14:	601a      	str	r2, [r3, #0]
}
 8016b16:	bf00      	nop
 8016b18:	3708      	adds	r7, #8
 8016b1a:	46bd      	mov	sp, r7
 8016b1c:	bd80      	pop	{r7, pc}
 8016b1e:	bf00      	nop
 8016b20:	200132c0 	.word	0x200132c0
 8016b24:	2001334c 	.word	0x2001334c
 8016b28:	20013360 	.word	0x20013360
 8016b2c:	2001337c 	.word	0x2001337c
 8016b30:	20013390 	.word	0x20013390
 8016b34:	200133a8 	.word	0x200133a8
 8016b38:	20013374 	.word	0x20013374
 8016b3c:	20013378 	.word	0x20013378

08016b40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016b40:	b580      	push	{r7, lr}
 8016b42:	b082      	sub	sp, #8
 8016b44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016b46:	e019      	b.n	8016b7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016b48:	f000 fa98 	bl	801707c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016b4c:	4b10      	ldr	r3, [pc, #64]	@ (8016b90 <prvCheckTasksWaitingTermination+0x50>)
 8016b4e:	68db      	ldr	r3, [r3, #12]
 8016b50:	68db      	ldr	r3, [r3, #12]
 8016b52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	3304      	adds	r3, #4
 8016b58:	4618      	mov	r0, r3
 8016b5a:	f7fe fc37 	bl	80153cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8016b94 <prvCheckTasksWaitingTermination+0x54>)
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	3b01      	subs	r3, #1
 8016b64:	4a0b      	ldr	r2, [pc, #44]	@ (8016b94 <prvCheckTasksWaitingTermination+0x54>)
 8016b66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016b68:	4b0b      	ldr	r3, [pc, #44]	@ (8016b98 <prvCheckTasksWaitingTermination+0x58>)
 8016b6a:	681b      	ldr	r3, [r3, #0]
 8016b6c:	3b01      	subs	r3, #1
 8016b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8016b98 <prvCheckTasksWaitingTermination+0x58>)
 8016b70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8016b72:	f000 fab9 	bl	80170e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016b76:	6878      	ldr	r0, [r7, #4]
 8016b78:	f000 f810 	bl	8016b9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016b7c:	4b06      	ldr	r3, [pc, #24]	@ (8016b98 <prvCheckTasksWaitingTermination+0x58>)
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	2b00      	cmp	r3, #0
 8016b82:	d1e1      	bne.n	8016b48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016b84:	bf00      	nop
 8016b86:	bf00      	nop
 8016b88:	3708      	adds	r7, #8
 8016b8a:	46bd      	mov	sp, r7
 8016b8c:	bd80      	pop	{r7, pc}
 8016b8e:	bf00      	nop
 8016b90:	20013390 	.word	0x20013390
 8016b94:	200133bc 	.word	0x200133bc
 8016b98:	200133a4 	.word	0x200133a4

08016b9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016b9c:	b580      	push	{r7, lr}
 8016b9e:	b084      	sub	sp, #16
 8016ba0:	af00      	add	r7, sp, #0
 8016ba2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	d108      	bne.n	8016bc0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016bb2:	4618      	mov	r0, r3
 8016bb4:	f000 fc62 	bl	801747c <vPortFree>
				vPortFree( pxTCB );
 8016bb8:	6878      	ldr	r0, [r7, #4]
 8016bba:	f000 fc5f 	bl	801747c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016bbe:	e01b      	b.n	8016bf8 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016bc6:	2b01      	cmp	r3, #1
 8016bc8:	d103      	bne.n	8016bd2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016bca:	6878      	ldr	r0, [r7, #4]
 8016bcc:	f000 fc56 	bl	801747c <vPortFree>
	}
 8016bd0:	e012      	b.n	8016bf8 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016bd2:	687b      	ldr	r3, [r7, #4]
 8016bd4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016bd8:	2b02      	cmp	r3, #2
 8016bda:	d00d      	beq.n	8016bf8 <prvDeleteTCB+0x5c>
	__asm volatile
 8016bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016be0:	b672      	cpsid	i
 8016be2:	f383 8811 	msr	BASEPRI, r3
 8016be6:	f3bf 8f6f 	isb	sy
 8016bea:	f3bf 8f4f 	dsb	sy
 8016bee:	b662      	cpsie	i
 8016bf0:	60fb      	str	r3, [r7, #12]
}
 8016bf2:	bf00      	nop
 8016bf4:	bf00      	nop
 8016bf6:	e7fd      	b.n	8016bf4 <prvDeleteTCB+0x58>
	}
 8016bf8:	bf00      	nop
 8016bfa:	3710      	adds	r7, #16
 8016bfc:	46bd      	mov	sp, r7
 8016bfe:	bd80      	pop	{r7, pc}

08016c00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016c00:	b480      	push	{r7}
 8016c02:	b083      	sub	sp, #12
 8016c04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016c06:	4b0c      	ldr	r3, [pc, #48]	@ (8016c38 <prvResetNextTaskUnblockTime+0x38>)
 8016c08:	681b      	ldr	r3, [r3, #0]
 8016c0a:	681b      	ldr	r3, [r3, #0]
 8016c0c:	2b00      	cmp	r3, #0
 8016c0e:	d104      	bne.n	8016c1a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016c10:	4b0a      	ldr	r3, [pc, #40]	@ (8016c3c <prvResetNextTaskUnblockTime+0x3c>)
 8016c12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016c16:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016c18:	e008      	b.n	8016c2c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016c1a:	4b07      	ldr	r3, [pc, #28]	@ (8016c38 <prvResetNextTaskUnblockTime+0x38>)
 8016c1c:	681b      	ldr	r3, [r3, #0]
 8016c1e:	68db      	ldr	r3, [r3, #12]
 8016c20:	68db      	ldr	r3, [r3, #12]
 8016c22:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	685b      	ldr	r3, [r3, #4]
 8016c28:	4a04      	ldr	r2, [pc, #16]	@ (8016c3c <prvResetNextTaskUnblockTime+0x3c>)
 8016c2a:	6013      	str	r3, [r2, #0]
}
 8016c2c:	bf00      	nop
 8016c2e:	370c      	adds	r7, #12
 8016c30:	46bd      	mov	sp, r7
 8016c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c36:	4770      	bx	lr
 8016c38:	20013374 	.word	0x20013374
 8016c3c:	200133dc 	.word	0x200133dc

08016c40 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016c40:	b480      	push	{r7}
 8016c42:	b083      	sub	sp, #12
 8016c44:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016c46:	4b0b      	ldr	r3, [pc, #44]	@ (8016c74 <xTaskGetSchedulerState+0x34>)
 8016c48:	681b      	ldr	r3, [r3, #0]
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d102      	bne.n	8016c54 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016c4e:	2301      	movs	r3, #1
 8016c50:	607b      	str	r3, [r7, #4]
 8016c52:	e008      	b.n	8016c66 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016c54:	4b08      	ldr	r3, [pc, #32]	@ (8016c78 <xTaskGetSchedulerState+0x38>)
 8016c56:	681b      	ldr	r3, [r3, #0]
 8016c58:	2b00      	cmp	r3, #0
 8016c5a:	d102      	bne.n	8016c62 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016c5c:	2302      	movs	r3, #2
 8016c5e:	607b      	str	r3, [r7, #4]
 8016c60:	e001      	b.n	8016c66 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016c62:	2300      	movs	r3, #0
 8016c64:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016c66:	687b      	ldr	r3, [r7, #4]
	}
 8016c68:	4618      	mov	r0, r3
 8016c6a:	370c      	adds	r7, #12
 8016c6c:	46bd      	mov	sp, r7
 8016c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c72:	4770      	bx	lr
 8016c74:	200133c8 	.word	0x200133c8
 8016c78:	200133e4 	.word	0x200133e4

08016c7c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8016c7c:	b580      	push	{r7, lr}
 8016c7e:	b086      	sub	sp, #24
 8016c80:	af00      	add	r7, sp, #0
 8016c82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016c84:	687b      	ldr	r3, [r7, #4]
 8016c86:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016c88:	2300      	movs	r3, #0
 8016c8a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016c8c:	687b      	ldr	r3, [r7, #4]
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d074      	beq.n	8016d7c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016c92:	4b3d      	ldr	r3, [pc, #244]	@ (8016d88 <xTaskPriorityDisinherit+0x10c>)
 8016c94:	681b      	ldr	r3, [r3, #0]
 8016c96:	693a      	ldr	r2, [r7, #16]
 8016c98:	429a      	cmp	r2, r3
 8016c9a:	d00d      	beq.n	8016cb8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ca0:	b672      	cpsid	i
 8016ca2:	f383 8811 	msr	BASEPRI, r3
 8016ca6:	f3bf 8f6f 	isb	sy
 8016caa:	f3bf 8f4f 	dsb	sy
 8016cae:	b662      	cpsie	i
 8016cb0:	60fb      	str	r3, [r7, #12]
}
 8016cb2:	bf00      	nop
 8016cb4:	bf00      	nop
 8016cb6:	e7fd      	b.n	8016cb4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8016cb8:	693b      	ldr	r3, [r7, #16]
 8016cba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	d10d      	bne.n	8016cdc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8016cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cc4:	b672      	cpsid	i
 8016cc6:	f383 8811 	msr	BASEPRI, r3
 8016cca:	f3bf 8f6f 	isb	sy
 8016cce:	f3bf 8f4f 	dsb	sy
 8016cd2:	b662      	cpsie	i
 8016cd4:	60bb      	str	r3, [r7, #8]
}
 8016cd6:	bf00      	nop
 8016cd8:	bf00      	nop
 8016cda:	e7fd      	b.n	8016cd8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8016cdc:	693b      	ldr	r3, [r7, #16]
 8016cde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016ce0:	1e5a      	subs	r2, r3, #1
 8016ce2:	693b      	ldr	r3, [r7, #16]
 8016ce4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016ce6:	693b      	ldr	r3, [r7, #16]
 8016ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016cea:	693b      	ldr	r3, [r7, #16]
 8016cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016cee:	429a      	cmp	r2, r3
 8016cf0:	d044      	beq.n	8016d7c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016cf2:	693b      	ldr	r3, [r7, #16]
 8016cf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016cf6:	2b00      	cmp	r3, #0
 8016cf8:	d140      	bne.n	8016d7c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016cfa:	693b      	ldr	r3, [r7, #16]
 8016cfc:	3304      	adds	r3, #4
 8016cfe:	4618      	mov	r0, r3
 8016d00:	f7fe fb64 	bl	80153cc <uxListRemove>
 8016d04:	4603      	mov	r3, r0
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	d115      	bne.n	8016d36 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016d0a:	693b      	ldr	r3, [r7, #16]
 8016d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d0e:	491f      	ldr	r1, [pc, #124]	@ (8016d8c <xTaskPriorityDisinherit+0x110>)
 8016d10:	4613      	mov	r3, r2
 8016d12:	009b      	lsls	r3, r3, #2
 8016d14:	4413      	add	r3, r2
 8016d16:	009b      	lsls	r3, r3, #2
 8016d18:	440b      	add	r3, r1
 8016d1a:	681b      	ldr	r3, [r3, #0]
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	d10a      	bne.n	8016d36 <xTaskPriorityDisinherit+0xba>
 8016d20:	693b      	ldr	r3, [r7, #16]
 8016d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d24:	2201      	movs	r2, #1
 8016d26:	fa02 f303 	lsl.w	r3, r2, r3
 8016d2a:	43da      	mvns	r2, r3
 8016d2c:	4b18      	ldr	r3, [pc, #96]	@ (8016d90 <xTaskPriorityDisinherit+0x114>)
 8016d2e:	681b      	ldr	r3, [r3, #0]
 8016d30:	4013      	ands	r3, r2
 8016d32:	4a17      	ldr	r2, [pc, #92]	@ (8016d90 <xTaskPriorityDisinherit+0x114>)
 8016d34:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016d36:	693b      	ldr	r3, [r7, #16]
 8016d38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016d3a:	693b      	ldr	r3, [r7, #16]
 8016d3c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016d3e:	693b      	ldr	r3, [r7, #16]
 8016d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d42:	f1c3 0207 	rsb	r2, r3, #7
 8016d46:	693b      	ldr	r3, [r7, #16]
 8016d48:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016d4a:	693b      	ldr	r3, [r7, #16]
 8016d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d4e:	2201      	movs	r2, #1
 8016d50:	409a      	lsls	r2, r3
 8016d52:	4b0f      	ldr	r3, [pc, #60]	@ (8016d90 <xTaskPriorityDisinherit+0x114>)
 8016d54:	681b      	ldr	r3, [r3, #0]
 8016d56:	4313      	orrs	r3, r2
 8016d58:	4a0d      	ldr	r2, [pc, #52]	@ (8016d90 <xTaskPriorityDisinherit+0x114>)
 8016d5a:	6013      	str	r3, [r2, #0]
 8016d5c:	693b      	ldr	r3, [r7, #16]
 8016d5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d60:	4613      	mov	r3, r2
 8016d62:	009b      	lsls	r3, r3, #2
 8016d64:	4413      	add	r3, r2
 8016d66:	009b      	lsls	r3, r3, #2
 8016d68:	4a08      	ldr	r2, [pc, #32]	@ (8016d8c <xTaskPriorityDisinherit+0x110>)
 8016d6a:	441a      	add	r2, r3
 8016d6c:	693b      	ldr	r3, [r7, #16]
 8016d6e:	3304      	adds	r3, #4
 8016d70:	4619      	mov	r1, r3
 8016d72:	4610      	mov	r0, r2
 8016d74:	f7fe facd 	bl	8015312 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016d78:	2301      	movs	r3, #1
 8016d7a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016d7c:	697b      	ldr	r3, [r7, #20]
	}
 8016d7e:	4618      	mov	r0, r3
 8016d80:	3718      	adds	r7, #24
 8016d82:	46bd      	mov	sp, r7
 8016d84:	bd80      	pop	{r7, pc}
 8016d86:	bf00      	nop
 8016d88:	200132bc 	.word	0x200132bc
 8016d8c:	200132c0 	.word	0x200132c0
 8016d90:	200133c4 	.word	0x200133c4

08016d94 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016d94:	b580      	push	{r7, lr}
 8016d96:	b084      	sub	sp, #16
 8016d98:	af00      	add	r7, sp, #0
 8016d9a:	6078      	str	r0, [r7, #4]
 8016d9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016d9e:	4b29      	ldr	r3, [pc, #164]	@ (8016e44 <prvAddCurrentTaskToDelayedList+0xb0>)
 8016da0:	681b      	ldr	r3, [r3, #0]
 8016da2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016da4:	4b28      	ldr	r3, [pc, #160]	@ (8016e48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016da6:	681b      	ldr	r3, [r3, #0]
 8016da8:	3304      	adds	r3, #4
 8016daa:	4618      	mov	r0, r3
 8016dac:	f7fe fb0e 	bl	80153cc <uxListRemove>
 8016db0:	4603      	mov	r3, r0
 8016db2:	2b00      	cmp	r3, #0
 8016db4:	d10b      	bne.n	8016dce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8016db6:	4b24      	ldr	r3, [pc, #144]	@ (8016e48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016db8:	681b      	ldr	r3, [r3, #0]
 8016dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016dbc:	2201      	movs	r2, #1
 8016dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8016dc2:	43da      	mvns	r2, r3
 8016dc4:	4b21      	ldr	r3, [pc, #132]	@ (8016e4c <prvAddCurrentTaskToDelayedList+0xb8>)
 8016dc6:	681b      	ldr	r3, [r3, #0]
 8016dc8:	4013      	ands	r3, r2
 8016dca:	4a20      	ldr	r2, [pc, #128]	@ (8016e4c <prvAddCurrentTaskToDelayedList+0xb8>)
 8016dcc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016dce:	687b      	ldr	r3, [r7, #4]
 8016dd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016dd4:	d10a      	bne.n	8016dec <prvAddCurrentTaskToDelayedList+0x58>
 8016dd6:	683b      	ldr	r3, [r7, #0]
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d007      	beq.n	8016dec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8016e48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016dde:	681b      	ldr	r3, [r3, #0]
 8016de0:	3304      	adds	r3, #4
 8016de2:	4619      	mov	r1, r3
 8016de4:	481a      	ldr	r0, [pc, #104]	@ (8016e50 <prvAddCurrentTaskToDelayedList+0xbc>)
 8016de6:	f7fe fa94 	bl	8015312 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016dea:	e026      	b.n	8016e3a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016dec:	68fa      	ldr	r2, [r7, #12]
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	4413      	add	r3, r2
 8016df2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016df4:	4b14      	ldr	r3, [pc, #80]	@ (8016e48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016df6:	681b      	ldr	r3, [r3, #0]
 8016df8:	68ba      	ldr	r2, [r7, #8]
 8016dfa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016dfc:	68ba      	ldr	r2, [r7, #8]
 8016dfe:	68fb      	ldr	r3, [r7, #12]
 8016e00:	429a      	cmp	r2, r3
 8016e02:	d209      	bcs.n	8016e18 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016e04:	4b13      	ldr	r3, [pc, #76]	@ (8016e54 <prvAddCurrentTaskToDelayedList+0xc0>)
 8016e06:	681a      	ldr	r2, [r3, #0]
 8016e08:	4b0f      	ldr	r3, [pc, #60]	@ (8016e48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016e0a:	681b      	ldr	r3, [r3, #0]
 8016e0c:	3304      	adds	r3, #4
 8016e0e:	4619      	mov	r1, r3
 8016e10:	4610      	mov	r0, r2
 8016e12:	f7fe faa2 	bl	801535a <vListInsert>
}
 8016e16:	e010      	b.n	8016e3a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016e18:	4b0f      	ldr	r3, [pc, #60]	@ (8016e58 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016e1a:	681a      	ldr	r2, [r3, #0]
 8016e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8016e48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016e1e:	681b      	ldr	r3, [r3, #0]
 8016e20:	3304      	adds	r3, #4
 8016e22:	4619      	mov	r1, r3
 8016e24:	4610      	mov	r0, r2
 8016e26:	f7fe fa98 	bl	801535a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8016e5c <prvAddCurrentTaskToDelayedList+0xc8>)
 8016e2c:	681b      	ldr	r3, [r3, #0]
 8016e2e:	68ba      	ldr	r2, [r7, #8]
 8016e30:	429a      	cmp	r2, r3
 8016e32:	d202      	bcs.n	8016e3a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8016e34:	4a09      	ldr	r2, [pc, #36]	@ (8016e5c <prvAddCurrentTaskToDelayedList+0xc8>)
 8016e36:	68bb      	ldr	r3, [r7, #8]
 8016e38:	6013      	str	r3, [r2, #0]
}
 8016e3a:	bf00      	nop
 8016e3c:	3710      	adds	r7, #16
 8016e3e:	46bd      	mov	sp, r7
 8016e40:	bd80      	pop	{r7, pc}
 8016e42:	bf00      	nop
 8016e44:	200133c0 	.word	0x200133c0
 8016e48:	200132bc 	.word	0x200132bc
 8016e4c:	200133c4 	.word	0x200133c4
 8016e50:	200133a8 	.word	0x200133a8
 8016e54:	20013378 	.word	0x20013378
 8016e58:	20013374 	.word	0x20013374
 8016e5c:	200133dc 	.word	0x200133dc

08016e60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016e60:	b480      	push	{r7}
 8016e62:	b085      	sub	sp, #20
 8016e64:	af00      	add	r7, sp, #0
 8016e66:	60f8      	str	r0, [r7, #12]
 8016e68:	60b9      	str	r1, [r7, #8]
 8016e6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016e6c:	68fb      	ldr	r3, [r7, #12]
 8016e6e:	3b04      	subs	r3, #4
 8016e70:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016e72:	68fb      	ldr	r3, [r7, #12]
 8016e74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016e78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e7a:	68fb      	ldr	r3, [r7, #12]
 8016e7c:	3b04      	subs	r3, #4
 8016e7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016e80:	68bb      	ldr	r3, [r7, #8]
 8016e82:	f023 0201 	bic.w	r2, r3, #1
 8016e86:	68fb      	ldr	r3, [r7, #12]
 8016e88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e8a:	68fb      	ldr	r3, [r7, #12]
 8016e8c:	3b04      	subs	r3, #4
 8016e8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016e90:	4a0c      	ldr	r2, [pc, #48]	@ (8016ec4 <pxPortInitialiseStack+0x64>)
 8016e92:	68fb      	ldr	r3, [r7, #12]
 8016e94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016e96:	68fb      	ldr	r3, [r7, #12]
 8016e98:	3b14      	subs	r3, #20
 8016e9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016e9c:	687a      	ldr	r2, [r7, #4]
 8016e9e:	68fb      	ldr	r3, [r7, #12]
 8016ea0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	3b04      	subs	r3, #4
 8016ea6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	f06f 0202 	mvn.w	r2, #2
 8016eae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016eb0:	68fb      	ldr	r3, [r7, #12]
 8016eb2:	3b20      	subs	r3, #32
 8016eb4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016eb6:	68fb      	ldr	r3, [r7, #12]
}
 8016eb8:	4618      	mov	r0, r3
 8016eba:	3714      	adds	r7, #20
 8016ebc:	46bd      	mov	sp, r7
 8016ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ec2:	4770      	bx	lr
 8016ec4:	08016ec9 	.word	0x08016ec9

08016ec8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016ec8:	b480      	push	{r7}
 8016eca:	b085      	sub	sp, #20
 8016ecc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016ece:	2300      	movs	r3, #0
 8016ed0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016ed2:	4b15      	ldr	r3, [pc, #84]	@ (8016f28 <prvTaskExitError+0x60>)
 8016ed4:	681b      	ldr	r3, [r3, #0]
 8016ed6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016eda:	d00d      	beq.n	8016ef8 <prvTaskExitError+0x30>
	__asm volatile
 8016edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ee0:	b672      	cpsid	i
 8016ee2:	f383 8811 	msr	BASEPRI, r3
 8016ee6:	f3bf 8f6f 	isb	sy
 8016eea:	f3bf 8f4f 	dsb	sy
 8016eee:	b662      	cpsie	i
 8016ef0:	60fb      	str	r3, [r7, #12]
}
 8016ef2:	bf00      	nop
 8016ef4:	bf00      	nop
 8016ef6:	e7fd      	b.n	8016ef4 <prvTaskExitError+0x2c>
	__asm volatile
 8016ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016efc:	b672      	cpsid	i
 8016efe:	f383 8811 	msr	BASEPRI, r3
 8016f02:	f3bf 8f6f 	isb	sy
 8016f06:	f3bf 8f4f 	dsb	sy
 8016f0a:	b662      	cpsie	i
 8016f0c:	60bb      	str	r3, [r7, #8]
}
 8016f0e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016f10:	bf00      	nop
 8016f12:	687b      	ldr	r3, [r7, #4]
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	d0fc      	beq.n	8016f12 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016f18:	bf00      	nop
 8016f1a:	bf00      	nop
 8016f1c:	3714      	adds	r7, #20
 8016f1e:	46bd      	mov	sp, r7
 8016f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f24:	4770      	bx	lr
 8016f26:	bf00      	nop
 8016f28:	20012060 	.word	0x20012060
 8016f2c:	00000000 	.word	0x00000000

08016f30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016f30:	4b07      	ldr	r3, [pc, #28]	@ (8016f50 <pxCurrentTCBConst2>)
 8016f32:	6819      	ldr	r1, [r3, #0]
 8016f34:	6808      	ldr	r0, [r1, #0]
 8016f36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f3a:	f380 8809 	msr	PSP, r0
 8016f3e:	f3bf 8f6f 	isb	sy
 8016f42:	f04f 0000 	mov.w	r0, #0
 8016f46:	f380 8811 	msr	BASEPRI, r0
 8016f4a:	4770      	bx	lr
 8016f4c:	f3af 8000 	nop.w

08016f50 <pxCurrentTCBConst2>:
 8016f50:	200132bc 	.word	0x200132bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016f54:	bf00      	nop
 8016f56:	bf00      	nop

08016f58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016f58:	4808      	ldr	r0, [pc, #32]	@ (8016f7c <prvPortStartFirstTask+0x24>)
 8016f5a:	6800      	ldr	r0, [r0, #0]
 8016f5c:	6800      	ldr	r0, [r0, #0]
 8016f5e:	f380 8808 	msr	MSP, r0
 8016f62:	f04f 0000 	mov.w	r0, #0
 8016f66:	f380 8814 	msr	CONTROL, r0
 8016f6a:	b662      	cpsie	i
 8016f6c:	b661      	cpsie	f
 8016f6e:	f3bf 8f4f 	dsb	sy
 8016f72:	f3bf 8f6f 	isb	sy
 8016f76:	df00      	svc	0
 8016f78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016f7a:	bf00      	nop
 8016f7c:	e000ed08 	.word	0xe000ed08

08016f80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016f80:	b580      	push	{r7, lr}
 8016f82:	b084      	sub	sp, #16
 8016f84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016f86:	4b37      	ldr	r3, [pc, #220]	@ (8017064 <xPortStartScheduler+0xe4>)
 8016f88:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016f8a:	68fb      	ldr	r3, [r7, #12]
 8016f8c:	781b      	ldrb	r3, [r3, #0]
 8016f8e:	b2db      	uxtb	r3, r3
 8016f90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016f92:	68fb      	ldr	r3, [r7, #12]
 8016f94:	22ff      	movs	r2, #255	@ 0xff
 8016f96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016f98:	68fb      	ldr	r3, [r7, #12]
 8016f9a:	781b      	ldrb	r3, [r3, #0]
 8016f9c:	b2db      	uxtb	r3, r3
 8016f9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016fa0:	78fb      	ldrb	r3, [r7, #3]
 8016fa2:	b2db      	uxtb	r3, r3
 8016fa4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016fa8:	b2da      	uxtb	r2, r3
 8016faa:	4b2f      	ldr	r3, [pc, #188]	@ (8017068 <xPortStartScheduler+0xe8>)
 8016fac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016fae:	4b2f      	ldr	r3, [pc, #188]	@ (801706c <xPortStartScheduler+0xec>)
 8016fb0:	2207      	movs	r2, #7
 8016fb2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016fb4:	e009      	b.n	8016fca <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016fb6:	4b2d      	ldr	r3, [pc, #180]	@ (801706c <xPortStartScheduler+0xec>)
 8016fb8:	681b      	ldr	r3, [r3, #0]
 8016fba:	3b01      	subs	r3, #1
 8016fbc:	4a2b      	ldr	r2, [pc, #172]	@ (801706c <xPortStartScheduler+0xec>)
 8016fbe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016fc0:	78fb      	ldrb	r3, [r7, #3]
 8016fc2:	b2db      	uxtb	r3, r3
 8016fc4:	005b      	lsls	r3, r3, #1
 8016fc6:	b2db      	uxtb	r3, r3
 8016fc8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016fca:	78fb      	ldrb	r3, [r7, #3]
 8016fcc:	b2db      	uxtb	r3, r3
 8016fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016fd2:	2b80      	cmp	r3, #128	@ 0x80
 8016fd4:	d0ef      	beq.n	8016fb6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016fd6:	4b25      	ldr	r3, [pc, #148]	@ (801706c <xPortStartScheduler+0xec>)
 8016fd8:	681b      	ldr	r3, [r3, #0]
 8016fda:	f1c3 0307 	rsb	r3, r3, #7
 8016fde:	2b04      	cmp	r3, #4
 8016fe0:	d00d      	beq.n	8016ffe <xPortStartScheduler+0x7e>
	__asm volatile
 8016fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fe6:	b672      	cpsid	i
 8016fe8:	f383 8811 	msr	BASEPRI, r3
 8016fec:	f3bf 8f6f 	isb	sy
 8016ff0:	f3bf 8f4f 	dsb	sy
 8016ff4:	b662      	cpsie	i
 8016ff6:	60bb      	str	r3, [r7, #8]
}
 8016ff8:	bf00      	nop
 8016ffa:	bf00      	nop
 8016ffc:	e7fd      	b.n	8016ffa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016ffe:	4b1b      	ldr	r3, [pc, #108]	@ (801706c <xPortStartScheduler+0xec>)
 8017000:	681b      	ldr	r3, [r3, #0]
 8017002:	021b      	lsls	r3, r3, #8
 8017004:	4a19      	ldr	r2, [pc, #100]	@ (801706c <xPortStartScheduler+0xec>)
 8017006:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017008:	4b18      	ldr	r3, [pc, #96]	@ (801706c <xPortStartScheduler+0xec>)
 801700a:	681b      	ldr	r3, [r3, #0]
 801700c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017010:	4a16      	ldr	r2, [pc, #88]	@ (801706c <xPortStartScheduler+0xec>)
 8017012:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017014:	687b      	ldr	r3, [r7, #4]
 8017016:	b2da      	uxtb	r2, r3
 8017018:	68fb      	ldr	r3, [r7, #12]
 801701a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801701c:	4b14      	ldr	r3, [pc, #80]	@ (8017070 <xPortStartScheduler+0xf0>)
 801701e:	681b      	ldr	r3, [r3, #0]
 8017020:	4a13      	ldr	r2, [pc, #76]	@ (8017070 <xPortStartScheduler+0xf0>)
 8017022:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017026:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017028:	4b11      	ldr	r3, [pc, #68]	@ (8017070 <xPortStartScheduler+0xf0>)
 801702a:	681b      	ldr	r3, [r3, #0]
 801702c:	4a10      	ldr	r2, [pc, #64]	@ (8017070 <xPortStartScheduler+0xf0>)
 801702e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017032:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017034:	f000 f8dc 	bl	80171f0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017038:	4b0e      	ldr	r3, [pc, #56]	@ (8017074 <xPortStartScheduler+0xf4>)
 801703a:	2200      	movs	r2, #0
 801703c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801703e:	f000 f8fb 	bl	8017238 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017042:	4b0d      	ldr	r3, [pc, #52]	@ (8017078 <xPortStartScheduler+0xf8>)
 8017044:	681b      	ldr	r3, [r3, #0]
 8017046:	4a0c      	ldr	r2, [pc, #48]	@ (8017078 <xPortStartScheduler+0xf8>)
 8017048:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801704c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801704e:	f7ff ff83 	bl	8016f58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017052:	f7ff fb7f 	bl	8016754 <vTaskSwitchContext>
	prvTaskExitError();
 8017056:	f7ff ff37 	bl	8016ec8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801705a:	2300      	movs	r3, #0
}
 801705c:	4618      	mov	r0, r3
 801705e:	3710      	adds	r7, #16
 8017060:	46bd      	mov	sp, r7
 8017062:	bd80      	pop	{r7, pc}
 8017064:	e000e400 	.word	0xe000e400
 8017068:	200133e8 	.word	0x200133e8
 801706c:	200133ec 	.word	0x200133ec
 8017070:	e000ed20 	.word	0xe000ed20
 8017074:	20012060 	.word	0x20012060
 8017078:	e000ef34 	.word	0xe000ef34

0801707c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801707c:	b480      	push	{r7}
 801707e:	b083      	sub	sp, #12
 8017080:	af00      	add	r7, sp, #0
	__asm volatile
 8017082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017086:	b672      	cpsid	i
 8017088:	f383 8811 	msr	BASEPRI, r3
 801708c:	f3bf 8f6f 	isb	sy
 8017090:	f3bf 8f4f 	dsb	sy
 8017094:	b662      	cpsie	i
 8017096:	607b      	str	r3, [r7, #4]
}
 8017098:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801709a:	4b11      	ldr	r3, [pc, #68]	@ (80170e0 <vPortEnterCritical+0x64>)
 801709c:	681b      	ldr	r3, [r3, #0]
 801709e:	3301      	adds	r3, #1
 80170a0:	4a0f      	ldr	r2, [pc, #60]	@ (80170e0 <vPortEnterCritical+0x64>)
 80170a2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80170a4:	4b0e      	ldr	r3, [pc, #56]	@ (80170e0 <vPortEnterCritical+0x64>)
 80170a6:	681b      	ldr	r3, [r3, #0]
 80170a8:	2b01      	cmp	r3, #1
 80170aa:	d112      	bne.n	80170d2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80170ac:	4b0d      	ldr	r3, [pc, #52]	@ (80170e4 <vPortEnterCritical+0x68>)
 80170ae:	681b      	ldr	r3, [r3, #0]
 80170b0:	b2db      	uxtb	r3, r3
 80170b2:	2b00      	cmp	r3, #0
 80170b4:	d00d      	beq.n	80170d2 <vPortEnterCritical+0x56>
	__asm volatile
 80170b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170ba:	b672      	cpsid	i
 80170bc:	f383 8811 	msr	BASEPRI, r3
 80170c0:	f3bf 8f6f 	isb	sy
 80170c4:	f3bf 8f4f 	dsb	sy
 80170c8:	b662      	cpsie	i
 80170ca:	603b      	str	r3, [r7, #0]
}
 80170cc:	bf00      	nop
 80170ce:	bf00      	nop
 80170d0:	e7fd      	b.n	80170ce <vPortEnterCritical+0x52>
	}
}
 80170d2:	bf00      	nop
 80170d4:	370c      	adds	r7, #12
 80170d6:	46bd      	mov	sp, r7
 80170d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170dc:	4770      	bx	lr
 80170de:	bf00      	nop
 80170e0:	20012060 	.word	0x20012060
 80170e4:	e000ed04 	.word	0xe000ed04

080170e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80170e8:	b480      	push	{r7}
 80170ea:	b083      	sub	sp, #12
 80170ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80170ee:	4b13      	ldr	r3, [pc, #76]	@ (801713c <vPortExitCritical+0x54>)
 80170f0:	681b      	ldr	r3, [r3, #0]
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	d10d      	bne.n	8017112 <vPortExitCritical+0x2a>
	__asm volatile
 80170f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170fa:	b672      	cpsid	i
 80170fc:	f383 8811 	msr	BASEPRI, r3
 8017100:	f3bf 8f6f 	isb	sy
 8017104:	f3bf 8f4f 	dsb	sy
 8017108:	b662      	cpsie	i
 801710a:	607b      	str	r3, [r7, #4]
}
 801710c:	bf00      	nop
 801710e:	bf00      	nop
 8017110:	e7fd      	b.n	801710e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017112:	4b0a      	ldr	r3, [pc, #40]	@ (801713c <vPortExitCritical+0x54>)
 8017114:	681b      	ldr	r3, [r3, #0]
 8017116:	3b01      	subs	r3, #1
 8017118:	4a08      	ldr	r2, [pc, #32]	@ (801713c <vPortExitCritical+0x54>)
 801711a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801711c:	4b07      	ldr	r3, [pc, #28]	@ (801713c <vPortExitCritical+0x54>)
 801711e:	681b      	ldr	r3, [r3, #0]
 8017120:	2b00      	cmp	r3, #0
 8017122:	d105      	bne.n	8017130 <vPortExitCritical+0x48>
 8017124:	2300      	movs	r3, #0
 8017126:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017128:	683b      	ldr	r3, [r7, #0]
 801712a:	f383 8811 	msr	BASEPRI, r3
}
 801712e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017130:	bf00      	nop
 8017132:	370c      	adds	r7, #12
 8017134:	46bd      	mov	sp, r7
 8017136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801713a:	4770      	bx	lr
 801713c:	20012060 	.word	0x20012060

08017140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017140:	f3ef 8009 	mrs	r0, PSP
 8017144:	f3bf 8f6f 	isb	sy
 8017148:	4b15      	ldr	r3, [pc, #84]	@ (80171a0 <pxCurrentTCBConst>)
 801714a:	681a      	ldr	r2, [r3, #0]
 801714c:	f01e 0f10 	tst.w	lr, #16
 8017150:	bf08      	it	eq
 8017152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801715a:	6010      	str	r0, [r2, #0]
 801715c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017164:	b672      	cpsid	i
 8017166:	f380 8811 	msr	BASEPRI, r0
 801716a:	f3bf 8f4f 	dsb	sy
 801716e:	f3bf 8f6f 	isb	sy
 8017172:	b662      	cpsie	i
 8017174:	f7ff faee 	bl	8016754 <vTaskSwitchContext>
 8017178:	f04f 0000 	mov.w	r0, #0
 801717c:	f380 8811 	msr	BASEPRI, r0
 8017180:	bc09      	pop	{r0, r3}
 8017182:	6819      	ldr	r1, [r3, #0]
 8017184:	6808      	ldr	r0, [r1, #0]
 8017186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801718a:	f01e 0f10 	tst.w	lr, #16
 801718e:	bf08      	it	eq
 8017190:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017194:	f380 8809 	msr	PSP, r0
 8017198:	f3bf 8f6f 	isb	sy
 801719c:	4770      	bx	lr
 801719e:	bf00      	nop

080171a0 <pxCurrentTCBConst>:
 80171a0:	200132bc 	.word	0x200132bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80171a4:	bf00      	nop
 80171a6:	bf00      	nop

080171a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80171a8:	b580      	push	{r7, lr}
 80171aa:	b082      	sub	sp, #8
 80171ac:	af00      	add	r7, sp, #0
	__asm volatile
 80171ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171b2:	b672      	cpsid	i
 80171b4:	f383 8811 	msr	BASEPRI, r3
 80171b8:	f3bf 8f6f 	isb	sy
 80171bc:	f3bf 8f4f 	dsb	sy
 80171c0:	b662      	cpsie	i
 80171c2:	607b      	str	r3, [r7, #4]
}
 80171c4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80171c6:	f7ff fa09 	bl	80165dc <xTaskIncrementTick>
 80171ca:	4603      	mov	r3, r0
 80171cc:	2b00      	cmp	r3, #0
 80171ce:	d003      	beq.n	80171d8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80171d0:	4b06      	ldr	r3, [pc, #24]	@ (80171ec <SysTick_Handler+0x44>)
 80171d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80171d6:	601a      	str	r2, [r3, #0]
 80171d8:	2300      	movs	r3, #0
 80171da:	603b      	str	r3, [r7, #0]
	__asm volatile
 80171dc:	683b      	ldr	r3, [r7, #0]
 80171de:	f383 8811 	msr	BASEPRI, r3
}
 80171e2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80171e4:	bf00      	nop
 80171e6:	3708      	adds	r7, #8
 80171e8:	46bd      	mov	sp, r7
 80171ea:	bd80      	pop	{r7, pc}
 80171ec:	e000ed04 	.word	0xe000ed04

080171f0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80171f0:	b480      	push	{r7}
 80171f2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80171f4:	4b0b      	ldr	r3, [pc, #44]	@ (8017224 <vPortSetupTimerInterrupt+0x34>)
 80171f6:	2200      	movs	r2, #0
 80171f8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80171fa:	4b0b      	ldr	r3, [pc, #44]	@ (8017228 <vPortSetupTimerInterrupt+0x38>)
 80171fc:	2200      	movs	r2, #0
 80171fe:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017200:	4b0a      	ldr	r3, [pc, #40]	@ (801722c <vPortSetupTimerInterrupt+0x3c>)
 8017202:	681b      	ldr	r3, [r3, #0]
 8017204:	4a0a      	ldr	r2, [pc, #40]	@ (8017230 <vPortSetupTimerInterrupt+0x40>)
 8017206:	fba2 2303 	umull	r2, r3, r2, r3
 801720a:	099b      	lsrs	r3, r3, #6
 801720c:	4a09      	ldr	r2, [pc, #36]	@ (8017234 <vPortSetupTimerInterrupt+0x44>)
 801720e:	3b01      	subs	r3, #1
 8017210:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017212:	4b04      	ldr	r3, [pc, #16]	@ (8017224 <vPortSetupTimerInterrupt+0x34>)
 8017214:	2207      	movs	r2, #7
 8017216:	601a      	str	r2, [r3, #0]
}
 8017218:	bf00      	nop
 801721a:	46bd      	mov	sp, r7
 801721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017220:	4770      	bx	lr
 8017222:	bf00      	nop
 8017224:	e000e010 	.word	0xe000e010
 8017228:	e000e018 	.word	0xe000e018
 801722c:	20012000 	.word	0x20012000
 8017230:	10624dd3 	.word	0x10624dd3
 8017234:	e000e014 	.word	0xe000e014

08017238 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017238:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017248 <vPortEnableVFP+0x10>
 801723c:	6801      	ldr	r1, [r0, #0]
 801723e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017242:	6001      	str	r1, [r0, #0]
 8017244:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017246:	bf00      	nop
 8017248:	e000ed88 	.word	0xe000ed88

0801724c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801724c:	b480      	push	{r7}
 801724e:	b085      	sub	sp, #20
 8017250:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017252:	f3ef 8305 	mrs	r3, IPSR
 8017256:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017258:	68fb      	ldr	r3, [r7, #12]
 801725a:	2b0f      	cmp	r3, #15
 801725c:	d917      	bls.n	801728e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801725e:	4a1a      	ldr	r2, [pc, #104]	@ (80172c8 <vPortValidateInterruptPriority+0x7c>)
 8017260:	68fb      	ldr	r3, [r7, #12]
 8017262:	4413      	add	r3, r2
 8017264:	781b      	ldrb	r3, [r3, #0]
 8017266:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017268:	4b18      	ldr	r3, [pc, #96]	@ (80172cc <vPortValidateInterruptPriority+0x80>)
 801726a:	781b      	ldrb	r3, [r3, #0]
 801726c:	7afa      	ldrb	r2, [r7, #11]
 801726e:	429a      	cmp	r2, r3
 8017270:	d20d      	bcs.n	801728e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8017272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017276:	b672      	cpsid	i
 8017278:	f383 8811 	msr	BASEPRI, r3
 801727c:	f3bf 8f6f 	isb	sy
 8017280:	f3bf 8f4f 	dsb	sy
 8017284:	b662      	cpsie	i
 8017286:	607b      	str	r3, [r7, #4]
}
 8017288:	bf00      	nop
 801728a:	bf00      	nop
 801728c:	e7fd      	b.n	801728a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801728e:	4b10      	ldr	r3, [pc, #64]	@ (80172d0 <vPortValidateInterruptPriority+0x84>)
 8017290:	681b      	ldr	r3, [r3, #0]
 8017292:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8017296:	4b0f      	ldr	r3, [pc, #60]	@ (80172d4 <vPortValidateInterruptPriority+0x88>)
 8017298:	681b      	ldr	r3, [r3, #0]
 801729a:	429a      	cmp	r2, r3
 801729c:	d90d      	bls.n	80172ba <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801729e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172a2:	b672      	cpsid	i
 80172a4:	f383 8811 	msr	BASEPRI, r3
 80172a8:	f3bf 8f6f 	isb	sy
 80172ac:	f3bf 8f4f 	dsb	sy
 80172b0:	b662      	cpsie	i
 80172b2:	603b      	str	r3, [r7, #0]
}
 80172b4:	bf00      	nop
 80172b6:	bf00      	nop
 80172b8:	e7fd      	b.n	80172b6 <vPortValidateInterruptPriority+0x6a>
	}
 80172ba:	bf00      	nop
 80172bc:	3714      	adds	r7, #20
 80172be:	46bd      	mov	sp, r7
 80172c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172c4:	4770      	bx	lr
 80172c6:	bf00      	nop
 80172c8:	e000e3f0 	.word	0xe000e3f0
 80172cc:	200133e8 	.word	0x200133e8
 80172d0:	e000ed0c 	.word	0xe000ed0c
 80172d4:	200133ec 	.word	0x200133ec

080172d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80172d8:	b580      	push	{r7, lr}
 80172da:	b08a      	sub	sp, #40	@ 0x28
 80172dc:	af00      	add	r7, sp, #0
 80172de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80172e0:	2300      	movs	r3, #0
 80172e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80172e4:	f7ff f8aa 	bl	801643c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80172e8:	4b5f      	ldr	r3, [pc, #380]	@ (8017468 <pvPortMalloc+0x190>)
 80172ea:	681b      	ldr	r3, [r3, #0]
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d101      	bne.n	80172f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80172f0:	f000 f924 	bl	801753c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80172f4:	4b5d      	ldr	r3, [pc, #372]	@ (801746c <pvPortMalloc+0x194>)
 80172f6:	681a      	ldr	r2, [r3, #0]
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	4013      	ands	r3, r2
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	f040 8094 	bne.w	801742a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017302:	687b      	ldr	r3, [r7, #4]
 8017304:	2b00      	cmp	r3, #0
 8017306:	d020      	beq.n	801734a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017308:	2208      	movs	r2, #8
 801730a:	687b      	ldr	r3, [r7, #4]
 801730c:	4413      	add	r3, r2
 801730e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	f003 0307 	and.w	r3, r3, #7
 8017316:	2b00      	cmp	r3, #0
 8017318:	d017      	beq.n	801734a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	f023 0307 	bic.w	r3, r3, #7
 8017320:	3308      	adds	r3, #8
 8017322:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017324:	687b      	ldr	r3, [r7, #4]
 8017326:	f003 0307 	and.w	r3, r3, #7
 801732a:	2b00      	cmp	r3, #0
 801732c:	d00d      	beq.n	801734a <pvPortMalloc+0x72>
	__asm volatile
 801732e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017332:	b672      	cpsid	i
 8017334:	f383 8811 	msr	BASEPRI, r3
 8017338:	f3bf 8f6f 	isb	sy
 801733c:	f3bf 8f4f 	dsb	sy
 8017340:	b662      	cpsie	i
 8017342:	617b      	str	r3, [r7, #20]
}
 8017344:	bf00      	nop
 8017346:	bf00      	nop
 8017348:	e7fd      	b.n	8017346 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	2b00      	cmp	r3, #0
 801734e:	d06c      	beq.n	801742a <pvPortMalloc+0x152>
 8017350:	4b47      	ldr	r3, [pc, #284]	@ (8017470 <pvPortMalloc+0x198>)
 8017352:	681b      	ldr	r3, [r3, #0]
 8017354:	687a      	ldr	r2, [r7, #4]
 8017356:	429a      	cmp	r2, r3
 8017358:	d867      	bhi.n	801742a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801735a:	4b46      	ldr	r3, [pc, #280]	@ (8017474 <pvPortMalloc+0x19c>)
 801735c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801735e:	4b45      	ldr	r3, [pc, #276]	@ (8017474 <pvPortMalloc+0x19c>)
 8017360:	681b      	ldr	r3, [r3, #0]
 8017362:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017364:	e004      	b.n	8017370 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8017366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017368:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801736a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801736c:	681b      	ldr	r3, [r3, #0]
 801736e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017372:	685b      	ldr	r3, [r3, #4]
 8017374:	687a      	ldr	r2, [r7, #4]
 8017376:	429a      	cmp	r2, r3
 8017378:	d903      	bls.n	8017382 <pvPortMalloc+0xaa>
 801737a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801737c:	681b      	ldr	r3, [r3, #0]
 801737e:	2b00      	cmp	r3, #0
 8017380:	d1f1      	bne.n	8017366 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017382:	4b39      	ldr	r3, [pc, #228]	@ (8017468 <pvPortMalloc+0x190>)
 8017384:	681b      	ldr	r3, [r3, #0]
 8017386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017388:	429a      	cmp	r2, r3
 801738a:	d04e      	beq.n	801742a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801738c:	6a3b      	ldr	r3, [r7, #32]
 801738e:	681b      	ldr	r3, [r3, #0]
 8017390:	2208      	movs	r2, #8
 8017392:	4413      	add	r3, r2
 8017394:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017398:	681a      	ldr	r2, [r3, #0]
 801739a:	6a3b      	ldr	r3, [r7, #32]
 801739c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801739e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173a0:	685a      	ldr	r2, [r3, #4]
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	1ad2      	subs	r2, r2, r3
 80173a6:	2308      	movs	r3, #8
 80173a8:	005b      	lsls	r3, r3, #1
 80173aa:	429a      	cmp	r2, r3
 80173ac:	d922      	bls.n	80173f4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80173ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	4413      	add	r3, r2
 80173b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80173b6:	69bb      	ldr	r3, [r7, #24]
 80173b8:	f003 0307 	and.w	r3, r3, #7
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d00d      	beq.n	80173dc <pvPortMalloc+0x104>
	__asm volatile
 80173c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173c4:	b672      	cpsid	i
 80173c6:	f383 8811 	msr	BASEPRI, r3
 80173ca:	f3bf 8f6f 	isb	sy
 80173ce:	f3bf 8f4f 	dsb	sy
 80173d2:	b662      	cpsie	i
 80173d4:	613b      	str	r3, [r7, #16]
}
 80173d6:	bf00      	nop
 80173d8:	bf00      	nop
 80173da:	e7fd      	b.n	80173d8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80173dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173de:	685a      	ldr	r2, [r3, #4]
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	1ad2      	subs	r2, r2, r3
 80173e4:	69bb      	ldr	r3, [r7, #24]
 80173e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80173e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173ea:	687a      	ldr	r2, [r7, #4]
 80173ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80173ee:	69b8      	ldr	r0, [r7, #24]
 80173f0:	f000 f906 	bl	8017600 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80173f4:	4b1e      	ldr	r3, [pc, #120]	@ (8017470 <pvPortMalloc+0x198>)
 80173f6:	681a      	ldr	r2, [r3, #0]
 80173f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173fa:	685b      	ldr	r3, [r3, #4]
 80173fc:	1ad3      	subs	r3, r2, r3
 80173fe:	4a1c      	ldr	r2, [pc, #112]	@ (8017470 <pvPortMalloc+0x198>)
 8017400:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017402:	4b1b      	ldr	r3, [pc, #108]	@ (8017470 <pvPortMalloc+0x198>)
 8017404:	681a      	ldr	r2, [r3, #0]
 8017406:	4b1c      	ldr	r3, [pc, #112]	@ (8017478 <pvPortMalloc+0x1a0>)
 8017408:	681b      	ldr	r3, [r3, #0]
 801740a:	429a      	cmp	r2, r3
 801740c:	d203      	bcs.n	8017416 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801740e:	4b18      	ldr	r3, [pc, #96]	@ (8017470 <pvPortMalloc+0x198>)
 8017410:	681b      	ldr	r3, [r3, #0]
 8017412:	4a19      	ldr	r2, [pc, #100]	@ (8017478 <pvPortMalloc+0x1a0>)
 8017414:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017418:	685a      	ldr	r2, [r3, #4]
 801741a:	4b14      	ldr	r3, [pc, #80]	@ (801746c <pvPortMalloc+0x194>)
 801741c:	681b      	ldr	r3, [r3, #0]
 801741e:	431a      	orrs	r2, r3
 8017420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017422:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017426:	2200      	movs	r2, #0
 8017428:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801742a:	f7ff f815 	bl	8016458 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801742e:	69fb      	ldr	r3, [r7, #28]
 8017430:	2b00      	cmp	r3, #0
 8017432:	d101      	bne.n	8017438 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8017434:	f7e9 f894 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017438:	69fb      	ldr	r3, [r7, #28]
 801743a:	f003 0307 	and.w	r3, r3, #7
 801743e:	2b00      	cmp	r3, #0
 8017440:	d00d      	beq.n	801745e <pvPortMalloc+0x186>
	__asm volatile
 8017442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017446:	b672      	cpsid	i
 8017448:	f383 8811 	msr	BASEPRI, r3
 801744c:	f3bf 8f6f 	isb	sy
 8017450:	f3bf 8f4f 	dsb	sy
 8017454:	b662      	cpsie	i
 8017456:	60fb      	str	r3, [r7, #12]
}
 8017458:	bf00      	nop
 801745a:	bf00      	nop
 801745c:	e7fd      	b.n	801745a <pvPortMalloc+0x182>
	return pvReturn;
 801745e:	69fb      	ldr	r3, [r7, #28]
}
 8017460:	4618      	mov	r0, r3
 8017462:	3728      	adds	r7, #40	@ 0x28
 8017464:	46bd      	mov	sp, r7
 8017466:	bd80      	pop	{r7, pc}
 8017468:	2001b3f8 	.word	0x2001b3f8
 801746c:	2001b404 	.word	0x2001b404
 8017470:	2001b3fc 	.word	0x2001b3fc
 8017474:	2001b3f0 	.word	0x2001b3f0
 8017478:	2001b400 	.word	0x2001b400

0801747c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801747c:	b580      	push	{r7, lr}
 801747e:	b086      	sub	sp, #24
 8017480:	af00      	add	r7, sp, #0
 8017482:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	2b00      	cmp	r3, #0
 801748c:	d04e      	beq.n	801752c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801748e:	2308      	movs	r3, #8
 8017490:	425b      	negs	r3, r3
 8017492:	697a      	ldr	r2, [r7, #20]
 8017494:	4413      	add	r3, r2
 8017496:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017498:	697b      	ldr	r3, [r7, #20]
 801749a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801749c:	693b      	ldr	r3, [r7, #16]
 801749e:	685a      	ldr	r2, [r3, #4]
 80174a0:	4b24      	ldr	r3, [pc, #144]	@ (8017534 <vPortFree+0xb8>)
 80174a2:	681b      	ldr	r3, [r3, #0]
 80174a4:	4013      	ands	r3, r2
 80174a6:	2b00      	cmp	r3, #0
 80174a8:	d10d      	bne.n	80174c6 <vPortFree+0x4a>
	__asm volatile
 80174aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174ae:	b672      	cpsid	i
 80174b0:	f383 8811 	msr	BASEPRI, r3
 80174b4:	f3bf 8f6f 	isb	sy
 80174b8:	f3bf 8f4f 	dsb	sy
 80174bc:	b662      	cpsie	i
 80174be:	60fb      	str	r3, [r7, #12]
}
 80174c0:	bf00      	nop
 80174c2:	bf00      	nop
 80174c4:	e7fd      	b.n	80174c2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80174c6:	693b      	ldr	r3, [r7, #16]
 80174c8:	681b      	ldr	r3, [r3, #0]
 80174ca:	2b00      	cmp	r3, #0
 80174cc:	d00d      	beq.n	80174ea <vPortFree+0x6e>
	__asm volatile
 80174ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174d2:	b672      	cpsid	i
 80174d4:	f383 8811 	msr	BASEPRI, r3
 80174d8:	f3bf 8f6f 	isb	sy
 80174dc:	f3bf 8f4f 	dsb	sy
 80174e0:	b662      	cpsie	i
 80174e2:	60bb      	str	r3, [r7, #8]
}
 80174e4:	bf00      	nop
 80174e6:	bf00      	nop
 80174e8:	e7fd      	b.n	80174e6 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80174ea:	693b      	ldr	r3, [r7, #16]
 80174ec:	685a      	ldr	r2, [r3, #4]
 80174ee:	4b11      	ldr	r3, [pc, #68]	@ (8017534 <vPortFree+0xb8>)
 80174f0:	681b      	ldr	r3, [r3, #0]
 80174f2:	4013      	ands	r3, r2
 80174f4:	2b00      	cmp	r3, #0
 80174f6:	d019      	beq.n	801752c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80174f8:	693b      	ldr	r3, [r7, #16]
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	2b00      	cmp	r3, #0
 80174fe:	d115      	bne.n	801752c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017500:	693b      	ldr	r3, [r7, #16]
 8017502:	685a      	ldr	r2, [r3, #4]
 8017504:	4b0b      	ldr	r3, [pc, #44]	@ (8017534 <vPortFree+0xb8>)
 8017506:	681b      	ldr	r3, [r3, #0]
 8017508:	43db      	mvns	r3, r3
 801750a:	401a      	ands	r2, r3
 801750c:	693b      	ldr	r3, [r7, #16]
 801750e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017510:	f7fe ff94 	bl	801643c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017514:	693b      	ldr	r3, [r7, #16]
 8017516:	685a      	ldr	r2, [r3, #4]
 8017518:	4b07      	ldr	r3, [pc, #28]	@ (8017538 <vPortFree+0xbc>)
 801751a:	681b      	ldr	r3, [r3, #0]
 801751c:	4413      	add	r3, r2
 801751e:	4a06      	ldr	r2, [pc, #24]	@ (8017538 <vPortFree+0xbc>)
 8017520:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017522:	6938      	ldr	r0, [r7, #16]
 8017524:	f000 f86c 	bl	8017600 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017528:	f7fe ff96 	bl	8016458 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801752c:	bf00      	nop
 801752e:	3718      	adds	r7, #24
 8017530:	46bd      	mov	sp, r7
 8017532:	bd80      	pop	{r7, pc}
 8017534:	2001b404 	.word	0x2001b404
 8017538:	2001b3fc 	.word	0x2001b3fc

0801753c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801753c:	b480      	push	{r7}
 801753e:	b085      	sub	sp, #20
 8017540:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8017546:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017548:	4b27      	ldr	r3, [pc, #156]	@ (80175e8 <prvHeapInit+0xac>)
 801754a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801754c:	68fb      	ldr	r3, [r7, #12]
 801754e:	f003 0307 	and.w	r3, r3, #7
 8017552:	2b00      	cmp	r3, #0
 8017554:	d00c      	beq.n	8017570 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017556:	68fb      	ldr	r3, [r7, #12]
 8017558:	3307      	adds	r3, #7
 801755a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801755c:	68fb      	ldr	r3, [r7, #12]
 801755e:	f023 0307 	bic.w	r3, r3, #7
 8017562:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017564:	68ba      	ldr	r2, [r7, #8]
 8017566:	68fb      	ldr	r3, [r7, #12]
 8017568:	1ad3      	subs	r3, r2, r3
 801756a:	4a1f      	ldr	r2, [pc, #124]	@ (80175e8 <prvHeapInit+0xac>)
 801756c:	4413      	add	r3, r2
 801756e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017570:	68fb      	ldr	r3, [r7, #12]
 8017572:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017574:	4a1d      	ldr	r2, [pc, #116]	@ (80175ec <prvHeapInit+0xb0>)
 8017576:	687b      	ldr	r3, [r7, #4]
 8017578:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801757a:	4b1c      	ldr	r3, [pc, #112]	@ (80175ec <prvHeapInit+0xb0>)
 801757c:	2200      	movs	r2, #0
 801757e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	68ba      	ldr	r2, [r7, #8]
 8017584:	4413      	add	r3, r2
 8017586:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017588:	2208      	movs	r2, #8
 801758a:	68fb      	ldr	r3, [r7, #12]
 801758c:	1a9b      	subs	r3, r3, r2
 801758e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017590:	68fb      	ldr	r3, [r7, #12]
 8017592:	f023 0307 	bic.w	r3, r3, #7
 8017596:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017598:	68fb      	ldr	r3, [r7, #12]
 801759a:	4a15      	ldr	r2, [pc, #84]	@ (80175f0 <prvHeapInit+0xb4>)
 801759c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801759e:	4b14      	ldr	r3, [pc, #80]	@ (80175f0 <prvHeapInit+0xb4>)
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	2200      	movs	r2, #0
 80175a4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80175a6:	4b12      	ldr	r3, [pc, #72]	@ (80175f0 <prvHeapInit+0xb4>)
 80175a8:	681b      	ldr	r3, [r3, #0]
 80175aa:	2200      	movs	r2, #0
 80175ac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80175ae:	687b      	ldr	r3, [r7, #4]
 80175b0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80175b2:	683b      	ldr	r3, [r7, #0]
 80175b4:	68fa      	ldr	r2, [r7, #12]
 80175b6:	1ad2      	subs	r2, r2, r3
 80175b8:	683b      	ldr	r3, [r7, #0]
 80175ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80175bc:	4b0c      	ldr	r3, [pc, #48]	@ (80175f0 <prvHeapInit+0xb4>)
 80175be:	681a      	ldr	r2, [r3, #0]
 80175c0:	683b      	ldr	r3, [r7, #0]
 80175c2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80175c4:	683b      	ldr	r3, [r7, #0]
 80175c6:	685b      	ldr	r3, [r3, #4]
 80175c8:	4a0a      	ldr	r2, [pc, #40]	@ (80175f4 <prvHeapInit+0xb8>)
 80175ca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80175cc:	683b      	ldr	r3, [r7, #0]
 80175ce:	685b      	ldr	r3, [r3, #4]
 80175d0:	4a09      	ldr	r2, [pc, #36]	@ (80175f8 <prvHeapInit+0xbc>)
 80175d2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80175d4:	4b09      	ldr	r3, [pc, #36]	@ (80175fc <prvHeapInit+0xc0>)
 80175d6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80175da:	601a      	str	r2, [r3, #0]
}
 80175dc:	bf00      	nop
 80175de:	3714      	adds	r7, #20
 80175e0:	46bd      	mov	sp, r7
 80175e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175e6:	4770      	bx	lr
 80175e8:	200133f0 	.word	0x200133f0
 80175ec:	2001b3f0 	.word	0x2001b3f0
 80175f0:	2001b3f8 	.word	0x2001b3f8
 80175f4:	2001b400 	.word	0x2001b400
 80175f8:	2001b3fc 	.word	0x2001b3fc
 80175fc:	2001b404 	.word	0x2001b404

08017600 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017600:	b480      	push	{r7}
 8017602:	b085      	sub	sp, #20
 8017604:	af00      	add	r7, sp, #0
 8017606:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017608:	4b28      	ldr	r3, [pc, #160]	@ (80176ac <prvInsertBlockIntoFreeList+0xac>)
 801760a:	60fb      	str	r3, [r7, #12]
 801760c:	e002      	b.n	8017614 <prvInsertBlockIntoFreeList+0x14>
 801760e:	68fb      	ldr	r3, [r7, #12]
 8017610:	681b      	ldr	r3, [r3, #0]
 8017612:	60fb      	str	r3, [r7, #12]
 8017614:	68fb      	ldr	r3, [r7, #12]
 8017616:	681b      	ldr	r3, [r3, #0]
 8017618:	687a      	ldr	r2, [r7, #4]
 801761a:	429a      	cmp	r2, r3
 801761c:	d8f7      	bhi.n	801760e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801761e:	68fb      	ldr	r3, [r7, #12]
 8017620:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017622:	68fb      	ldr	r3, [r7, #12]
 8017624:	685b      	ldr	r3, [r3, #4]
 8017626:	68ba      	ldr	r2, [r7, #8]
 8017628:	4413      	add	r3, r2
 801762a:	687a      	ldr	r2, [r7, #4]
 801762c:	429a      	cmp	r2, r3
 801762e:	d108      	bne.n	8017642 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017630:	68fb      	ldr	r3, [r7, #12]
 8017632:	685a      	ldr	r2, [r3, #4]
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	685b      	ldr	r3, [r3, #4]
 8017638:	441a      	add	r2, r3
 801763a:	68fb      	ldr	r3, [r7, #12]
 801763c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017642:	687b      	ldr	r3, [r7, #4]
 8017644:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017646:	687b      	ldr	r3, [r7, #4]
 8017648:	685b      	ldr	r3, [r3, #4]
 801764a:	68ba      	ldr	r2, [r7, #8]
 801764c:	441a      	add	r2, r3
 801764e:	68fb      	ldr	r3, [r7, #12]
 8017650:	681b      	ldr	r3, [r3, #0]
 8017652:	429a      	cmp	r2, r3
 8017654:	d118      	bne.n	8017688 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017656:	68fb      	ldr	r3, [r7, #12]
 8017658:	681a      	ldr	r2, [r3, #0]
 801765a:	4b15      	ldr	r3, [pc, #84]	@ (80176b0 <prvInsertBlockIntoFreeList+0xb0>)
 801765c:	681b      	ldr	r3, [r3, #0]
 801765e:	429a      	cmp	r2, r3
 8017660:	d00d      	beq.n	801767e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017662:	687b      	ldr	r3, [r7, #4]
 8017664:	685a      	ldr	r2, [r3, #4]
 8017666:	68fb      	ldr	r3, [r7, #12]
 8017668:	681b      	ldr	r3, [r3, #0]
 801766a:	685b      	ldr	r3, [r3, #4]
 801766c:	441a      	add	r2, r3
 801766e:	687b      	ldr	r3, [r7, #4]
 8017670:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017672:	68fb      	ldr	r3, [r7, #12]
 8017674:	681b      	ldr	r3, [r3, #0]
 8017676:	681a      	ldr	r2, [r3, #0]
 8017678:	687b      	ldr	r3, [r7, #4]
 801767a:	601a      	str	r2, [r3, #0]
 801767c:	e008      	b.n	8017690 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801767e:	4b0c      	ldr	r3, [pc, #48]	@ (80176b0 <prvInsertBlockIntoFreeList+0xb0>)
 8017680:	681a      	ldr	r2, [r3, #0]
 8017682:	687b      	ldr	r3, [r7, #4]
 8017684:	601a      	str	r2, [r3, #0]
 8017686:	e003      	b.n	8017690 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017688:	68fb      	ldr	r3, [r7, #12]
 801768a:	681a      	ldr	r2, [r3, #0]
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017690:	68fa      	ldr	r2, [r7, #12]
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	429a      	cmp	r2, r3
 8017696:	d002      	beq.n	801769e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017698:	68fb      	ldr	r3, [r7, #12]
 801769a:	687a      	ldr	r2, [r7, #4]
 801769c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801769e:	bf00      	nop
 80176a0:	3714      	adds	r7, #20
 80176a2:	46bd      	mov	sp, r7
 80176a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176a8:	4770      	bx	lr
 80176aa:	bf00      	nop
 80176ac:	2001b3f0 	.word	0x2001b3f0
 80176b0:	2001b3f8 	.word	0x2001b3f8

080176b4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80176b4:	b580      	push	{r7, lr}
 80176b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80176b8:	2201      	movs	r2, #1
 80176ba:	490e      	ldr	r1, [pc, #56]	@ (80176f4 <MX_USB_HOST_Init+0x40>)
 80176bc:	480e      	ldr	r0, [pc, #56]	@ (80176f8 <MX_USB_HOST_Init+0x44>)
 80176be:	f7fb fde1 	bl	8013284 <USBH_Init>
 80176c2:	4603      	mov	r3, r0
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	d001      	beq.n	80176cc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80176c8:	f7ea fad4 	bl	8001c74 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80176cc:	490b      	ldr	r1, [pc, #44]	@ (80176fc <MX_USB_HOST_Init+0x48>)
 80176ce:	480a      	ldr	r0, [pc, #40]	@ (80176f8 <MX_USB_HOST_Init+0x44>)
 80176d0:	f7fb feab 	bl	801342a <USBH_RegisterClass>
 80176d4:	4603      	mov	r3, r0
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	d001      	beq.n	80176de <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80176da:	f7ea facb 	bl	8001c74 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80176de:	4806      	ldr	r0, [pc, #24]	@ (80176f8 <MX_USB_HOST_Init+0x44>)
 80176e0:	f7fb ff2f 	bl	8013542 <USBH_Start>
 80176e4:	4603      	mov	r3, r0
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	d001      	beq.n	80176ee <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80176ea:	f7ea fac3 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80176ee:	bf00      	nop
 80176f0:	bd80      	pop	{r7, pc}
 80176f2:	bf00      	nop
 80176f4:	08017701 	.word	0x08017701
 80176f8:	2001b408 	.word	0x2001b408
 80176fc:	20012040 	.word	0x20012040

08017700 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8017700:	b480      	push	{r7}
 8017702:	b083      	sub	sp, #12
 8017704:	af00      	add	r7, sp, #0
 8017706:	6078      	str	r0, [r7, #4]
 8017708:	460b      	mov	r3, r1
 801770a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801770c:	78fb      	ldrb	r3, [r7, #3]
 801770e:	3b01      	subs	r3, #1
 8017710:	2b04      	cmp	r3, #4
 8017712:	d819      	bhi.n	8017748 <USBH_UserProcess+0x48>
 8017714:	a201      	add	r2, pc, #4	@ (adr r2, 801771c <USBH_UserProcess+0x1c>)
 8017716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801771a:	bf00      	nop
 801771c:	08017749 	.word	0x08017749
 8017720:	08017739 	.word	0x08017739
 8017724:	08017749 	.word	0x08017749
 8017728:	08017741 	.word	0x08017741
 801772c:	08017731 	.word	0x08017731
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8017730:	4b09      	ldr	r3, [pc, #36]	@ (8017758 <USBH_UserProcess+0x58>)
 8017732:	2203      	movs	r2, #3
 8017734:	701a      	strb	r2, [r3, #0]
  break;
 8017736:	e008      	b.n	801774a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8017738:	4b07      	ldr	r3, [pc, #28]	@ (8017758 <USBH_UserProcess+0x58>)
 801773a:	2202      	movs	r2, #2
 801773c:	701a      	strb	r2, [r3, #0]
  break;
 801773e:	e004      	b.n	801774a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8017740:	4b05      	ldr	r3, [pc, #20]	@ (8017758 <USBH_UserProcess+0x58>)
 8017742:	2201      	movs	r2, #1
 8017744:	701a      	strb	r2, [r3, #0]
  break;
 8017746:	e000      	b.n	801774a <USBH_UserProcess+0x4a>

  default:
  break;
 8017748:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801774a:	bf00      	nop
 801774c:	370c      	adds	r7, #12
 801774e:	46bd      	mov	sp, r7
 8017750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017754:	4770      	bx	lr
 8017756:	bf00      	nop
 8017758:	2001b7ec 	.word	0x2001b7ec

0801775c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801775c:	b580      	push	{r7, lr}
 801775e:	b08a      	sub	sp, #40	@ 0x28
 8017760:	af00      	add	r7, sp, #0
 8017762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017764:	f107 0314 	add.w	r3, r7, #20
 8017768:	2200      	movs	r2, #0
 801776a:	601a      	str	r2, [r3, #0]
 801776c:	605a      	str	r2, [r3, #4]
 801776e:	609a      	str	r2, [r3, #8]
 8017770:	60da      	str	r2, [r3, #12]
 8017772:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8017774:	687b      	ldr	r3, [r7, #4]
 8017776:	681b      	ldr	r3, [r3, #0]
 8017778:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801777c:	d13c      	bne.n	80177f8 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801777e:	4b20      	ldr	r3, [pc, #128]	@ (8017800 <HAL_HCD_MspInit+0xa4>)
 8017780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017782:	4a1f      	ldr	r2, [pc, #124]	@ (8017800 <HAL_HCD_MspInit+0xa4>)
 8017784:	f043 0301 	orr.w	r3, r3, #1
 8017788:	6313      	str	r3, [r2, #48]	@ 0x30
 801778a:	4b1d      	ldr	r3, [pc, #116]	@ (8017800 <HAL_HCD_MspInit+0xa4>)
 801778c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801778e:	f003 0301 	and.w	r3, r3, #1
 8017792:	613b      	str	r3, [r7, #16]
 8017794:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8017796:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 801779a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801779c:	2302      	movs	r3, #2
 801779e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80177a0:	2300      	movs	r3, #0
 80177a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80177a4:	2303      	movs	r3, #3
 80177a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80177a8:	230a      	movs	r3, #10
 80177aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80177ac:	f107 0314 	add.w	r3, r7, #20
 80177b0:	4619      	mov	r1, r3
 80177b2:	4814      	ldr	r0, [pc, #80]	@ (8017804 <HAL_HCD_MspInit+0xa8>)
 80177b4:	f7ef fdb8 	bl	8007328 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80177b8:	4b11      	ldr	r3, [pc, #68]	@ (8017800 <HAL_HCD_MspInit+0xa4>)
 80177ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80177bc:	4a10      	ldr	r2, [pc, #64]	@ (8017800 <HAL_HCD_MspInit+0xa4>)
 80177be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80177c2:	6353      	str	r3, [r2, #52]	@ 0x34
 80177c4:	4b0e      	ldr	r3, [pc, #56]	@ (8017800 <HAL_HCD_MspInit+0xa4>)
 80177c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80177c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80177cc:	60fb      	str	r3, [r7, #12]
 80177ce:	68fb      	ldr	r3, [r7, #12]
 80177d0:	4b0b      	ldr	r3, [pc, #44]	@ (8017800 <HAL_HCD_MspInit+0xa4>)
 80177d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80177d4:	4a0a      	ldr	r2, [pc, #40]	@ (8017800 <HAL_HCD_MspInit+0xa4>)
 80177d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80177da:	6453      	str	r3, [r2, #68]	@ 0x44
 80177dc:	4b08      	ldr	r3, [pc, #32]	@ (8017800 <HAL_HCD_MspInit+0xa4>)
 80177de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80177e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80177e4:	60bb      	str	r3, [r7, #8]
 80177e6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80177e8:	2200      	movs	r2, #0
 80177ea:	2105      	movs	r1, #5
 80177ec:	2043      	movs	r0, #67	@ 0x43
 80177ee:	f7ee fa71 	bl	8005cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80177f2:	2043      	movs	r0, #67	@ 0x43
 80177f4:	f7ee fa8a 	bl	8005d0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80177f8:	bf00      	nop
 80177fa:	3728      	adds	r7, #40	@ 0x28
 80177fc:	46bd      	mov	sp, r7
 80177fe:	bd80      	pop	{r7, pc}
 8017800:	40023800 	.word	0x40023800
 8017804:	40020000 	.word	0x40020000

08017808 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8017808:	b580      	push	{r7, lr}
 801780a:	b082      	sub	sp, #8
 801780c:	af00      	add	r7, sp, #0
 801780e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8017810:	687b      	ldr	r3, [r7, #4]
 8017812:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017816:	4618      	mov	r0, r3
 8017818:	f7fc facb 	bl	8013db2 <USBH_LL_IncTimer>
}
 801781c:	bf00      	nop
 801781e:	3708      	adds	r7, #8
 8017820:	46bd      	mov	sp, r7
 8017822:	bd80      	pop	{r7, pc}

08017824 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017824:	b580      	push	{r7, lr}
 8017826:	b082      	sub	sp, #8
 8017828:	af00      	add	r7, sp, #0
 801782a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017832:	4618      	mov	r0, r3
 8017834:	f7fc fb0b 	bl	8013e4e <USBH_LL_Connect>
}
 8017838:	bf00      	nop
 801783a:	3708      	adds	r7, #8
 801783c:	46bd      	mov	sp, r7
 801783e:	bd80      	pop	{r7, pc}

08017840 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017840:	b580      	push	{r7, lr}
 8017842:	b082      	sub	sp, #8
 8017844:	af00      	add	r7, sp, #0
 8017846:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801784e:	4618      	mov	r0, r3
 8017850:	f7fc fb18 	bl	8013e84 <USBH_LL_Disconnect>
}
 8017854:	bf00      	nop
 8017856:	3708      	adds	r7, #8
 8017858:	46bd      	mov	sp, r7
 801785a:	bd80      	pop	{r7, pc}

0801785c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801785c:	b580      	push	{r7, lr}
 801785e:	b082      	sub	sp, #8
 8017860:	af00      	add	r7, sp, #0
 8017862:	6078      	str	r0, [r7, #4]
 8017864:	460b      	mov	r3, r1
 8017866:	70fb      	strb	r3, [r7, #3]
 8017868:	4613      	mov	r3, r2
 801786a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 801786c:	687b      	ldr	r3, [r7, #4]
 801786e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017872:	4618      	mov	r0, r3
 8017874:	f7fc fb6c 	bl	8013f50 <USBH_LL_NotifyURBChange>
#endif
}
 8017878:	bf00      	nop
 801787a:	3708      	adds	r7, #8
 801787c:	46bd      	mov	sp, r7
 801787e:	bd80      	pop	{r7, pc}

08017880 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017880:	b580      	push	{r7, lr}
 8017882:	b082      	sub	sp, #8
 8017884:	af00      	add	r7, sp, #0
 8017886:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8017888:	687b      	ldr	r3, [r7, #4]
 801788a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801788e:	4618      	mov	r0, r3
 8017890:	f7fc fab9 	bl	8013e06 <USBH_LL_PortEnabled>
}
 8017894:	bf00      	nop
 8017896:	3708      	adds	r7, #8
 8017898:	46bd      	mov	sp, r7
 801789a:	bd80      	pop	{r7, pc}

0801789c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801789c:	b580      	push	{r7, lr}
 801789e:	b082      	sub	sp, #8
 80178a0:	af00      	add	r7, sp, #0
 80178a2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80178a4:	687b      	ldr	r3, [r7, #4]
 80178a6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80178aa:	4618      	mov	r0, r3
 80178ac:	f7fc fabd 	bl	8013e2a <USBH_LL_PortDisabled>
}
 80178b0:	bf00      	nop
 80178b2:	3708      	adds	r7, #8
 80178b4:	46bd      	mov	sp, r7
 80178b6:	bd80      	pop	{r7, pc}

080178b8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80178b8:	b580      	push	{r7, lr}
 80178ba:	b082      	sub	sp, #8
 80178bc:	af00      	add	r7, sp, #0
 80178be:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80178c6:	2b01      	cmp	r3, #1
 80178c8:	d12a      	bne.n	8017920 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80178ca:	4a18      	ldr	r2, [pc, #96]	@ (801792c <USBH_LL_Init+0x74>)
 80178cc:	687b      	ldr	r3, [r7, #4]
 80178ce:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80178d2:	687b      	ldr	r3, [r7, #4]
 80178d4:	4a15      	ldr	r2, [pc, #84]	@ (801792c <USBH_LL_Init+0x74>)
 80178d6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80178da:	4b14      	ldr	r3, [pc, #80]	@ (801792c <USBH_LL_Init+0x74>)
 80178dc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80178e0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80178e2:	4b12      	ldr	r3, [pc, #72]	@ (801792c <USBH_LL_Init+0x74>)
 80178e4:	2208      	movs	r2, #8
 80178e6:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80178e8:	4b10      	ldr	r3, [pc, #64]	@ (801792c <USBH_LL_Init+0x74>)
 80178ea:	2201      	movs	r2, #1
 80178ec:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80178ee:	4b0f      	ldr	r3, [pc, #60]	@ (801792c <USBH_LL_Init+0x74>)
 80178f0:	2200      	movs	r2, #0
 80178f2:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80178f4:	4b0d      	ldr	r3, [pc, #52]	@ (801792c <USBH_LL_Init+0x74>)
 80178f6:	2202      	movs	r2, #2
 80178f8:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80178fa:	4b0c      	ldr	r3, [pc, #48]	@ (801792c <USBH_LL_Init+0x74>)
 80178fc:	2200      	movs	r2, #0
 80178fe:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8017900:	480a      	ldr	r0, [pc, #40]	@ (801792c <USBH_LL_Init+0x74>)
 8017902:	f7ef fffa 	bl	80078fa <HAL_HCD_Init>
 8017906:	4603      	mov	r3, r0
 8017908:	2b00      	cmp	r3, #0
 801790a:	d001      	beq.n	8017910 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801790c:	f7ea f9b2 	bl	8001c74 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8017910:	4806      	ldr	r0, [pc, #24]	@ (801792c <USBH_LL_Init+0x74>)
 8017912:	f7f0 fc37 	bl	8008184 <HAL_HCD_GetCurrentFrame>
 8017916:	4603      	mov	r3, r0
 8017918:	4619      	mov	r1, r3
 801791a:	6878      	ldr	r0, [r7, #4]
 801791c:	f7fc fa3a 	bl	8013d94 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8017920:	2300      	movs	r3, #0
}
 8017922:	4618      	mov	r0, r3
 8017924:	3708      	adds	r7, #8
 8017926:	46bd      	mov	sp, r7
 8017928:	bd80      	pop	{r7, pc}
 801792a:	bf00      	nop
 801792c:	2001b7f0 	.word	0x2001b7f0

08017930 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8017930:	b580      	push	{r7, lr}
 8017932:	b084      	sub	sp, #16
 8017934:	af00      	add	r7, sp, #0
 8017936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017938:	2300      	movs	r3, #0
 801793a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801793c:	2300      	movs	r3, #0
 801793e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017946:	4618      	mov	r0, r3
 8017948:	f7f0 fba4 	bl	8008094 <HAL_HCD_Start>
 801794c:	4603      	mov	r3, r0
 801794e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017950:	7bfb      	ldrb	r3, [r7, #15]
 8017952:	4618      	mov	r0, r3
 8017954:	f000 f94c 	bl	8017bf0 <USBH_Get_USB_Status>
 8017958:	4603      	mov	r3, r0
 801795a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801795c:	7bbb      	ldrb	r3, [r7, #14]
}
 801795e:	4618      	mov	r0, r3
 8017960:	3710      	adds	r7, #16
 8017962:	46bd      	mov	sp, r7
 8017964:	bd80      	pop	{r7, pc}

08017966 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8017966:	b580      	push	{r7, lr}
 8017968:	b084      	sub	sp, #16
 801796a:	af00      	add	r7, sp, #0
 801796c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801796e:	2300      	movs	r3, #0
 8017970:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017972:	2300      	movs	r3, #0
 8017974:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8017976:	687b      	ldr	r3, [r7, #4]
 8017978:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801797c:	4618      	mov	r0, r3
 801797e:	f7f0 fbac 	bl	80080da <HAL_HCD_Stop>
 8017982:	4603      	mov	r3, r0
 8017984:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017986:	7bfb      	ldrb	r3, [r7, #15]
 8017988:	4618      	mov	r0, r3
 801798a:	f000 f931 	bl	8017bf0 <USBH_Get_USB_Status>
 801798e:	4603      	mov	r3, r0
 8017990:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017992:	7bbb      	ldrb	r3, [r7, #14]
}
 8017994:	4618      	mov	r0, r3
 8017996:	3710      	adds	r7, #16
 8017998:	46bd      	mov	sp, r7
 801799a:	bd80      	pop	{r7, pc}

0801799c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 801799c:	b580      	push	{r7, lr}
 801799e:	b084      	sub	sp, #16
 80179a0:	af00      	add	r7, sp, #0
 80179a2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80179a4:	2301      	movs	r3, #1
 80179a6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80179ae:	4618      	mov	r0, r3
 80179b0:	f7f0 fbf6 	bl	80081a0 <HAL_HCD_GetCurrentSpeed>
 80179b4:	4603      	mov	r3, r0
 80179b6:	2b02      	cmp	r3, #2
 80179b8:	d00c      	beq.n	80179d4 <USBH_LL_GetSpeed+0x38>
 80179ba:	2b02      	cmp	r3, #2
 80179bc:	d80d      	bhi.n	80179da <USBH_LL_GetSpeed+0x3e>
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d002      	beq.n	80179c8 <USBH_LL_GetSpeed+0x2c>
 80179c2:	2b01      	cmp	r3, #1
 80179c4:	d003      	beq.n	80179ce <USBH_LL_GetSpeed+0x32>
 80179c6:	e008      	b.n	80179da <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80179c8:	2300      	movs	r3, #0
 80179ca:	73fb      	strb	r3, [r7, #15]
    break;
 80179cc:	e008      	b.n	80179e0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80179ce:	2301      	movs	r3, #1
 80179d0:	73fb      	strb	r3, [r7, #15]
    break;
 80179d2:	e005      	b.n	80179e0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80179d4:	2302      	movs	r3, #2
 80179d6:	73fb      	strb	r3, [r7, #15]
    break;
 80179d8:	e002      	b.n	80179e0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80179da:	2301      	movs	r3, #1
 80179dc:	73fb      	strb	r3, [r7, #15]
    break;
 80179de:	bf00      	nop
  }
  return  speed;
 80179e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80179e2:	4618      	mov	r0, r3
 80179e4:	3710      	adds	r7, #16
 80179e6:	46bd      	mov	sp, r7
 80179e8:	bd80      	pop	{r7, pc}

080179ea <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80179ea:	b580      	push	{r7, lr}
 80179ec:	b084      	sub	sp, #16
 80179ee:	af00      	add	r7, sp, #0
 80179f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80179f2:	2300      	movs	r3, #0
 80179f4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80179f6:	2300      	movs	r3, #0
 80179f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017a00:	4618      	mov	r0, r3
 8017a02:	f7f0 fb87 	bl	8008114 <HAL_HCD_ResetPort>
 8017a06:	4603      	mov	r3, r0
 8017a08:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017a0a:	7bfb      	ldrb	r3, [r7, #15]
 8017a0c:	4618      	mov	r0, r3
 8017a0e:	f000 f8ef 	bl	8017bf0 <USBH_Get_USB_Status>
 8017a12:	4603      	mov	r3, r0
 8017a14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017a16:	7bbb      	ldrb	r3, [r7, #14]
}
 8017a18:	4618      	mov	r0, r3
 8017a1a:	3710      	adds	r7, #16
 8017a1c:	46bd      	mov	sp, r7
 8017a1e:	bd80      	pop	{r7, pc}

08017a20 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017a20:	b580      	push	{r7, lr}
 8017a22:	b082      	sub	sp, #8
 8017a24:	af00      	add	r7, sp, #0
 8017a26:	6078      	str	r0, [r7, #4]
 8017a28:	460b      	mov	r3, r1
 8017a2a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017a32:	78fa      	ldrb	r2, [r7, #3]
 8017a34:	4611      	mov	r1, r2
 8017a36:	4618      	mov	r0, r3
 8017a38:	f7f0 fb8f 	bl	800815a <HAL_HCD_HC_GetXferCount>
 8017a3c:	4603      	mov	r3, r0
}
 8017a3e:	4618      	mov	r0, r3
 8017a40:	3708      	adds	r7, #8
 8017a42:	46bd      	mov	sp, r7
 8017a44:	bd80      	pop	{r7, pc}

08017a46 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8017a46:	b590      	push	{r4, r7, lr}
 8017a48:	b089      	sub	sp, #36	@ 0x24
 8017a4a:	af04      	add	r7, sp, #16
 8017a4c:	6078      	str	r0, [r7, #4]
 8017a4e:	4608      	mov	r0, r1
 8017a50:	4611      	mov	r1, r2
 8017a52:	461a      	mov	r2, r3
 8017a54:	4603      	mov	r3, r0
 8017a56:	70fb      	strb	r3, [r7, #3]
 8017a58:	460b      	mov	r3, r1
 8017a5a:	70bb      	strb	r3, [r7, #2]
 8017a5c:	4613      	mov	r3, r2
 8017a5e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017a60:	2300      	movs	r3, #0
 8017a62:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017a64:	2300      	movs	r3, #0
 8017a66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8017a68:	687b      	ldr	r3, [r7, #4]
 8017a6a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017a6e:	787c      	ldrb	r4, [r7, #1]
 8017a70:	78ba      	ldrb	r2, [r7, #2]
 8017a72:	78f9      	ldrb	r1, [r7, #3]
 8017a74:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017a76:	9302      	str	r3, [sp, #8]
 8017a78:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8017a7c:	9301      	str	r3, [sp, #4]
 8017a7e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017a82:	9300      	str	r3, [sp, #0]
 8017a84:	4623      	mov	r3, r4
 8017a86:	f7ef ff9f 	bl	80079c8 <HAL_HCD_HC_Init>
 8017a8a:	4603      	mov	r3, r0
 8017a8c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8017a8e:	7bfb      	ldrb	r3, [r7, #15]
 8017a90:	4618      	mov	r0, r3
 8017a92:	f000 f8ad 	bl	8017bf0 <USBH_Get_USB_Status>
 8017a96:	4603      	mov	r3, r0
 8017a98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017a9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8017a9c:	4618      	mov	r0, r3
 8017a9e:	3714      	adds	r7, #20
 8017aa0:	46bd      	mov	sp, r7
 8017aa2:	bd90      	pop	{r4, r7, pc}

08017aa4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017aa4:	b480      	push	{r7}
 8017aa6:	b083      	sub	sp, #12
 8017aa8:	af00      	add	r7, sp, #0
 8017aaa:	6078      	str	r0, [r7, #4]
 8017aac:	460b      	mov	r3, r1
 8017aae:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8017ab0:	2300      	movs	r3, #0
}
 8017ab2:	4618      	mov	r0, r3
 8017ab4:	370c      	adds	r7, #12
 8017ab6:	46bd      	mov	sp, r7
 8017ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017abc:	4770      	bx	lr

08017abe <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8017abe:	b590      	push	{r4, r7, lr}
 8017ac0:	b089      	sub	sp, #36	@ 0x24
 8017ac2:	af04      	add	r7, sp, #16
 8017ac4:	6078      	str	r0, [r7, #4]
 8017ac6:	4608      	mov	r0, r1
 8017ac8:	4611      	mov	r1, r2
 8017aca:	461a      	mov	r2, r3
 8017acc:	4603      	mov	r3, r0
 8017ace:	70fb      	strb	r3, [r7, #3]
 8017ad0:	460b      	mov	r3, r1
 8017ad2:	70bb      	strb	r3, [r7, #2]
 8017ad4:	4613      	mov	r3, r2
 8017ad6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ad8:	2300      	movs	r3, #0
 8017ada:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017adc:	2300      	movs	r3, #0
 8017ade:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8017ae0:	687b      	ldr	r3, [r7, #4]
 8017ae2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017ae6:	787c      	ldrb	r4, [r7, #1]
 8017ae8:	78ba      	ldrb	r2, [r7, #2]
 8017aea:	78f9      	ldrb	r1, [r7, #3]
 8017aec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017af0:	9303      	str	r3, [sp, #12]
 8017af2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017af4:	9302      	str	r3, [sp, #8]
 8017af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017af8:	9301      	str	r3, [sp, #4]
 8017afa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017afe:	9300      	str	r3, [sp, #0]
 8017b00:	4623      	mov	r3, r4
 8017b02:	f7f0 f819 	bl	8007b38 <HAL_HCD_HC_SubmitRequest>
 8017b06:	4603      	mov	r3, r0
 8017b08:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8017b0a:	7bfb      	ldrb	r3, [r7, #15]
 8017b0c:	4618      	mov	r0, r3
 8017b0e:	f000 f86f 	bl	8017bf0 <USBH_Get_USB_Status>
 8017b12:	4603      	mov	r3, r0
 8017b14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b16:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b18:	4618      	mov	r0, r3
 8017b1a:	3714      	adds	r7, #20
 8017b1c:	46bd      	mov	sp, r7
 8017b1e:	bd90      	pop	{r4, r7, pc}

08017b20 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017b20:	b580      	push	{r7, lr}
 8017b22:	b082      	sub	sp, #8
 8017b24:	af00      	add	r7, sp, #0
 8017b26:	6078      	str	r0, [r7, #4]
 8017b28:	460b      	mov	r3, r1
 8017b2a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8017b2c:	687b      	ldr	r3, [r7, #4]
 8017b2e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017b32:	78fa      	ldrb	r2, [r7, #3]
 8017b34:	4611      	mov	r1, r2
 8017b36:	4618      	mov	r0, r3
 8017b38:	f7f0 fafa 	bl	8008130 <HAL_HCD_HC_GetURBState>
 8017b3c:	4603      	mov	r3, r0
}
 8017b3e:	4618      	mov	r0, r3
 8017b40:	3708      	adds	r7, #8
 8017b42:	46bd      	mov	sp, r7
 8017b44:	bd80      	pop	{r7, pc}

08017b46 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8017b46:	b580      	push	{r7, lr}
 8017b48:	b082      	sub	sp, #8
 8017b4a:	af00      	add	r7, sp, #0
 8017b4c:	6078      	str	r0, [r7, #4]
 8017b4e:	460b      	mov	r3, r1
 8017b50:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8017b58:	2b01      	cmp	r3, #1
 8017b5a:	d103      	bne.n	8017b64 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8017b5c:	78fb      	ldrb	r3, [r7, #3]
 8017b5e:	4618      	mov	r0, r3
 8017b60:	f000 f872 	bl	8017c48 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8017b64:	20c8      	movs	r0, #200	@ 0xc8
 8017b66:	f7ed fd41 	bl	80055ec <HAL_Delay>
  return USBH_OK;
 8017b6a:	2300      	movs	r3, #0
}
 8017b6c:	4618      	mov	r0, r3
 8017b6e:	3708      	adds	r7, #8
 8017b70:	46bd      	mov	sp, r7
 8017b72:	bd80      	pop	{r7, pc}

08017b74 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8017b74:	b480      	push	{r7}
 8017b76:	b085      	sub	sp, #20
 8017b78:	af00      	add	r7, sp, #0
 8017b7a:	6078      	str	r0, [r7, #4]
 8017b7c:	460b      	mov	r3, r1
 8017b7e:	70fb      	strb	r3, [r7, #3]
 8017b80:	4613      	mov	r3, r2
 8017b82:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8017b84:	687b      	ldr	r3, [r7, #4]
 8017b86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017b8a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8017b8c:	78fa      	ldrb	r2, [r7, #3]
 8017b8e:	68f9      	ldr	r1, [r7, #12]
 8017b90:	4613      	mov	r3, r2
 8017b92:	011b      	lsls	r3, r3, #4
 8017b94:	1a9b      	subs	r3, r3, r2
 8017b96:	009b      	lsls	r3, r3, #2
 8017b98:	440b      	add	r3, r1
 8017b9a:	3317      	adds	r3, #23
 8017b9c:	781b      	ldrb	r3, [r3, #0]
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	d00a      	beq.n	8017bb8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8017ba2:	78fa      	ldrb	r2, [r7, #3]
 8017ba4:	68f9      	ldr	r1, [r7, #12]
 8017ba6:	4613      	mov	r3, r2
 8017ba8:	011b      	lsls	r3, r3, #4
 8017baa:	1a9b      	subs	r3, r3, r2
 8017bac:	009b      	lsls	r3, r3, #2
 8017bae:	440b      	add	r3, r1
 8017bb0:	333c      	adds	r3, #60	@ 0x3c
 8017bb2:	78ba      	ldrb	r2, [r7, #2]
 8017bb4:	701a      	strb	r2, [r3, #0]
 8017bb6:	e009      	b.n	8017bcc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8017bb8:	78fa      	ldrb	r2, [r7, #3]
 8017bba:	68f9      	ldr	r1, [r7, #12]
 8017bbc:	4613      	mov	r3, r2
 8017bbe:	011b      	lsls	r3, r3, #4
 8017bc0:	1a9b      	subs	r3, r3, r2
 8017bc2:	009b      	lsls	r3, r3, #2
 8017bc4:	440b      	add	r3, r1
 8017bc6:	333d      	adds	r3, #61	@ 0x3d
 8017bc8:	78ba      	ldrb	r2, [r7, #2]
 8017bca:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8017bcc:	2300      	movs	r3, #0
}
 8017bce:	4618      	mov	r0, r3
 8017bd0:	3714      	adds	r7, #20
 8017bd2:	46bd      	mov	sp, r7
 8017bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bd8:	4770      	bx	lr

08017bda <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8017bda:	b580      	push	{r7, lr}
 8017bdc:	b082      	sub	sp, #8
 8017bde:	af00      	add	r7, sp, #0
 8017be0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8017be2:	6878      	ldr	r0, [r7, #4]
 8017be4:	f7ed fd02 	bl	80055ec <HAL_Delay>
}
 8017be8:	bf00      	nop
 8017bea:	3708      	adds	r7, #8
 8017bec:	46bd      	mov	sp, r7
 8017bee:	bd80      	pop	{r7, pc}

08017bf0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017bf0:	b480      	push	{r7}
 8017bf2:	b085      	sub	sp, #20
 8017bf4:	af00      	add	r7, sp, #0
 8017bf6:	4603      	mov	r3, r0
 8017bf8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017bfa:	2300      	movs	r3, #0
 8017bfc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017bfe:	79fb      	ldrb	r3, [r7, #7]
 8017c00:	2b03      	cmp	r3, #3
 8017c02:	d817      	bhi.n	8017c34 <USBH_Get_USB_Status+0x44>
 8017c04:	a201      	add	r2, pc, #4	@ (adr r2, 8017c0c <USBH_Get_USB_Status+0x1c>)
 8017c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017c0a:	bf00      	nop
 8017c0c:	08017c1d 	.word	0x08017c1d
 8017c10:	08017c23 	.word	0x08017c23
 8017c14:	08017c29 	.word	0x08017c29
 8017c18:	08017c2f 	.word	0x08017c2f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8017c1c:	2300      	movs	r3, #0
 8017c1e:	73fb      	strb	r3, [r7, #15]
    break;
 8017c20:	e00b      	b.n	8017c3a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8017c22:	2302      	movs	r3, #2
 8017c24:	73fb      	strb	r3, [r7, #15]
    break;
 8017c26:	e008      	b.n	8017c3a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8017c28:	2301      	movs	r3, #1
 8017c2a:	73fb      	strb	r3, [r7, #15]
    break;
 8017c2c:	e005      	b.n	8017c3a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8017c2e:	2302      	movs	r3, #2
 8017c30:	73fb      	strb	r3, [r7, #15]
    break;
 8017c32:	e002      	b.n	8017c3a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8017c34:	2302      	movs	r3, #2
 8017c36:	73fb      	strb	r3, [r7, #15]
    break;
 8017c38:	bf00      	nop
  }
  return usb_status;
 8017c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017c3c:	4618      	mov	r0, r3
 8017c3e:	3714      	adds	r7, #20
 8017c40:	46bd      	mov	sp, r7
 8017c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c46:	4770      	bx	lr

08017c48 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8017c48:	b580      	push	{r7, lr}
 8017c4a:	b084      	sub	sp, #16
 8017c4c:	af00      	add	r7, sp, #0
 8017c4e:	4603      	mov	r3, r0
 8017c50:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8017c52:	79fb      	ldrb	r3, [r7, #7]
 8017c54:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8017c56:	79fb      	ldrb	r3, [r7, #7]
 8017c58:	2b00      	cmp	r3, #0
 8017c5a:	d102      	bne.n	8017c62 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8017c5c:	2300      	movs	r3, #0
 8017c5e:	73fb      	strb	r3, [r7, #15]
 8017c60:	e001      	b.n	8017c66 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8017c62:	2301      	movs	r3, #1
 8017c64:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 8017c66:	7bfb      	ldrb	r3, [r7, #15]
 8017c68:	461a      	mov	r2, r3
 8017c6a:	2120      	movs	r1, #32
 8017c6c:	4803      	ldr	r0, [pc, #12]	@ (8017c7c <MX_DriverVbusFS+0x34>)
 8017c6e:	f7ef fe2b 	bl	80078c8 <HAL_GPIO_WritePin>
}
 8017c72:	bf00      	nop
 8017c74:	3710      	adds	r7, #16
 8017c76:	46bd      	mov	sp, r7
 8017c78:	bd80      	pop	{r7, pc}
 8017c7a:	bf00      	nop
 8017c7c:	40020c00 	.word	0x40020c00

08017c80 <malloc>:
 8017c80:	4b02      	ldr	r3, [pc, #8]	@ (8017c8c <malloc+0xc>)
 8017c82:	4601      	mov	r1, r0
 8017c84:	6818      	ldr	r0, [r3, #0]
 8017c86:	f000 b82d 	b.w	8017ce4 <_malloc_r>
 8017c8a:	bf00      	nop
 8017c8c:	20012064 	.word	0x20012064

08017c90 <free>:
 8017c90:	4b02      	ldr	r3, [pc, #8]	@ (8017c9c <free+0xc>)
 8017c92:	4601      	mov	r1, r0
 8017c94:	6818      	ldr	r0, [r3, #0]
 8017c96:	f000 b903 	b.w	8017ea0 <_free_r>
 8017c9a:	bf00      	nop
 8017c9c:	20012064 	.word	0x20012064

08017ca0 <sbrk_aligned>:
 8017ca0:	b570      	push	{r4, r5, r6, lr}
 8017ca2:	4e0f      	ldr	r6, [pc, #60]	@ (8017ce0 <sbrk_aligned+0x40>)
 8017ca4:	460c      	mov	r4, r1
 8017ca6:	6831      	ldr	r1, [r6, #0]
 8017ca8:	4605      	mov	r5, r0
 8017caa:	b911      	cbnz	r1, 8017cb2 <sbrk_aligned+0x12>
 8017cac:	f000 f8ae 	bl	8017e0c <_sbrk_r>
 8017cb0:	6030      	str	r0, [r6, #0]
 8017cb2:	4621      	mov	r1, r4
 8017cb4:	4628      	mov	r0, r5
 8017cb6:	f000 f8a9 	bl	8017e0c <_sbrk_r>
 8017cba:	1c43      	adds	r3, r0, #1
 8017cbc:	d103      	bne.n	8017cc6 <sbrk_aligned+0x26>
 8017cbe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8017cc2:	4620      	mov	r0, r4
 8017cc4:	bd70      	pop	{r4, r5, r6, pc}
 8017cc6:	1cc4      	adds	r4, r0, #3
 8017cc8:	f024 0403 	bic.w	r4, r4, #3
 8017ccc:	42a0      	cmp	r0, r4
 8017cce:	d0f8      	beq.n	8017cc2 <sbrk_aligned+0x22>
 8017cd0:	1a21      	subs	r1, r4, r0
 8017cd2:	4628      	mov	r0, r5
 8017cd4:	f000 f89a 	bl	8017e0c <_sbrk_r>
 8017cd8:	3001      	adds	r0, #1
 8017cda:	d1f2      	bne.n	8017cc2 <sbrk_aligned+0x22>
 8017cdc:	e7ef      	b.n	8017cbe <sbrk_aligned+0x1e>
 8017cde:	bf00      	nop
 8017ce0:	2001bbd0 	.word	0x2001bbd0

08017ce4 <_malloc_r>:
 8017ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017ce8:	1ccd      	adds	r5, r1, #3
 8017cea:	f025 0503 	bic.w	r5, r5, #3
 8017cee:	3508      	adds	r5, #8
 8017cf0:	2d0c      	cmp	r5, #12
 8017cf2:	bf38      	it	cc
 8017cf4:	250c      	movcc	r5, #12
 8017cf6:	2d00      	cmp	r5, #0
 8017cf8:	4606      	mov	r6, r0
 8017cfa:	db01      	blt.n	8017d00 <_malloc_r+0x1c>
 8017cfc:	42a9      	cmp	r1, r5
 8017cfe:	d904      	bls.n	8017d0a <_malloc_r+0x26>
 8017d00:	230c      	movs	r3, #12
 8017d02:	6033      	str	r3, [r6, #0]
 8017d04:	2000      	movs	r0, #0
 8017d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017d0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017de0 <_malloc_r+0xfc>
 8017d0e:	f000 f869 	bl	8017de4 <__malloc_lock>
 8017d12:	f8d8 3000 	ldr.w	r3, [r8]
 8017d16:	461c      	mov	r4, r3
 8017d18:	bb44      	cbnz	r4, 8017d6c <_malloc_r+0x88>
 8017d1a:	4629      	mov	r1, r5
 8017d1c:	4630      	mov	r0, r6
 8017d1e:	f7ff ffbf 	bl	8017ca0 <sbrk_aligned>
 8017d22:	1c43      	adds	r3, r0, #1
 8017d24:	4604      	mov	r4, r0
 8017d26:	d158      	bne.n	8017dda <_malloc_r+0xf6>
 8017d28:	f8d8 4000 	ldr.w	r4, [r8]
 8017d2c:	4627      	mov	r7, r4
 8017d2e:	2f00      	cmp	r7, #0
 8017d30:	d143      	bne.n	8017dba <_malloc_r+0xd6>
 8017d32:	2c00      	cmp	r4, #0
 8017d34:	d04b      	beq.n	8017dce <_malloc_r+0xea>
 8017d36:	6823      	ldr	r3, [r4, #0]
 8017d38:	4639      	mov	r1, r7
 8017d3a:	4630      	mov	r0, r6
 8017d3c:	eb04 0903 	add.w	r9, r4, r3
 8017d40:	f000 f864 	bl	8017e0c <_sbrk_r>
 8017d44:	4581      	cmp	r9, r0
 8017d46:	d142      	bne.n	8017dce <_malloc_r+0xea>
 8017d48:	6821      	ldr	r1, [r4, #0]
 8017d4a:	1a6d      	subs	r5, r5, r1
 8017d4c:	4629      	mov	r1, r5
 8017d4e:	4630      	mov	r0, r6
 8017d50:	f7ff ffa6 	bl	8017ca0 <sbrk_aligned>
 8017d54:	3001      	adds	r0, #1
 8017d56:	d03a      	beq.n	8017dce <_malloc_r+0xea>
 8017d58:	6823      	ldr	r3, [r4, #0]
 8017d5a:	442b      	add	r3, r5
 8017d5c:	6023      	str	r3, [r4, #0]
 8017d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8017d62:	685a      	ldr	r2, [r3, #4]
 8017d64:	bb62      	cbnz	r2, 8017dc0 <_malloc_r+0xdc>
 8017d66:	f8c8 7000 	str.w	r7, [r8]
 8017d6a:	e00f      	b.n	8017d8c <_malloc_r+0xa8>
 8017d6c:	6822      	ldr	r2, [r4, #0]
 8017d6e:	1b52      	subs	r2, r2, r5
 8017d70:	d420      	bmi.n	8017db4 <_malloc_r+0xd0>
 8017d72:	2a0b      	cmp	r2, #11
 8017d74:	d917      	bls.n	8017da6 <_malloc_r+0xc2>
 8017d76:	1961      	adds	r1, r4, r5
 8017d78:	42a3      	cmp	r3, r4
 8017d7a:	6025      	str	r5, [r4, #0]
 8017d7c:	bf18      	it	ne
 8017d7e:	6059      	strne	r1, [r3, #4]
 8017d80:	6863      	ldr	r3, [r4, #4]
 8017d82:	bf08      	it	eq
 8017d84:	f8c8 1000 	streq.w	r1, [r8]
 8017d88:	5162      	str	r2, [r4, r5]
 8017d8a:	604b      	str	r3, [r1, #4]
 8017d8c:	4630      	mov	r0, r6
 8017d8e:	f000 f82f 	bl	8017df0 <__malloc_unlock>
 8017d92:	f104 000b 	add.w	r0, r4, #11
 8017d96:	1d23      	adds	r3, r4, #4
 8017d98:	f020 0007 	bic.w	r0, r0, #7
 8017d9c:	1ac2      	subs	r2, r0, r3
 8017d9e:	bf1c      	itt	ne
 8017da0:	1a1b      	subne	r3, r3, r0
 8017da2:	50a3      	strne	r3, [r4, r2]
 8017da4:	e7af      	b.n	8017d06 <_malloc_r+0x22>
 8017da6:	6862      	ldr	r2, [r4, #4]
 8017da8:	42a3      	cmp	r3, r4
 8017daa:	bf0c      	ite	eq
 8017dac:	f8c8 2000 	streq.w	r2, [r8]
 8017db0:	605a      	strne	r2, [r3, #4]
 8017db2:	e7eb      	b.n	8017d8c <_malloc_r+0xa8>
 8017db4:	4623      	mov	r3, r4
 8017db6:	6864      	ldr	r4, [r4, #4]
 8017db8:	e7ae      	b.n	8017d18 <_malloc_r+0x34>
 8017dba:	463c      	mov	r4, r7
 8017dbc:	687f      	ldr	r7, [r7, #4]
 8017dbe:	e7b6      	b.n	8017d2e <_malloc_r+0x4a>
 8017dc0:	461a      	mov	r2, r3
 8017dc2:	685b      	ldr	r3, [r3, #4]
 8017dc4:	42a3      	cmp	r3, r4
 8017dc6:	d1fb      	bne.n	8017dc0 <_malloc_r+0xdc>
 8017dc8:	2300      	movs	r3, #0
 8017dca:	6053      	str	r3, [r2, #4]
 8017dcc:	e7de      	b.n	8017d8c <_malloc_r+0xa8>
 8017dce:	230c      	movs	r3, #12
 8017dd0:	6033      	str	r3, [r6, #0]
 8017dd2:	4630      	mov	r0, r6
 8017dd4:	f000 f80c 	bl	8017df0 <__malloc_unlock>
 8017dd8:	e794      	b.n	8017d04 <_malloc_r+0x20>
 8017dda:	6005      	str	r5, [r0, #0]
 8017ddc:	e7d6      	b.n	8017d8c <_malloc_r+0xa8>
 8017dde:	bf00      	nop
 8017de0:	2001bbd4 	.word	0x2001bbd4

08017de4 <__malloc_lock>:
 8017de4:	4801      	ldr	r0, [pc, #4]	@ (8017dec <__malloc_lock+0x8>)
 8017de6:	f000 b84b 	b.w	8017e80 <__retarget_lock_acquire_recursive>
 8017dea:	bf00      	nop
 8017dec:	2001bd14 	.word	0x2001bd14

08017df0 <__malloc_unlock>:
 8017df0:	4801      	ldr	r0, [pc, #4]	@ (8017df8 <__malloc_unlock+0x8>)
 8017df2:	f000 b846 	b.w	8017e82 <__retarget_lock_release_recursive>
 8017df6:	bf00      	nop
 8017df8:	2001bd14 	.word	0x2001bd14

08017dfc <memset>:
 8017dfc:	4402      	add	r2, r0
 8017dfe:	4603      	mov	r3, r0
 8017e00:	4293      	cmp	r3, r2
 8017e02:	d100      	bne.n	8017e06 <memset+0xa>
 8017e04:	4770      	bx	lr
 8017e06:	f803 1b01 	strb.w	r1, [r3], #1
 8017e0a:	e7f9      	b.n	8017e00 <memset+0x4>

08017e0c <_sbrk_r>:
 8017e0c:	b538      	push	{r3, r4, r5, lr}
 8017e0e:	4d06      	ldr	r5, [pc, #24]	@ (8017e28 <_sbrk_r+0x1c>)
 8017e10:	2300      	movs	r3, #0
 8017e12:	4604      	mov	r4, r0
 8017e14:	4608      	mov	r0, r1
 8017e16:	602b      	str	r3, [r5, #0]
 8017e18:	f7eb f9ac 	bl	8003174 <_sbrk>
 8017e1c:	1c43      	adds	r3, r0, #1
 8017e1e:	d102      	bne.n	8017e26 <_sbrk_r+0x1a>
 8017e20:	682b      	ldr	r3, [r5, #0]
 8017e22:	b103      	cbz	r3, 8017e26 <_sbrk_r+0x1a>
 8017e24:	6023      	str	r3, [r4, #0]
 8017e26:	bd38      	pop	{r3, r4, r5, pc}
 8017e28:	2001bd10 	.word	0x2001bd10

08017e2c <__errno>:
 8017e2c:	4b01      	ldr	r3, [pc, #4]	@ (8017e34 <__errno+0x8>)
 8017e2e:	6818      	ldr	r0, [r3, #0]
 8017e30:	4770      	bx	lr
 8017e32:	bf00      	nop
 8017e34:	20012064 	.word	0x20012064

08017e38 <__libc_init_array>:
 8017e38:	b570      	push	{r4, r5, r6, lr}
 8017e3a:	4d0d      	ldr	r5, [pc, #52]	@ (8017e70 <__libc_init_array+0x38>)
 8017e3c:	4c0d      	ldr	r4, [pc, #52]	@ (8017e74 <__libc_init_array+0x3c>)
 8017e3e:	1b64      	subs	r4, r4, r5
 8017e40:	10a4      	asrs	r4, r4, #2
 8017e42:	2600      	movs	r6, #0
 8017e44:	42a6      	cmp	r6, r4
 8017e46:	d109      	bne.n	8017e5c <__libc_init_array+0x24>
 8017e48:	4d0b      	ldr	r5, [pc, #44]	@ (8017e78 <__libc_init_array+0x40>)
 8017e4a:	4c0c      	ldr	r4, [pc, #48]	@ (8017e7c <__libc_init_array+0x44>)
 8017e4c:	f000 f872 	bl	8017f34 <_init>
 8017e50:	1b64      	subs	r4, r4, r5
 8017e52:	10a4      	asrs	r4, r4, #2
 8017e54:	2600      	movs	r6, #0
 8017e56:	42a6      	cmp	r6, r4
 8017e58:	d105      	bne.n	8017e66 <__libc_init_array+0x2e>
 8017e5a:	bd70      	pop	{r4, r5, r6, pc}
 8017e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8017e60:	4798      	blx	r3
 8017e62:	3601      	adds	r6, #1
 8017e64:	e7ee      	b.n	8017e44 <__libc_init_array+0xc>
 8017e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8017e6a:	4798      	blx	r3
 8017e6c:	3601      	adds	r6, #1
 8017e6e:	e7f2      	b.n	8017e56 <__libc_init_array+0x1e>
 8017e70:	08018004 	.word	0x08018004
 8017e74:	08018004 	.word	0x08018004
 8017e78:	08018004 	.word	0x08018004
 8017e7c:	08018008 	.word	0x08018008

08017e80 <__retarget_lock_acquire_recursive>:
 8017e80:	4770      	bx	lr

08017e82 <__retarget_lock_release_recursive>:
 8017e82:	4770      	bx	lr

08017e84 <memcpy>:
 8017e84:	440a      	add	r2, r1
 8017e86:	4291      	cmp	r1, r2
 8017e88:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8017e8c:	d100      	bne.n	8017e90 <memcpy+0xc>
 8017e8e:	4770      	bx	lr
 8017e90:	b510      	push	{r4, lr}
 8017e92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017e96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017e9a:	4291      	cmp	r1, r2
 8017e9c:	d1f9      	bne.n	8017e92 <memcpy+0xe>
 8017e9e:	bd10      	pop	{r4, pc}

08017ea0 <_free_r>:
 8017ea0:	b538      	push	{r3, r4, r5, lr}
 8017ea2:	4605      	mov	r5, r0
 8017ea4:	2900      	cmp	r1, #0
 8017ea6:	d041      	beq.n	8017f2c <_free_r+0x8c>
 8017ea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017eac:	1f0c      	subs	r4, r1, #4
 8017eae:	2b00      	cmp	r3, #0
 8017eb0:	bfb8      	it	lt
 8017eb2:	18e4      	addlt	r4, r4, r3
 8017eb4:	f7ff ff96 	bl	8017de4 <__malloc_lock>
 8017eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8017f30 <_free_r+0x90>)
 8017eba:	6813      	ldr	r3, [r2, #0]
 8017ebc:	b933      	cbnz	r3, 8017ecc <_free_r+0x2c>
 8017ebe:	6063      	str	r3, [r4, #4]
 8017ec0:	6014      	str	r4, [r2, #0]
 8017ec2:	4628      	mov	r0, r5
 8017ec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017ec8:	f7ff bf92 	b.w	8017df0 <__malloc_unlock>
 8017ecc:	42a3      	cmp	r3, r4
 8017ece:	d908      	bls.n	8017ee2 <_free_r+0x42>
 8017ed0:	6820      	ldr	r0, [r4, #0]
 8017ed2:	1821      	adds	r1, r4, r0
 8017ed4:	428b      	cmp	r3, r1
 8017ed6:	bf01      	itttt	eq
 8017ed8:	6819      	ldreq	r1, [r3, #0]
 8017eda:	685b      	ldreq	r3, [r3, #4]
 8017edc:	1809      	addeq	r1, r1, r0
 8017ede:	6021      	streq	r1, [r4, #0]
 8017ee0:	e7ed      	b.n	8017ebe <_free_r+0x1e>
 8017ee2:	461a      	mov	r2, r3
 8017ee4:	685b      	ldr	r3, [r3, #4]
 8017ee6:	b10b      	cbz	r3, 8017eec <_free_r+0x4c>
 8017ee8:	42a3      	cmp	r3, r4
 8017eea:	d9fa      	bls.n	8017ee2 <_free_r+0x42>
 8017eec:	6811      	ldr	r1, [r2, #0]
 8017eee:	1850      	adds	r0, r2, r1
 8017ef0:	42a0      	cmp	r0, r4
 8017ef2:	d10b      	bne.n	8017f0c <_free_r+0x6c>
 8017ef4:	6820      	ldr	r0, [r4, #0]
 8017ef6:	4401      	add	r1, r0
 8017ef8:	1850      	adds	r0, r2, r1
 8017efa:	4283      	cmp	r3, r0
 8017efc:	6011      	str	r1, [r2, #0]
 8017efe:	d1e0      	bne.n	8017ec2 <_free_r+0x22>
 8017f00:	6818      	ldr	r0, [r3, #0]
 8017f02:	685b      	ldr	r3, [r3, #4]
 8017f04:	6053      	str	r3, [r2, #4]
 8017f06:	4408      	add	r0, r1
 8017f08:	6010      	str	r0, [r2, #0]
 8017f0a:	e7da      	b.n	8017ec2 <_free_r+0x22>
 8017f0c:	d902      	bls.n	8017f14 <_free_r+0x74>
 8017f0e:	230c      	movs	r3, #12
 8017f10:	602b      	str	r3, [r5, #0]
 8017f12:	e7d6      	b.n	8017ec2 <_free_r+0x22>
 8017f14:	6820      	ldr	r0, [r4, #0]
 8017f16:	1821      	adds	r1, r4, r0
 8017f18:	428b      	cmp	r3, r1
 8017f1a:	bf04      	itt	eq
 8017f1c:	6819      	ldreq	r1, [r3, #0]
 8017f1e:	685b      	ldreq	r3, [r3, #4]
 8017f20:	6063      	str	r3, [r4, #4]
 8017f22:	bf04      	itt	eq
 8017f24:	1809      	addeq	r1, r1, r0
 8017f26:	6021      	streq	r1, [r4, #0]
 8017f28:	6054      	str	r4, [r2, #4]
 8017f2a:	e7ca      	b.n	8017ec2 <_free_r+0x22>
 8017f2c:	bd38      	pop	{r3, r4, r5, pc}
 8017f2e:	bf00      	nop
 8017f30:	2001bbd4 	.word	0x2001bbd4

08017f34 <_init>:
 8017f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f36:	bf00      	nop
 8017f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017f3a:	bc08      	pop	{r3}
 8017f3c:	469e      	mov	lr, r3
 8017f3e:	4770      	bx	lr

08017f40 <_fini>:
 8017f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f42:	bf00      	nop
 8017f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017f46:	bc08      	pop	{r3}
 8017f48:	469e      	mov	lr, r3
 8017f4a:	4770      	bx	lr
