<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_S_U_87d90302</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_87d90302'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_S_U_87d90302')">rsnoc_z_H_R_G_G2_S_U_87d90302</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.99</td>
<td class="s6 cl rt"><a href="mod844.html#Line" > 64.52</a></td>
<td class="s5 cl rt"><a href="mod844.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod844.html#Toggle" >  0.88</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod844.html#Branch" > 52.56</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod844.html#inst_tag_271728"  onclick="showContent('inst_tag_271728')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ist</a></td>
<td class="s4 cl rt"> 41.99</td>
<td class="s6 cl rt"><a href="mod844.html#Line" > 64.52</a></td>
<td class="s5 cl rt"><a href="mod844.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod844.html#Toggle" >  0.88</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod844.html#Branch" > 52.56</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_S_U_87d90302'>
<hr>
<a name="inst_tag_271728"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_271728" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ist</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.99</td>
<td class="s6 cl rt"><a href="mod844.html#Line" > 64.52</a></td>
<td class="s5 cl rt"><a href="mod844.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod844.html#Toggle" >  0.88</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod844.html#Branch" > 52.56</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.53</td>
<td class="s6 cl rt"> 65.22</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.01</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.98</td>
<td class="s6 cl rt"> 66.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.27</td>
<td class="wht cl rt"></td>
<td><a href="mod105.html#inst_tag_19341" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod161.html#inst_tag_28739" id="tag_urg_inst_28739">Icb</a></td>
<td class="s3 cl rt"> 39.89</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.01</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_253071" id="tag_urg_inst_253071">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_253070" id="tag_urg_inst_253070">ud107</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45036" id="tag_urg_inst_45036">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_87d90302'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod844.html" >rsnoc_z_H_R_G_G2_S_U_87d90302</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>62</td><td>40</td><td>64.52</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141880</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141885</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>141892</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>141904</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141945</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141963</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141969</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141976</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141981</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141997</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>142005</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>142012</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>142018</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>142025</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
141879                  			TxVld &lt;= #1.0 ( 1'b0 );
141880     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
141881     1/1          	assign Sys_Pwr_Idle = ~ TxVld;
141882     1/1          	assign Sys_Pwr_WakeUp = 1'b0;
141883     <font color = "red">0/1     ==>  	assign RxInt_0 = Rx_0;</font>
                        MISSING_ELSE
141884                  	assign CeVld = RxVld;
141885     1/1          	assign Tx_0 = u_7c15;
141886     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141887     1/1          		if ( ! Sys_Clk_RstN )
141888     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( 32'b0 );</font>
                        MISSING_ELSE
141889                  		else if ( CeVld &amp; RxRdy )
141890                  			u_7c15 &lt;= #1.0 ( RxInt_0 );
141891                  	assign RxInt_2 = Rx_2;
141892     1/1          	assign Tx_2 = u_79a6;
141893     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
141894     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
141895     <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( 1'b0 );</font>
141896     1/1          		else if ( CeVld &amp; RxRdy )
141897     <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_2 );</font>
141898     <font color = "red">0/1     ==>  	assign RxInt_4 = Rx_4;</font>
141899                  	assign Tx_4 = u_9e8e;
141900                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141901                  		if ( ! Sys_Clk_RstN )
141902                  			u_9e8e &lt;= #1.0 ( 4'b0 );
141903                  		else if ( CeVld &amp; RxRdy )
141904     1/1          			u_9e8e &lt;= #1.0 ( RxInt_4 );
141905     <font color = "red">0/1     ==>  	// synopsys translate_off</font>
141906     <font color = "red">0/1     ==>  	// synthesis translate_off</font>
141907     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk )</font>
141908     1/1          		if ( Sys_Clk == 1'b1 )
141909     <font color = "red">0/1     ==>  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin</font>
141910     <font color = "red">0/1     ==>  				dontStop = 0;</font>
141911                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
141912                  				if (!dontStop) begin
141913                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
141914                  					$stop;
141915                  				end
141916                  			end
141917                  	// synthesis translate_on
141918                  	// synopsys translate_on
141919                  	endmodule
141920                  
141921                  `timescale 1ps/1ps
141922                  module rsnoc_z_H_R_N_A_G2_R_Req_c29ec720 (
141923                  	Axi_ar_addr
141924                  ,	Axi_ar_burst
141925                  ,	Axi_ar_cache
141926                  ,	Axi_ar_id
141927                  ,	Axi_ar_len
141928                  ,	Axi_ar_lock
141929                  ,	Axi_ar_prot
141930                  ,	Axi_ar_ready
141931                  ,	Axi_ar_size
141932                  ,	Axi_ar_valid
141933                  ,	Axi_aw_addr
141934                  ,	Axi_aw_burst
141935                  ,	Axi_aw_cache
141936                  ,	Axi_aw_id
141937                  ,	Axi_aw_len
141938                  ,	Axi_aw_lock
141939                  ,	Axi_aw_prot
141940                  ,	Axi_aw_ready
141941                  ,	Axi_aw_size
141942                  ,	Axi_aw_valid
141943                  ,	Axi_w_data
141944                  ,	Axi_w_last
141945     1/1          ,	Axi_w_ready
141946     1/1          ,	Axi_w_strb
141947     1/1          ,	Axi_w_valid
141948     <font color = "red">0/1     ==>  ,	Gen_Req_Addr</font>
                        MISSING_ELSE
141949                  ,	Gen_Req_Be
141950                  ,	Gen_Req_BurstType
141951                  ,	Gen_Req_Data
141952                  ,	Gen_Req_Last
141953                  ,	Gen_Req_Len1
141954                  ,	Gen_Req_Lock
141955                  ,	Gen_Req_Opc
141956                  ,	Gen_Req_Rdy
141957                  ,	Gen_Req_SeqId
141958                  ,	Gen_Req_SeqUnOrdered
141959                  ,	Gen_Req_SeqUnique
141960                  ,	Gen_Req_User
141961                  ,	Gen_Req_Vld
141962                  ,	LockAbort
141963     1/1          ,	PwrOn
141964     1/1          ,	Sys_Clk
141965     1/1          ,	Sys_Clk_ClkS
141966     <font color = "red">0/1     ==>  ,	Sys_Clk_En</font>
                        MISSING_ELSE
141967                  ,	Sys_Clk_EnS
141968                  ,	Sys_Clk_RetRstN
141969     1/1          ,	Sys_Clk_RstN
141970     <font color = "red">0/1     ==>  ,	Sys_Clk_Tm</font>
141971     1/1          ,	Sys_Pwr_Idle
141972     1/1          ,	Sys_Pwr_WakeUp
141973                  );
141974                  	output [31:0] Axi_ar_addr          ;
141975                  	output [1:0]  Axi_ar_burst         ;
141976     1/1          	output [3:0]  Axi_ar_cache         ;
141977     1/1          	output [3:0]  Axi_ar_id            ;
141978     1/1          	output [3:0]  Axi_ar_len           ;
141979     <font color = "red">0/1     ==>  	output        Axi_ar_lock          ;</font>
                        MISSING_ELSE
141980                  	output [2:0]  Axi_ar_prot          ;
141981     1/1          	input         Axi_ar_ready         ;
141982     1/1          	output [2:0]  Axi_ar_size          ;
141983     1/1          	output        Axi_ar_valid         ;
141984     <font color = "red">0/1     ==>  	output [31:0] Axi_aw_addr          ;</font>
                        MISSING_ELSE
141985                  	output [1:0]  Axi_aw_burst         ;
141986                  	output [3:0]  Axi_aw_cache         ;
141987                  	output [3:0]  Axi_aw_id            ;
141988                  	output [3:0]  Axi_aw_len           ;
141989                  	output        Axi_aw_lock          ;
141990                  	output [2:0]  Axi_aw_prot          ;
141991                  	input         Axi_aw_ready         ;
141992                  	output [2:0]  Axi_aw_size          ;
141993                  	output        Axi_aw_valid         ;
141994                  	output [31:0] Axi_w_data           ;
141995                  	output        Axi_w_last           ;
141996                  	input         Axi_w_ready          ;
141997     1/1          	output [3:0]  Axi_w_strb           ;
141998     1/1          	output        Axi_w_valid          ;
141999     1/1          	input  [31:0] Gen_Req_Addr         ;
142000     <font color = "red">0/1     ==>  	input  [3:0]  Gen_Req_Be           ;</font>
                        MISSING_ELSE
142001                  	input         Gen_Req_BurstType    ;
142002                  	input  [31:0] Gen_Req_Data         ;
142003                  	input         Gen_Req_Last         ;
142004                  	input  [5:0]  Gen_Req_Len1         ;
142005     1/1          	input         Gen_Req_Lock         ;
142006     1/1          	input  [2:0]  Gen_Req_Opc          ;
142007     1/1          	output        Gen_Req_Rdy          ;
142008     <font color = "red">0/1     ==>  	input  [3:0]  Gen_Req_SeqId        ;</font>
                        MISSING_ELSE
142009                  	input         Gen_Req_SeqUnOrdered ;
142010                  	input         Gen_Req_SeqUnique    ;
142011                  	input  [7:0]  Gen_Req_User         ;
142012     1/1          	input         Gen_Req_Vld          ;
142013     1/1          	output        LockAbort            ;
142014     1/1          	input         PwrOn                ;
142015     <font color = "red">0/1     ==>  	input         Sys_Clk              ;</font>
                        MISSING_ELSE
142016                  	input         Sys_Clk_ClkS         ;
142017                  	input         Sys_Clk_En           ;
142018     1/1          	input         Sys_Clk_EnS          ;
142019     1/1          	input         Sys_Clk_RetRstN      ;
142020     1/1          	input         Sys_Clk_RstN         ;
142021     <font color = "red">0/1     ==>  	input         Sys_Clk_Tm           ;</font>
                        MISSING_ELSE
142022                  	output        Sys_Pwr_Idle         ;
142023                  	output        Sys_Pwr_WakeUp       ;
142024                  	reg         u_14a              ;
142025     1/1          	wire [31:0] u_2393             ;
142026     1/1          	wire [31:0] u_2e3f_0           ;
142027     1/1          	wire        u_2e3f_2           ;
142028     <font color = "red">0/1     ==>  	wire [3:0]  u_2e3f_4           ;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod844.html" >rsnoc_z_H_R_G_G2_S_U_87d90302</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141871
 EXPRESSION (Idle ? GenRx_Req_Addr : Acc_Addr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141872
 EXPRESSION (Idle ? 63'b000000000000000000000000000000000000000000000000000111111111111 : 63'b000000000000000000000000000000000000000000000000000111111111111)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141875
 EXPRESSION (Idle ? GenRx_Req_Len1 : Acc_Len1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141876
 EXPRESSION (Idle ? 12'b000000111111 : 12'b000000111111)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141878
 EXPRESSION (Idle ? Gen_Width1 : Acc_Width1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141933
 EXPRESSION (CmdTx_Vld ? ((Cur_Len1S[5:2] | {4 {(Err | RxWrap)}})) : u_827c)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141940
 EXPRESSION (Idle ? 1'b0 : 1'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141985
 EXPRESSION (Idle ? CmdRx_MatchId : Acc_MatchId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141995
 EXPRESSION (Idle ? GenRx_Req_BurstType : Ret_BurstType)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142002
 EXPRESSION (Err ? GenRx_Req_Len1 : Cur_Len1S)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142003
 EXPRESSION (Idle ? GenRx_Req_Lock : Ret_Lock)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142009
 EXPRESSION (Idle ? GenRx_Req_Opc : Ret_Opc)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142010
 EXPRESSION (Idle ? GenRx_Req_SeqId : Ret_SeqId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142016
 EXPRESSION (Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142023
 EXPRESSION (Idle ? GenRx_Req_User : Ret_User)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod844.html" >rsnoc_z_H_R_G_G2_S_U_87d90302</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">3.88  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1134</td>
<td class="rt">10</td>
<td class="rt">0.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">567</td>
<td class="rt">6</td>
<td class="rt">1.06  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">567</td>
<td class="rt">4</td>
<td class="rt">0.71  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">7.02  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">10</td>
<td class="rt">1.95  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">6</td>
<td class="rt">2.34  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">4</td>
<td class="rt">1.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">46</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">622</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">311</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">311</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_Key[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_106[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6afb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_827c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_921</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fa7a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Width1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Bypass</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_AddrInc[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_BurstAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_CrossB1[62:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1Dec[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1S[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_MaxLen1[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Strm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Width1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurSplit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>End</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_Width1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1S_Cross[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Split_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Split_Cross</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_Width1_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uCur_Len1S_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_Width1_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod844.html" >rsnoc_z_H_R_G_G2_S_U_87d90302</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">78</td>
<td class="rt">41</td>
<td class="rt">52.56 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141871</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141872</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141875</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141876</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141878</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141933</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141940</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141985</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">142002</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">142003</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">142009</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">142010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">142016</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">142023</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141880</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141885</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">141892</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">141904</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141945</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141963</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">141969</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141976</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141981</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141997</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">142005</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">142012</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">142018</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">142025</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141871     	wire [31:0] RxInt_0  ;
           	                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141872     	wire        RxInt_2  ;
           	                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141875     	reg         dontStop ;
           	                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141876     	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141878     		if ( ! Sys_Clk_RstN )
           		                     
141879     			TxVld <= #1.0 ( 1'b0 );
           			                       
141880     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
141881     	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
141882     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
141883     	assign RxInt_0 = Rx_0;
           	                      
141884     	assign CeVld = RxVld;
           	                     
141885     	assign Tx_0 = u_7c15;
           	                     
141886     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141887     		if ( ! Sys_Clk_RstN )
           		                     
141888     			u_7c15 <= #1.0 ( 32'b0 );
           			                         
141889     		else if ( CeVld & RxRdy )
           		                         
141890     			u_7c15 <= #1.0 ( RxInt_0 );
           			                           
141891     	assign RxInt_2 = Rx_2;
           	                      
141892     	assign Tx_2 = u_79a6;
           	                     
141893     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141894     		if ( ! Sys_Clk_RstN )
           		                     
141895     			u_79a6 <= #1.0 ( 1'b0 );
           			                        
141896     		else if ( CeVld & RxRdy )
           		                         
141897     			u_79a6 <= #1.0 ( RxInt_2 );
           			                           
141898     	assign RxInt_4 = Rx_4;
           	                      
141899     	assign Tx_4 = u_9e8e;
           	                     
141900     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141901     		if ( ! Sys_Clk_RstN )
           		                     
141902     			u_9e8e <= #1.0 ( 4'b0 );
           			                        
141903     		else if ( CeVld & RxRdy )
           		                         
141904     			u_9e8e <= #1.0 ( RxInt_4 );
           			                           
141905     	// synopsys translate_off
           	                         
141906     	// synthesis translate_off
           	                          
141907     	always @( posedge Sys_Clk )
           	                           
141908     		if ( Sys_Clk == 1'b1 )
           		                      
141909     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
141910     				dontStop = 0;
           				             
141911     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
141912     				if (!dontStop) begin
           				                    
141913     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
141914     					$stop;
           					      
141915     				end
           				   
141916     			end
           			   
141917     	// synthesis translate_on
           	                         
141918     	// synopsys translate_on
           	                        
141919     	endmodule
           	         
141920     
           
141921     `timescale 1ps/1ps
                             
141922     module rsnoc_z_H_R_N_A_G2_R_Req_c29ec720 (
                                                     
141923     	Axi_ar_addr
           	           
141924     ,	Axi_ar_burst
            	            
141925     ,	Axi_ar_cache
            	            
141926     ,	Axi_ar_id
            	         
141927     ,	Axi_ar_len
            	          
141928     ,	Axi_ar_lock
            	           
141929     ,	Axi_ar_prot
            	           
141930     ,	Axi_ar_ready
            	            
141931     ,	Axi_ar_size
            	           
141932     ,	Axi_ar_valid
            	            
141933     ,	Axi_aw_addr
            	           
141934     ,	Axi_aw_burst
            	            
141935     ,	Axi_aw_cache
            	            
141936     ,	Axi_aw_id
            	         
141937     ,	Axi_aw_len
            	          
141938     ,	Axi_aw_lock
            	           
141939     ,	Axi_aw_prot
            	           
141940     ,	Axi_aw_ready
            	            
141941     ,	Axi_aw_size
            	           
141942     ,	Axi_aw_valid
            	            
141943     ,	Axi_w_data
            	          
141944     ,	Axi_w_last
            	          
141945     ,	Axi_w_ready
            	           
141946     ,	Axi_w_strb
            	          
141947     ,	Axi_w_valid
            	           
141948     ,	Gen_Req_Addr
            	            
141949     ,	Gen_Req_Be
            	          
141950     ,	Gen_Req_BurstType
            	                 
141951     ,	Gen_Req_Data
            	            
141952     ,	Gen_Req_Last
            	            
141953     ,	Gen_Req_Len1
            	            
141954     ,	Gen_Req_Lock
            	            
141955     ,	Gen_Req_Opc
            	           
141956     ,	Gen_Req_Rdy
            	           
141957     ,	Gen_Req_SeqId
            	             
141958     ,	Gen_Req_SeqUnOrdered
            	                    
141959     ,	Gen_Req_SeqUnique
            	                 
141960     ,	Gen_Req_User
            	            
141961     ,	Gen_Req_Vld
            	           
141962     ,	LockAbort
            	         
141963     ,	PwrOn
            	     
141964     ,	Sys_Clk
            	       
141965     ,	Sys_Clk_ClkS
            	            
141966     ,	Sys_Clk_En
            	          
141967     ,	Sys_Clk_EnS
            	           
141968     ,	Sys_Clk_RetRstN
            	               
141969     ,	Sys_Clk_RstN
            	            
141970     ,	Sys_Clk_Tm
            	          
141971     ,	Sys_Pwr_Idle
            	            
141972     ,	Sys_Pwr_WakeUp
            	              
141973     );
             
141974     	output [31:0] Axi_ar_addr          ;
           	                                    
141975     	output [1:0]  Axi_ar_burst         ;
           	                                    
141976     	output [3:0]  Axi_ar_cache         ;
           	                                    
141977     	output [3:0]  Axi_ar_id            ;
           	                                    
141978     	output [3:0]  Axi_ar_len           ;
           	                                    
141979     	output        Axi_ar_lock          ;
           	                                    
141980     	output [2:0]  Axi_ar_prot          ;
           	                                    
141981     	input         Axi_ar_ready         ;
           	                                    
141982     	output [2:0]  Axi_ar_size          ;
           	                                    
141983     	output        Axi_ar_valid         ;
           	                                    
141984     	output [31:0] Axi_aw_addr          ;
           	                                    
141985     	output [1:0]  Axi_aw_burst         ;
           	                                    
141986     	output [3:0]  Axi_aw_cache         ;
           	                                    
141987     	output [3:0]  Axi_aw_id            ;
           	                                    
141988     	output [3:0]  Axi_aw_len           ;
           	                                    
141989     	output        Axi_aw_lock          ;
           	                                    
141990     	output [2:0]  Axi_aw_prot          ;
           	                                    
141991     	input         Axi_aw_ready         ;
           	                                    
141992     	output [2:0]  Axi_aw_size          ;
           	                                    
141993     	output        Axi_aw_valid         ;
           	                                    
141994     	output [31:0] Axi_w_data           ;
           	                                    
141995     	output        Axi_w_last           ;
           	                                    
141996     	input         Axi_w_ready          ;
           	                                    
141997     	output [3:0]  Axi_w_strb           ;
           	                                    
141998     	output        Axi_w_valid          ;
           	                                    
141999     	input  [31:0] Gen_Req_Addr         ;
           	                                    
142000     	input  [3:0]  Gen_Req_Be           ;
           	                                    
142001     	input         Gen_Req_BurstType    ;
           	                                    
142002     	input  [31:0] Gen_Req_Data         ;
           	                                    
142003     	input         Gen_Req_Last         ;
           	                                    
142004     	input  [5:0]  Gen_Req_Len1         ;
           	                                    
142005     	input         Gen_Req_Lock         ;
           	                                    
142006     	input  [2:0]  Gen_Req_Opc          ;
           	                                    
142007     	output        Gen_Req_Rdy          ;
           	                                    
142008     	input  [3:0]  Gen_Req_SeqId        ;
           	                                    
142009     	input         Gen_Req_SeqUnOrdered ;
           	                                    
142010     	input         Gen_Req_SeqUnique    ;
           	                                    
142011     	input  [7:0]  Gen_Req_User         ;
           	                                    
142012     	input         Gen_Req_Vld          ;
           	                                    
142013     	output        LockAbort            ;
           	                                    
142014     	input         PwrOn                ;
           	                                    
142015     	input         Sys_Clk              ;
           	                                    
142016     	input         Sys_Clk_ClkS         ;
           	                                    
142017     	input         Sys_Clk_En           ;
           	                                    
142018     	input         Sys_Clk_EnS          ;
           	                                    
142019     	input         Sys_Clk_RetRstN      ;
           	                                    
142020     	input         Sys_Clk_RstN         ;
           	                                    
142021     	input         Sys_Clk_Tm           ;
           	                                    
142022     	output        Sys_Pwr_Idle         ;
           	                                    
142023     	output        Sys_Pwr_WakeUp       ;
           	                                    
142024     	reg         u_14a              ;
           	                                
142025     	wire [31:0] u_2393             ;
           	                                
142026     	wire [31:0] u_2e3f_0           ;
           	                                
142027     	wire        u_2e3f_2           ;
           	                                
142028     	wire [3:0]  u_2e3f_4           ;
           	                                
142029     	wire        u_336              ;
           	                                
142030     	wire [31:0] u_474f_0           ;
           	                                
142031     	wire [1:0]  u_474f_1           ;
           	                                
142032     	wire [2:0]  u_474f_10          ;
           	                                
142033     	wire [3:0]  u_474f_2           ;
           	                                
142034     	wire [3:0]  u_474f_3           ;
           	                                
142035     	wire [3:0]  u_474f_4           ;
           	                                
142036     	wire        u_474f_5           ;
           	                                
142037     	wire [2:0]  u_474f_6           ;
           	                                
142038     	wire        u_574              ;
           	                                
142039     	wire        u_614              ;
           	                                
142040     	wire [31:0] u_6808_0           ;
           	                                
142041     	wire [1:0]  u_6808_1           ;
           	                                
142042     	wire [2:0]  u_6808_10          ;
           	                                
142043     	wire [3:0]  u_6808_2           ;
           	                                
142044     	wire [3:0]  u_6808_3           ;
           	                                
142045     	wire [3:0]  u_6808_4           ;
           	                                
142046     	wire        u_6808_5           ;
           	                                
142047     	wire [2:0]  u_6808_6           ;
           	                                
142048     	wire [2:0]  u_761f             ;
           	                                
142049     	reg  [2:0]  u_7c15             ;
           	                                
142050     	wire        u_8130             ;
           	                                
142051     	wire [31:0] u_828c             ;
           	                                
142052     	reg  [3:0]  u_9820             ;
           	                                
142053     	wire [31:0] u_a246_0           ;
           	                                
142054     	wire [1:0]  u_a246_1           ;
           	                                
142055     	wire [2:0]  u_a246_10          ;
           	                                
142056     	wire [3:0]  u_a246_2           ;
           	                                
142057     	wire [3:0]  u_a246_3           ;
           	                                
142058     	wire [3:0]  u_a246_4           ;
           	                                
142059     	wire        u_a246_5           ;
           	                                
142060     	wire [2:0]  u_a246_6           ;
           	                                
142061     	wire [3:0]  u_b175             ;
           	                                
142062     	wire [31:0] u_b31_0            ;
           	                                
142063     	wire [1:0]  u_b31_1            ;
           	                                
142064     	wire [2:0]  u_b31_10           ;
           	                                
142065     	wire [3:0]  u_b31_2            ;
           	                                
142066     	wire [3:0]  u_b31_3            ;
           	                                
142067     	wire [3:0]  u_b31_4            ;
           	                                
142068     	wire        u_b31_5            ;
           	                                
142069     	wire [2:0]  u_b31_6            ;
           	                                
142070     	wire [3:0]  u_d49a             ;
           	                                
142071     	wire [31:0] u_d641_0           ;
           	                                
142072     	wire        u_d641_2           ;
           	                                
142073     	wire [3:0]  u_d641_4           ;
           	                                
142074     	wire [1:0]  u_dade             ;
           	                                
142075     	reg         u_f766             ;
           	                                
142076     	wire [6:0]  upreStrm_AddrLsb   ;
           	                                
142077     	wire [7:0]  upreStrm_Len1W     ;
           	                                
142078     	wire [3:0]  upreStrm_StrmWidth ;
           	                                
142079     	reg  [6:0]  AddrLsb            ;
           	                                
142080     	wire [31:0] ArAddr             ;
           	                                
142081     	wire [31:0] AwAddr             ;
           	                                
142082     	wire [31:0] AxiAr_Addr         ;
           	                                
142083     	wire [1:0]  AxiAr_Burst        ;
           	                                
142084     	wire [3:0]  AxiAr_Cache        ;
           	                                
142085     	wire [3:0]  AxiAr_Id           ;
           	                                
142086     	wire [3:0]  AxiAr_Len          ;
           	                                
142087     	wire        AxiAr_Lock         ;
           	                                
142088     	wire [2:0]  AxiAr_Prot         ;
           	                                
142089     	wire        AxiAr_Ready        ;
           	                                
142090     	wire [2:0]  AxiAr_Size         ;
           	                                
142091     	wire        AxiAr_Valid        ;
           	                                
142092     	wire [31:0] AxiArD_Addr        ;
           	                                
142093     	wire [1:0]  AxiArD_Burst       ;
           	                                
142094     	wire [3:0]  AxiArD_Cache       ;
           	                                
142095     	wire [3:0]  AxiArD_Id          ;
           	                                
142096     	wire [3:0]  AxiArD_Len         ;
           	                                
142097     	wire        AxiArD_Lock        ;
           	                                
142098     	wire [2:0]  AxiArD_Prot        ;
           	                                
142099     	wire        AxiArD_Ready       ;
           	                                
142100     	wire [2:0]  AxiArD_Size        ;
           	                                
142101     	wire        AxiArD_Valid       ;
           	                                
142102     	wire [31:0] AxiArDB_Addr       ;
           	                                
142103     	wire [1:0]  AxiArDB_Burst      ;
           	                                
142104     	wire [3:0]  AxiArDB_Cache      ;
           	                                
142105     	wire [3:0]  AxiArDB_Id         ;
           	                                
142106     	wire [3:0]  AxiArDB_Len        ;
           	                                
142107     	wire        AxiArDB_Lock       ;
           	                                
142108     	wire [2:0]  AxiArDB_Prot       ;
           	                                
142109     	wire        AxiArDB_Ready      ;
           	                                
142110     	wire [2:0]  AxiArDB_Size       ;
           	                                
142111     	wire        AxiArDB_Valid      ;
           	                                
142112     	wire        AxiArPwr_Idle      ;
           	                                
142113     	wire        AxiArPwr_WakeUp    ;
           	                                
142114     	wire        AxiArReady         ;
           	                                
142115     	wire [31:0] AxiAw_Addr         ;
           	                                
142116     	wire [1:0]  AxiAw_Burst        ;
           	                                
142117     	wire [3:0]  AxiAw_Cache        ;
           	                                
142118     	wire [3:0]  AxiAw_Id           ;
           	                                
142119     	wire [3:0]  AxiAw_Len          ;
           	                                
142120     	wire        AxiAw_Lock         ;
           	                                
142121     	wire [2:0]  AxiAw_Prot         ;
           	                                
142122     	wire        AxiAw_Ready        ;
           	                                
142123     	wire [2:0]  AxiAw_Size         ;
           	                                
142124     	wire        AxiAw_Valid        ;
           	                                
142125     	wire [31:0] AxiAwB_Addr        ;
           	                                
142126     	wire [1:0]  AxiAwB_Burst       ;
           	                                
142127     	wire [3:0]  AxiAwB_Cache       ;
           	                                
142128     	wire [3:0]  AxiAwB_Id          ;
           	                                
142129     	wire [3:0]  AxiAwB_Len         ;
           	                                
142130     	wire        AxiAwB_Lock        ;
           	                                
142131     	wire [2:0]  AxiAwB_Prot        ;
           	                                
142132     	wire        AxiAwB_Ready       ;
           	                                
142133     	wire [2:0]  AxiAwB_Size        ;
           	                                
142134     	wire        AxiAwB_Valid       ;
           	                                
142135     	wire        AxiAwPwr_Idle      ;
           	                                
142136     	wire        AxiAwPwr_WakeUp    ;
           	                                
142137     	wire        AxiAwReady         ;
           	                                
142138     	wire [3:0]  AxiLen             ;
           	                                
142139     	wire        AxiRdy             ;
           	                                
142140     	wire [2:0]  AxiSize            ;
           	                                
142141     	wire [31:0] AxiW_Data          ;
           	                                
142142     	wire        AxiW_Last          ;
           	                                
142143     	wire        AxiW_Ready         ;
           	                                
142144     	wire [3:0]  AxiW_Strb          ;
           	                                
142145     	wire        AxiW_Valid         ;
           	                                
142146     	wire        AxiWPwr_Idle       ;
           	                                
142147     	wire        AxiWPwr_WakeUp     ;
           	                                
142148     	wire        EnIdReg            ;
           	                                
142149     	wire        EnRegReq           ;
           	                                
142150     	wire        EnStream           ;
           	                                
142151     	wire [31:0] GenAddrForLen      ;
           	                                
142152     	wire [5:0]  GenAddrLsbEnd      ;
           	                                
142153     	wire [5:0]  GenReqLen1         ;
           	                                
142154     	wire        IllStrmBurst       ;
           	                                
142155     	wire        IllStrmLen1W       ;
           	                                
142156     	wire        IllStrmWidth       ;
           	                                
142157     	wire        IsLastReq          ;
           	                                
142158     	wire        IsRd               ;
           	                                
142159     	wire        IsReqInc           ;
           	                                
142160     	wire        IsReqWrap          ;
           	                                
142161     	wire        IsWr               ;
           	                                
142162     	wire        IsWrData           ;
           	                                
142163     	reg  [7:0]  Len1W              ;
           	                                
142164     	wire [2:0]  OneWdSize          ;
           	                                
142165     	wire [6:0]  PreAddrLsb         ;
           	                                
142166     	wire [7:0]  PreLen1W           ;
           	                                
142167     	wire [3:0]  PreStrmWidth       ;
           	                                
142168     	wire [3:0]  ReqAxiLength       ;
           	                                
142169     	wire [2:0]  ReqAxiSize         ;
           	                                
142170     	wire [3:0]  ReqBeLitE          ;
           	                                
142171     	wire [1:0]  ReqBurst           ;
           	                                
142172     	wire [3:0]  ReqCacheMap        ;
           	                                
142173     	wire [31:0] ReqDataLitE        ;
           	                                
142174     	reg         ReqHead            ;
           	                                
142175     	wire [3:0]  ReqId              ;
           	                                
142176     	wire        ReqIsAbort         ;
           	                                
142177     	wire        ReqIsPre           ;
           	                                
142178     	wire        ReqIsPreStrm       ;
           	                                
142179     	wire        ReqIsVld           ;
           	                                
142180     	wire [1:0]  ReqLock            ;
           	                                
142181     	wire [2:0]  ReqOpcReg          ;
           	                                
142182     	wire [2:0]  ReqProtMap         ;
           	                                
142183     	wire        ReqPwr_WakeUp      ;
           	                                
142184     	wire [3:0]  ReqSeqIdReg        ;
           	                                
142185     	wire        RstWrAddrCyN       ;
           	                                
142186     	reg  [2:0]  StrmWidth          ;
           	                                
142187     	wire        WrAddrCyN          ;
           	                                
142188     	wire        WrDataNotVld       ;
           	                                
142189     	reg         dontStop           ;
           	                                
142190     	assign ReqIsVld = Gen_Req_Vld;
           	                              
142191     	assign AxiArDB_Ready = u_336;
           	                             
142192     	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
142193     	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
142194     	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
142195     	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
142196     	assign ReqDataLitE = { Gen_Req_Data [7:0] , Gen_Req_Data [15:8] , Gen_Req_Data [23:16] , Gen_Req_Data [31:24] };
           	                                                                                                                
142197     	assign AxiW_Data = ReqDataLitE & { 32 { 1'b1 }  };
           	                                                  
142198     	assign u_2e3f_0 = AxiW_Data;
           	                            
142199     	assign AxiW_Last = Gen_Req_Last;
           	                                
142200     	assign u_2e3f_2 = AxiW_Last;
           	                            
142201     	assign ReqBeLitE = { Gen_Req_Be [0] , Gen_Req_Be [1] , Gen_Req_Be [2] , Gen_Req_Be [3] };
           	                                                                                         
142202     	assign AxiW_Strb = ReqBeLitE;
           	                             
142203     	assign u_2e3f_4 = AxiW_Strb;
           	                            
142204     	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
142205     	assign IsWrData = IsWr;
           	                       
142206     	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
142207     	assign u_2393 = Gen_Req_Data;
           	                             
142208     	assign u_828c = u_2393;
           	                       
142209     	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
142210     	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
142211     	assign u_d49a = Gen_Req_Data [31:28];
           	                                     
142212     	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141933     ,	Axi_aw_addr
            	           
141934     ,	Axi_aw_burst
            	            
141935     ,	Axi_aw_cache
            	            
141936     ,	Axi_aw_id
            	         
141937     ,	Axi_aw_len
            	          
141938     ,	Axi_aw_lock
            	           
141939     ,	Axi_aw_prot
            	           
141940     ,	Axi_aw_ready
            	            
141941     ,	Axi_aw_size
            	           
141942     ,	Axi_aw_valid
            	            
141943     ,	Axi_w_data
            	          
141944     ,	Axi_w_last
            	          
141945     ,	Axi_w_ready
            	           
141946     ,	Axi_w_strb
            	          
141947     ,	Axi_w_valid
            	           
141948     ,	Gen_Req_Addr
            	            
141949     ,	Gen_Req_Be
            	          
141950     ,	Gen_Req_BurstType
            	                 
141951     ,	Gen_Req_Data
            	            
141952     ,	Gen_Req_Last
            	            
141953     ,	Gen_Req_Len1
            	            
141954     ,	Gen_Req_Lock
            	            
141955     ,	Gen_Req_Opc
            	           
141956     ,	Gen_Req_Rdy
            	           
141957     ,	Gen_Req_SeqId
            	             
141958     ,	Gen_Req_SeqUnOrdered
            	                    
141959     ,	Gen_Req_SeqUnique
            	                 
141960     ,	Gen_Req_User
            	            
141961     ,	Gen_Req_Vld
            	           
141962     ,	LockAbort
            	         
141963     ,	PwrOn
            	     
141964     ,	Sys_Clk
            	       
141965     ,	Sys_Clk_ClkS
            	            
141966     ,	Sys_Clk_En
            	          
141967     ,	Sys_Clk_EnS
            	           
141968     ,	Sys_Clk_RetRstN
            	               
141969     ,	Sys_Clk_RstN
            	            
141970     ,	Sys_Clk_Tm
            	          
141971     ,	Sys_Pwr_Idle
            	            
141972     ,	Sys_Pwr_WakeUp
            	              
141973     );
             
141974     	output [31:0] Axi_ar_addr          ;
           	                                    
141975     	output [1:0]  Axi_ar_burst         ;
           	                                    
141976     	output [3:0]  Axi_ar_cache         ;
           	                                    
141977     	output [3:0]  Axi_ar_id            ;
           	                                    
141978     	output [3:0]  Axi_ar_len           ;
           	                                    
141979     	output        Axi_ar_lock          ;
           	                                    
141980     	output [2:0]  Axi_ar_prot          ;
           	                                    
141981     	input         Axi_ar_ready         ;
           	                                    
141982     	output [2:0]  Axi_ar_size          ;
           	                                    
141983     	output        Axi_ar_valid         ;
           	                                    
141984     	output [31:0] Axi_aw_addr          ;
           	                                    
141985     	output [1:0]  Axi_aw_burst         ;
           	                                    
141986     	output [3:0]  Axi_aw_cache         ;
           	                                    
141987     	output [3:0]  Axi_aw_id            ;
           	                                    
141988     	output [3:0]  Axi_aw_len           ;
           	                                    
141989     	output        Axi_aw_lock          ;
           	                                    
141990     	output [2:0]  Axi_aw_prot          ;
           	                                    
141991     	input         Axi_aw_ready         ;
           	                                    
141992     	output [2:0]  Axi_aw_size          ;
           	                                    
141993     	output        Axi_aw_valid         ;
           	                                    
141994     	output [31:0] Axi_w_data           ;
           	                                    
141995     	output        Axi_w_last           ;
           	                                    
141996     	input         Axi_w_ready          ;
           	                                    
141997     	output [3:0]  Axi_w_strb           ;
           	                                    
141998     	output        Axi_w_valid          ;
           	                                    
141999     	input  [31:0] Gen_Req_Addr         ;
           	                                    
142000     	input  [3:0]  Gen_Req_Be           ;
           	                                    
142001     	input         Gen_Req_BurstType    ;
           	                                    
142002     	input  [31:0] Gen_Req_Data         ;
           	                                    
142003     	input         Gen_Req_Last         ;
           	                                    
142004     	input  [5:0]  Gen_Req_Len1         ;
           	                                    
142005     	input         Gen_Req_Lock         ;
           	                                    
142006     	input  [2:0]  Gen_Req_Opc          ;
           	                                    
142007     	output        Gen_Req_Rdy          ;
           	                                    
142008     	input  [3:0]  Gen_Req_SeqId        ;
           	                                    
142009     	input         Gen_Req_SeqUnOrdered ;
           	                                    
142010     	input         Gen_Req_SeqUnique    ;
           	                                    
142011     	input  [7:0]  Gen_Req_User         ;
           	                                    
142012     	input         Gen_Req_Vld          ;
           	                                    
142013     	output        LockAbort            ;
           	                                    
142014     	input         PwrOn                ;
           	                                    
142015     	input         Sys_Clk              ;
           	                                    
142016     	input         Sys_Clk_ClkS         ;
           	                                    
142017     	input         Sys_Clk_En           ;
           	                                    
142018     	input         Sys_Clk_EnS          ;
           	                                    
142019     	input         Sys_Clk_RetRstN      ;
           	                                    
142020     	input         Sys_Clk_RstN         ;
           	                                    
142021     	input         Sys_Clk_Tm           ;
           	                                    
142022     	output        Sys_Pwr_Idle         ;
           	                                    
142023     	output        Sys_Pwr_WakeUp       ;
           	                                    
142024     	reg         u_14a              ;
           	                                
142025     	wire [31:0] u_2393             ;
           	                                
142026     	wire [31:0] u_2e3f_0           ;
           	                                
142027     	wire        u_2e3f_2           ;
           	                                
142028     	wire [3:0]  u_2e3f_4           ;
           	                                
142029     	wire        u_336              ;
           	                                
142030     	wire [31:0] u_474f_0           ;
           	                                
142031     	wire [1:0]  u_474f_1           ;
           	                                
142032     	wire [2:0]  u_474f_10          ;
           	                                
142033     	wire [3:0]  u_474f_2           ;
           	                                
142034     	wire [3:0]  u_474f_3           ;
           	                                
142035     	wire [3:0]  u_474f_4           ;
           	                                
142036     	wire        u_474f_5           ;
           	                                
142037     	wire [2:0]  u_474f_6           ;
           	                                
142038     	wire        u_574              ;
           	                                
142039     	wire        u_614              ;
           	                                
142040     	wire [31:0] u_6808_0           ;
           	                                
142041     	wire [1:0]  u_6808_1           ;
           	                                
142042     	wire [2:0]  u_6808_10          ;
           	                                
142043     	wire [3:0]  u_6808_2           ;
           	                                
142044     	wire [3:0]  u_6808_3           ;
           	                                
142045     	wire [3:0]  u_6808_4           ;
           	                                
142046     	wire        u_6808_5           ;
           	                                
142047     	wire [2:0]  u_6808_6           ;
           	                                
142048     	wire [2:0]  u_761f             ;
           	                                
142049     	reg  [2:0]  u_7c15             ;
           	                                
142050     	wire        u_8130             ;
           	                                
142051     	wire [31:0] u_828c             ;
           	                                
142052     	reg  [3:0]  u_9820             ;
           	                                
142053     	wire [31:0] u_a246_0           ;
           	                                
142054     	wire [1:0]  u_a246_1           ;
           	                                
142055     	wire [2:0]  u_a246_10          ;
           	                                
142056     	wire [3:0]  u_a246_2           ;
           	                                
142057     	wire [3:0]  u_a246_3           ;
           	                                
142058     	wire [3:0]  u_a246_4           ;
           	                                
142059     	wire        u_a246_5           ;
           	                                
142060     	wire [2:0]  u_a246_6           ;
           	                                
142061     	wire [3:0]  u_b175             ;
           	                                
142062     	wire [31:0] u_b31_0            ;
           	                                
142063     	wire [1:0]  u_b31_1            ;
           	                                
142064     	wire [2:0]  u_b31_10           ;
           	                                
142065     	wire [3:0]  u_b31_2            ;
           	                                
142066     	wire [3:0]  u_b31_3            ;
           	                                
142067     	wire [3:0]  u_b31_4            ;
           	                                
142068     	wire        u_b31_5            ;
           	                                
142069     	wire [2:0]  u_b31_6            ;
           	                                
142070     	wire [3:0]  u_d49a             ;
           	                                
142071     	wire [31:0] u_d641_0           ;
           	                                
142072     	wire        u_d641_2           ;
           	                                
142073     	wire [3:0]  u_d641_4           ;
           	                                
142074     	wire [1:0]  u_dade             ;
           	                                
142075     	reg         u_f766             ;
           	                                
142076     	wire [6:0]  upreStrm_AddrLsb   ;
           	                                
142077     	wire [7:0]  upreStrm_Len1W     ;
           	                                
142078     	wire [3:0]  upreStrm_StrmWidth ;
           	                                
142079     	reg  [6:0]  AddrLsb            ;
           	                                
142080     	wire [31:0] ArAddr             ;
           	                                
142081     	wire [31:0] AwAddr             ;
           	                                
142082     	wire [31:0] AxiAr_Addr         ;
           	                                
142083     	wire [1:0]  AxiAr_Burst        ;
           	                                
142084     	wire [3:0]  AxiAr_Cache        ;
           	                                
142085     	wire [3:0]  AxiAr_Id           ;
           	                                
142086     	wire [3:0]  AxiAr_Len          ;
           	                                
142087     	wire        AxiAr_Lock         ;
           	                                
142088     	wire [2:0]  AxiAr_Prot         ;
           	                                
142089     	wire        AxiAr_Ready        ;
           	                                
142090     	wire [2:0]  AxiAr_Size         ;
           	                                
142091     	wire        AxiAr_Valid        ;
           	                                
142092     	wire [31:0] AxiArD_Addr        ;
           	                                
142093     	wire [1:0]  AxiArD_Burst       ;
           	                                
142094     	wire [3:0]  AxiArD_Cache       ;
           	                                
142095     	wire [3:0]  AxiArD_Id          ;
           	                                
142096     	wire [3:0]  AxiArD_Len         ;
           	                                
142097     	wire        AxiArD_Lock        ;
           	                                
142098     	wire [2:0]  AxiArD_Prot        ;
           	                                
142099     	wire        AxiArD_Ready       ;
           	                                
142100     	wire [2:0]  AxiArD_Size        ;
           	                                
142101     	wire        AxiArD_Valid       ;
           	                                
142102     	wire [31:0] AxiArDB_Addr       ;
           	                                
142103     	wire [1:0]  AxiArDB_Burst      ;
           	                                
142104     	wire [3:0]  AxiArDB_Cache      ;
           	                                
142105     	wire [3:0]  AxiArDB_Id         ;
           	                                
142106     	wire [3:0]  AxiArDB_Len        ;
           	                                
142107     	wire        AxiArDB_Lock       ;
           	                                
142108     	wire [2:0]  AxiArDB_Prot       ;
           	                                
142109     	wire        AxiArDB_Ready      ;
           	                                
142110     	wire [2:0]  AxiArDB_Size       ;
           	                                
142111     	wire        AxiArDB_Valid      ;
           	                                
142112     	wire        AxiArPwr_Idle      ;
           	                                
142113     	wire        AxiArPwr_WakeUp    ;
           	                                
142114     	wire        AxiArReady         ;
           	                                
142115     	wire [31:0] AxiAw_Addr         ;
           	                                
142116     	wire [1:0]  AxiAw_Burst        ;
           	                                
142117     	wire [3:0]  AxiAw_Cache        ;
           	                                
142118     	wire [3:0]  AxiAw_Id           ;
           	                                
142119     	wire [3:0]  AxiAw_Len          ;
           	                                
142120     	wire        AxiAw_Lock         ;
           	                                
142121     	wire [2:0]  AxiAw_Prot         ;
           	                                
142122     	wire        AxiAw_Ready        ;
           	                                
142123     	wire [2:0]  AxiAw_Size         ;
           	                                
142124     	wire        AxiAw_Valid        ;
           	                                
142125     	wire [31:0] AxiAwB_Addr        ;
           	                                
142126     	wire [1:0]  AxiAwB_Burst       ;
           	                                
142127     	wire [3:0]  AxiAwB_Cache       ;
           	                                
142128     	wire [3:0]  AxiAwB_Id          ;
           	                                
142129     	wire [3:0]  AxiAwB_Len         ;
           	                                
142130     	wire        AxiAwB_Lock        ;
           	                                
142131     	wire [2:0]  AxiAwB_Prot        ;
           	                                
142132     	wire        AxiAwB_Ready       ;
           	                                
142133     	wire [2:0]  AxiAwB_Size        ;
           	                                
142134     	wire        AxiAwB_Valid       ;
           	                                
142135     	wire        AxiAwPwr_Idle      ;
           	                                
142136     	wire        AxiAwPwr_WakeUp    ;
           	                                
142137     	wire        AxiAwReady         ;
           	                                
142138     	wire [3:0]  AxiLen             ;
           	                                
142139     	wire        AxiRdy             ;
           	                                
142140     	wire [2:0]  AxiSize            ;
           	                                
142141     	wire [31:0] AxiW_Data          ;
           	                                
142142     	wire        AxiW_Last          ;
           	                                
142143     	wire        AxiW_Ready         ;
           	                                
142144     	wire [3:0]  AxiW_Strb          ;
           	                                
142145     	wire        AxiW_Valid         ;
           	                                
142146     	wire        AxiWPwr_Idle       ;
           	                                
142147     	wire        AxiWPwr_WakeUp     ;
           	                                
142148     	wire        EnIdReg            ;
           	                                
142149     	wire        EnRegReq           ;
           	                                
142150     	wire        EnStream           ;
           	                                
142151     	wire [31:0] GenAddrForLen      ;
           	                                
142152     	wire [5:0]  GenAddrLsbEnd      ;
           	                                
142153     	wire [5:0]  GenReqLen1         ;
           	                                
142154     	wire        IllStrmBurst       ;
           	                                
142155     	wire        IllStrmLen1W       ;
           	                                
142156     	wire        IllStrmWidth       ;
           	                                
142157     	wire        IsLastReq          ;
           	                                
142158     	wire        IsRd               ;
           	                                
142159     	wire        IsReqInc           ;
           	                                
142160     	wire        IsReqWrap          ;
           	                                
142161     	wire        IsWr               ;
           	                                
142162     	wire        IsWrData           ;
           	                                
142163     	reg  [7:0]  Len1W              ;
           	                                
142164     	wire [2:0]  OneWdSize          ;
           	                                
142165     	wire [6:0]  PreAddrLsb         ;
           	                                
142166     	wire [7:0]  PreLen1W           ;
           	                                
142167     	wire [3:0]  PreStrmWidth       ;
           	                                
142168     	wire [3:0]  ReqAxiLength       ;
           	                                
142169     	wire [2:0]  ReqAxiSize         ;
           	                                
142170     	wire [3:0]  ReqBeLitE          ;
           	                                
142171     	wire [1:0]  ReqBurst           ;
           	                                
142172     	wire [3:0]  ReqCacheMap        ;
           	                                
142173     	wire [31:0] ReqDataLitE        ;
           	                                
142174     	reg         ReqHead            ;
           	                                
142175     	wire [3:0]  ReqId              ;
           	                                
142176     	wire        ReqIsAbort         ;
           	                                
142177     	wire        ReqIsPre           ;
           	                                
142178     	wire        ReqIsPreStrm       ;
           	                                
142179     	wire        ReqIsVld           ;
           	                                
142180     	wire [1:0]  ReqLock            ;
           	                                
142181     	wire [2:0]  ReqOpcReg          ;
           	                                
142182     	wire [2:0]  ReqProtMap         ;
           	                                
142183     	wire        ReqPwr_WakeUp      ;
           	                                
142184     	wire [3:0]  ReqSeqIdReg        ;
           	                                
142185     	wire        RstWrAddrCyN       ;
           	                                
142186     	reg  [2:0]  StrmWidth          ;
           	                                
142187     	wire        WrAddrCyN          ;
           	                                
142188     	wire        WrDataNotVld       ;
           	                                
142189     	reg         dontStop           ;
           	                                
142190     	assign ReqIsVld = Gen_Req_Vld;
           	                              
142191     	assign AxiArDB_Ready = u_336;
           	                             
142192     	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
142193     	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
142194     	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
142195     	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
142196     	assign ReqDataLitE = { Gen_Req_Data [7:0] , Gen_Req_Data [15:8] , Gen_Req_Data [23:16] , Gen_Req_Data [31:24] };
           	                                                                                                                
142197     	assign AxiW_Data = ReqDataLitE & { 32 { 1'b1 }  };
           	                                                  
142198     	assign u_2e3f_0 = AxiW_Data;
           	                            
142199     	assign AxiW_Last = Gen_Req_Last;
           	                                
142200     	assign u_2e3f_2 = AxiW_Last;
           	                            
142201     	assign ReqBeLitE = { Gen_Req_Be [0] , Gen_Req_Be [1] , Gen_Req_Be [2] , Gen_Req_Be [3] };
           	                                                                                         
142202     	assign AxiW_Strb = ReqBeLitE;
           	                             
142203     	assign u_2e3f_4 = AxiW_Strb;
           	                            
142204     	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
142205     	assign IsWrData = IsWr;
           	                       
142206     	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
142207     	assign u_2393 = Gen_Req_Data;
           	                             
142208     	assign u_828c = u_2393;
           	                       
142209     	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
142210     	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
142211     	assign u_d49a = Gen_Req_Data [31:28];
           	                                     
142212     	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141940     ,	Axi_aw_ready
            	            
141941     ,	Axi_aw_size
            	           
141942     ,	Axi_aw_valid
            	            
141943     ,	Axi_w_data
            	          
141944     ,	Axi_w_last
            	          
141945     ,	Axi_w_ready
            	           
141946     ,	Axi_w_strb
            	          
141947     ,	Axi_w_valid
            	           
141948     ,	Gen_Req_Addr
            	            
141949     ,	Gen_Req_Be
            	          
141950     ,	Gen_Req_BurstType
            	                 
141951     ,	Gen_Req_Data
            	            
141952     ,	Gen_Req_Last
            	            
141953     ,	Gen_Req_Len1
            	            
141954     ,	Gen_Req_Lock
            	            
141955     ,	Gen_Req_Opc
            	           
141956     ,	Gen_Req_Rdy
            	           
141957     ,	Gen_Req_SeqId
            	             
141958     ,	Gen_Req_SeqUnOrdered
            	                    
141959     ,	Gen_Req_SeqUnique
            	                 
141960     ,	Gen_Req_User
            	            
141961     ,	Gen_Req_Vld
            	           
141962     ,	LockAbort
            	         
141963     ,	PwrOn
            	     
141964     ,	Sys_Clk
            	       
141965     ,	Sys_Clk_ClkS
            	            
141966     ,	Sys_Clk_En
            	          
141967     ,	Sys_Clk_EnS
            	           
141968     ,	Sys_Clk_RetRstN
            	               
141969     ,	Sys_Clk_RstN
            	            
141970     ,	Sys_Clk_Tm
            	          
141971     ,	Sys_Pwr_Idle
            	            
141972     ,	Sys_Pwr_WakeUp
            	              
141973     );
             
141974     	output [31:0] Axi_ar_addr          ;
           	                                    
141975     	output [1:0]  Axi_ar_burst         ;
           	                                    
141976     	output [3:0]  Axi_ar_cache         ;
           	                                    
141977     	output [3:0]  Axi_ar_id            ;
           	                                    
141978     	output [3:0]  Axi_ar_len           ;
           	                                    
141979     	output        Axi_ar_lock          ;
           	                                    
141980     	output [2:0]  Axi_ar_prot          ;
           	                                    
141981     	input         Axi_ar_ready         ;
           	                                    
141982     	output [2:0]  Axi_ar_size          ;
           	                                    
141983     	output        Axi_ar_valid         ;
           	                                    
141984     	output [31:0] Axi_aw_addr          ;
           	                                    
141985     	output [1:0]  Axi_aw_burst         ;
           	                                    
141986     	output [3:0]  Axi_aw_cache         ;
           	                                    
141987     	output [3:0]  Axi_aw_id            ;
           	                                    
141988     	output [3:0]  Axi_aw_len           ;
           	                                    
141989     	output        Axi_aw_lock          ;
           	                                    
141990     	output [2:0]  Axi_aw_prot          ;
           	                                    
141991     	input         Axi_aw_ready         ;
           	                                    
141992     	output [2:0]  Axi_aw_size          ;
           	                                    
141993     	output        Axi_aw_valid         ;
           	                                    
141994     	output [31:0] Axi_w_data           ;
           	                                    
141995     	output        Axi_w_last           ;
           	                                    
141996     	input         Axi_w_ready          ;
           	                                    
141997     	output [3:0]  Axi_w_strb           ;
           	                                    
141998     	output        Axi_w_valid          ;
           	                                    
141999     	input  [31:0] Gen_Req_Addr         ;
           	                                    
142000     	input  [3:0]  Gen_Req_Be           ;
           	                                    
142001     	input         Gen_Req_BurstType    ;
           	                                    
142002     	input  [31:0] Gen_Req_Data         ;
           	                                    
142003     	input         Gen_Req_Last         ;
           	                                    
142004     	input  [5:0]  Gen_Req_Len1         ;
           	                                    
142005     	input         Gen_Req_Lock         ;
           	                                    
142006     	input  [2:0]  Gen_Req_Opc          ;
           	                                    
142007     	output        Gen_Req_Rdy          ;
           	                                    
142008     	input  [3:0]  Gen_Req_SeqId        ;
           	                                    
142009     	input         Gen_Req_SeqUnOrdered ;
           	                                    
142010     	input         Gen_Req_SeqUnique    ;
           	                                    
142011     	input  [7:0]  Gen_Req_User         ;
           	                                    
142012     	input         Gen_Req_Vld          ;
           	                                    
142013     	output        LockAbort            ;
           	                                    
142014     	input         PwrOn                ;
           	                                    
142015     	input         Sys_Clk              ;
           	                                    
142016     	input         Sys_Clk_ClkS         ;
           	                                    
142017     	input         Sys_Clk_En           ;
           	                                    
142018     	input         Sys_Clk_EnS          ;
           	                                    
142019     	input         Sys_Clk_RetRstN      ;
           	                                    
142020     	input         Sys_Clk_RstN         ;
           	                                    
142021     	input         Sys_Clk_Tm           ;
           	                                    
142022     	output        Sys_Pwr_Idle         ;
           	                                    
142023     	output        Sys_Pwr_WakeUp       ;
           	                                    
142024     	reg         u_14a              ;
           	                                
142025     	wire [31:0] u_2393             ;
           	                                
142026     	wire [31:0] u_2e3f_0           ;
           	                                
142027     	wire        u_2e3f_2           ;
           	                                
142028     	wire [3:0]  u_2e3f_4           ;
           	                                
142029     	wire        u_336              ;
           	                                
142030     	wire [31:0] u_474f_0           ;
           	                                
142031     	wire [1:0]  u_474f_1           ;
           	                                
142032     	wire [2:0]  u_474f_10          ;
           	                                
142033     	wire [3:0]  u_474f_2           ;
           	                                
142034     	wire [3:0]  u_474f_3           ;
           	                                
142035     	wire [3:0]  u_474f_4           ;
           	                                
142036     	wire        u_474f_5           ;
           	                                
142037     	wire [2:0]  u_474f_6           ;
           	                                
142038     	wire        u_574              ;
           	                                
142039     	wire        u_614              ;
           	                                
142040     	wire [31:0] u_6808_0           ;
           	                                
142041     	wire [1:0]  u_6808_1           ;
           	                                
142042     	wire [2:0]  u_6808_10          ;
           	                                
142043     	wire [3:0]  u_6808_2           ;
           	                                
142044     	wire [3:0]  u_6808_3           ;
           	                                
142045     	wire [3:0]  u_6808_4           ;
           	                                
142046     	wire        u_6808_5           ;
           	                                
142047     	wire [2:0]  u_6808_6           ;
           	                                
142048     	wire [2:0]  u_761f             ;
           	                                
142049     	reg  [2:0]  u_7c15             ;
           	                                
142050     	wire        u_8130             ;
           	                                
142051     	wire [31:0] u_828c             ;
           	                                
142052     	reg  [3:0]  u_9820             ;
           	                                
142053     	wire [31:0] u_a246_0           ;
           	                                
142054     	wire [1:0]  u_a246_1           ;
           	                                
142055     	wire [2:0]  u_a246_10          ;
           	                                
142056     	wire [3:0]  u_a246_2           ;
           	                                
142057     	wire [3:0]  u_a246_3           ;
           	                                
142058     	wire [3:0]  u_a246_4           ;
           	                                
142059     	wire        u_a246_5           ;
           	                                
142060     	wire [2:0]  u_a246_6           ;
           	                                
142061     	wire [3:0]  u_b175             ;
           	                                
142062     	wire [31:0] u_b31_0            ;
           	                                
142063     	wire [1:0]  u_b31_1            ;
           	                                
142064     	wire [2:0]  u_b31_10           ;
           	                                
142065     	wire [3:0]  u_b31_2            ;
           	                                
142066     	wire [3:0]  u_b31_3            ;
           	                                
142067     	wire [3:0]  u_b31_4            ;
           	                                
142068     	wire        u_b31_5            ;
           	                                
142069     	wire [2:0]  u_b31_6            ;
           	                                
142070     	wire [3:0]  u_d49a             ;
           	                                
142071     	wire [31:0] u_d641_0           ;
           	                                
142072     	wire        u_d641_2           ;
           	                                
142073     	wire [3:0]  u_d641_4           ;
           	                                
142074     	wire [1:0]  u_dade             ;
           	                                
142075     	reg         u_f766             ;
           	                                
142076     	wire [6:0]  upreStrm_AddrLsb   ;
           	                                
142077     	wire [7:0]  upreStrm_Len1W     ;
           	                                
142078     	wire [3:0]  upreStrm_StrmWidth ;
           	                                
142079     	reg  [6:0]  AddrLsb            ;
           	                                
142080     	wire [31:0] ArAddr             ;
           	                                
142081     	wire [31:0] AwAddr             ;
           	                                
142082     	wire [31:0] AxiAr_Addr         ;
           	                                
142083     	wire [1:0]  AxiAr_Burst        ;
           	                                
142084     	wire [3:0]  AxiAr_Cache        ;
           	                                
142085     	wire [3:0]  AxiAr_Id           ;
           	                                
142086     	wire [3:0]  AxiAr_Len          ;
           	                                
142087     	wire        AxiAr_Lock         ;
           	                                
142088     	wire [2:0]  AxiAr_Prot         ;
           	                                
142089     	wire        AxiAr_Ready        ;
           	                                
142090     	wire [2:0]  AxiAr_Size         ;
           	                                
142091     	wire        AxiAr_Valid        ;
           	                                
142092     	wire [31:0] AxiArD_Addr        ;
           	                                
142093     	wire [1:0]  AxiArD_Burst       ;
           	                                
142094     	wire [3:0]  AxiArD_Cache       ;
           	                                
142095     	wire [3:0]  AxiArD_Id          ;
           	                                
142096     	wire [3:0]  AxiArD_Len         ;
           	                                
142097     	wire        AxiArD_Lock        ;
           	                                
142098     	wire [2:0]  AxiArD_Prot        ;
           	                                
142099     	wire        AxiArD_Ready       ;
           	                                
142100     	wire [2:0]  AxiArD_Size        ;
           	                                
142101     	wire        AxiArD_Valid       ;
           	                                
142102     	wire [31:0] AxiArDB_Addr       ;
           	                                
142103     	wire [1:0]  AxiArDB_Burst      ;
           	                                
142104     	wire [3:0]  AxiArDB_Cache      ;
           	                                
142105     	wire [3:0]  AxiArDB_Id         ;
           	                                
142106     	wire [3:0]  AxiArDB_Len        ;
           	                                
142107     	wire        AxiArDB_Lock       ;
           	                                
142108     	wire [2:0]  AxiArDB_Prot       ;
           	                                
142109     	wire        AxiArDB_Ready      ;
           	                                
142110     	wire [2:0]  AxiArDB_Size       ;
           	                                
142111     	wire        AxiArDB_Valid      ;
           	                                
142112     	wire        AxiArPwr_Idle      ;
           	                                
142113     	wire        AxiArPwr_WakeUp    ;
           	                                
142114     	wire        AxiArReady         ;
           	                                
142115     	wire [31:0] AxiAw_Addr         ;
           	                                
142116     	wire [1:0]  AxiAw_Burst        ;
           	                                
142117     	wire [3:0]  AxiAw_Cache        ;
           	                                
142118     	wire [3:0]  AxiAw_Id           ;
           	                                
142119     	wire [3:0]  AxiAw_Len          ;
           	                                
142120     	wire        AxiAw_Lock         ;
           	                                
142121     	wire [2:0]  AxiAw_Prot         ;
           	                                
142122     	wire        AxiAw_Ready        ;
           	                                
142123     	wire [2:0]  AxiAw_Size         ;
           	                                
142124     	wire        AxiAw_Valid        ;
           	                                
142125     	wire [31:0] AxiAwB_Addr        ;
           	                                
142126     	wire [1:0]  AxiAwB_Burst       ;
           	                                
142127     	wire [3:0]  AxiAwB_Cache       ;
           	                                
142128     	wire [3:0]  AxiAwB_Id          ;
           	                                
142129     	wire [3:0]  AxiAwB_Len         ;
           	                                
142130     	wire        AxiAwB_Lock        ;
           	                                
142131     	wire [2:0]  AxiAwB_Prot        ;
           	                                
142132     	wire        AxiAwB_Ready       ;
           	                                
142133     	wire [2:0]  AxiAwB_Size        ;
           	                                
142134     	wire        AxiAwB_Valid       ;
           	                                
142135     	wire        AxiAwPwr_Idle      ;
           	                                
142136     	wire        AxiAwPwr_WakeUp    ;
           	                                
142137     	wire        AxiAwReady         ;
           	                                
142138     	wire [3:0]  AxiLen             ;
           	                                
142139     	wire        AxiRdy             ;
           	                                
142140     	wire [2:0]  AxiSize            ;
           	                                
142141     	wire [31:0] AxiW_Data          ;
           	                                
142142     	wire        AxiW_Last          ;
           	                                
142143     	wire        AxiW_Ready         ;
           	                                
142144     	wire [3:0]  AxiW_Strb          ;
           	                                
142145     	wire        AxiW_Valid         ;
           	                                
142146     	wire        AxiWPwr_Idle       ;
           	                                
142147     	wire        AxiWPwr_WakeUp     ;
           	                                
142148     	wire        EnIdReg            ;
           	                                
142149     	wire        EnRegReq           ;
           	                                
142150     	wire        EnStream           ;
           	                                
142151     	wire [31:0] GenAddrForLen      ;
           	                                
142152     	wire [5:0]  GenAddrLsbEnd      ;
           	                                
142153     	wire [5:0]  GenReqLen1         ;
           	                                
142154     	wire        IllStrmBurst       ;
           	                                
142155     	wire        IllStrmLen1W       ;
           	                                
142156     	wire        IllStrmWidth       ;
           	                                
142157     	wire        IsLastReq          ;
           	                                
142158     	wire        IsRd               ;
           	                                
142159     	wire        IsReqInc           ;
           	                                
142160     	wire        IsReqWrap          ;
           	                                
142161     	wire        IsWr               ;
           	                                
142162     	wire        IsWrData           ;
           	                                
142163     	reg  [7:0]  Len1W              ;
           	                                
142164     	wire [2:0]  OneWdSize          ;
           	                                
142165     	wire [6:0]  PreAddrLsb         ;
           	                                
142166     	wire [7:0]  PreLen1W           ;
           	                                
142167     	wire [3:0]  PreStrmWidth       ;
           	                                
142168     	wire [3:0]  ReqAxiLength       ;
           	                                
142169     	wire [2:0]  ReqAxiSize         ;
           	                                
142170     	wire [3:0]  ReqBeLitE          ;
           	                                
142171     	wire [1:0]  ReqBurst           ;
           	                                
142172     	wire [3:0]  ReqCacheMap        ;
           	                                
142173     	wire [31:0] ReqDataLitE        ;
           	                                
142174     	reg         ReqHead            ;
           	                                
142175     	wire [3:0]  ReqId              ;
           	                                
142176     	wire        ReqIsAbort         ;
           	                                
142177     	wire        ReqIsPre           ;
           	                                
142178     	wire        ReqIsPreStrm       ;
           	                                
142179     	wire        ReqIsVld           ;
           	                                
142180     	wire [1:0]  ReqLock            ;
           	                                
142181     	wire [2:0]  ReqOpcReg          ;
           	                                
142182     	wire [2:0]  ReqProtMap         ;
           	                                
142183     	wire        ReqPwr_WakeUp      ;
           	                                
142184     	wire [3:0]  ReqSeqIdReg        ;
           	                                
142185     	wire        RstWrAddrCyN       ;
           	                                
142186     	reg  [2:0]  StrmWidth          ;
           	                                
142187     	wire        WrAddrCyN          ;
           	                                
142188     	wire        WrDataNotVld       ;
           	                                
142189     	reg         dontStop           ;
           	                                
142190     	assign ReqIsVld = Gen_Req_Vld;
           	                              
142191     	assign AxiArDB_Ready = u_336;
           	                             
142192     	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
142193     	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
142194     	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
142195     	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
142196     	assign ReqDataLitE = { Gen_Req_Data [7:0] , Gen_Req_Data [15:8] , Gen_Req_Data [23:16] , Gen_Req_Data [31:24] };
           	                                                                                                                
142197     	assign AxiW_Data = ReqDataLitE & { 32 { 1'b1 }  };
           	                                                  
142198     	assign u_2e3f_0 = AxiW_Data;
           	                            
142199     	assign AxiW_Last = Gen_Req_Last;
           	                                
142200     	assign u_2e3f_2 = AxiW_Last;
           	                            
142201     	assign ReqBeLitE = { Gen_Req_Be [0] , Gen_Req_Be [1] , Gen_Req_Be [2] , Gen_Req_Be [3] };
           	                                                                                         
142202     	assign AxiW_Strb = ReqBeLitE;
           	                             
142203     	assign u_2e3f_4 = AxiW_Strb;
           	                            
142204     	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
142205     	assign IsWrData = IsWr;
           	                       
142206     	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
142207     	assign u_2393 = Gen_Req_Data;
           	                             
142208     	assign u_828c = u_2393;
           	                       
142209     	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
142210     	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
142211     	assign u_d49a = Gen_Req_Data [31:28];
           	                                     
142212     	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141985     	output [1:0]  Axi_aw_burst         ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141995     	output        Axi_w_last           ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142002     	input  [31:0] Gen_Req_Data         ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Err) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142003     	input         Gen_Req_Last         ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142009     	input         Gen_Req_SeqUnOrdered ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142010     	input         Gen_Req_SeqUnique    ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142016     	input         Sys_Clk_ClkS         ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142023     	output        Sys_Pwr_WakeUp       ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141880     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		<font color = "green">-1-</font>    	                                              
141881     	assign Sys_Pwr_Idle = ~ TxVld;
           <font color = "green">	==></font>
141882     	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "red">-2-</font>                             
141883     	assign RxInt_0 = Rx_0;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141885     	assign Tx_0 = u_7c15;
           	<font color = "green">-1-</font>                     
141886     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
141887     		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
141888     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141892     	assign Tx_2 = u_79a6;
           	<font color = "red">-1-</font>                     
141893     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
141894     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
141895     			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "red">			==></font>
141896     		else if ( CeVld & RxRdy )
           <font color = "green">		==></font>
141897     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "red">			==></font>
141898     	assign RxInt_4 = Rx_4;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141904     			u_9e8e <= #1.0 ( RxInt_4 );
           			<font color = "red">-1-</font>                           
141905     	// synopsys translate_off
           <font color = "red">	==></font>
141906     	// synthesis translate_off
           <font color = "red">	==></font>
141907     	always @( posedge Sys_Clk )
           <font color = "red">	==></font>
141908     		if ( Sys_Clk == 1'b1 )
           <font color = "green">		==></font>
141909     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           <font color = "red">			==></font>
141910     				dontStop = 0;
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141945     ,	Axi_w_ready
           <font color = "green">-1-</font> 	           
141946     ,	Axi_w_strb
           <font color = "green">==></font>
141947     ,	Axi_w_valid
           <font color = "red">-2-</font> 	           
141948     ,	Gen_Req_Addr
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141963     ,	PwrOn
           <font color = "green">-1-</font> 	     
141964     ,	Sys_Clk
           <font color = "green">==></font>
141965     ,	Sys_Clk_ClkS
           <font color = "red">-2-</font> 	            
141966     ,	Sys_Clk_En
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141969     ,	Sys_Clk_RstN
           <font color = "red">-1-</font> 	            
141970     ,	Sys_Clk_Tm
           <font color = "red">==></font>
141971     ,	Sys_Pwr_Idle
           <font color = "green">==></font>
141972     ,	Sys_Pwr_WakeUp
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141976     	output [3:0]  Axi_ar_cache         ;
           	<font color = "green">-1-</font>                                    
141977     	output [3:0]  Axi_ar_id            ;
           <font color = "green">	==></font>
141978     	output [3:0]  Axi_ar_len           ;
           	<font color = "red">-2-</font>                                    
141979     	output        Axi_ar_lock          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141981     	input         Axi_ar_ready         ;
           	<font color = "green">-1-</font>                                    
141982     	output [2:0]  Axi_ar_size          ;
           <font color = "green">	==></font>
141983     	output        Axi_ar_valid         ;
           	<font color = "red">-2-</font>                                    
141984     	output [31:0] Axi_aw_addr          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141997     	output [3:0]  Axi_w_strb           ;
           	<font color = "green">-1-</font>                                    
141998     	output        Axi_w_valid          ;
           <font color = "green">	==></font>
141999     	input  [31:0] Gen_Req_Addr         ;
           	<font color = "red">-2-</font>                                    
142000     	input  [3:0]  Gen_Req_Be           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142005     	input         Gen_Req_Lock         ;
           	<font color = "green">-1-</font>                                    
142006     	input  [2:0]  Gen_Req_Opc          ;
           <font color = "green">	==></font>
142007     	output        Gen_Req_Rdy          ;
           	<font color = "red">-2-</font>                                    
142008     	input  [3:0]  Gen_Req_SeqId        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142012     	input         Gen_Req_Vld          ;
           	<font color = "green">-1-</font>                                    
142013     	output        LockAbort            ;
           <font color = "green">	==></font>
142014     	input         PwrOn                ;
           	<font color = "red">-2-</font>                                    
142015     	input         Sys_Clk              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142018     	input         Sys_Clk_EnS          ;
           	<font color = "green">-1-</font>                                    
142019     	input         Sys_Clk_RetRstN      ;
           <font color = "green">	==></font>
142020     	input         Sys_Clk_RstN         ;
           	<font color = "red">-2-</font>                                    
142021     	input         Sys_Clk_Tm           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142025     	wire [31:0] u_2393             ;
           	<font color = "green">-1-</font>                                
142026     	wire [31:0] u_2e3f_0           ;
           <font color = "green">	==></font>
142027     	wire        u_2e3f_2           ;
           	<font color = "red">-2-</font>                                
142028     	wire [3:0]  u_2e3f_4           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_271728">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_S_U_87d90302">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
