{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697433130111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697433130111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 10:42:10 2023 " "Processing started: Mon Oct 16 10:42:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697433130111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697433130111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_pulse_gen_detect -c t1c_pulse_gen_detect " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_pulse_gen_detect -c t1c_pulse_gen_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697433130111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697433130211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697433130211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "t1c_pulse_gen_detect.v(43) " "Verilog HDL information at t1c_pulse_gen_detect.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "t1c_pulse_gen_detect.v" "" { Text "/home/sohamc1909/Downloads/eyrc-tasks/task0/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697433134766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1c_pulse_gen_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file t1c_pulse_gen_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_pulse_gen_detect " "Found entity 1: t1c_pulse_gen_detect" {  } { { "t1c_pulse_gen_detect.v" "" { Text "/home/sohamc1909/Downloads/eyrc-tasks/task0/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697433134767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697433134767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1c_pulse_gen_detect " "Elaborating entity \"t1c_pulse_gen_detect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697433134794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 t1c_pulse_gen_detect.v(66) " "Verilog HDL assignment warning at t1c_pulse_gen_detect.v(66): truncated value with size 32 to match size of target (6)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "/home/sohamc1909/Downloads/eyrc-tasks/task0/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697433134794 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 t1c_pulse_gen_detect.v(82) " "Verilog HDL assignment warning at t1c_pulse_gen_detect.v(82): truncated value with size 32 to match size of target (9)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "/home/sohamc1909/Downloads/eyrc-tasks/task0/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697433134795 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 t1c_pulse_gen_detect.v(98) " "Verilog HDL assignment warning at t1c_pulse_gen_detect.v(98): truncated value with size 32 to match size of target (22)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "/home/sohamc1909/Downloads/eyrc-tasks/task0/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697433134795 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t1c_pulse_gen_detect.v(113) " "Verilog HDL assignment warning at t1c_pulse_gen_detect.v(113): truncated value with size 32 to match size of target (16)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "/home/sohamc1909/Downloads/eyrc-tasks/task0/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697433134795 "|t1c_pulse_gen_detect"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[1\] GND " "Pin \"state\[1\]\" is stuck at GND" {  } { { "t1c_pulse_gen_detect.v" "" { Text "/home/sohamc1909/Downloads/eyrc-tasks/task0/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697433135160 "|t1c_pulse_gen_detect|state[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697433135160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697433135227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697433135559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697433135559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697433135602 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697433135602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697433135602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697433135602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697433135605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 10:42:15 2023 " "Processing ended: Mon Oct 16 10:42:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697433135605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697433135605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697433135605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697433135605 ""}
