<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/altera_xcvr_native_a10_functions_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="altera_xcvr_native_a10_functions_h" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_arb.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/a10_xcvr_atx_pll.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/mentor/a10_xcvr_atx_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/plain_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/mentor_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/cadence_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/synopsys_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/aldec_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_opt_logic_rdwboly.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_191" />
 <file
   path="sim/xcvr_pll.v"
   type="VERILOG"
   library="xcvr_pll"
   hasInlineConfiguration="true" />
 <topLevel name="xcvr_pll.xcvr_pll" />
 <deviceFamily name="cyclone10gx" />
 <device name="10CX220YF780I5G" />
</simPackage>
