\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_analog_input_8h_source}{Analog\+Input.\+h}} }{\pageref{_analog_input_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_analog_module_v1__0_8h_source}{Analog\+Module\+V1\+\_\+0.\+h}} }{\pageref{_analog_module_v1__0_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_analog_output_8h_source}{Analog\+Output.\+h}} }{\pageref{_analog_output_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_bus_module_8h_source}{Bus\+Module.\+h}} }{\pageref{_bus_module_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_c_a_n_core_8h}{CANCore.\+h}} \\*Declaration of the \doxylink{class_c_a_n_core}{CANCore} class }{\pageref{_c_a_n_core_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_c_a_n_interface_8h}{CANInterface.\+h}} \\*Declaration of the \doxylink{class_c_a_n_interface}{CANInterface} class }{\pageref{_c_a_n_interface_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_c_a_n_tram_core_8h}{CANTram\+Core.\+h}} \\*This class serves as the core manager for the CANTram modular system. It handles module attachment, GPIO management, hardware resource allocation and cyclic updates of the modules }{\pageref{_c_a_n_tram_core_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_c_a_n_tram_framework_8h_source}{CANTram\+Framework.\+h}} }{\pageref{_c_a_n_tram_framework_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_c_a_n_tram_module_8h}{CANTram\+Module.\+h}} \\*Base class for CANTram hardware modules }{\pageref{_c_a_n_tram_module_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_debug_8h}{Debug.\+h}} \\*Logging and debug macro definitions for \doxylink{class_c_a_n_tram_core}{CANTram\+Core} }{\pageref{_debug_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_digital_input_8h_source}{Digital\+Input.\+h}} }{\pageref{_digital_input_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_digital_module_v1__0_8h_source}{Digital\+Module\+V1\+\_\+0.\+h}} }{\pageref{_digital_module_v1__0_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_digital_output_8h_source}{Digital\+Output.\+h}} }{\pageref{_digital_output_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_e_s_p32___c_a_n_core_8h}{ESP32\+\_\+\+CANCore.\+h}} \\*Declaration of the \doxylink{class_e_s_p32___c_a_n_core}{ESP32\+\_\+\+CANCore} class }{\pageref{_e_s_p32___c_a_n_core_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_e_s_p32___i2_c_core_8h_source}{ESP32\+\_\+\+I2\+CCore.\+h}} }{\pageref{_e_s_p32___i2_c_core_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_e_s_p32___u_a_r_t_8h_source}{ESP32\+\_\+\+UART.\+h}} }{\pageref{_e_s_p32___u_a_r_t_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_e_s_p32_p_w_m_core_8h_source}{ESP32\+PWMCore.\+h}} }{\pageref{_e_s_p32_p_w_m_core_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_hardware_resource_8h}{Hardware\+Resource.\+h}} \\*Base class for hardware resources }{\pageref{_hardware_resource_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_i2_c_core_8h_source}{I2\+CCore.\+h}} }{\pageref{_i2_c_core_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_i2_c_interface_8h_source}{I2\+CInterface.\+h}} }{\pageref{_i2_c_interface_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_interface_8h_source}{Interface.\+h}} }{\pageref{_interface_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_i_s_o1_h816_g_8h_source}{ISO1\+H816\+G.\+h}} }{\pageref{_i_s_o1_h816_g_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_i_s_o1_i813_t_8h_source}{ISO1\+I813\+T.\+h}} }{\pageref{_i_s_o1_i813_t_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_i_s_o1_i813_t__registers_8h_source}{ISO1\+I813\+T\+\_\+registers.\+h}} }{\pageref{_i_s_o1_i813_t__registers_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_main_module_v1__0_8h}{Main\+Module\+V1\+\_\+0.\+h}} }{\pageref{_main_module_v1__0_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_m_a_x22531_8h}{MAX22531.\+h}} }{\pageref{_m_a_x22531_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_m_a_x22531__registers_8h_source}{MAX22531\+\_\+registers.\+h}} }{\pageref{_m_a_x22531__registers_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_output_definition_8h}{Output\+Definition.\+h}} \\*Definitions for GPIO/output descriptors and provider interfaces }{\pageref{_output_definition_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_p_w_m_core_8h}{PWMCore.\+h}} \\*Abstract PWM core interface for CANTram }{\pageref{_p_w_m_core_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_relais_interface_8h_source}{Relais\+Interface.\+h}} }{\pageref{_relais_interface_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_relais_module_v1__0_8h_source}{Relais\+Module\+V1\+\_\+0.\+h}} }{\pageref{_relais_module_v1__0_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_s_p_i_chip_8h_source}{SPIChip.\+h}} }{\pageref{_s_p_i_chip_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_testing_utility_8h_source}{Testing\+Utility.\+h}} }{\pageref{_testing_utility_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_u_a_r_t_core_8h}{UARTCore.\+h}} \\*Abstract base for UART hardware cores and provider interface }{\pageref{_u_a_r_t_core_8h}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/include/\mbox{\hyperlink{_u_a_r_t_interface_8h_source}{UARTInterface.\+h}} }{\pageref{_u_a_r_t_interface_8h_source}}{}
\item\contentsline{section}{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/src/modules/\mbox{\hyperlink{_main_module_v1__0__outputs_8cpp}{Main\+Module\+V1\+\_\+0\+\_\+outputs.\+cpp}} \\*This file contains all output related functionallity of the Mainmodule\+V1\+\_\+0. This includes native GPIO pins and shift register pins }{\pageref{_main_module_v1__0__outputs_8cpp}}{}
\end{DoxyCompactList}
