{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540978472857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540978472863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 05:34:32 2018 " "Processing started: Wed Oct 31 05:34:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540978472863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978472863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6Part3 -c Lab6Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6Part3 -c Lab6Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978472863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540978473706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540978473706 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "ld_dividend Lab6Part3.v(192) " "Verilog HDL Module Declaration error at Lab6Part3.v(192): port \"ld_dividend\" is declared more than once" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 192 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1540978486563 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "ld_regA Lab6Part3.v(192) " "Verilog HDL Module Declaration error at Lab6Part3.v(192): port \"ld_regA\" is declared more than once" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 192 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1540978486563 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "ld_divisor Lab6Part3.v(193) " "Verilog HDL Module Declaration error at Lab6Part3.v(193): port \"ld_divisor\" is declared more than once" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 193 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1540978486563 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab6Part3.v(203) " "Verilog HDL information at Lab6Part3.v(203): always construct contains both blocking and non-blocking assignments" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 203 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540978486572 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab6Part3.v(231) " "Verilog HDL information at Lab6Part3.v(231): always construct contains both blocking and non-blocking assignments" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 231 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540978486572 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath Lab6Part3.v(184) " "Ignored design unit \"datapath\" at Lab6Part3.v(184) due to previous errors" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 184 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1540978486572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6part3.v 0 0 " "Found 0 design units, including 0 entities, in source file lab6part3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978486573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Prerna/Desktop/CAD/Lab6/part3/output_files/Lab6Part3.map.smsg " "Generated suppressed messages file C:/Users/Prerna/Desktop/CAD/Lab6/part3/output_files/Lab6Part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978486596 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540978486689 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 31 05:34:46 2018 " "Processing ended: Wed Oct 31 05:34:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540978486689 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540978486689 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540978486689 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978486689 ""}
