<root><simulation><result_generated_time />2023-04-27 01:20:00<layer><layer_spec />{'B': 1, 'K': 64, 'C': 1, 'OY': 570, 'OX': 570, 'IY': 572, 'IX': 572, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />187142400<total_data_size_element />{'W': 576, 'I': 327184, 'O': 20793600}<total_data_reuse />{'W': 324900, 'I': 571.9790698811678, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />23/42</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [18, 1, 1], 'I': [450, 1, 1], 'O': [100, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OX', 5), ('OY', 2)]], [[('FY', 3), ('K', 2)], [('FX', 3)]], [], []]<I />[[[('K', 2)], []], [[('FY', 3), ('OY', 5)], [('FX', 3), ('OX', 5), ('OY', 2)]], [], []]<O />[[[('FY', 3)], [('FX', 3)]], [[('OY', 5), ('K', 2)], [('OX', 5), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('OY', 57), ('OX', 114)], [], [('K', 4)]]<I />[[('K', 2), ('K', 4)], [('OY', 57)], [('OX', 114), ('K', 4)]]<O />[[('K', 2), ('K', 4)], [('OY', 57)], [('OX', 114), ('K', 4)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [50.0, 6498, 1, 1], 'I': [10.71, 8.0, 1.2, 5.58], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [64, 1152, 4608], 'I': [8, 32032, 2617472], 'O': [64, 364800, 166348800], 'O_partial': [0, 0, 0], 'O_final': [64, 364800, 166348800]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.12, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.01, 0.0], 'I': [0.02, 0.01, 0.0], 'O': [0.12, 0.01, 0.0]}<effective_mem_size_bit />{'W': [64, 1152, 1152], 'I': [8, 32032, 2617472], 'O': [32, 6400, 1459200], 'O_partial': [0, 0, 0], 'O_final': [32, 6400, 1459200]}<total_unit_count />{'W': [900, 18, 1, 1], 'I': [900, 450, 1, 1], 'O': [900, 100, 1, 1]}<unique_unit_count />{'W': [18, 18, 1, 1], 'I': [84, 84, 1, 1], 'O': [100, 100, 1, 1]}<duplicate_unit_count />{'W': [50.0, 1.0, 1.0, 1.0], 'I': [10.714285714285714, 5.357142857142857, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3742848, 576], [576, 576], [576, 0]]<I />[[11696400, 11696400], [2183328, 1825824], [1825824, 0]]<O />[[(0, 20793600), (20793600, 0)], [(0, 20793600), (20793600, 0)], [(0, 20793600), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 20793600), (20793600, 0)], [(0, 20793600), (20793600, 0)], [(0, 20793600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[467856, 72], [9, 9], [2, 0]]<I />[[1462050, 1462050], [34114, 28528], [7132, 0]]<O />[[(0, 2599200), (2599200, 0)], [(0, 324900), (324900, 0)], [(0, 81225), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 2599200], [2599200, 0]), ([0, 324900], [324900, 0]), ([0, 81225], [0, 0])]</mem_access_count_word><mac_count><active />187142400<idle />25784064</mac_count></basic_info><energy><total_energy />410573808.5<mem_energy_breakdown><W />[157.2, 1.8, 3.0]<I />[1024.3, 6242.1, 9498.9]<O />[1821.0, 64391.1, 108179.5]</mem_energy_breakdown><MAC_energy><active_MAC />409093286.4<idle_MAC />1289203.2<total />410382489.59999996</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5628<utilization_without_data_loading />0.5629<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.6403<mac_utilize_temporal_without_data_loading />0.6404</mac_array_utilization><latency><latency_cycle_with_data_loading />324740<latency_cycle_without_data_loading />324672<ideal_computing_cycle />207936<data_loading><load_cycle_total />68<load_cycle_individual />{'W': [3, 3, 0], 'I': [2, 63, 0]}<load_cycle_combined />{'W': 4, 'I': 63}</data_loading><mem_stalling><mem_stall_cycle_total />116736<mem_stall_cycle_individual />{'W': [[-207935], [-155949, -155946], [-155946, -155949]], 'I': [[-207935], [-207928, -181937], [-178815, -200200]], 'O': [[-207936], [-181944, 103968], [116736, -126768]]}<mem_stall_cycle_shared />{'W': [[-207935], [-155949, 0], [0, 0]], 'I': [[-207935], [-207928, 0], [0, 0]], 'O': [[-207936], [-181944, 103968], [116736, -126768]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 1152, 4608], 'I': [8, 32032, 2617472], 'O': [64, 364800, 166348800], 'O_partial': [0, 0, 0], 'O_final': [64, 364800, 166348800]}<data_size_each_level_total />{'W': [1152, 1152, 4608], 'I': [672, 32032, 2617472], 'O': [6400, 364800, 166348800]}<loop_cycles_each_level />{'W': [51984, 51984, 207936], 'I': [8, 456, 207936], 'O': [8, 456, 207936]}<top_ir_loop_size />{'W': [6498, 1, 1], 'I': [8, 1, 4], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 1.0], [84.0, 70.2], [70.2, 12.6]], 'O': [[8.0, 8.0], [800.0, 800.0], [800.0, 800.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [144.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 8.0], [672.0, 70.2], [70.2, 50.4]], 'O': [[8.0, 8.0], [800.0, 800.0], [800.0, 800.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 1.0], [84.0, 70.2], [70.2, 0]], 'O': [[8.0, 8.0], [800.0, 800.0], [800.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [884.0, 870.3], [70.3, 800.0]], 'I': [[8.0, 1.0], [884.0, 870.3], [70.3, 800.0]], 'O': [[8.0, 8.0], [884.0, 870.3], [70.3, 800.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 207936], [51984, 51984, 4], [51984, 51984, 4]], 'I': [[1, 1, 207936], [8, 8, 25992], [456, 456, 456]], 'O': [[1, 1, 207936], [8, 8, 25992], [456, 456, 456]]}<trans_time_real />{'W': [[0, 1, 207936], [[1, 51984, 4], [2, 51984, 4]], [[2, 51984, 4], [1, 51984, 4]]], 'I': [[0, 1, 207936], [[0, 8, 25992], [1, 8, 25992]], [[63, 456, 456], [16, 456, 456]]], 'O': [[0, 1, 207936], [[1, 8, 25992], [12, 8, 25992]], [[712, 456, 456], [178, 456, 456]]]}<single_stall_cycle />{'W': [[-1], [-51983, -51982], [-51982, -51983]], 'I': [[-1], [-8, -7], [-393, -440]], 'O': [[-1], [-7, 4], [256, -278]]}<single_stall_count />{'W': [207935, 3, 3], 'I': [207935, 25991, 455], 'O': [207936, 25992, 456]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [6, 0], 'I': [28665, 0], 'O': [207936, 0]}, 1: {'W': [6, 6], 'I': [25991, 28665], 'O': [207936, 207936]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-179265, -207936], [0, -207936]], 1: [[-181939, -179265], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>