library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity ejer1 is
port (clk,pi,pf,inc,dec,rst : in std_logic;
		 control : out std_logic);
end entity;

architecture Behavioral of ejer1 is
signal clkl: STD_LOGIC;
signal duty : integer range 0 to 200:=85;
begin
	u1: entity work.divf(arqdivf) generic map(500) port map (clk, clkl);
	u2: entity work.senal(arqsnl) port map (clkl, duty, control);
	u3: entity work.movimiento(arqmov) port map(clkl,pi,pf,inc,dec,rst,duty);
end architecture;