Opened message file <out/s.log>. Detailed informations can be found in this file.
Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<83f2ea7a> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
Analyzing ConPro source <s.cp>...
Searching Conpro file <s.cp>...
Opening file <s.cp>...
Compiling ConPro source <s.cp>...
Compiling module <s>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
  Analyzing toplevel method calls...
  Analyzing function blocks...
  Analyzing processes...
    Info [file <s.cp>, line 6]: Analyzing process <p1_def>...
      Analyzing process <p1_def>...
    Info [file <s.cp>, line 21]: Analyzing process <p1_opt>...
      Analyzing process <p1_opt>...
    Info [file <s.cp>, line 36]: Analyzing process <main>...
      Analyzing process <main>...
  Performing program graph transformations and optimization for module <S>...
    in process <p1_def>...
      Performing program transformations for process <p1_def>...
      Performing program transformations for process <p1_def>...
      Resolving object dependencies for process <p1_def>...
    in process <p1_opt>...
      Performing program transformations for process <p1_opt>...
      Performing program transformations for process <p1_opt>...
      Resolving object dependencies for process <p1_opt>...
    in process <main>...
      Performing program transformations for process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Analyzing toplevel instructions...
  Resolving object dependencies for process <MOD_S>...
  Default block parameters:  [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]
  Project Parameters: 
  Toplevel symbols: 11
  Processes: 3
  Functions: 0
  Process order: 
  : p1_def
  : p1_opt
  : main
  
  +------------------------------- ANALYSIS SUMMARY -------------------------------+
  +--------------------------------------------------------------------------------+
  | DESCRIPTION                   MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | Default block parameters       [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]         |
  | Project Parameters                                                             |
  | Toplevel symbols              11                                               |
  | Processes                     3                                                |
  | Functions                     0                                                |
  | Process order                                                                  |
  |                               p1_def                                           |
  |                               p1_opt                                           |
  |                               main                                             |
  +--------------------------------------------------------------------------------+
  
Performing controll graph analysis for module <S>...
call_graph_build: process 'p1_def': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'p1_opt': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'main': start={} stop={} call={p1_def p1_opt} raise={} catch={}
call_graph_build: exception register'PRO_p1_def_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_p1_opt_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_main_EXCEPTION': read={} write={}
  
  +------------------------------ CALL GRAPH SUMMARY ------------------------------+
  +--------------------------------------------------------------------------------+
  | PROCESS                                                                        |
  +--------------------------------------------------------------------------------+
  | p1_def                                                                         |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | p1_opt                                                                         |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | main                                                                           |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                       p1_def p1_opt                                    |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | PRO_p1_def_EXCEPTION                                                           |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_p1_opt_EXCEPTION                                                           |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_main_EXCEPTION                                                             |
  | .. read                                                                        |
  | .. write                                                                       |
  +--------------------------------------------------------------------------------+
  
Synthesizing module <S>...
Synthesizing main module <S>...
  Optimization: [Expression Constant Folder]  [Dead Object Remover]
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <S.p1_def>
        Removed 0 instructions(s).
      in process <S.p1_opt>
        Removed 0 instructions(s).
      in process <S.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      [S.MOD_S]: Removing Register <S.PRO_p1_opt_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [S.MOD_S]: Removing Register <S.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <p1_opt> ...
      ... in process <p1_def> ...
      [S.MOD_S]: Removing Register <S.PRO_p1_def_EXCEPTION> with 0 reader(s) and 0 writer(s).
      Removed 3 object(s).
    Optimizer: folding constants in expressions...
      in process <S.p1_def>
        Removed 0 operand(s).
      in process <S.p1_opt>
        Removed 0 operand(s).
      in process <S.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 3.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <S.p1_def>
        Removed 0 instructions(s).
      in process <S.p1_opt>
        Removed 0 instructions(s).
      in process <S.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p1_opt> ...
      ... in process <p1_def> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <S.p1_def>
        Removed 0 operand(s).
      in process <S.p1_opt>
        Removed 0 operand(s).
      in process <S.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  
  +----------------------------- OPTIMIZATION SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | [S.MOD_S]                     Removing Register <S.PRO_p1_opt_EXCEPTION> with  |
  |                               0 reader(s) and 0 writer(s).                     |
  | [S.MOD_S]                     Removing Register <S.PRO_main_EXCEPTION> with 0  |
  |                               reader(s) and 0 writer(s).                       |
  | [S.MOD_S]                     Removing Register <S.PRO_p1_def_EXCEPTION> with  |
  |                               0 reader(s) and 0 writer(s).                     |
  +--------------------------------------------------------------------------------+
  
  Extracting features and resources...
  Resolving object guards...
    Found 1 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
    Performing post-analysis transformations for process <p1_def>...
    Performing post-analysis transformations for process <p1_def>...
    Performing post-analysis transformations for process <p1_opt>...
    Performing post-analysis transformations for process <p1_opt>...
    Performing post-analysis transformations for process <main>...
    Performing post-analysis transformations for process <main>...
  Synthesizing process instructions...
    Synthesizing uCode for process <p1_def>...
    in process <S.p1_def>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p1_def>...
      Binding MicroCode instructions...
      Extracting ALU for process <p1_def>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p1_def>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p1_def>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p1_def>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p1_def>...
        9 states created.
      Calculating block frame time estimations for process <p1_def>...
    Synthesizing uCode for process <p1_opt>...
    in process <S.p1_opt>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p1_opt>...
      Binding MicroCode instructions...
      Extracting ALU for process <p1_opt>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p1_opt>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p1_opt>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p1_opt>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 4 major (2 splitted, CDF=1,3,0) and 7 minor block(s) with 2 jump(s).
        Created 3 bounded block(s).
        Relocating jumps to new bounded blocks...
        1 jump(s) relocated.
      Translating MicroCode to RTL in process <p1_opt>...
        !!! Warning: guarded access in bounded block <S_BLOCKBOUND1_1>.
        !!! Warning: Neither one cycle nor data consistency is guaranteed.
        6 states created.
      Calculating block frame time estimations for process <p1_opt>...
    Synthesizing uCode for process <main>...
    in process <S.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        5 states created.
      Calculating block frame time estimations for process <main>...
  
  +--------------------------- UCODE SYNTHESIS SUMMARY ----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
  Synthesizing VHDL-RTL for module <S>...
  Creating entity <s_p1_def>...
    Synthesizing VHDL-RTL for process <p1_def>...
    Emitting state list for process <p1_def>...
    Emitting state machine for process <p1_def>...
    Port width: 21 bits
  Creating entity <s_p1_opt>...
    Synthesizing VHDL-RTL for process <p1_opt>...
    Emitting state list for process <p1_opt>...
    Emitting state machine for process <p1_opt>...
    Port width: 21 bits
  Creating entity <s_main>...
    Synthesizing VHDL-RTL for process <main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 17 bits
  Creating library <conpro.vhdl>...
  Creating entity <s.vhdl>...
    Synthesizing VHDL-RTL for toplevel <S> ...
    Creating global register <x> [DT_int 8, scheduler=PRIOstat #rd=2 #wr=3]...
  Emitting MicroCode for module S...
  Emitting object file for module S...
  Emitting MicroCode for process p1_def...
  Emitting MicroCode for process p1_opt...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.p1_def>: emitting MicroCode for process <p1_def>.
  UCI <ucode.uci_out.p1_opt>: emitting MicroCode for process <p1_opt>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
  
  +---------------------------- RTL SYNTHESIS SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
Emitting frame time calculations for module <S>...
Info : Emitting block frame informations in file <s.ft>...
Total CPU time consumed: 0.1 seconds.
Total time elapsed: 0.0 seconds.
  
  +------------------------ SYNTHESIS RESULT SUMMARY -------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              10                           |
  |  -> adder                                    (8)                          |
  |  -> comparator                               (2)                          |
  | process                                      3                            |
  | process.main                                                              |
  |  -> port-width [bit]                         17                           |
  |  -> states                                   5                            |
  | process.p1_def                                                            |
  |  -> port-width [bit]                         21                           |
  |  -> register                                 3                            |
  |  -> states                                   9                            |
  | process.p1_opt                                                            |
  |  -> port-width [bit]                         21                           |
  |  -> register                                 3                            |
  |  -> states                                   6                            |
  | register-local                               6                            |
  |  -> signed(4 downto 0)                       (2)                          |
  |  -> signed(7 downto 0)                       (4)                          |
  | register-shared                              1                            |
  |  -> signed(7 downto 0)                       (1)                          |
  | synthesis time [sec]                                                      |
  +---------------------------------------------------------------------------+
  
