<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_pm.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_pm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="comp__pm_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_PM_COMPONENT_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_PM_COMPONENT_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========================================================================== */</span>
<a name="l00049"></a>00049 <span class="comment">/* ========================================================================== */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#define PM_U2206</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define REV_PM                      0x201</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">/* -------- PM_CTRL : (PM Offset: 0x00) (R/W  8) Control -------- */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00058"></a><a class="code" href="union_p_m___c_t_r_l___type.html">00058</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00059"></a><a class="code" href="union_p_m___c_t_r_l___type.html#a996b5a6765c2fc424041be4d5ec0d53a">00059</a>     uint8_t <a class="code" href="union_p_m___c_t_r_l___type.html#a996b5a6765c2fc424041be4d5ec0d53a">reg</a>;                 
<a name="l00060"></a>00060 } <a class="code" href="union_p_m___c_t_r_l___type.html">PM_CTRL_Type</a>;
<a name="l00061"></a>00061 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00062"></a>00062 
<a name="l00063"></a><a class="code" href="group___s_a_m_r21___p_m.html#gabecd64dad184eeecf687588d9fa03a24">00063</a> <span class="preprocessor">#define PM_CTRL_OFFSET              0x00         </span>
<a name="l00064"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga549cafdd7557cf5d221d6ebb1a67f5c6">00064</a> <span class="preprocessor">#define PM_CTRL_RESETVALUE          0x00ul       </span>
<a name="l00066"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga14c17f7ebe9d3b16c6e23dd1395e26ed">00066</a> <span class="preprocessor">#define PM_CTRL_MASK                0x00ul       </span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="comment">/* -------- PM_SLEEP : (PM Offset: 0x01) (R/W  8) Sleep Mode -------- */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00070"></a><a class="code" href="union_p_m___s_l_e_e_p___type.html">00070</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00071"></a>00071     <span class="keyword">struct </span>{
<a name="l00072"></a><a class="code" href="union_p_m___s_l_e_e_p___type.html#a906881551efa39707b9c68e19b052259">00072</a>         uint8_t  IDLE:2;           
<a name="l00073"></a><a class="code" href="union_p_m___s_l_e_e_p___type.html#a6b16f4c87136559f0851c948d30b4a5b">00073</a>         uint8_t  :6;               
<a name="l00074"></a>00074     } bit;                       
<a name="l00075"></a><a class="code" href="union_p_m___s_l_e_e_p___type.html#ab3a4f134b37e5557cf369786359471dd">00075</a>     uint8_t <a class="code" href="union_p_m___s_l_e_e_p___type.html#ab3a4f134b37e5557cf369786359471dd">reg</a>;                 
<a name="l00076"></a>00076 } <a class="code" href="union_p_m___s_l_e_e_p___type.html">PM_SLEEP_Type</a>;
<a name="l00077"></a>00077 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00078"></a>00078 
<a name="l00079"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaa85ab2023c40ebc25f0620612fafe86d">00079</a> <span class="preprocessor">#define PM_SLEEP_OFFSET             0x01         </span>
<a name="l00080"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga3ff3c820932d9494e44f36d714fa4f67">00080</a> <span class="preprocessor">#define PM_SLEEP_RESETVALUE         0x00ul       </span>
<a name="l00082"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaa2d182f036730a59ef2da72b5b0e618a">00082</a> <span class="preprocessor">#define PM_SLEEP_IDLE_Pos           0            </span>
<a name="l00083"></a>00083 <span class="preprocessor">#define PM_SLEEP_IDLE_Msk           (0x3ul &lt;&lt; PM_SLEEP_IDLE_Pos)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define PM_SLEEP_IDLE(value)        (PM_SLEEP_IDLE_Msk &amp; ((value) &lt;&lt; PM_SLEEP_IDLE_Pos))</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga7cc0377b2ef6038f5d801cc0d4e29123">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define   PM_SLEEP_IDLE_CPU_Val           0x0ul  </span>
<a name="l00086"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga11a1887faf287193d41aa8627e361f1f">00086</a> <span class="preprocessor">#define   PM_SLEEP_IDLE_AHB_Val           0x1ul  </span>
<a name="l00087"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga7459e8643971963deab04fb2a7868257">00087</a> <span class="preprocessor">#define   PM_SLEEP_IDLE_APB_Val           0x2ul  </span>
<a name="l00088"></a>00088 <span class="preprocessor">#define PM_SLEEP_IDLE_CPU           (PM_SLEEP_IDLE_CPU_Val         &lt;&lt; PM_SLEEP_IDLE_Pos)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define PM_SLEEP_IDLE_AHB           (PM_SLEEP_IDLE_AHB_Val         &lt;&lt; PM_SLEEP_IDLE_Pos)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define PM_SLEEP_IDLE_APB           (PM_SLEEP_IDLE_APB_Val         &lt;&lt; PM_SLEEP_IDLE_Pos)</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga36192860a85aa7ac4ee468e7d4d6ab5c">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_SLEEP_MASK               0x03ul       </span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="comment">/* -------- PM_CPUSEL : (PM Offset: 0x08) (R/W  8) CPU Clock Select -------- */</span>
<a name="l00094"></a>00094 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00095"></a><a class="code" href="union_p_m___c_p_u_s_e_l___type.html">00095</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00096"></a>00096     <span class="keyword">struct </span>{
<a name="l00097"></a><a class="code" href="union_p_m___c_p_u_s_e_l___type.html#a55164215e1a724c8b957aa338bc392ca">00097</a>         uint8_t  CPUDIV:3;         
<a name="l00098"></a><a class="code" href="union_p_m___c_p_u_s_e_l___type.html#abf5ba8ffe89af8c551de4c916cd448ab">00098</a>         uint8_t  :5;               
<a name="l00099"></a>00099     } bit;                       
<a name="l00100"></a><a class="code" href="union_p_m___c_p_u_s_e_l___type.html#a0deda3acd838bb0ba2886fef3f93e213">00100</a>     uint8_t <a class="code" href="union_p_m___c_p_u_s_e_l___type.html#a0deda3acd838bb0ba2886fef3f93e213">reg</a>;                 
<a name="l00101"></a>00101 } <a class="code" href="union_p_m___c_p_u_s_e_l___type.html">PM_CPUSEL_Type</a>;
<a name="l00102"></a>00102 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00103"></a>00103 
<a name="l00104"></a><a class="code" href="group___s_a_m_r21___p_m.html#gae3690a5035eed2c8ce447a2dd0941222">00104</a> <span class="preprocessor">#define PM_CPUSEL_OFFSET            0x08         </span>
<a name="l00105"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaf93de0c9c7d4aeeab39c969d8dc6ac79">00105</a> <span class="preprocessor">#define PM_CPUSEL_RESETVALUE        0x00ul       </span>
<a name="l00107"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga06001ff79ade30f0557224810a94c5e1">00107</a> <span class="preprocessor">#define PM_CPUSEL_CPUDIV_Pos        0            </span>
<a name="l00108"></a>00108 <span class="preprocessor">#define PM_CPUSEL_CPUDIV_Msk        (0x7ul &lt;&lt; PM_CPUSEL_CPUDIV_Pos)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define PM_CPUSEL_CPUDIV(value)     (PM_CPUSEL_CPUDIV_Msk &amp; ((value) &lt;&lt; PM_CPUSEL_CPUDIV_Pos))</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga1d79dfe939514654161cb9bfa85ba5b7">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define   PM_CPUSEL_CPUDIV_DIV1_Val       0x0ul  </span>
<a name="l00111"></a><a class="code" href="group___s_a_m_r21___p_m.html#gac355a4c69da1a3a7c8f6620c72ce4786">00111</a> <span class="preprocessor">#define   PM_CPUSEL_CPUDIV_DIV2_Val       0x1ul  </span>
<a name="l00112"></a><a class="code" href="group___s_a_m_r21___p_m.html#gadd0d3f140d80559ad0c76d011e521d87">00112</a> <span class="preprocessor">#define   PM_CPUSEL_CPUDIV_DIV4_Val       0x2ul  </span>
<a name="l00113"></a><a class="code" href="group___s_a_m_r21___p_m.html#gac6f31caf1947754f99d6c969a88565e0">00113</a> <span class="preprocessor">#define   PM_CPUSEL_CPUDIV_DIV8_Val       0x3ul  </span>
<a name="l00114"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga83eb5a5818cbb1e1db62be217ae6ee89">00114</a> <span class="preprocessor">#define   PM_CPUSEL_CPUDIV_DIV16_Val      0x4ul  </span>
<a name="l00115"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga12dbe758dba92e2bec74eea6ad210df6">00115</a> <span class="preprocessor">#define   PM_CPUSEL_CPUDIV_DIV32_Val      0x5ul  </span>
<a name="l00116"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga10cdb3447b7fbd67caffd85316805abd">00116</a> <span class="preprocessor">#define   PM_CPUSEL_CPUDIV_DIV64_Val      0x6ul  </span>
<a name="l00117"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga938d0dc17eb7f696a8a4b159bcd4721d">00117</a> <span class="preprocessor">#define   PM_CPUSEL_CPUDIV_DIV128_Val     0x7ul  </span>
<a name="l00118"></a>00118 <span class="preprocessor">#define PM_CPUSEL_CPUDIV_DIV1       (PM_CPUSEL_CPUDIV_DIV1_Val     &lt;&lt; PM_CPUSEL_CPUDIV_Pos)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define PM_CPUSEL_CPUDIV_DIV2       (PM_CPUSEL_CPUDIV_DIV2_Val     &lt;&lt; PM_CPUSEL_CPUDIV_Pos)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define PM_CPUSEL_CPUDIV_DIV4       (PM_CPUSEL_CPUDIV_DIV4_Val     &lt;&lt; PM_CPUSEL_CPUDIV_Pos)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define PM_CPUSEL_CPUDIV_DIV8       (PM_CPUSEL_CPUDIV_DIV8_Val     &lt;&lt; PM_CPUSEL_CPUDIV_Pos)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define PM_CPUSEL_CPUDIV_DIV16      (PM_CPUSEL_CPUDIV_DIV16_Val    &lt;&lt; PM_CPUSEL_CPUDIV_Pos)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define PM_CPUSEL_CPUDIV_DIV32      (PM_CPUSEL_CPUDIV_DIV32_Val    &lt;&lt; PM_CPUSEL_CPUDIV_Pos)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define PM_CPUSEL_CPUDIV_DIV64      (PM_CPUSEL_CPUDIV_DIV64_Val    &lt;&lt; PM_CPUSEL_CPUDIV_Pos)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define PM_CPUSEL_CPUDIV_DIV128     (PM_CPUSEL_CPUDIV_DIV128_Val   &lt;&lt; PM_CPUSEL_CPUDIV_Pos)</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_r21___p_m.html#gac19d6e70161078340535fd59cfe6228f">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_CPUSEL_MASK              0x07ul       </span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="comment">/* -------- PM_APBASEL : (PM Offset: 0x09) (R/W  8) APBA Clock Select -------- */</span>
<a name="l00129"></a>00129 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00130"></a><a class="code" href="union_p_m___a_p_b_a_s_e_l___type.html">00130</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00131"></a>00131     <span class="keyword">struct </span>{
<a name="l00132"></a><a class="code" href="union_p_m___a_p_b_a_s_e_l___type.html#a920abda75dd08e7123e9b5e6d3b4289e">00132</a>         uint8_t  APBADIV:3;        
<a name="l00133"></a><a class="code" href="union_p_m___a_p_b_a_s_e_l___type.html#a56c19e0fe74aa5f5e4719db2e04ac3af">00133</a>         uint8_t  :5;               
<a name="l00134"></a>00134     } bit;                       
<a name="l00135"></a><a class="code" href="union_p_m___a_p_b_a_s_e_l___type.html#abdbe6abed16f96caaa8fb6430b6738ee">00135</a>     uint8_t <a class="code" href="union_p_m___a_p_b_a_s_e_l___type.html#abdbe6abed16f96caaa8fb6430b6738ee">reg</a>;                 
<a name="l00136"></a>00136 } <a class="code" href="union_p_m___a_p_b_a_s_e_l___type.html">PM_APBASEL_Type</a>;
<a name="l00137"></a>00137 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00138"></a>00138 
<a name="l00139"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga53a0465e379f54f56b32bb2ab94eb70e">00139</a> <span class="preprocessor">#define PM_APBASEL_OFFSET           0x09         </span>
<a name="l00140"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga632e21ffc1e2afad7855aed504faf24b">00140</a> <span class="preprocessor">#define PM_APBASEL_RESETVALUE       0x00ul       </span>
<a name="l00142"></a><a class="code" href="group___s_a_m_r21___p_m.html#gab10103778b1cfc844b25db57307010e6">00142</a> <span class="preprocessor">#define PM_APBASEL_APBADIV_Pos      0            </span>
<a name="l00143"></a>00143 <span class="preprocessor">#define PM_APBASEL_APBADIV_Msk      (0x7ul &lt;&lt; PM_APBASEL_APBADIV_Pos)</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBASEL_APBADIV(value)   (PM_APBASEL_APBADIV_Msk &amp; ((value) &lt;&lt; PM_APBASEL_APBADIV_Pos))</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga8a305c10594a48164ea69840686ea687">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define   PM_APBASEL_APBADIV_DIV1_Val     0x0ul  </span>
<a name="l00146"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaeb1943a5c678bf949d1a91019469b0fb">00146</a> <span class="preprocessor">#define   PM_APBASEL_APBADIV_DIV2_Val     0x1ul  </span>
<a name="l00147"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga3ab1c2dd45cdeda0a30df9c3e060e558">00147</a> <span class="preprocessor">#define   PM_APBASEL_APBADIV_DIV4_Val     0x2ul  </span>
<a name="l00148"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga003b309e1ea26ef35d9d56d66139f05f">00148</a> <span class="preprocessor">#define   PM_APBASEL_APBADIV_DIV8_Val     0x3ul  </span>
<a name="l00149"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga9a16dcd1b5997aa13f799849c76bd2e5">00149</a> <span class="preprocessor">#define   PM_APBASEL_APBADIV_DIV16_Val    0x4ul  </span>
<a name="l00150"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga316fe0f95a4b7baf76df51f184dc470b">00150</a> <span class="preprocessor">#define   PM_APBASEL_APBADIV_DIV32_Val    0x5ul  </span>
<a name="l00151"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaee07af5f5d22318277a0b959140ee832">00151</a> <span class="preprocessor">#define   PM_APBASEL_APBADIV_DIV64_Val    0x6ul  </span>
<a name="l00152"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga9265c041300ed80e29edd9283ce4de4d">00152</a> <span class="preprocessor">#define   PM_APBASEL_APBADIV_DIV128_Val   0x7ul  </span>
<a name="l00153"></a>00153 <span class="preprocessor">#define PM_APBASEL_APBADIV_DIV1     (PM_APBASEL_APBADIV_DIV1_Val   &lt;&lt; PM_APBASEL_APBADIV_Pos)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBASEL_APBADIV_DIV2     (PM_APBASEL_APBADIV_DIV2_Val   &lt;&lt; PM_APBASEL_APBADIV_Pos)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBASEL_APBADIV_DIV4     (PM_APBASEL_APBADIV_DIV4_Val   &lt;&lt; PM_APBASEL_APBADIV_Pos)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBASEL_APBADIV_DIV8     (PM_APBASEL_APBADIV_DIV8_Val   &lt;&lt; PM_APBASEL_APBADIV_Pos)</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBASEL_APBADIV_DIV16    (PM_APBASEL_APBADIV_DIV16_Val  &lt;&lt; PM_APBASEL_APBADIV_Pos)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBASEL_APBADIV_DIV32    (PM_APBASEL_APBADIV_DIV32_Val  &lt;&lt; PM_APBASEL_APBADIV_Pos)</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBASEL_APBADIV_DIV64    (PM_APBASEL_APBADIV_DIV64_Val  &lt;&lt; PM_APBASEL_APBADIV_Pos)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBASEL_APBADIV_DIV128   (PM_APBASEL_APBADIV_DIV128_Val &lt;&lt; PM_APBASEL_APBADIV_Pos)</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga7aa7f059173284b325b389e2d0aaeceb">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBASEL_MASK             0x07ul       </span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="comment">/* -------- PM_APBBSEL : (PM Offset: 0x0A) (R/W  8) APBB Clock Select -------- */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00165"></a><a class="code" href="union_p_m___a_p_b_b_s_e_l___type.html">00165</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00166"></a>00166     <span class="keyword">struct </span>{
<a name="l00167"></a><a class="code" href="union_p_m___a_p_b_b_s_e_l___type.html#ad854853a6ab15ed10c91c246c8ba43a9">00167</a>         uint8_t  APBBDIV:3;        
<a name="l00168"></a><a class="code" href="union_p_m___a_p_b_b_s_e_l___type.html#ac29b625aae74a71526ef694cd4001058">00168</a>         uint8_t  :5;               
<a name="l00169"></a>00169     } bit;                       
<a name="l00170"></a><a class="code" href="union_p_m___a_p_b_b_s_e_l___type.html#a8062cfaee801b38811bc975c59165a3e">00170</a>     uint8_t <a class="code" href="union_p_m___a_p_b_b_s_e_l___type.html#a8062cfaee801b38811bc975c59165a3e">reg</a>;                 
<a name="l00171"></a>00171 } <a class="code" href="union_p_m___a_p_b_b_s_e_l___type.html">PM_APBBSEL_Type</a>;
<a name="l00172"></a>00172 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00173"></a>00173 
<a name="l00174"></a><a class="code" href="group___s_a_m_r21___p_m.html#gadf7dde68b235abe4b43b28d36e4e4e3b">00174</a> <span class="preprocessor">#define PM_APBBSEL_OFFSET           0x0A         </span>
<a name="l00175"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga751789ef5f1ff6e9e27b3bafec2fcc1d">00175</a> <span class="preprocessor">#define PM_APBBSEL_RESETVALUE       0x00ul       </span>
<a name="l00177"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga96e9f272a436f893bd20fbdf05644b79">00177</a> <span class="preprocessor">#define PM_APBBSEL_APBBDIV_Pos      0            </span>
<a name="l00178"></a>00178 <span class="preprocessor">#define PM_APBBSEL_APBBDIV_Msk      (0x7ul &lt;&lt; PM_APBBSEL_APBBDIV_Pos)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBSEL_APBBDIV(value)   (PM_APBBSEL_APBBDIV_Msk &amp; ((value) &lt;&lt; PM_APBBSEL_APBBDIV_Pos))</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_r21___p_m.html#gabbcc76aa37209416de7d817aba658aa7">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define   PM_APBBSEL_APBBDIV_DIV1_Val     0x0ul  </span>
<a name="l00181"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga2c50db39cb50f6e832f931895278dccd">00181</a> <span class="preprocessor">#define   PM_APBBSEL_APBBDIV_DIV2_Val     0x1ul  </span>
<a name="l00182"></a><a class="code" href="group___s_a_m_r21___p_m.html#gae5b3508dcee9ffb736f58d0d4457ef7a">00182</a> <span class="preprocessor">#define   PM_APBBSEL_APBBDIV_DIV4_Val     0x2ul  </span>
<a name="l00183"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaa699336852d207d8af640baa1c917e71">00183</a> <span class="preprocessor">#define   PM_APBBSEL_APBBDIV_DIV8_Val     0x3ul  </span>
<a name="l00184"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga492f869fae35e226de8cc85165f51785">00184</a> <span class="preprocessor">#define   PM_APBBSEL_APBBDIV_DIV16_Val    0x4ul  </span>
<a name="l00185"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga68ab60cf10293d64c782ab374f7ab72a">00185</a> <span class="preprocessor">#define   PM_APBBSEL_APBBDIV_DIV32_Val    0x5ul  </span>
<a name="l00186"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga2f3fd93521a232a039f3d891efed5b0f">00186</a> <span class="preprocessor">#define   PM_APBBSEL_APBBDIV_DIV64_Val    0x6ul  </span>
<a name="l00187"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga7b5c5d49588ec48addaf4b6e23937865">00187</a> <span class="preprocessor">#define   PM_APBBSEL_APBBDIV_DIV128_Val   0x7ul  </span>
<a name="l00188"></a>00188 <span class="preprocessor">#define PM_APBBSEL_APBBDIV_DIV1     (PM_APBBSEL_APBBDIV_DIV1_Val   &lt;&lt; PM_APBBSEL_APBBDIV_Pos)</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBSEL_APBBDIV_DIV2     (PM_APBBSEL_APBBDIV_DIV2_Val   &lt;&lt; PM_APBBSEL_APBBDIV_Pos)</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBSEL_APBBDIV_DIV4     (PM_APBBSEL_APBBDIV_DIV4_Val   &lt;&lt; PM_APBBSEL_APBBDIV_Pos)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBSEL_APBBDIV_DIV8     (PM_APBBSEL_APBBDIV_DIV8_Val   &lt;&lt; PM_APBBSEL_APBBDIV_Pos)</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBSEL_APBBDIV_DIV16    (PM_APBBSEL_APBBDIV_DIV16_Val  &lt;&lt; PM_APBBSEL_APBBDIV_Pos)</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBSEL_APBBDIV_DIV32    (PM_APBBSEL_APBBDIV_DIV32_Val  &lt;&lt; PM_APBBSEL_APBBDIV_Pos)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBSEL_APBBDIV_DIV64    (PM_APBBSEL_APBBDIV_DIV64_Val  &lt;&lt; PM_APBBSEL_APBBDIV_Pos)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBSEL_APBBDIV_DIV128   (PM_APBBSEL_APBBDIV_DIV128_Val &lt;&lt; PM_APBBSEL_APBBDIV_Pos)</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga2f430fa8cd7cb5418110f32292f28315">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBSEL_MASK             0x07ul       </span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="comment">/* -------- PM_APBCSEL : (PM Offset: 0x0B) (R/W  8) APBC Clock Select -------- */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00200"></a><a class="code" href="union_p_m___a_p_b_c_s_e_l___type.html">00200</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00201"></a>00201     <span class="keyword">struct </span>{
<a name="l00202"></a><a class="code" href="union_p_m___a_p_b_c_s_e_l___type.html#aa0d60b6323df0d7133145310748ccb7c">00202</a>         uint8_t  APBCDIV:3;        
<a name="l00203"></a><a class="code" href="union_p_m___a_p_b_c_s_e_l___type.html#a08112ad82ae3bbf654d09b824eda2c2b">00203</a>         uint8_t  :5;               
<a name="l00204"></a>00204     } bit;                       
<a name="l00205"></a><a class="code" href="union_p_m___a_p_b_c_s_e_l___type.html#a34b8f4255cebd7bcc6b074bfefee737e">00205</a>     uint8_t <a class="code" href="union_p_m___a_p_b_c_s_e_l___type.html#a34b8f4255cebd7bcc6b074bfefee737e">reg</a>;                 
<a name="l00206"></a>00206 } <a class="code" href="union_p_m___a_p_b_c_s_e_l___type.html">PM_APBCSEL_Type</a>;
<a name="l00207"></a>00207 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00208"></a>00208 
<a name="l00209"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga428763f4ad33829944c5364a712c21ae">00209</a> <span class="preprocessor">#define PM_APBCSEL_OFFSET           0x0B         </span>
<a name="l00210"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga54959672e4e7f0598a416620d0657f76">00210</a> <span class="preprocessor">#define PM_APBCSEL_RESETVALUE       0x00ul       </span>
<a name="l00212"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga4a8379c87e542ce1f35e688187aac873">00212</a> <span class="preprocessor">#define PM_APBCSEL_APBCDIV_Pos      0            </span>
<a name="l00213"></a>00213 <span class="preprocessor">#define PM_APBCSEL_APBCDIV_Msk      (0x7ul &lt;&lt; PM_APBCSEL_APBCDIV_Pos)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCSEL_APBCDIV(value)   (PM_APBCSEL_APBCDIV_Msk &amp; ((value) &lt;&lt; PM_APBCSEL_APBCDIV_Pos))</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga765ff4e686958dbc7632b65e5f41e194">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define   PM_APBCSEL_APBCDIV_DIV1_Val     0x0ul  </span>
<a name="l00216"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga5851df079a899ab86eeacb5ea31a5f0b">00216</a> <span class="preprocessor">#define   PM_APBCSEL_APBCDIV_DIV2_Val     0x1ul  </span>
<a name="l00217"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga7b652bc91ccaa93868364c00af432d6d">00217</a> <span class="preprocessor">#define   PM_APBCSEL_APBCDIV_DIV4_Val     0x2ul  </span>
<a name="l00218"></a><a class="code" href="group___s_a_m_r21___p_m.html#gace5dfb40f2f3fdef3a50e0b02053b19f">00218</a> <span class="preprocessor">#define   PM_APBCSEL_APBCDIV_DIV8_Val     0x3ul  </span>
<a name="l00219"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga6fe64d54976c1ae20f5e280b0b70db29">00219</a> <span class="preprocessor">#define   PM_APBCSEL_APBCDIV_DIV16_Val    0x4ul  </span>
<a name="l00220"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga833c9559062ca281577ab653e32fc9a8">00220</a> <span class="preprocessor">#define   PM_APBCSEL_APBCDIV_DIV32_Val    0x5ul  </span>
<a name="l00221"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga4dc1ccebf7e7d88b71527d7b02c159e2">00221</a> <span class="preprocessor">#define   PM_APBCSEL_APBCDIV_DIV64_Val    0x6ul  </span>
<a name="l00222"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga77ed7791d99c862183da8cb58b349aca">00222</a> <span class="preprocessor">#define   PM_APBCSEL_APBCDIV_DIV128_Val   0x7ul  </span>
<a name="l00223"></a>00223 <span class="preprocessor">#define PM_APBCSEL_APBCDIV_DIV1     (PM_APBCSEL_APBCDIV_DIV1_Val   &lt;&lt; PM_APBCSEL_APBCDIV_Pos)</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCSEL_APBCDIV_DIV2     (PM_APBCSEL_APBCDIV_DIV2_Val   &lt;&lt; PM_APBCSEL_APBCDIV_Pos)</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCSEL_APBCDIV_DIV4     (PM_APBCSEL_APBCDIV_DIV4_Val   &lt;&lt; PM_APBCSEL_APBCDIV_Pos)</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCSEL_APBCDIV_DIV8     (PM_APBCSEL_APBCDIV_DIV8_Val   &lt;&lt; PM_APBCSEL_APBCDIV_Pos)</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCSEL_APBCDIV_DIV16    (PM_APBCSEL_APBCDIV_DIV16_Val  &lt;&lt; PM_APBCSEL_APBCDIV_Pos)</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCSEL_APBCDIV_DIV32    (PM_APBCSEL_APBCDIV_DIV32_Val  &lt;&lt; PM_APBCSEL_APBCDIV_Pos)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCSEL_APBCDIV_DIV64    (PM_APBCSEL_APBCDIV_DIV64_Val  &lt;&lt; PM_APBCSEL_APBCDIV_Pos)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCSEL_APBCDIV_DIV128   (PM_APBCSEL_APBCDIV_DIV128_Val &lt;&lt; PM_APBCSEL_APBCDIV_Pos)</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_r21___p_m.html#gad545681bb5463273dd62047177fdaf35">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCSEL_MASK             0x07ul       </span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="comment">/* -------- PM_AHBMASK : (PM Offset: 0x14) (R/W 32) AHB Mask -------- */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00235"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html">00235</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00236"></a>00236     <span class="keyword">struct </span>{
<a name="l00237"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#a100f8262a51dde0bc5a2757a6969de8a">00237</a>         uint32_t HPB0_:1;          
<a name="l00238"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#a03dda98d2d2715be549376b3b7689998">00238</a>         uint32_t HPB1_:1;          
<a name="l00239"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#ad871d19eb3a1d8c3a285893b6ede350a">00239</a>         uint32_t HPB2_:1;          
<a name="l00240"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#aec59c216e65111b19ada1f943e22e7f6">00240</a>         uint32_t DSU_:1;           
<a name="l00241"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#ac4c4ea6e5e3419acb48add94688b0841">00241</a>         uint32_t NVMCTRL_:1;       
<a name="l00242"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#ab42fcd770624c087bbcfe102b068beba">00242</a>         uint32_t DMAC_:1;          
<a name="l00243"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#acc55ef59a80d9c6f694c702539adcc78">00243</a>         uint32_t USB_:1;           
<a name="l00244"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#aa497884b4e6386f1badba7971cb00e3c">00244</a>         uint32_t :25;              
<a name="l00245"></a>00245     } bit;                       
<a name="l00246"></a><a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#a525f63d95a18178a1cfd321ad6cbb6a6">00246</a>     uint32_t <a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html#a525f63d95a18178a1cfd321ad6cbb6a6">reg</a>;                
<a name="l00247"></a>00247 } <a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html">PM_AHBMASK_Type</a>;
<a name="l00248"></a>00248 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00249"></a>00249 
<a name="l00250"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga20c0602bc0e19c36426b46bc762d4363">00250</a> <span class="preprocessor">#define PM_AHBMASK_OFFSET           0x14         </span>
<a name="l00251"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga49cf816900ac3bc0748e67ae8c0c9dee">00251</a> <span class="preprocessor">#define PM_AHBMASK_RESETVALUE       0x0000007Ful </span>
<a name="l00253"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga298e7d33ef41e2dfa71d1872d592e4cd">00253</a> <span class="preprocessor">#define PM_AHBMASK_HPB0_Pos         0            </span>
<a name="l00254"></a>00254 <span class="preprocessor">#define PM_AHBMASK_HPB0             (0x1ul &lt;&lt; PM_AHBMASK_HPB0_Pos)</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_r21___p_m.html#gad5e577ea6298cd945a361b038d0a2b16">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_AHBMASK_HPB1_Pos         1            </span>
<a name="l00256"></a>00256 <span class="preprocessor">#define PM_AHBMASK_HPB1             (0x1ul &lt;&lt; PM_AHBMASK_HPB1_Pos)</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga17220fc0c6592e1387bbb0d8ac9da885">00257</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_AHBMASK_HPB2_Pos         2            </span>
<a name="l00258"></a>00258 <span class="preprocessor">#define PM_AHBMASK_HPB2             (0x1ul &lt;&lt; PM_AHBMASK_HPB2_Pos)</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga784bb8a20020efd9c9cdc53035259027">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_AHBMASK_DSU_Pos          3            </span>
<a name="l00260"></a>00260 <span class="preprocessor">#define PM_AHBMASK_DSU              (0x1ul &lt;&lt; PM_AHBMASK_DSU_Pos)</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga580b823819e6e1e7557c405b63f22788">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_AHBMASK_NVMCTRL_Pos      4            </span>
<a name="l00262"></a>00262 <span class="preprocessor">#define PM_AHBMASK_NVMCTRL          (0x1ul &lt;&lt; PM_AHBMASK_NVMCTRL_Pos)</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga1dc7c37cdaf1be189ea9f9acc685a42b">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_AHBMASK_DMAC_Pos         5            </span>
<a name="l00264"></a>00264 <span class="preprocessor">#define PM_AHBMASK_DMAC             (0x1ul &lt;&lt; PM_AHBMASK_DMAC_Pos)</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaae8d60b7b6028f35db7b7891070d8562">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_AHBMASK_USB_Pos          6            </span>
<a name="l00266"></a>00266 <span class="preprocessor">#define PM_AHBMASK_USB              (0x1ul &lt;&lt; PM_AHBMASK_USB_Pos)</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga6ca38ecf4a5287866545a648ed37e517">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_AHBMASK_MASK             0x0000007Ful </span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="comment">/* -------- PM_APBAMASK : (PM Offset: 0x18) (R/W 32) APBA Mask -------- */</span>
<a name="l00270"></a>00270 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00271"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html">00271</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00272"></a>00272     <span class="keyword">struct </span>{
<a name="l00273"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#a1498b0e5aa568518785ea9a75226351b">00273</a>         uint32_t PAC0_:1;          
<a name="l00274"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#ae30a4d40a276ed74efb40a5d30bcc5cd">00274</a>         uint32_t PM_:1;            
<a name="l00275"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#a27a102393baa8144355acbf5a4ebaace">00275</a>         uint32_t SYSCTRL_:1;       
<a name="l00276"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#a7ba29e4e94e76e7eb80e5a8f71586bb9">00276</a>         uint32_t GCLK_:1;          
<a name="l00277"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#ac5977fa20746849cca1920658708d4c3">00277</a>         uint32_t WDT_:1;           
<a name="l00278"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#a62f8f655c1616a7402c06a30c3be2be7">00278</a>         uint32_t RTC_:1;           
<a name="l00279"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#acb7b6603050e21b543a1fd24d41e5b80">00279</a>         uint32_t EIC_:1;           
<a name="l00280"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#aa7ef9d5fa7f77912efa89ecafb8ef729">00280</a>         uint32_t :25;              
<a name="l00281"></a>00281     } bit;                       
<a name="l00282"></a><a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#acbd2a62d1071be86c00efdf8a967a4a8">00282</a>     uint32_t <a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html#acbd2a62d1071be86c00efdf8a967a4a8">reg</a>;                
<a name="l00283"></a>00283 } <a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html">PM_APBAMASK_Type</a>;
<a name="l00284"></a>00284 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00285"></a>00285 
<a name="l00286"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga94a0a514a3b4f3d18a23742e5ea52b95">00286</a> <span class="preprocessor">#define PM_APBAMASK_OFFSET          0x18         </span>
<a name="l00287"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga82cc957cc8e3872b5159d48030d2deae">00287</a> <span class="preprocessor">#define PM_APBAMASK_RESETVALUE      0x0000007Ful </span>
<a name="l00289"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga07a1f4fa96aaf5a1cecbb70c7d43d908">00289</a> <span class="preprocessor">#define PM_APBAMASK_PAC0_Pos        0            </span>
<a name="l00290"></a>00290 <span class="preprocessor">#define PM_APBAMASK_PAC0            (0x1ul &lt;&lt; PM_APBAMASK_PAC0_Pos)</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga553fd9fcb0d68702321f36345d85e222">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBAMASK_PM_Pos          1            </span>
<a name="l00292"></a>00292 <span class="preprocessor">#define PM_APBAMASK_PM              (0x1ul &lt;&lt; PM_APBAMASK_PM_Pos)</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaa3437d5513a02e6845c23b9f646a26b6">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBAMASK_SYSCTRL_Pos     2            </span>
<a name="l00294"></a>00294 <span class="preprocessor">#define PM_APBAMASK_SYSCTRL         (0x1ul &lt;&lt; PM_APBAMASK_SYSCTRL_Pos)</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga4f969e6c0858d795946b75efbe6e85ad">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBAMASK_GCLK_Pos        3            </span>
<a name="l00296"></a>00296 <span class="preprocessor">#define PM_APBAMASK_GCLK            (0x1ul &lt;&lt; PM_APBAMASK_GCLK_Pos)</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga818a38211f6491677cac491906b3de46">00297</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBAMASK_WDT_Pos         4            </span>
<a name="l00298"></a>00298 <span class="preprocessor">#define PM_APBAMASK_WDT             (0x1ul &lt;&lt; PM_APBAMASK_WDT_Pos)</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaaf67c76342f83e6c3219363afdd2976e">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBAMASK_RTC_Pos         5            </span>
<a name="l00300"></a>00300 <span class="preprocessor">#define PM_APBAMASK_RTC             (0x1ul &lt;&lt; PM_APBAMASK_RTC_Pos)</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_r21___p_m.html#gacaa8331969c6e4817e67654b69ac48a7">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBAMASK_EIC_Pos         6            </span>
<a name="l00302"></a>00302 <span class="preprocessor">#define PM_APBAMASK_EIC             (0x1ul &lt;&lt; PM_APBAMASK_EIC_Pos)</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaf96f81afae53771db187bed2f7d050eb">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBAMASK_MASK            0x0000007Ful </span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="comment">/* -------- PM_APBBMASK : (PM Offset: 0x1C) (R/W 32) APBB Mask -------- */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00307"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html">00307</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00308"></a>00308     <span class="keyword">struct </span>{
<a name="l00309"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#aae35807129edeae642fddbb1dba87465">00309</a>         uint32_t PAC1_:1;          
<a name="l00310"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#a3c111bfed591098cc618ae8924b9d31c">00310</a>         uint32_t DSU_:1;           
<a name="l00311"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#ae0fb61642fd210c54101459bfa544e4c">00311</a>         uint32_t NVMCTRL_:1;       
<a name="l00312"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#a4c9c3ec491c09d89481917505a87e725">00312</a>         uint32_t PORT_:1;          
<a name="l00313"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#aa53e1415196dfa700a5c36689ef37bb0">00313</a>         uint32_t DMAC_:1;          
<a name="l00314"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#a15d81ae7d5a33a81c9102bbdf28b7d7b">00314</a>         uint32_t USB_:1;           
<a name="l00315"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#a921d9d6cd96bade14c5d0c422d23da9d">00315</a>         uint32_t HMATRIX_:1;       
<a name="l00316"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#a3f54204cc34db324d2e95d1f942a726a">00316</a>         uint32_t :25;              
<a name="l00317"></a>00317     } bit;                       
<a name="l00318"></a><a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#ac0bdb711231d2f9289566b6bb85c3c2a">00318</a>     uint32_t <a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html#ac0bdb711231d2f9289566b6bb85c3c2a">reg</a>;                
<a name="l00319"></a>00319 } <a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html">PM_APBBMASK_Type</a>;
<a name="l00320"></a>00320 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00321"></a>00321 
<a name="l00322"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga8bc419d467295a20e66912b3bed5ffb3">00322</a> <span class="preprocessor">#define PM_APBBMASK_OFFSET          0x1C         </span>
<a name="l00323"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga907a31009679084d15277e9207f830fe">00323</a> <span class="preprocessor">#define PM_APBBMASK_RESETVALUE      0x0000007Ful </span>
<a name="l00325"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga6be40aecf3f215cda5582bf370c57957">00325</a> <span class="preprocessor">#define PM_APBBMASK_PAC1_Pos        0            </span>
<a name="l00326"></a>00326 <span class="preprocessor">#define PM_APBBMASK_PAC1            (0x1ul &lt;&lt; PM_APBBMASK_PAC1_Pos)</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga2e04e1241cbf44a024498798d4116273">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBMASK_DSU_Pos         1            </span>
<a name="l00328"></a>00328 <span class="preprocessor">#define PM_APBBMASK_DSU             (0x1ul &lt;&lt; PM_APBBMASK_DSU_Pos)</span>
<a name="l00329"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaec009e67d67461d158071c23dc16f8e7">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBMASK_NVMCTRL_Pos     2            </span>
<a name="l00330"></a>00330 <span class="preprocessor">#define PM_APBBMASK_NVMCTRL         (0x1ul &lt;&lt; PM_APBBMASK_NVMCTRL_Pos)</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_r21___p_m.html#gab46bbad2e722f6b5cfd858afd267f409">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBMASK_PORT_Pos        3            </span>
<a name="l00332"></a>00332 <span class="preprocessor">#define PM_APBBMASK_PORT            (0x1ul &lt;&lt; PM_APBBMASK_PORT_Pos)</span>
<a name="l00333"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaf1e8c5ca0d5e0f65065cbd8de7193cbb">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBMASK_DMAC_Pos        4            </span>
<a name="l00334"></a>00334 <span class="preprocessor">#define PM_APBBMASK_DMAC            (0x1ul &lt;&lt; PM_APBBMASK_DMAC_Pos)</span>
<a name="l00335"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga52c7a9b956a8da3732f364597e06a27a">00335</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBMASK_USB_Pos         5            </span>
<a name="l00336"></a>00336 <span class="preprocessor">#define PM_APBBMASK_USB             (0x1ul &lt;&lt; PM_APBBMASK_USB_Pos)</span>
<a name="l00337"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga669022844a217bfcd3e6744d72b0ed57">00337</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBMASK_HMATRIX_Pos     6            </span>
<a name="l00338"></a>00338 <span class="preprocessor">#define PM_APBBMASK_HMATRIX         (0x1ul &lt;&lt; PM_APBBMASK_HMATRIX_Pos)</span>
<a name="l00339"></a><a class="code" href="group___s_a_m_r21___p_m.html#gab0290a0b91d23c9c3108b1a721ecef45">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBBMASK_MASK            0x0000007Ful </span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="comment">/* -------- PM_APBCMASK : (PM Offset: 0x20) (R/W 32) APBC Mask -------- */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00343"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html">00343</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00344"></a>00344     <span class="keyword">struct </span>{
<a name="l00345"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a830b8d066b014c11489d1c20afd6b452">00345</a>         uint32_t PAC2_:1;          
<a name="l00346"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a33691979a473de6ecd46ad6bc0445916">00346</a>         uint32_t EVSYS_:1;         
<a name="l00347"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a9bff3cd7291c6d07cc2a7377a2d39944">00347</a>         uint32_t SERCOM0_:1;       
<a name="l00348"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#acb77afd065fbe20c7194c66ba36a4c28">00348</a>         uint32_t SERCOM1_:1;       
<a name="l00349"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a8758ab4b1e87fe0f1776996d98a4988e">00349</a>         uint32_t SERCOM2_:1;       
<a name="l00350"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a2197646cc9c5110fd3eda4fdcad05c31">00350</a>         uint32_t SERCOM3_:1;       
<a name="l00351"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a87f5bc0be04431d8d28b6591de30d6a2">00351</a>         uint32_t SERCOM4_:1;       
<a name="l00352"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a053630131e716d82bf55ad0c34b957ce">00352</a>         uint32_t SERCOM5_:1;       
<a name="l00353"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a94b3d8824758028f713afca5721522a7">00353</a>         uint32_t TCC0_:1;          
<a name="l00354"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#af0885e91fd90d0691a703fa8bd2f1dec">00354</a>         uint32_t TCC1_:1;          
<a name="l00355"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a55f3028f3da17f87f4aa45d9ae5763ae">00355</a>         uint32_t TCC2_:1;          
<a name="l00356"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#abc7d47fa2d57b6f65e12c51c7d511def">00356</a>         uint32_t TC3_:1;           
<a name="l00357"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#ab135d280aa8aa4679f5197f35c057a19">00357</a>         uint32_t TC4_:1;           
<a name="l00358"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a89a1c7c6c0342b3c9e84ecaa36aa764b">00358</a>         uint32_t TC5_:1;           
<a name="l00359"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a71b6196773bcad4116cef84d258d6b14">00359</a>         uint32_t :2;               
<a name="l00360"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#aa45748ef3813172195a535ba770690a7">00360</a>         uint32_t ADC_:1;           
<a name="l00361"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#aeae6e5d6f6524596da8fbd9aa0f1f2e4">00361</a>         uint32_t AC_:1;            
<a name="l00362"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a710639e790cb2c410a3d1896121f2ce1">00362</a>         uint32_t :1;               
<a name="l00363"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a2ec2884a7908c6924f5f7a0370de58eb">00363</a>         uint32_t PTC_:1;           
<a name="l00364"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#ab92cb04474d0678656d997dae7a8f64e">00364</a>         uint32_t :1;               
<a name="l00365"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a40d86e7d792557aebe1720c98a4a1ddc">00365</a>         uint32_t RFCTRL_:1;        
<a name="l00366"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a3754efe6827a6e6cf26d120ecccf1797">00366</a>         uint32_t :10;              
<a name="l00367"></a>00367     } bit;                       
<a name="l00368"></a><a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a02254222a7d98eac6d2b7eee8e05d3a0">00368</a>     uint32_t <a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html#a02254222a7d98eac6d2b7eee8e05d3a0">reg</a>;                
<a name="l00369"></a>00369 } <a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html">PM_APBCMASK_Type</a>;
<a name="l00370"></a>00370 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00371"></a>00371 
<a name="l00372"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaf3fe940d686f2bf61e04fc17f001fe8e">00372</a> <span class="preprocessor">#define PM_APBCMASK_OFFSET          0x20         </span>
<a name="l00373"></a><a class="code" href="group___s_a_m_r21___p_m.html#gae162e84836c8699cf3308f894f9d44c7">00373</a> <span class="preprocessor">#define PM_APBCMASK_RESETVALUE      0x00010000ul </span>
<a name="l00375"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga4454b03d2866981fd10575fa0e0c6591">00375</a> <span class="preprocessor">#define PM_APBCMASK_PAC2_Pos        0            </span>
<a name="l00376"></a>00376 <span class="preprocessor">#define PM_APBCMASK_PAC2            (0x1ul &lt;&lt; PM_APBCMASK_PAC2_Pos)</span>
<a name="l00377"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga388a30acb0bfb91367b2b129c311d2ce">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_EVSYS_Pos       1            </span>
<a name="l00378"></a>00378 <span class="preprocessor">#define PM_APBCMASK_EVSYS           (0x1ul &lt;&lt; PM_APBCMASK_EVSYS_Pos)</span>
<a name="l00379"></a><a class="code" href="group___s_a_m_r21___p_m.html#gacf01ff0bb8d83c46b1a9e320c7dafcfc">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_SERCOM0_Pos     2            </span>
<a name="l00380"></a>00380 <span class="preprocessor">#define PM_APBCMASK_SERCOM0         (0x1ul &lt;&lt; PM_APBCMASK_SERCOM0_Pos)</span>
<a name="l00381"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga9234f4a8ac9479a746e19a58337d3839">00381</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_SERCOM1_Pos     3            </span>
<a name="l00382"></a>00382 <span class="preprocessor">#define PM_APBCMASK_SERCOM1         (0x1ul &lt;&lt; PM_APBCMASK_SERCOM1_Pos)</span>
<a name="l00383"></a><a class="code" href="group___s_a_m_r21___p_m.html#gac08c4dae369adde60b3784685995e796">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_SERCOM2_Pos     4            </span>
<a name="l00384"></a>00384 <span class="preprocessor">#define PM_APBCMASK_SERCOM2         (0x1ul &lt;&lt; PM_APBCMASK_SERCOM2_Pos)</span>
<a name="l00385"></a><a class="code" href="group___s_a_m_r21___p_m.html#gac96ec6b5888b3d60c109994307b4450a">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_SERCOM3_Pos     5            </span>
<a name="l00386"></a>00386 <span class="preprocessor">#define PM_APBCMASK_SERCOM3         (0x1ul &lt;&lt; PM_APBCMASK_SERCOM3_Pos)</span>
<a name="l00387"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga45ed05799a33a5f26c3b1cda9b8b8426">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_SERCOM4_Pos     6            </span>
<a name="l00388"></a>00388 <span class="preprocessor">#define PM_APBCMASK_SERCOM4         (0x1ul &lt;&lt; PM_APBCMASK_SERCOM4_Pos)</span>
<a name="l00389"></a><a class="code" href="group___s_a_m_r21___p_m.html#gad2bddb67278a43fe7140447e6aa00722">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_SERCOM5_Pos     7            </span>
<a name="l00390"></a>00390 <span class="preprocessor">#define PM_APBCMASK_SERCOM5         (0x1ul &lt;&lt; PM_APBCMASK_SERCOM5_Pos)</span>
<a name="l00391"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga1f99397607c4af2438bd07b0cefb9b1a">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_TCC0_Pos        8            </span>
<a name="l00392"></a>00392 <span class="preprocessor">#define PM_APBCMASK_TCC0            (0x1ul &lt;&lt; PM_APBCMASK_TCC0_Pos)</span>
<a name="l00393"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga7531a34e3197f854d0433f7b421681d0">00393</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_TCC1_Pos        9            </span>
<a name="l00394"></a>00394 <span class="preprocessor">#define PM_APBCMASK_TCC1            (0x1ul &lt;&lt; PM_APBCMASK_TCC1_Pos)</span>
<a name="l00395"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga6a6521e9b851e2d64fad2ad87dcf7e70">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_TCC2_Pos        10           </span>
<a name="l00396"></a>00396 <span class="preprocessor">#define PM_APBCMASK_TCC2            (0x1ul &lt;&lt; PM_APBCMASK_TCC2_Pos)</span>
<a name="l00397"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga090ad1f9cb1c7cee311d1c02054b0d82">00397</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_TC3_Pos         11           </span>
<a name="l00398"></a>00398 <span class="preprocessor">#define PM_APBCMASK_TC3             (0x1ul &lt;&lt; PM_APBCMASK_TC3_Pos)</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaca2b64857db290b39cf6ce7cb6637b72">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_TC4_Pos         12           </span>
<a name="l00400"></a>00400 <span class="preprocessor">#define PM_APBCMASK_TC4             (0x1ul &lt;&lt; PM_APBCMASK_TC4_Pos)</span>
<a name="l00401"></a><a class="code" href="group___s_a_m_r21___p_m.html#gaf3dec60591427af14cafa0bda8db17f6">00401</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_TC5_Pos         13           </span>
<a name="l00402"></a>00402 <span class="preprocessor">#define PM_APBCMASK_TC5             (0x1ul &lt;&lt; PM_APBCMASK_TC5_Pos)</span>
<a name="l00403"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga8a6beb015784df10ef9ab5357e07e3b5">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_ADC_Pos         16           </span>
<a name="l00404"></a>00404 <span class="preprocessor">#define PM_APBCMASK_ADC             (0x1ul &lt;&lt; PM_APBCMASK_ADC_Pos)</span>
<a name="l00405"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga6c31231636dfffc0fddb7be68e3ebbc3">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_AC_Pos          17           </span>
<a name="l00406"></a>00406 <span class="preprocessor">#define PM_APBCMASK_AC              (0x1ul &lt;&lt; PM_APBCMASK_AC_Pos)</span>
<a name="l00407"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga58c6842e80b591c43361601051a75d9b">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_PTC_Pos         19           </span>
<a name="l00408"></a>00408 <span class="preprocessor">#define PM_APBCMASK_PTC             (0x1ul &lt;&lt; PM_APBCMASK_PTC_Pos)</span>
<a name="l00409"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga20eb9259244dbfc9cac3b7edf0ca3629">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_RFCTRL_Pos      21           </span>
<a name="l00410"></a>00410 <span class="preprocessor">#define PM_APBCMASK_RFCTRL          (0x1ul &lt;&lt; PM_APBCMASK_RFCTRL_Pos)</span>
<a name="l00411"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga0d5cdb44162fa86e4e0f5cce6b84ac63">00411</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_APBCMASK_MASK            0x002B3FFFul </span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="comment">/* -------- PM_INTENCLR : (PM Offset: 0x34) (R/W  8) Interrupt Enable Clear -------- */</span>
<a name="l00414"></a>00414 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00415"></a><a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html">00415</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00416"></a>00416     <span class="keyword">struct </span>{
<a name="l00417"></a><a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html#a644c6bd88abfbe0fe538b9f9587195ed">00417</a>         uint8_t  CKRDY:1;          
<a name="l00418"></a><a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html#aae873435d8c48a8297b86206aa68bfa3">00418</a>         uint8_t  :7;               
<a name="l00419"></a>00419     } bit;                       
<a name="l00420"></a><a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html#a6d8b0b5c281b9d15d9709302ae515f07">00420</a>     uint8_t <a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html#a6d8b0b5c281b9d15d9709302ae515f07">reg</a>;                 
<a name="l00421"></a>00421 } <a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html">PM_INTENCLR_Type</a>;
<a name="l00422"></a>00422 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00423"></a>00423 
<a name="l00424"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga96e613f029988a0e97e71761daab56d8">00424</a> <span class="preprocessor">#define PM_INTENCLR_OFFSET          0x34         </span>
<a name="l00425"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga6af1e46f631f08562f2affcba415c69c">00425</a> <span class="preprocessor">#define PM_INTENCLR_RESETVALUE      0x00ul       </span>
<a name="l00427"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga4b738eba9a654ddff5a18ec8b92cf56f">00427</a> <span class="preprocessor">#define PM_INTENCLR_CKRDY_Pos       0            </span>
<a name="l00428"></a>00428 <span class="preprocessor">#define PM_INTENCLR_CKRDY           (0x1ul &lt;&lt; PM_INTENCLR_CKRDY_Pos)</span>
<a name="l00429"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga69858d0d83319582e961338ebf0e6def">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_INTENCLR_MASK            0x01ul       </span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="comment">/* -------- PM_INTENSET : (PM Offset: 0x35) (R/W  8) Interrupt Enable Set -------- */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00433"></a><a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html">00433</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00434"></a>00434     <span class="keyword">struct </span>{
<a name="l00435"></a><a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html#a9aedeb2acd15fc17301ce5a698d47274">00435</a>         uint8_t  CKRDY:1;          
<a name="l00436"></a><a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html#ab6c27de46ad9e346d7f8e0350af7ceae">00436</a>         uint8_t  :7;               
<a name="l00437"></a>00437     } bit;                       
<a name="l00438"></a><a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html#aea623941e13f9fa48547ffd84350bbf8">00438</a>     uint8_t <a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html#aea623941e13f9fa48547ffd84350bbf8">reg</a>;                 
<a name="l00439"></a>00439 } <a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html">PM_INTENSET_Type</a>;
<a name="l00440"></a>00440 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00441"></a>00441 
<a name="l00442"></a><a class="code" href="group___s_a_m_r21___p_m.html#gacbb9e160784aa556b444d77c22d69b5e">00442</a> <span class="preprocessor">#define PM_INTENSET_OFFSET          0x35         </span>
<a name="l00443"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga1ff5cf286622565d1fdcfcae1e552bfd">00443</a> <span class="preprocessor">#define PM_INTENSET_RESETVALUE      0x00ul       </span>
<a name="l00445"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga35e8b950869829eb8c88866bb6f5c8ac">00445</a> <span class="preprocessor">#define PM_INTENSET_CKRDY_Pos       0            </span>
<a name="l00446"></a>00446 <span class="preprocessor">#define PM_INTENSET_CKRDY           (0x1ul &lt;&lt; PM_INTENSET_CKRDY_Pos)</span>
<a name="l00447"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga913aa0f4020e344151814557d64767d7">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_INTENSET_MASK            0x01ul       </span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="comment">/* -------- PM_INTFLAG : (PM Offset: 0x36) (R/W  8) Interrupt Flag Status and Clear -------- */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00451"></a><a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html">00451</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span>
<a name="l00452"></a>00452     <span class="keyword">struct </span>{
<a name="l00453"></a><a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html#a6e45eb653ed58b803bbfb89a253bc75e">00453</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  CKRDY:1;          
<a name="l00454"></a><a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html#a8fa12a38bd1b48716eb6f33c6569f8a5">00454</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  :7;               
<a name="l00455"></a>00455     } bit;                       
<a name="l00456"></a><a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html#a02f67588995f159aa56ced08b2280c40">00456</a>     uint8_t <a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html#a02f67588995f159aa56ced08b2280c40">reg</a>;                 
<a name="l00457"></a>00457 } <a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html">PM_INTFLAG_Type</a>;
<a name="l00458"></a>00458 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00459"></a>00459 
<a name="l00460"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga9f885fcf58926ce0a55a0cb84523b6cc">00460</a> <span class="preprocessor">#define PM_INTFLAG_OFFSET           0x36         </span>
<a name="l00461"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga75ec112ff873ab4855f99087a5023b13">00461</a> <span class="preprocessor">#define PM_INTFLAG_RESETVALUE       0x00ul       </span>
<a name="l00463"></a><a class="code" href="group___s_a_m_r21___p_m.html#gac66fe79fd4706ffa1e5e815affd51b94">00463</a> <span class="preprocessor">#define PM_INTFLAG_CKRDY_Pos        0            </span>
<a name="l00464"></a>00464 <span class="preprocessor">#define PM_INTFLAG_CKRDY            (0x1ul &lt;&lt; PM_INTFLAG_CKRDY_Pos)</span>
<a name="l00465"></a><a class="code" href="group___s_a_m_r21___p_m.html#gac5ddba598ffebe3739bbba90116b3ba3">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_INTFLAG_MASK             0x01ul       </span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="comment">/* -------- PM_RCAUSE : (PM Offset: 0x38) (R/   8) Reset Cause -------- */</span>
<a name="l00468"></a>00468 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00469"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html">00469</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00470"></a>00470     <span class="keyword">struct </span>{
<a name="l00471"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html#a9fcc972fc018bc9a58759d0ad8b04e54">00471</a>         uint8_t  POR:1;            
<a name="l00472"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html#ad8afac2b92114aaeccb1aebc3f6f6462">00472</a>         uint8_t  BOD12:1;          
<a name="l00473"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html#a95335188f5f8c2d6384246a8d3a1607b">00473</a>         uint8_t  BOD33:1;          
<a name="l00474"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html#a47e22f1b48a43d14e291cffe8eb0c07f">00474</a>         uint8_t  :1;               
<a name="l00475"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html#a38c71c3a5e5b28d99720c67e9a1203e1">00475</a>         uint8_t  EXT:1;            
<a name="l00476"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html#a388d3ff5c0d8e2abb9dc4f272ed49348">00476</a>         uint8_t  <a class="code" href="group___s_a_m_r21_e16_a__base.html#ga9646f603341e1ee220bf5d9948f05cb0" title="(WDT) APB Base Address">WDT</a>:1;            
<a name="l00477"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html#ae9605adc5712905fc1e8a8b4fc77a0ff">00477</a>         uint8_t  SYST:1;           
<a name="l00478"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html#afdd0e08eaf31f7a26ae76d6fd3e0b745">00478</a>         uint8_t  :1;               
<a name="l00479"></a>00479     } bit;                       
<a name="l00480"></a><a class="code" href="union_p_m___r_c_a_u_s_e___type.html#a381ab048ec0370787f9bfc664044562a">00480</a>     uint8_t <a class="code" href="union_p_m___r_c_a_u_s_e___type.html#a381ab048ec0370787f9bfc664044562a">reg</a>;                 
<a name="l00481"></a>00481 } <a class="code" href="union_p_m___r_c_a_u_s_e___type.html">PM_RCAUSE_Type</a>;
<a name="l00482"></a>00482 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00483"></a>00483 
<a name="l00484"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga9132031a863459601c4ce961fb0645e4">00484</a> <span class="preprocessor">#define PM_RCAUSE_OFFSET            0x38         </span>
<a name="l00485"></a><a class="code" href="group___s_a_m_r21___p_m.html#gad70fa3e7a56391a898ba3b0b790d175f">00485</a> <span class="preprocessor">#define PM_RCAUSE_RESETVALUE        0x01ul       </span>
<a name="l00487"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga34467ab2075605b8494c6540c5b5761a">00487</a> <span class="preprocessor">#define PM_RCAUSE_POR_Pos           0            </span>
<a name="l00488"></a>00488 <span class="preprocessor">#define PM_RCAUSE_POR               (0x1ul &lt;&lt; PM_RCAUSE_POR_Pos)</span>
<a name="l00489"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga22055fee692ccb23fee86eaa41bfc03a">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_RCAUSE_BOD12_Pos         1            </span>
<a name="l00490"></a>00490 <span class="preprocessor">#define PM_RCAUSE_BOD12             (0x1ul &lt;&lt; PM_RCAUSE_BOD12_Pos)</span>
<a name="l00491"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga5e12f288c71a8c4f9a9308c6822f96a8">00491</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_RCAUSE_BOD33_Pos         2            </span>
<a name="l00492"></a>00492 <span class="preprocessor">#define PM_RCAUSE_BOD33             (0x1ul &lt;&lt; PM_RCAUSE_BOD33_Pos)</span>
<a name="l00493"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga0c5c00a77162c22201c0957e72e274f4">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_RCAUSE_EXT_Pos           4            </span>
<a name="l00494"></a>00494 <span class="preprocessor">#define PM_RCAUSE_EXT               (0x1ul &lt;&lt; PM_RCAUSE_EXT_Pos)</span>
<a name="l00495"></a><a class="code" href="group___s_a_m_r21___p_m.html#gab0963293947ca8a4531e5a51d53438b2">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_RCAUSE_WDT_Pos           5            </span>
<a name="l00496"></a>00496 <span class="preprocessor">#define PM_RCAUSE_WDT               (0x1ul &lt;&lt; PM_RCAUSE_WDT_Pos)</span>
<a name="l00497"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga98bccf88ebbe8c585894d0d59c9d2eb8">00497</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_RCAUSE_SYST_Pos          6            </span>
<a name="l00498"></a>00498 <span class="preprocessor">#define PM_RCAUSE_SYST              (0x1ul &lt;&lt; PM_RCAUSE_SYST_Pos)</span>
<a name="l00499"></a><a class="code" href="group___s_a_m_r21___p_m.html#ga05323087160d74c5942d3df083536095">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_RCAUSE_MASK              0x77ul       </span>
<a name="l00502"></a>00502 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00503"></a><a class="code" href="struct_pm.html">00503</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00504"></a><a class="code" href="struct_pm.html#aef42c58ab5c063e6a945dd495b3ef699">00504</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___c_t_r_l___type.html">PM_CTRL_Type</a>              <a class="code" href="struct_pm.html#aef42c58ab5c063e6a945dd495b3ef699" title="Offset: 0x00 (R/W 8) Control.">CTRL</a>;        
<a name="l00505"></a><a class="code" href="struct_pm.html#af251884e32f97cb31897ce95f732273f">00505</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___s_l_e_e_p___type.html">PM_SLEEP_Type</a>             <a class="code" href="struct_pm.html#af251884e32f97cb31897ce95f732273f" title="Offset: 0x01 (R/W 8) Sleep Mode.">SLEEP</a>;       
<a name="l00506"></a>00506     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x6];
<a name="l00507"></a><a class="code" href="struct_pm.html#a6cf9cfd38912d1ae73254de472f53da9">00507</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___c_p_u_s_e_l___type.html">PM_CPUSEL_Type</a>            <a class="code" href="struct_pm.html#a6cf9cfd38912d1ae73254de472f53da9" title="Offset: 0x08 (R/W 8) CPU Clock Select.">CPUSEL</a>;      
<a name="l00508"></a><a class="code" href="struct_pm.html#a1bd45b482862137454aa6289844de2c6">00508</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___a_p_b_a_s_e_l___type.html">PM_APBASEL_Type</a>           <a class="code" href="struct_pm.html#a1bd45b482862137454aa6289844de2c6" title="Offset: 0x09 (R/W 8) APBA Clock Select.">APBASEL</a>;     
<a name="l00509"></a><a class="code" href="struct_pm.html#a7509ceb6ee60f47bb5af85f5f389a31b">00509</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___a_p_b_b_s_e_l___type.html">PM_APBBSEL_Type</a>           <a class="code" href="struct_pm.html#a7509ceb6ee60f47bb5af85f5f389a31b" title="Offset: 0x0A (R/W 8) APBB Clock Select.">APBBSEL</a>;     
<a name="l00510"></a><a class="code" href="struct_pm.html#a7e5cd950298742957bd6a0b4b910ce41">00510</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___a_p_b_c_s_e_l___type.html">PM_APBCSEL_Type</a>           <a class="code" href="struct_pm.html#a7e5cd950298742957bd6a0b4b910ce41" title="Offset: 0x0B (R/W 8) APBC Clock Select.">APBCSEL</a>;     
<a name="l00511"></a>00511     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x8];
<a name="l00512"></a><a class="code" href="struct_pm.html#ad6532a01dd6aac5013f0a469b29e01de">00512</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___a_h_b_m_a_s_k___type.html">PM_AHBMASK_Type</a>           <a class="code" href="struct_pm.html#ad6532a01dd6aac5013f0a469b29e01de" title="Offset: 0x14 (R/W 32) AHB Mask.">AHBMASK</a>;     
<a name="l00513"></a><a class="code" href="struct_pm.html#a8e1bd964e55f8ae9a40f66ed8fa4645c">00513</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___a_p_b_a_m_a_s_k___type.html">PM_APBAMASK_Type</a>          <a class="code" href="struct_pm.html#a8e1bd964e55f8ae9a40f66ed8fa4645c" title="Offset: 0x18 (R/W 32) APBA Mask.">APBAMASK</a>;    
<a name="l00514"></a><a class="code" href="struct_pm.html#a286baea167bcb92013efd30b0da1d453">00514</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___a_p_b_b_m_a_s_k___type.html">PM_APBBMASK_Type</a>          <a class="code" href="struct_pm.html#a286baea167bcb92013efd30b0da1d453" title="Offset: 0x1C (R/W 32) APBB Mask.">APBBMASK</a>;    
<a name="l00515"></a><a class="code" href="struct_pm.html#ab0e4d6b7cf58703a1a3d3d0014ecc602">00515</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___a_p_b_c_m_a_s_k___type.html">PM_APBCMASK_Type</a>          <a class="code" href="struct_pm.html#ab0e4d6b7cf58703a1a3d3d0014ecc602" title="Offset: 0x20 (R/W 32) APBC Mask.">APBCMASK</a>;    
<a name="l00516"></a>00516     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0x10];
<a name="l00517"></a><a class="code" href="struct_pm.html#ad0083e323b10f67deea9354e60c691dd">00517</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html">PM_INTENCLR_Type</a>          <a class="code" href="struct_pm.html#ad0083e323b10f67deea9354e60c691dd" title="Offset: 0x34 (R/W 8) Interrupt Enable Clear.">INTENCLR</a>;    
<a name="l00518"></a><a class="code" href="struct_pm.html#aae11f1dff46c370d8fd6cea5a1ba4bce">00518</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html">PM_INTENSET_Type</a>          <a class="code" href="struct_pm.html#aae11f1dff46c370d8fd6cea5a1ba4bce" title="Offset: 0x35 (R/W 8) Interrupt Enable Set.">INTENSET</a>;    
<a name="l00519"></a><a class="code" href="struct_pm.html#a8089472da81397d8469b1426ccb85bc6">00519</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html">PM_INTFLAG_Type</a>           <a class="code" href="struct_pm.html#a8089472da81397d8469b1426ccb85bc6" title="Offset: 0x36 (R/W 8) Interrupt Flag Status and Clear.">INTFLAG</a>;     
<a name="l00520"></a>00520     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0x1];
<a name="l00521"></a><a class="code" href="struct_pm.html#a9dfcf563b5fc773dea7a8216703e3937">00521</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_p_m___r_c_a_u_s_e___type.html">PM_RCAUSE_Type</a>            <a class="code" href="struct_pm.html#a9dfcf563b5fc773dea7a8216703e3937" title="Offset: 0x38 (R/ 8) Reset Cause.">RCAUSE</a>;      
<a name="l00522"></a>00522 } <a class="code" href="struct_pm.html" title="PM hardware registers.">Pm</a>;
<a name="l00523"></a>00523 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00524"></a>00524 
<a name="l00527"></a>00527 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_PM_COMPONENT_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:04 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
