Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date             : Thu Apr 13 17:36:59 2023
| Host             : pc014mk running 64-bit CentOS Stream release 8
| Command          : report_power -file zyNet_power_routed.rpt -pb zyNet_power_summary_routed.pb -rpx zyNet_power_routed.rpx
| Design           : zyNet
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 227.005 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 225.931                           |
| Device Static (W)        | 1.074                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    28.453 |    15808 |       --- |             --- |
|   LUT as Logic |    25.591 |     6885 |     53200 |           12.94 |
|   CARRY4       |     1.889 |      344 |     13300 |            2.59 |
|   Register     |     0.920 |     6653 |    106400 |            6.25 |
|   F7/F8 Muxes  |     0.048 |       32 |     53200 |            0.06 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      406 |       --- |             --- |
| Signals        |    44.144 |    14369 |       --- |             --- |
| Block RAM      |     1.907 |       15 |       140 |           10.71 |
| DSPs           |   148.266 |      160 |       220 |           72.73 |
| I/O            |     3.160 |      105 |       200 |           52.50 |
| Static Power   |     1.074 |          |           |                 |
| Total          |   227.005 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   223.183 |     222.867 |      0.316 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.339 |       0.239 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     1.384 |       1.383 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.187 |       0.144 |      0.043 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| zyNet                   |   225.931 |
|   alw                   |     0.359 |
|   l1                    |   102.098 |
|     n_0                 |     3.824 |
|       ReLU_VHDL_inst.s1 |     0.559 |
|     n_1                 |     3.300 |
|       ReLU_VHDL_inst.s1 |     0.137 |
|     n_10                |     3.665 |
|       ReLU_VHDL_inst.s1 |     0.173 |
|     n_11                |     3.335 |
|       ReLU_VHDL_inst.s1 |     0.172 |
|     n_12                |     3.354 |
|       ReLU_VHDL_inst.s1 |     0.161 |
|     n_13                |     3.400 |
|       ReLU_VHDL_inst.s1 |     0.155 |
|     n_14                |     3.330 |
|       ReLU_VHDL_inst.s1 |     0.223 |
|     n_15                |     3.410 |
|       ReLU_VHDL_inst.s1 |     0.218 |
|     n_16                |     3.408 |
|       ReLU_VHDL_inst.s1 |     0.128 |
|     n_17                |     3.278 |
|       ReLU_VHDL_inst.s1 |     0.154 |
|     n_18                |     3.180 |
|       ReLU_VHDL_inst.s1 |     0.127 |
|     n_19                |     3.401 |
|       ReLU_VHDL_inst.s1 |     0.164 |
|     n_2                 |     3.361 |
|       ReLU_VHDL_inst.s1 |     0.216 |
|     n_20                |     3.061 |
|       ReLU_VHDL_inst.s1 |     0.109 |
|     n_21                |     3.262 |
|       ReLU_VHDL_inst.s1 |     0.140 |
|     n_22                |     3.364 |
|       ReLU_VHDL_inst.s1 |     0.148 |
|     n_23                |     3.315 |
|       ReLU_VHDL_inst.s1 |     0.131 |
|     n_24                |     3.630 |
|       ReLU_VHDL_inst.s1 |     0.186 |
|     n_25                |     3.360 |
|       ReLU_VHDL_inst.s1 |     0.156 |
|     n_26                |     3.440 |
|       ReLU_VHDL_inst.s1 |     0.162 |
|     n_27                |     3.472 |
|       ReLU_VHDL_inst.s1 |     0.174 |
|     n_28                |     3.157 |
|       ReLU_VHDL_inst.s1 |     0.111 |
|     n_29                |     3.233 |
|       ReLU_VHDL_inst.s1 |     0.120 |
|     n_3                 |     3.303 |
|       ReLU_VHDL_inst.s1 |     0.154 |
|     n_4                 |     3.884 |
|       ReLU_VHDL_inst.s1 |     0.159 |
|     n_5                 |     3.660 |
|       ReLU_VHDL_inst.s1 |     0.219 |
|     n_6                 |     3.579 |
|       ReLU_VHDL_inst.s1 |     0.212 |
|     n_7                 |     3.428 |
|       ReLU_VHDL_inst.s1 |     0.126 |
|     n_8                 |     3.320 |
|       ReLU_VHDL_inst.s1 |     0.126 |
|     n_9                 |     3.384 |
|       ReLU_VHDL_inst.s1 |     0.218 |
|   l2                    |    63.903 |
|     n_0                 |     2.244 |
|       ReLU_VHDL_inst.s1 |     0.110 |
|     n_1                 |     2.004 |
|       ReLU_VHDL_inst.s1 |     0.048 |
|     n_10                |     2.055 |
|       ReLU_VHDL_inst.s1 |     0.049 |
|     n_11                |     1.566 |
|       ReLU_VHDL_inst.s1 |     0.043 |
|     n_12                |     2.191 |
|       ReLU_VHDL_inst.s1 |     0.043 |
|     n_13                |     2.301 |
|       ReLU_VHDL_inst.s1 |     0.052 |
|     n_14                |     2.280 |
|       ReLU_VHDL_inst.s1 |     0.049 |
|     n_15                |     2.078 |
|       ReLU_VHDL_inst.s1 |     0.045 |
|     n_16                |     2.055 |
|       ReLU_VHDL_inst.s1 |     0.048 |
|     n_17                |     2.064 |
|       ReLU_VHDL_inst.s1 |     0.038 |
|     n_18                |     1.910 |
|       ReLU_VHDL_inst.s1 |     0.051 |
|     n_19                |     2.070 |
|       ReLU_VHDL_inst.s1 |     0.052 |
|     n_2                 |     2.149 |
|       ReLU_VHDL_inst.s1 |     0.046 |
|     n_20                |     2.252 |
|       ReLU_VHDL_inst.s1 |     0.048 |
|     n_21                |     2.129 |
|       ReLU_VHDL_inst.s1 |     0.050 |
|     n_22                |     2.309 |
|       ReLU_VHDL_inst.s1 |     0.056 |
|     n_23                |     2.115 |
|       ReLU_VHDL_inst.s1 |     0.034 |
|     n_24                |     2.335 |
|       ReLU_VHDL_inst.s1 |     0.048 |
|     n_25                |     2.046 |
|       ReLU_VHDL_inst.s1 |     0.043 |
|     n_26                |     2.250 |
|       ReLU_VHDL_inst.s1 |     0.055 |
|     n_27                |     2.597 |
|       ReLU_VHDL_inst.s1 |     0.069 |
|     n_28                |     2.081 |
|       ReLU_VHDL_inst.s1 |     0.041 |
|     n_29                |     2.073 |
|       ReLU_VHDL_inst.s1 |     0.035 |
|     n_3                 |     1.343 |
|       ReLU_VHDL_inst.s1 |     0.047 |
|     n_4                 |     2.241 |
|       ReLU_VHDL_inst.s1 |     0.054 |
|     n_5                 |     2.131 |
|       ReLU_VHDL_inst.s1 |     0.051 |
|     n_6                 |     2.183 |
|       ReLU_VHDL_inst.s1 |     0.052 |
|     n_7                 |     2.555 |
|       ReLU_VHDL_inst.s1 |     0.062 |
|     n_8                 |     2.392 |
|       ReLU_VHDL_inst.s1 |     0.076 |
|     n_9                 |     1.904 |
|       ReLU_VHDL_inst.s1 |     0.067 |
|   l3                    |    25.029 |
|     n_0                 |     2.437 |
|       ReLU_VHDL_inst.s1 |     0.096 |
|     n_1                 |     2.553 |
|       ReLU_VHDL_inst.s1 |     0.051 |
|     n_2                 |     2.456 |
|       ReLU_VHDL_inst.s1 |     0.043 |
|     n_3                 |     2.467 |
|       ReLU_VHDL_inst.s1 |     0.051 |
|     n_4                 |     2.395 |
|       ReLU_VHDL_inst.s1 |     0.042 |
|     n_5                 |     2.582 |
|       ReLU_VHDL_inst.s1 |     0.052 |
|     n_6                 |     2.469 |
|       ReLU_VHDL_inst.s1 |     0.054 |
|     n_7                 |     2.505 |
|       ReLU_VHDL_inst.s1 |     0.061 |
|     n_8                 |     2.617 |
|       ReLU_VHDL_inst.s1 |     0.051 |
|     n_9                 |     2.549 |
|       ReLU_VHDL_inst.s1 |     0.036 |
|   l4                    |    25.972 |
|     n_0                 |     3.118 |
|       ReLU_VHDL_inst.s1 |     0.584 |
|       WM                |     0.002 |
|     n_1                 |     2.540 |
|       ReLU_VHDL_inst.s1 |     0.077 |
|       WM                |     0.001 |
|     n_2                 |     2.412 |
|       ReLU_VHDL_inst.s1 |     0.051 |
|       WM                |     0.002 |
|     n_3                 |     2.509 |
|       ReLU_VHDL_inst.s1 |     0.065 |
|       WM                |     0.001 |
|     n_4                 |     2.585 |
|       ReLU_VHDL_inst.s1 |     0.085 |
|       WM                |     0.001 |
|     n_5                 |     2.621 |
|       ReLU_VHDL_inst.s1 |     0.084 |
|       WM                |     0.001 |
|     n_6                 |     2.540 |
|       ReLU_VHDL_inst.s1 |     0.071 |
|       WM                |     0.002 |
|     n_7                 |     2.638 |
|       ReLU_VHDL_inst.s1 |     0.072 |
|       WM                |     0.002 |
|     n_8                 |     2.528 |
|       ReLU_VHDL_inst.s1 |     0.056 |
|       WM                |     0.002 |
|     n_9                 |     2.481 |
|       ReLU_VHDL_inst.s1 |     0.043 |
|       WM                |     0.002 |
|   mFind                 |     2.752 |
+-------------------------+-----------+


