Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 27 19:34:25 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file aclock_control_sets_placed.rpt
| Design       : aclock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            5 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           13 |
| No           | No                    | Yes                    |              40 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              68 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------+------------------+------------------+----------------+
|   Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+-------------------+------------------+------------------+----------------+
|  clk1_IBUF_BUFG | H_out0[3]_i_1_n_0 |                  |                4 |              8 |
|  clk1_IBUF_BUFG | M_out0[3]_i_1_n_0 |                  |                2 |              8 |
|  clk1_IBUF_BUFG | M_out1[3]_i_1_n_0 |                  |                3 |              8 |
|  clk1_IBUF_BUFG | S_out0[3]_i_1_n_0 |                  |                2 |              8 |
|  clk1_IBUF_BUFG | S_out1[3]_i_1_n_0 |                  |                1 |              8 |
|  clk1_IBUF_BUFG | m_out0            |                  |                5 |             28 |
|  clk1_IBUF_BUFG |                   | clr1_IBUF        |                5 |             40 |
|  clk1_IBUF_BUFG |                   |                  |               13 |             68 |
+-----------------+-------------------+------------------+------------------+----------------+


