
ECSE_444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c4c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08008e0c  08008e0c  00009e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ee4  08008ee4  0000a074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ee4  08008ee4  00009ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008eec  08008eec  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008eec  08008eec  00009eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ef0  08008ef0  00009ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08008ef4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000430  20000074  08008f68  0000a074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004a4  08008f68  0000a4a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b393  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000341c  00000000  00000000  00025437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a0  00000000  00000000  00028858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011ba  00000000  00000000  00029ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ccb7  00000000  00000000  0002b0b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aea1  00000000  00000000  00057d69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001130f8  00000000  00000000  00072c0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00185d02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006518  00000000  00000000  00185d48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0018c260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000074 	.word	0x20000074
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008df4 	.word	0x08008df4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000078 	.word	0x20000078
 80001fc:	08008df4 	.word	0x08008df4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08a      	sub	sp, #40	@ 0x28
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f001 fd9b 	bl	800211c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f915 	bl	8000814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ea:	f000 fb3b 	bl	8000c64 <MX_GPIO_Init>
  MX_TIM3_Init();
 80005ee:	f000 fa75 	bl	8000adc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80005f2:	f000 faeb 	bl	8000bcc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80005f6:	f000 f9d7 	bl	80009a8 <MX_TIM2_Init>
  MX_I2C2_Init();
 80005fa:	f000 f95d 	bl	80008b8 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 80005fe:	f000 f99b 	bl	8000938 <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000602:	2100      	movs	r1, #0
 8000604:	4877      	ldr	r0, [pc, #476]	@ (80007e4 <main+0x208>)
 8000606:	f005 fb8d 	bl	8005d24 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800060a:	2104      	movs	r1, #4
 800060c:	4875      	ldr	r0, [pc, #468]	@ (80007e4 <main+0x208>)
 800060e:	f005 fc85 	bl	8005f1c <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000612:	2108      	movs	r1, #8
 8000614:	4874      	ldr	r0, [pc, #464]	@ (80007e8 <main+0x20c>)
 8000616:	f005 fa1d 	bl	8005a54 <HAL_TIM_PWM_Start>

  BSP_TSENSOR_Init();
 800061a:	f001 fa05 	bl	8001a28 <BSP_TSENSOR_Init>
  BSP_QSPI_Init();
 800061e:	f000 fdb9 	bl	8001194 <BSP_QSPI_Init>

  sprintf(output, "Initializing\r\n");
 8000622:	4972      	ldr	r1, [pc, #456]	@ (80007ec <main+0x210>)
 8000624:	4872      	ldr	r0, [pc, #456]	@ (80007f0 <main+0x214>)
 8000626:	f007 ff45 	bl	80084b4 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 800062a:	4871      	ldr	r0, [pc, #452]	@ (80007f0 <main+0x214>)
 800062c:	f7ff fde8 	bl	8000200 <strlen>
 8000630:	4603      	mov	r3, r0
 8000632:	b29a      	uxth	r2, r3
 8000634:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000638:	496d      	ldr	r1, [pc, #436]	@ (80007f0 <main+0x214>)
 800063a:	486e      	ldr	r0, [pc, #440]	@ (80007f4 <main+0x218>)
 800063c:	f007 f88e 	bl	800775c <HAL_UART_Transmit>

  BSP_QSPI_Erase_Block(writeAddress); // Collecting baseline data for comparison
 8000640:	4b6d      	ldr	r3, [pc, #436]	@ (80007f8 <main+0x21c>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4618      	mov	r0, r3
 8000646:	f000 fefb 	bl	8001440 <BSP_QSPI_Erase_Block>

  ScanPoint baselineData;
  for (int i = 0; i < sweepDegree; i += 2) {
 800064a:	2300      	movs	r3, #0
 800064c:	627b      	str	r3, [r7, #36]	@ 0x24
 800064e:	e02c      	b.n	80006aa <main+0xce>

	  if(state == DISPLAY) {
 8000650:	4b6a      	ldr	r3, [pc, #424]	@ (80007fc <main+0x220>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	b2db      	uxtb	r3, r3
 8000656:	2b01      	cmp	r3, #1
 8000658:	d10c      	bne.n	8000674 <main+0x98>
		  uint16_t x_cm = micro_sec / 58;
 800065a:	4b69      	ldr	r3, [pc, #420]	@ (8000800 <main+0x224>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4a69      	ldr	r2, [pc, #420]	@ (8000804 <main+0x228>)
 8000660:	fb82 1203 	smull	r1, r2, r2, r3
 8000664:	441a      	add	r2, r3
 8000666:	1152      	asrs	r2, r2, #5
 8000668:	17db      	asrs	r3, r3, #31
 800066a:	1ad3      	subs	r3, r2, r3
 800066c:	817b      	strh	r3, [r7, #10]
		  baselineData.distance = x_cm;
 800066e:	897b      	ldrh	r3, [r7, #10]
 8000670:	80fb      	strh	r3, [r7, #6]
 8000672:	e002      	b.n	800067a <main+0x9e>
	  } else {
		  baselineData.distance = (uint16_t) 60000; // Not getting the correct distance
 8000674:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8000678:	80fb      	strh	r3, [r7, #6]
	  }
	  baselineData.angle = (uint16_t) i;
 800067a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800067c:	b29b      	uxth	r3, r3
 800067e:	80bb      	strh	r3, [r7, #4]

	  stepDeg(2);
 8000680:	2002      	movs	r0, #2
 8000682:	f000 fc09 	bl	8000e98 <stepDeg>
	  HAL_Delay(10);
 8000686:	200a      	movs	r0, #10
 8000688:	f001 fdbc 	bl	8002204 <HAL_Delay>

	  BSP_QSPI_Write((uint8_t*)&baselineData, writeAddress, sizeof(baselineData)); // Write to FLASH
 800068c:	4b5a      	ldr	r3, [pc, #360]	@ (80007f8 <main+0x21c>)
 800068e:	6819      	ldr	r1, [r3, #0]
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	2204      	movs	r2, #4
 8000694:	4618      	mov	r0, r3
 8000696:	f000 fe4d 	bl	8001334 <BSP_QSPI_Write>
	  writeAddress += sizeof(baselineData);
 800069a:	4b57      	ldr	r3, [pc, #348]	@ (80007f8 <main+0x21c>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	3304      	adds	r3, #4
 80006a0:	4a55      	ldr	r2, [pc, #340]	@ (80007f8 <main+0x21c>)
 80006a2:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < sweepDegree; i += 2) {
 80006a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006a6:	3302      	adds	r3, #2
 80006a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80006aa:	4b57      	ldr	r3, [pc, #348]	@ (8000808 <main+0x22c>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80006b0:	429a      	cmp	r2, r3
 80006b2:	dbcd      	blt.n	8000650 <main+0x74>
  }

  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 80006b4:	2300      	movs	r3, #0
 80006b6:	623b      	str	r3, [r7, #32]
 80006b8:	e009      	b.n	80006ce <main+0xf2>
	  stepDeg(-2);
 80006ba:	f06f 0001 	mvn.w	r0, #1
 80006be:	f000 fbeb 	bl	8000e98 <stepDeg>
	  HAL_Delay(10);
 80006c2:	200a      	movs	r0, #10
 80006c4:	f001 fd9e 	bl	8002204 <HAL_Delay>
  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 80006c8:	6a3b      	ldr	r3, [r7, #32]
 80006ca:	3302      	adds	r3, #2
 80006cc:	623b      	str	r3, [r7, #32]
 80006ce:	4b4e      	ldr	r3, [pc, #312]	@ (8000808 <main+0x22c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	6a3a      	ldr	r2, [r7, #32]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	dbf0      	blt.n	80006ba <main+0xde>
  }

  ScanPoint readData;
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 80006d8:	2300      	movs	r3, #0
 80006da:	61fb      	str	r3, [r7, #28]
 80006dc:	e008      	b.n	80006f0 <main+0x114>
	  BSP_QSPI_Read((uint8_t*)&readData, readAddress, sizeof(readData));
 80006de:	463b      	mov	r3, r7
 80006e0:	2204      	movs	r2, #4
 80006e2:	69f9      	ldr	r1, [r7, #28]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 fdd3 	bl	8001290 <BSP_QSPI_Read>
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	3304      	adds	r3, #4
 80006ee:	61fb      	str	r3, [r7, #28]
 80006f0:	4b41      	ldr	r3, [pc, #260]	@ (80007f8 <main+0x21c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	69fa      	ldr	r2, [r7, #28]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d3f1      	bcc.n	80006de <main+0x102>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (clockwise) {
 80006fa:	4b44      	ldr	r3, [pc, #272]	@ (800080c <main+0x230>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d037      	beq.n	8000772 <main+0x196>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000702:	2300      	movs	r3, #0
 8000704:	61bb      	str	r3, [r7, #24]
 8000706:	e02b      	b.n	8000760 <main+0x184>
			  if (state == DISPLAY) {
 8000708:	4b3c      	ldr	r3, [pc, #240]	@ (80007fc <main+0x220>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	2b01      	cmp	r3, #1
 8000710:	d11d      	bne.n	800074e <main+0x172>
				  int x_cm = micro_sec / 58;
 8000712:	4b3b      	ldr	r3, [pc, #236]	@ (8000800 <main+0x224>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a3b      	ldr	r2, [pc, #236]	@ (8000804 <main+0x228>)
 8000718:	fb82 1203 	smull	r1, r2, r2, r3
 800071c:	441a      	add	r2, r3
 800071e:	1152      	asrs	r2, r2, #5
 8000720:	17db      	asrs	r3, r3, #31
 8000722:	1ad3      	subs	r3, r2, r3
 8000724:	60fb      	str	r3, [r7, #12]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	69ba      	ldr	r2, [r7, #24]
 800072a:	4939      	ldr	r1, [pc, #228]	@ (8000810 <main+0x234>)
 800072c:	4830      	ldr	r0, [pc, #192]	@ (80007f0 <main+0x214>)
 800072e:	f007 fec1 	bl	80084b4 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000732:	482f      	ldr	r0, [pc, #188]	@ (80007f0 <main+0x214>)
 8000734:	f7ff fd64 	bl	8000200 <strlen>
 8000738:	4603      	mov	r3, r0
 800073a:	b29a      	uxth	r2, r3
 800073c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000740:	492b      	ldr	r1, [pc, #172]	@ (80007f0 <main+0x214>)
 8000742:	482c      	ldr	r0, [pc, #176]	@ (80007f4 <main+0x218>)
 8000744:	f007 f80a 	bl	800775c <HAL_UART_Transmit>
				  state = MEASURE;
 8000748:	4b2c      	ldr	r3, [pc, #176]	@ (80007fc <main+0x220>)
 800074a:	2200      	movs	r2, #0
 800074c:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(2);
 800074e:	2002      	movs	r0, #2
 8000750:	f000 fba2 	bl	8000e98 <stepDeg>
			  HAL_Delay(10);
 8000754:	200a      	movs	r0, #10
 8000756:	f001 fd55 	bl	8002204 <HAL_Delay>
		  for (int i = 0; i < sweepDegree; i += 2) {
 800075a:	69bb      	ldr	r3, [r7, #24]
 800075c:	3302      	adds	r3, #2
 800075e:	61bb      	str	r3, [r7, #24]
 8000760:	4b29      	ldr	r3, [pc, #164]	@ (8000808 <main+0x22c>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	69ba      	ldr	r2, [r7, #24]
 8000766:	429a      	cmp	r2, r3
 8000768:	dbce      	blt.n	8000708 <main+0x12c>
		  }
		  clockwise = 0;
 800076a:	4b28      	ldr	r3, [pc, #160]	@ (800080c <main+0x230>)
 800076c:	2200      	movs	r2, #0
 800076e:	701a      	strb	r2, [r3, #0]
 8000770:	e7c3      	b.n	80006fa <main+0x11e>
	  } else {
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000772:	4b25      	ldr	r3, [pc, #148]	@ (8000808 <main+0x22c>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	617b      	str	r3, [r7, #20]
 8000778:	e02c      	b.n	80007d4 <main+0x1f8>
			  if (state == DISPLAY) {
 800077a:	4b20      	ldr	r3, [pc, #128]	@ (80007fc <main+0x220>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	b2db      	uxtb	r3, r3
 8000780:	2b01      	cmp	r3, #1
 8000782:	d11d      	bne.n	80007c0 <main+0x1e4>
				  int x_cm = micro_sec/58;
 8000784:	4b1e      	ldr	r3, [pc, #120]	@ (8000800 <main+0x224>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <main+0x228>)
 800078a:	fb82 1203 	smull	r1, r2, r2, r3
 800078e:	441a      	add	r2, r3
 8000790:	1152      	asrs	r2, r2, #5
 8000792:	17db      	asrs	r3, r3, #31
 8000794:	1ad3      	subs	r3, r2, r3
 8000796:	613b      	str	r3, [r7, #16]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000798:	693b      	ldr	r3, [r7, #16]
 800079a:	697a      	ldr	r2, [r7, #20]
 800079c:	491c      	ldr	r1, [pc, #112]	@ (8000810 <main+0x234>)
 800079e:	4814      	ldr	r0, [pc, #80]	@ (80007f0 <main+0x214>)
 80007a0:	f007 fe88 	bl	80084b4 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007a4:	4812      	ldr	r0, [pc, #72]	@ (80007f0 <main+0x214>)
 80007a6:	f7ff fd2b 	bl	8000200 <strlen>
 80007aa:	4603      	mov	r3, r0
 80007ac:	b29a      	uxth	r2, r3
 80007ae:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007b2:	490f      	ldr	r1, [pc, #60]	@ (80007f0 <main+0x214>)
 80007b4:	480f      	ldr	r0, [pc, #60]	@ (80007f4 <main+0x218>)
 80007b6:	f006 ffd1 	bl	800775c <HAL_UART_Transmit>
				  state = MEASURE;
 80007ba:	4b10      	ldr	r3, [pc, #64]	@ (80007fc <main+0x220>)
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(-2);
 80007c0:	f06f 0001 	mvn.w	r0, #1
 80007c4:	f000 fb68 	bl	8000e98 <stepDeg>
			  HAL_Delay(10);
 80007c8:	200a      	movs	r0, #10
 80007ca:	f001 fd1b 	bl	8002204 <HAL_Delay>
		  for (int i = sweepDegree; i > 0; i -= 2) {
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	3b02      	subs	r3, #2
 80007d2:	617b      	str	r3, [r7, #20]
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	dccf      	bgt.n	800077a <main+0x19e>
		  }
		  clockwise = 1;
 80007da:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <main+0x230>)
 80007dc:	2201      	movs	r2, #1
 80007de:	701a      	strb	r2, [r3, #0]
	  if (clockwise) {
 80007e0:	e78b      	b.n	80006fa <main+0x11e>
 80007e2:	bf00      	nop
 80007e4:	20000134 	.word	0x20000134
 80007e8:	20000180 	.word	0x20000180
 80007ec:	08008e0c 	.word	0x08008e0c
 80007f0:	20000268 	.word	0x20000268
 80007f4:	200001cc 	.word	0x200001cc
 80007f8:	200002a8 	.word	0x200002a8
 80007fc:	20000260 	.word	0x20000260
 8000800:	20000264 	.word	0x20000264
 8000804:	8d3dcb09 	.word	0x8d3dcb09
 8000808:	20000000 	.word	0x20000000
 800080c:	20000004 	.word	0x20000004
 8000810:	08008e1c 	.word	0x08008e1c

08000814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b096      	sub	sp, #88	@ 0x58
 8000818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	2244      	movs	r2, #68	@ 0x44
 8000820:	2100      	movs	r1, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f007 fe68 	bl	80084f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000828:	463b      	mov	r3, r7
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]
 8000830:	609a      	str	r2, [r3, #8]
 8000832:	60da      	str	r2, [r3, #12]
 8000834:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000836:	2000      	movs	r0, #0
 8000838:	f003 fbc0 	bl	8003fbc <HAL_PWREx_ControlVoltageScaling>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000842:	f000 fa93 	bl	8000d6c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000846:	2310      	movs	r3, #16
 8000848:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800084a:	2301      	movs	r3, #1
 800084c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800084e:	2300      	movs	r3, #0
 8000850:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000852:	2360      	movs	r3, #96	@ 0x60
 8000854:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000856:	2302      	movs	r3, #2
 8000858:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800085a:	2301      	movs	r3, #1
 800085c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800085e:	2301      	movs	r3, #1
 8000860:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000862:	233c      	movs	r3, #60	@ 0x3c
 8000864:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000866:	2302      	movs	r3, #2
 8000868:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800086a:	2302      	movs	r3, #2
 800086c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800086e:	2302      	movs	r3, #2
 8000870:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000872:	f107 0314 	add.w	r3, r7, #20
 8000876:	4618      	mov	r0, r3
 8000878:	f003 fc44 	bl	8004104 <HAL_RCC_OscConfig>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000882:	f000 fa73 	bl	8000d6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000886:	230f      	movs	r3, #15
 8000888:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800088a:	2303      	movs	r3, #3
 800088c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800089a:	463b      	mov	r3, r7
 800089c:	2105      	movs	r1, #5
 800089e:	4618      	mov	r0, r3
 80008a0:	f004 f84a 	bl	8004938 <HAL_RCC_ClockConfig>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008aa:	f000 fa5f 	bl	8000d6c <Error_Handler>
  }
}
 80008ae:	bf00      	nop
 80008b0:	3758      	adds	r7, #88	@ 0x58
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
	...

080008b8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008bc:	4b1b      	ldr	r3, [pc, #108]	@ (800092c <MX_I2C2_Init+0x74>)
 80008be:	4a1c      	ldr	r2, [pc, #112]	@ (8000930 <MX_I2C2_Init+0x78>)
 80008c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 80008c2:	4b1a      	ldr	r3, [pc, #104]	@ (800092c <MX_I2C2_Init+0x74>)
 80008c4:	4a1b      	ldr	r2, [pc, #108]	@ (8000934 <MX_I2C2_Init+0x7c>)
 80008c6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008c8:	4b18      	ldr	r3, [pc, #96]	@ (800092c <MX_I2C2_Init+0x74>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ce:	4b17      	ldr	r3, [pc, #92]	@ (800092c <MX_I2C2_Init+0x74>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008d4:	4b15      	ldr	r3, [pc, #84]	@ (800092c <MX_I2C2_Init+0x74>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008da:	4b14      	ldr	r3, [pc, #80]	@ (800092c <MX_I2C2_Init+0x74>)
 80008dc:	2200      	movs	r2, #0
 80008de:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008e0:	4b12      	ldr	r3, [pc, #72]	@ (800092c <MX_I2C2_Init+0x74>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008e6:	4b11      	ldr	r3, [pc, #68]	@ (800092c <MX_I2C2_Init+0x74>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ec:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <MX_I2C2_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008f2:	480e      	ldr	r0, [pc, #56]	@ (800092c <MX_I2C2_Init+0x74>)
 80008f4:	f002 f858 	bl	80029a8 <HAL_I2C_Init>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008fe:	f000 fa35 	bl	8000d6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000902:	2100      	movs	r1, #0
 8000904:	4809      	ldr	r0, [pc, #36]	@ (800092c <MX_I2C2_Init+0x74>)
 8000906:	f002 fe09 	bl	800351c <HAL_I2CEx_ConfigAnalogFilter>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000910:	f000 fa2c 	bl	8000d6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000914:	2100      	movs	r1, #0
 8000916:	4805      	ldr	r0, [pc, #20]	@ (800092c <MX_I2C2_Init+0x74>)
 8000918:	f002 fe4b 	bl	80035b2 <HAL_I2CEx_ConfigDigitalFilter>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000922:	f000 fa23 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000090 	.word	0x20000090
 8000930:	40005800 	.word	0x40005800
 8000934:	30a175ab 	.word	0x30a175ab

08000938 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 800093c:	4b18      	ldr	r3, [pc, #96]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 800093e:	4a19      	ldr	r2, [pc, #100]	@ (80009a4 <MX_OCTOSPI1_Init+0x6c>)
 8000940:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000942:	4b17      	ldr	r3, [pc, #92]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 8000944:	2201      	movs	r2, #1
 8000946:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000948:	4b15      	ldr	r3, [pc, #84]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 800094e:	4b14      	ldr	r3, [pc, #80]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 8000950:	2200      	movs	r2, #0
 8000952:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000954:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 8000956:	2220      	movs	r2, #32
 8000958:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 800095c:	2201      	movs	r2, #1
 800095e:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000960:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 8000962:	2200      	movs	r2, #0
 8000964:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000966:	4b0e      	ldr	r3, [pc, #56]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 8000968:	2200      	movs	r2, #0
 800096a:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 800096c:	4b0c      	ldr	r3, [pc, #48]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 800096e:	2201      	movs	r2, #1
 8000970:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000972:	4b0b      	ldr	r3, [pc, #44]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 8000974:	2200      	movs	r2, #0
 8000976:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000978:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 800097a:	2200      	movs	r2, #0
 800097c:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 800097e:	4b08      	ldr	r3, [pc, #32]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 8000980:	2200      	movs	r2, #0
 8000982:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 8000986:	2208      	movs	r2, #8
 8000988:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 800098a:	4805      	ldr	r0, [pc, #20]	@ (80009a0 <MX_OCTOSPI1_Init+0x68>)
 800098c:	f002 fe5e 	bl	800364c <HAL_OSPI_Init>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 8000996:	f000 f9e9 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	200000e4 	.word	0x200000e4
 80009a4:	a0001000 	.word	0xa0001000

080009a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b090      	sub	sp, #64	@ 0x40
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009ae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80009bc:	f107 031c 	add.w	r3, r7, #28
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
 80009ca:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009cc:	f107 0310 	add.w	r3, r7, #16
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80009d8:	463b      	mov	r3, r7
 80009da:	2200      	movs	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
 80009de:	605a      	str	r2, [r3, #4]
 80009e0:	609a      	str	r2, [r3, #8]
 80009e2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009e4:	4b3c      	ldr	r3, [pc, #240]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 80009e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 80009ec:	4b3a      	ldr	r3, [pc, #232]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 80009ee:	2277      	movs	r2, #119	@ 0x77
 80009f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009f2:	4b39      	ldr	r3, [pc, #228]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80009f8:	4b37      	ldr	r3, [pc, #220]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 80009fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80009fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a00:	4b35      	ldr	r3, [pc, #212]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a06:	4b34      	ldr	r3, [pc, #208]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a0c:	4832      	ldr	r0, [pc, #200]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 8000a0e:	f004 ff69 	bl	80058e4 <HAL_TIM_Base_Init>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000a18:	f000 f9a8 	bl	8000d6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a20:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a22:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a26:	4619      	mov	r1, r3
 8000a28:	482b      	ldr	r0, [pc, #172]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 8000a2a:	f005 fe79 	bl	8006720 <HAL_TIM_ConfigClockSource>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000a34:	f000 f99a 	bl	8000d6c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000a38:	4827      	ldr	r0, [pc, #156]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 8000a3a:	f005 f911 	bl	8005c60 <HAL_TIM_IC_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000a44:	f000 f992 	bl	8000d6c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000a48:	2304      	movs	r3, #4
 8000a4a:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000a4c:	2350      	movs	r3, #80	@ 0x50
 8000a4e:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000a50:	2300      	movs	r3, #0
 8000a52:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000a58:	f107 031c 	add.w	r3, r7, #28
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	481e      	ldr	r0, [pc, #120]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 8000a60:	f005 ff27 	bl	80068b2 <HAL_TIM_SlaveConfigSynchro>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000a6a:	f000 f97f 	bl	8000d6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a72:	2300      	movs	r3, #0
 8000a74:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a76:	f107 0310 	add.w	r3, r7, #16
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4816      	ldr	r0, [pc, #88]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 8000a7e:	f006 fd77 	bl	8007570 <HAL_TIMEx_MasterConfigSynchronization>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8000a88:	f000 f970 	bl	8000d6c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a90:	2301      	movs	r3, #1
 8000a92:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000a94:	2300      	movs	r3, #0
 8000a96:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000a9c:	463b      	mov	r3, r7
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	480d      	ldr	r0, [pc, #52]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 8000aa4:	f005 fc8b 	bl	80063be <HAL_TIM_IC_ConfigChannel>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8000aae:	f000 f95d 	bl	8000d6c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000aba:	463b      	mov	r3, r7
 8000abc:	2204      	movs	r2, #4
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4805      	ldr	r0, [pc, #20]	@ (8000ad8 <MX_TIM2_Init+0x130>)
 8000ac2:	f005 fc7c 	bl	80063be <HAL_TIM_IC_ConfigChannel>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8000acc:	f000 f94e 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ad0:	bf00      	nop
 8000ad2:	3740      	adds	r7, #64	@ 0x40
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	20000134 	.word	0x20000134

08000adc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08e      	sub	sp, #56	@ 0x38
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ae2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]
 8000aec:	609a      	str	r2, [r3, #8]
 8000aee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000af0:	f107 031c 	add.w	r3, r7, #28
 8000af4:	2200      	movs	r2, #0
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000afc:	463b      	mov	r3, r7
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	60da      	str	r2, [r3, #12]
 8000b08:	611a      	str	r2, [r3, #16]
 8000b0a:	615a      	str	r2, [r3, #20]
 8000b0c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b0e:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b10:	4a2d      	ldr	r2, [pc, #180]	@ (8000bc8 <MX_TIM3_Init+0xec>)
 8000b12:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 8000b14:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b16:	22ef      	movs	r2, #239	@ 0xef
 8000b18:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000b20:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b22:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000b26:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b28:	4b26      	ldr	r3, [pc, #152]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b2e:	4b25      	ldr	r3, [pc, #148]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b30:	2280      	movs	r2, #128	@ 0x80
 8000b32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b34:	4823      	ldr	r0, [pc, #140]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b36:	f004 fed5 	bl	80058e4 <HAL_TIM_Base_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000b40:	f000 f914 	bl	8000d6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b48:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b4a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b4e:	4619      	mov	r1, r3
 8000b50:	481c      	ldr	r0, [pc, #112]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b52:	f005 fde5 	bl	8006720 <HAL_TIM_ConfigClockSource>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000b5c:	f000 f906 	bl	8000d6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b60:	4818      	ldr	r0, [pc, #96]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b62:	f004 ff16 	bl	8005992 <HAL_TIM_PWM_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000b6c:	f000 f8fe 	bl	8000d6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b70:	2300      	movs	r3, #0
 8000b72:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b74:	2300      	movs	r3, #0
 8000b76:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b78:	f107 031c 	add.w	r3, r7, #28
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4811      	ldr	r0, [pc, #68]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000b80:	f006 fcf6 	bl	8007570 <HAL_TIMEx_MasterConfigSynchronization>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000b8a:	f000 f8ef 	bl	8000d6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b8e:	2360      	movs	r3, #96	@ 0x60
 8000b90:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8000b92:	230a      	movs	r3, #10
 8000b94:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b96:	2300      	movs	r3, #0
 8000b98:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b9e:	463b      	mov	r3, r7
 8000ba0:	2208      	movs	r2, #8
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4807      	ldr	r0, [pc, #28]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000ba6:	f005 fca7 	bl	80064f8 <HAL_TIM_PWM_ConfigChannel>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000bb0:	f000 f8dc 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000bb4:	4803      	ldr	r0, [pc, #12]	@ (8000bc4 <MX_TIM3_Init+0xe8>)
 8000bb6:	f001 f8b7 	bl	8001d28 <HAL_TIM_MspPostInit>

}
 8000bba:	bf00      	nop
 8000bbc:	3738      	adds	r7, #56	@ 0x38
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	20000180 	.word	0x20000180
 8000bc8:	40000400 	.word	0x40000400

08000bcc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bd0:	4b22      	ldr	r3, [pc, #136]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000bd2:	4a23      	ldr	r2, [pc, #140]	@ (8000c60 <MX_USART1_UART_Init+0x94>)
 8000bd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bd6:	4b21      	ldr	r3, [pc, #132]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000bd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bdc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bde:	4b1f      	ldr	r3, [pc, #124]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000be4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bea:	4b1c      	ldr	r3, [pc, #112]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000bf2:	220c      	movs	r2, #12
 8000bf4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bf6:	4b19      	ldr	r3, [pc, #100]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bfc:	4b17      	ldr	r3, [pc, #92]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c02:	4b16      	ldr	r3, [pc, #88]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c08:	4b14      	ldr	r3, [pc, #80]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c0e:	4b13      	ldr	r3, [pc, #76]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c14:	4811      	ldr	r0, [pc, #68]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000c16:	f006 fd51 	bl	80076bc <HAL_UART_Init>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000c20:	f000 f8a4 	bl	8000d6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c24:	2100      	movs	r1, #0
 8000c26:	480d      	ldr	r0, [pc, #52]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000c28:	f007 fb7a 	bl	8008320 <HAL_UARTEx_SetTxFifoThreshold>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000c32:	f000 f89b 	bl	8000d6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c36:	2100      	movs	r1, #0
 8000c38:	4808      	ldr	r0, [pc, #32]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000c3a:	f007 fbaf 	bl	800839c <HAL_UARTEx_SetRxFifoThreshold>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000c44:	f000 f892 	bl	8000d6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000c48:	4804      	ldr	r0, [pc, #16]	@ (8000c5c <MX_USART1_UART_Init+0x90>)
 8000c4a:	f007 fb30 	bl	80082ae <HAL_UARTEx_DisableFifoMode>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000c54:	f000 f88a 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200001cc 	.word	0x200001cc
 8000c60:	40013800 	.word	0x40013800

08000c64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b088      	sub	sp, #32
 8000c68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6a:	f107 030c 	add.w	r3, r7, #12
 8000c6e:	2200      	movs	r2, #0
 8000c70:	601a      	str	r2, [r3, #0]
 8000c72:	605a      	str	r2, [r3, #4]
 8000c74:	609a      	str	r2, [r3, #8]
 8000c76:	60da      	str	r2, [r3, #12]
 8000c78:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7a:	4b27      	ldr	r3, [pc, #156]	@ (8000d18 <MX_GPIO_Init+0xb4>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7e:	4a26      	ldr	r2, [pc, #152]	@ (8000d18 <MX_GPIO_Init+0xb4>)
 8000c80:	f043 0301 	orr.w	r3, r3, #1
 8000c84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c86:	4b24      	ldr	r3, [pc, #144]	@ (8000d18 <MX_GPIO_Init+0xb4>)
 8000c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c92:	4b21      	ldr	r3, [pc, #132]	@ (8000d18 <MX_GPIO_Init+0xb4>)
 8000c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c96:	4a20      	ldr	r2, [pc, #128]	@ (8000d18 <MX_GPIO_Init+0xb4>)
 8000c98:	f043 0302 	orr.w	r3, r3, #2
 8000c9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8000d18 <MX_GPIO_Init+0xb4>)
 8000ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	607b      	str	r3, [r7, #4]
 8000ca8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000caa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d18 <MX_GPIO_Init+0xb4>)
 8000cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cae:	4a1a      	ldr	r2, [pc, #104]	@ (8000d18 <MX_GPIO_Init+0xb4>)
 8000cb0:	f043 0310 	orr.w	r3, r3, #16
 8000cb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cb6:	4b18      	ldr	r3, [pc, #96]	@ (8000d18 <MX_GPIO_Init+0xb4>)
 8000cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cba:	f003 0310 	and.w	r3, r3, #16
 8000cbe:	603b      	str	r3, [r7, #0]
 8000cc0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	210f      	movs	r1, #15
 8000cc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cca:	f001 fe55 	bl	8002978 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 8000cce:	230f      	movs	r3, #15
 8000cd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 030c 	add.w	r3, r7, #12
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce8:	f001 fbc2 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000cec:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8000cf0:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8000cfe:	230a      	movs	r3, #10
 8000d00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d02:	f107 030c 	add.w	r3, r7, #12
 8000d06:	4619      	mov	r1, r3
 8000d08:	4804      	ldr	r0, [pc, #16]	@ (8000d1c <MX_GPIO_Init+0xb8>)
 8000d0a:	f001 fbb1 	bl	8002470 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d0e:	bf00      	nop
 8000d10:	3720      	adds	r7, #32
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	48001000 	.word	0x48001000

08000d20 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	7f1b      	ldrb	r3, [r3, #28]
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d112      	bne.n	8000d56 <HAL_TIM_IC_CaptureCallback+0x36>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d38:	d10e      	bne.n	8000d58 <HAL_TIM_IC_CaptureCallback+0x38>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	7f1b      	ldrb	r3, [r3, #28]
 8000d3e:	2b02      	cmp	r3, #2
 8000d40:	d10a      	bne.n	8000d58 <HAL_TIM_IC_CaptureCallback+0x38>
		micro_sec = TIM2->CCR2;
 8000d42:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d48:	461a      	mov	r2, r3
 8000d4a:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000d4c:	601a      	str	r2, [r3, #0]
		state = DISPLAY;
 8000d4e:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <HAL_TIM_IC_CaptureCallback+0x48>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	e000      	b.n	8000d58 <HAL_TIM_IC_CaptureCallback+0x38>
		return;
 8000d56:	bf00      	nop
	}
}
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	20000264 	.word	0x20000264
 8000d68:	20000260 	.word	0x20000260

08000d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d70:	b672      	cpsid	i
}
 8000d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <Error_Handler+0x8>

08000d78 <stepMotor>:
#include "motor.h"
#include "main.h"

const uint32_t seq_bit = 0b10011000110001000110001000110001;

void stepMotor(int step) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	uint32_t step_bit = (seq_bit >> step * 4) & 0b1111;
 8000d80:	4a15      	ldr	r2, [pc, #84]	@ (8000dd8 <stepMotor+0x60>)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	fa22 f303 	lsr.w	r3, r2, r3
 8000d8a:	f003 030f 	and.w	r3, r3, #15
 8000d8e:	60fb      	str	r3, [r7, #12]
	uint8_t pin = 0b0001;
 8000d90:	2301      	movs	r3, #1
 8000d92:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8000d94:	2300      	movs	r3, #0
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	e015      	b.n	8000dc6 <stepMotor+0x4e>
		uint32_t pin_state = (step_bit >> i) & 0b1;
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOA, pin, pin_state);
 8000da8:	7dfb      	ldrb	r3, [r7, #23]
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	68ba      	ldr	r2, [r7, #8]
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	4619      	mov	r1, r3
 8000db2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db6:	f001 fddf 	bl	8002978 <HAL_GPIO_WritePin>
		pin = pin << 1;
 8000dba:	7dfb      	ldrb	r3, [r7, #23]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	613b      	str	r3, [r7, #16]
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	2b03      	cmp	r3, #3
 8000dca:	d9e6      	bls.n	8000d9a <stepMotor+0x22>
	}
}
 8000dcc:	bf00      	nop
 8000dce:	bf00      	nop
 8000dd0:	3718      	adds	r7, #24
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	98c46231 	.word	0x98c46231

08000ddc <stepForward>:

void stepForward(int steps) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 8000de4:	2300      	movs	r3, #0
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	e010      	b.n	8000e0c <stepForward+0x30>
    stepMotor(i % 8);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	425a      	negs	r2, r3
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	f002 0207 	and.w	r2, r2, #7
 8000df6:	bf58      	it	pl
 8000df8:	4253      	negpl	r3, r2
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff ffbc 	bl	8000d78 <stepMotor>
    HAL_Delay(2);
 8000e00:	2002      	movs	r0, #2
 8000e02:	f001 f9ff 	bl	8002204 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fa      	ldr	r2, [r7, #12]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	dbea      	blt.n	8000dea <stepForward+0xe>
  }
}
 8000e14:	bf00      	nop
 8000e16:	bf00      	nop
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <stepBackward>:

void stepBackward(int steps) {
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b084      	sub	sp, #16
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 8000e26:	2300      	movs	r3, #0
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	e012      	b.n	8000e52 <stepBackward+0x34>
    stepMotor(7 - (i % 8));
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	425a      	negs	r2, r3
 8000e30:	f003 0307 	and.w	r3, r3, #7
 8000e34:	f002 0207 	and.w	r2, r2, #7
 8000e38:	bf58      	it	pl
 8000e3a:	4253      	negpl	r3, r2
 8000e3c:	f1c3 0307 	rsb	r3, r3, #7
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff ff99 	bl	8000d78 <stepMotor>
    HAL_Delay(2);
 8000e46:	2002      	movs	r0, #2
 8000e48:	f001 f9dc 	bl	8002204 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	429a      	cmp	r2, r3
 8000e58:	dbe8      	blt.n	8000e2c <stepBackward+0xe>
  }
}
 8000e5a:	bf00      	nop
 8000e5c:	bf00      	nop
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <absoluteValue>:

float absoluteValue(float x) {
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (x > 0) return x;
 8000e6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e7a:	dd02      	ble.n	8000e82 <absoluteValue+0x1e>
 8000e7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e80:	e003      	b.n	8000e8a <absoluteValue+0x26>
	else return -x;
 8000e82:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e86:	eef1 7a67 	vneg.f32	s15, s15
}
 8000e8a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <stepDeg>:

void stepDeg(int deg) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
	int steps = (int)(absoluteValue(deg) / 360 * 4096);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	ee07 3a90 	vmov	s15, r3
 8000ea6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000eaa:	eeb0 0a67 	vmov.f32	s0, s15
 8000eae:	f7ff ffd9 	bl	8000e64 <absoluteValue>
 8000eb2:	eeb0 7a40 	vmov.f32	s14, s0
 8000eb6:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8000eec <stepDeg+0x54>
 8000eba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ebe:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000ef0 <stepDeg+0x58>
 8000ec2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ec6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eca:	ee17 3a90 	vmov	r3, s15
 8000ece:	60fb      	str	r3, [r7, #12]
	if (deg > 0) {
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	dd03      	ble.n	8000ede <stepDeg+0x46>
		stepForward(steps);
 8000ed6:	68f8      	ldr	r0, [r7, #12]
 8000ed8:	f7ff ff80 	bl	8000ddc <stepForward>
	} else {
		stepBackward(steps);
	}
}
 8000edc:	e002      	b.n	8000ee4 <stepDeg+0x4c>
		stepBackward(steps);
 8000ede:	68f8      	ldr	r0, [r7, #12]
 8000ee0:	f7ff ff9d 	bl	8000e1e <stepBackward>
}
 8000ee4:	bf00      	nop
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	43b40000 	.word	0x43b40000
 8000ef0:	45800000 	.word	0x45800000

08000ef4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08a      	sub	sp, #40	@ 0x28
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000efc:	4b27      	ldr	r3, [pc, #156]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f00:	4a26      	ldr	r2, [pc, #152]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000f02:	f043 0302 	orr.w	r3, r3, #2
 8000f06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f08:	4b24      	ldr	r3, [pc, #144]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8000f14:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f18:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000f1a:	2312      	movs	r3, #18
 8000f1c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f22:	2303      	movs	r3, #3
 8000f24:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000f26:	2304      	movs	r3, #4
 8000f28:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000f2a:	f107 0314 	add.w	r3, r7, #20
 8000f2e:	4619      	mov	r1, r3
 8000f30:	481b      	ldr	r0, [pc, #108]	@ (8000fa0 <I2Cx_MspInit+0xac>)
 8000f32:	f001 fa9d 	bl	8002470 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4818      	ldr	r0, [pc, #96]	@ (8000fa0 <I2Cx_MspInit+0xac>)
 8000f3e:	f001 fa97 	bl	8002470 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8000f42:	4b16      	ldr	r3, [pc, #88]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f46:	4a15      	ldr	r2, [pc, #84]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000f48:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f4e:	4b13      	ldr	r3, [pc, #76]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8000f5a:	4b10      	ldr	r3, [pc, #64]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000f60:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f64:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8000f66:	4b0d      	ldr	r3, [pc, #52]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f6a:	4a0c      	ldr	r2, [pc, #48]	@ (8000f9c <I2Cx_MspInit+0xa8>)
 8000f6c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000f70:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	210f      	movs	r1, #15
 8000f76:	2021      	movs	r0, #33	@ 0x21
 8000f78:	f001 fa43 	bl	8002402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000f7c:	2021      	movs	r0, #33	@ 0x21
 8000f7e:	f001 fa5c 	bl	800243a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	210f      	movs	r1, #15
 8000f86:	2022      	movs	r0, #34	@ 0x22
 8000f88:	f001 fa3b 	bl	8002402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000f8c:	2022      	movs	r0, #34	@ 0x22
 8000f8e:	f001 fa54 	bl	800243a <HAL_NVIC_EnableIRQ>
}
 8000f92:	bf00      	nop
 8000f94:	3728      	adds	r7, #40	@ 0x28
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	48000400 	.word	0x48000400

08000fa4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <I2Cx_Init+0x54>)
 8000fb0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a11      	ldr	r2, [pc, #68]	@ (8000ffc <I2Cx_Init+0x58>)
 8000fb6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff ff89 	bl	8000ef4 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f001 fce0 	bl	80029a8 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8000fe8:	2100      	movs	r1, #0
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f002 fa96 	bl	800351c <HAL_I2CEx_ConfigAnalogFilter>
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40005800 	.word	0x40005800
 8000ffc:	00702681 	.word	0x00702681

08001000 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af04      	add	r7, sp, #16
 8001006:	60f8      	str	r0, [r7, #12]
 8001008:	4608      	mov	r0, r1
 800100a:	4611      	mov	r1, r2
 800100c:	461a      	mov	r2, r3
 800100e:	4603      	mov	r3, r0
 8001010:	72fb      	strb	r3, [r7, #11]
 8001012:	460b      	mov	r3, r1
 8001014:	813b      	strh	r3, [r7, #8]
 8001016:	4613      	mov	r3, r2
 8001018:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800101a:	2300      	movs	r3, #0
 800101c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800101e:	7afb      	ldrb	r3, [r7, #11]
 8001020:	b299      	uxth	r1, r3
 8001022:	88f8      	ldrh	r0, [r7, #6]
 8001024:	893a      	ldrh	r2, [r7, #8]
 8001026:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800102a:	9302      	str	r3, [sp, #8]
 800102c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800102e:	9301      	str	r3, [sp, #4]
 8001030:	6a3b      	ldr	r3, [r7, #32]
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	4603      	mov	r3, r0
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f001 fe94 	bl	8002d64 <HAL_I2C_Mem_Read>
 800103c:	4603      	mov	r3, r0
 800103e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001040:	7dfb      	ldrb	r3, [r7, #23]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d004      	beq.n	8001050 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001046:	7afb      	ldrb	r3, [r7, #11]
 8001048:	4619      	mov	r1, r3
 800104a:	68f8      	ldr	r0, [r7, #12]
 800104c:	f000 f832 	bl	80010b4 <I2Cx_Error>
  }
  return status;
 8001050:	7dfb      	ldrb	r3, [r7, #23]
}
 8001052:	4618      	mov	r0, r3
 8001054:	3718      	adds	r7, #24
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b08a      	sub	sp, #40	@ 0x28
 800105e:	af04      	add	r7, sp, #16
 8001060:	60f8      	str	r0, [r7, #12]
 8001062:	4608      	mov	r0, r1
 8001064:	4611      	mov	r1, r2
 8001066:	461a      	mov	r2, r3
 8001068:	4603      	mov	r3, r0
 800106a:	72fb      	strb	r3, [r7, #11]
 800106c:	460b      	mov	r3, r1
 800106e:	813b      	strh	r3, [r7, #8]
 8001070:	4613      	mov	r3, r2
 8001072:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001074:	2300      	movs	r3, #0
 8001076:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001078:	7afb      	ldrb	r3, [r7, #11]
 800107a:	b299      	uxth	r1, r3
 800107c:	88f8      	ldrh	r0, [r7, #6]
 800107e:	893a      	ldrh	r2, [r7, #8]
 8001080:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	6a3b      	ldr	r3, [r7, #32]
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	4603      	mov	r3, r0
 8001090:	68f8      	ldr	r0, [r7, #12]
 8001092:	f001 fd53 	bl	8002b3c <HAL_I2C_Mem_Write>
 8001096:	4603      	mov	r3, r0
 8001098:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800109a:	7dfb      	ldrb	r3, [r7, #23]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d004      	beq.n	80010aa <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80010a0:	7afb      	ldrb	r3, [r7, #11]
 80010a2:	4619      	mov	r1, r3
 80010a4:	68f8      	ldr	r0, [r7, #12]
 80010a6:	f000 f805 	bl	80010b4 <I2Cx_Error>
  }
  return status;
 80010aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	460b      	mov	r3, r1
 80010be:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f001 fd0c 	bl	8002ade <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff ff6c 	bl	8000fa4 <I2Cx_Init>
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <SENSOR_IO_Init+0x10>)
 80010da:	f7ff ff63 	bl	8000fa4 <I2Cx_Init>
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200002ac 	.word	0x200002ac

080010e8 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af02      	add	r7, sp, #8
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
 80010f2:	460b      	mov	r3, r1
 80010f4:	71bb      	strb	r3, [r7, #6]
 80010f6:	4613      	mov	r3, r2
 80010f8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80010fa:	79bb      	ldrb	r3, [r7, #6]
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	79f9      	ldrb	r1, [r7, #7]
 8001100:	2301      	movs	r3, #1
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	1d7b      	adds	r3, r7, #5
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2301      	movs	r3, #1
 800110a:	4803      	ldr	r0, [pc, #12]	@ (8001118 <SENSOR_IO_Write+0x30>)
 800110c:	f7ff ffa5 	bl	800105a <I2Cx_WriteMultiple>
}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	200002ac 	.word	0x200002ac

0800111c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af02      	add	r7, sp, #8
 8001122:	4603      	mov	r3, r0
 8001124:	460a      	mov	r2, r1
 8001126:	71fb      	strb	r3, [r7, #7]
 8001128:	4613      	mov	r3, r2
 800112a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001130:	79bb      	ldrb	r3, [r7, #6]
 8001132:	b29a      	uxth	r2, r3
 8001134:	79f9      	ldrb	r1, [r7, #7]
 8001136:	2301      	movs	r3, #1
 8001138:	9301      	str	r3, [sp, #4]
 800113a:	f107 030f 	add.w	r3, r7, #15
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2301      	movs	r3, #1
 8001142:	4804      	ldr	r0, [pc, #16]	@ (8001154 <SENSOR_IO_Read+0x38>)
 8001144:	f7ff ff5c 	bl	8001000 <I2Cx_ReadMultiple>

  return read_value;
 8001148:	7bfb      	ldrb	r3, [r7, #15]
}
 800114a:	4618      	mov	r0, r3
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	200002ac 	.word	0x200002ac

08001158 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af02      	add	r7, sp, #8
 800115e:	603a      	str	r2, [r7, #0]
 8001160:	461a      	mov	r2, r3
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
 8001166:	460b      	mov	r3, r1
 8001168:	71bb      	strb	r3, [r7, #6]
 800116a:	4613      	mov	r3, r2
 800116c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800116e:	79bb      	ldrb	r3, [r7, #6]
 8001170:	b29a      	uxth	r2, r3
 8001172:	79f9      	ldrb	r1, [r7, #7]
 8001174:	88bb      	ldrh	r3, [r7, #4]
 8001176:	9301      	str	r3, [sp, #4]
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	2301      	movs	r3, #1
 800117e:	4804      	ldr	r0, [pc, #16]	@ (8001190 <SENSOR_IO_ReadMultiple+0x38>)
 8001180:	f7ff ff3e 	bl	8001000 <I2Cx_ReadMultiple>
 8001184:	4603      	mov	r3, r0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	200002ac 	.word	0x200002ac

08001194 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 800119a:	4b3b      	ldr	r3, [pc, #236]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 800119c:	4a3b      	ldr	r2, [pc, #236]	@ (800128c <BSP_QSPI_Init+0xf8>)
 800119e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 80011a0:	4839      	ldr	r0, [pc, #228]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 80011a2:	f002 fafd 	bl	80037a0 <HAL_OSPI_DeInit>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e067      	b.n	8001280 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 80011b0:	f000 f990 	bl	80014d4 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 80011b4:	4b34      	ldr	r3, [pc, #208]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 80011b6:	2204      	movs	r2, #4
 80011b8:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 80011ba:	4b33      	ldr	r3, [pc, #204]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 80011c0:	4b31      	ldr	r3, [pc, #196]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 80011c2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80011cc:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	fa93 f3a3 	rbit	r3, r3
 80011d4:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d101      	bne.n	80011e4 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 80011e0:	2320      	movs	r3, #32
 80011e2:	e003      	b.n	80011ec <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	fab3 f383 	clz	r3, r3
 80011ea:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b26      	ldr	r3, [pc, #152]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 80011f0:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 80011f2:	4b25      	ldr	r3, [pc, #148]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 80011f8:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 80011fe:	4b22      	ldr	r3, [pc, #136]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 8001200:	2200      	movs	r2, #0
 8001202:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8001204:	4b20      	ldr	r3, [pc, #128]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 8001206:	2204      	movs	r2, #4
 8001208:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800120a:	4b1f      	ldr	r3, [pc, #124]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 800120c:	2200      	movs	r2, #0
 800120e:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001210:	4b1d      	ldr	r3, [pc, #116]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 8001212:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001216:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8001218:	4b1b      	ldr	r3, [pc, #108]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 800121a:	2200      	movs	r2, #0
 800121c:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 800121e:	4b1a      	ldr	r3, [pc, #104]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 8001220:	2200      	movs	r2, #0
 8001222:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001224:	4818      	ldr	r0, [pc, #96]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 8001226:	f002 fa11 	bl	800364c <HAL_OSPI_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e025      	b.n	8001280 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8001234:	4814      	ldr	r0, [pc, #80]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 8001236:	f000 f98d 	bl	8001554 <QSPI_ResetMemory>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8001240:	2304      	movs	r3, #4
 8001242:	e01d      	b.n	8001280 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8001244:	2101      	movs	r1, #1
 8001246:	4810      	ldr	r0, [pc, #64]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 8001248:	f000 fa72 	bl	8001730 <QSPI_QuadMode>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e014      	b.n	8001280 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8001256:	2101      	movs	r1, #1
 8001258:	480b      	ldr	r0, [pc, #44]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 800125a:	f000 fb15 	bl	8001888 <QSPI_HighPerfMode>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e00b      	b.n	8001280 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8001268:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 800126a:	2202      	movs	r2, #2
 800126c:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 800126e:	4806      	ldr	r0, [pc, #24]	@ (8001288 <BSP_QSPI_Init+0xf4>)
 8001270:	f002 f9ec 	bl	800364c <HAL_OSPI_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000300 	.word	0x20000300
 800128c:	a0001000 	.word	0xa0001000

08001290 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b098      	sub	sp, #96	@ 0x60
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 800129c:	2300      	movs	r3, #0
 800129e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 80012a4:	23eb      	movs	r3, #235	@ 0xeb
 80012a6:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 80012a8:	2301      	movs	r3, #1
 80012aa:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 80012ac:	2300      	movs	r3, #0
 80012ae:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 80012b8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 80012be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012c2:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80012c4:	2300      	movs	r3, #0
 80012c6:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 80012c8:	23aa      	movs	r3, #170	@ 0xaa
 80012ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 80012cc:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80012d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 80012d2:	2300      	movs	r3, #0
 80012d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 80012d6:	2300      	movs	r3, #0
 80012d8:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 80012da:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80012de:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 80012e8:	2304      	movs	r3, #4
 80012ea:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 80012ec:	2300      	movs	r3, #0
 80012ee:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80012f0:	2300      	movs	r3, #0
 80012f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012fc:	4619      	mov	r1, r3
 80012fe:	480c      	ldr	r0, [pc, #48]	@ (8001330 <BSP_QSPI_Read+0xa0>)
 8001300:	f002 fa75 	bl	80037ee <HAL_OSPI_Command>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e00b      	b.n	8001326 <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800130e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001312:	68f9      	ldr	r1, [r7, #12]
 8001314:	4806      	ldr	r0, [pc, #24]	@ (8001330 <BSP_QSPI_Read+0xa0>)
 8001316:	f002 fb5e 	bl	80039d6 <HAL_OSPI_Receive>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e000      	b.n	8001326 <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3760      	adds	r7, #96	@ 0x60
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000300 	.word	0x20000300

08001334 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b09c      	sub	sp, #112	@ 0x70
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	b2db      	uxtb	r3, r3
 8001344:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001348:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800134a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	429a      	cmp	r2, r3
 8001350:	d901      	bls.n	8001356 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4413      	add	r3, r2
 8001360:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001362:	2300      	movs	r3, #0
 8001364:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001366:	2300      	movs	r3, #0
 8001368:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 800136a:	2338      	movs	r3, #56	@ 0x38
 800136c:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800136e:	2301      	movs	r3, #1
 8001370:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001372:	2300      	movs	r3, #0
 8001374:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 800137a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800137e:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001380:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001384:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001386:	2300      	movs	r3, #0
 8001388:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800138a:	2300      	movs	r3, #0
 800138c:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 800138e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001392:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80013a0:	2300      	movs	r3, #0
 80013a2:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80013a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80013a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 80013a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80013aa:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 80013ac:	4823      	ldr	r0, [pc, #140]	@ (800143c <BSP_QSPI_Write+0x108>)
 80013ae:	f000 f918 	bl	80015e2 <QSPI_WriteEnable>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e03b      	b.n	8001434 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c4:	4619      	mov	r1, r3
 80013c6:	481d      	ldr	r0, [pc, #116]	@ (800143c <BSP_QSPI_Write+0x108>)
 80013c8:	f002 fa11 	bl	80037ee <HAL_OSPI_Command>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e02e      	b.n	8001434 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80013d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013da:	68f9      	ldr	r1, [r7, #12]
 80013dc:	4817      	ldr	r0, [pc, #92]	@ (800143c <BSP_QSPI_Write+0x108>)
 80013de:	f002 fa87 	bl	80038f0 <HAL_OSPI_Transmit>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e023      	b.n	8001434 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80013ec:	f241 3188 	movw	r1, #5000	@ 0x1388
 80013f0:	4812      	ldr	r0, [pc, #72]	@ (800143c <BSP_QSPI_Write+0x108>)
 80013f2:	f000 f952 	bl	800169a <QSPI_AutoPollingMemReady>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	e019      	b.n	8001434 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001400:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001402:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001404:	4413      	add	r3, r2
 8001406:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800140c:	4413      	add	r3, r2
 800140e:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8001410:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001412:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001416:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001418:	429a      	cmp	r2, r3
 800141a:	d203      	bcs.n	8001424 <BSP_QSPI_Write+0xf0>
 800141c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800141e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	e001      	b.n	8001428 <BSP_QSPI_Write+0xf4>
 8001424:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001428:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 800142a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800142c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800142e:	429a      	cmp	r2, r3
 8001430:	d3b8      	bcc.n	80013a4 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 8001432:	2300      	movs	r3, #0
}
 8001434:	4618      	mov	r0, r3
 8001436:	3770      	adds	r7, #112	@ 0x70
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000300 	.word	0x20000300

08001440 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b096      	sub	sp, #88	@ 0x58
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001448:	2300      	movs	r3, #0
 800144a:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800144c:	2300      	movs	r3, #0
 800144e:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8001450:	23d8      	movs	r3, #216	@ 0xd8
 8001452:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001454:	2301      	movs	r3, #1
 8001456:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001458:	2300      	movs	r3, #0
 800145a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8001464:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 800146a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800146e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001470:	2300      	movs	r3, #0
 8001472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001474:	2300      	movs	r3, #0
 8001476:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001478:	2300      	movs	r3, #0
 800147a:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001480:	2300      	movs	r3, #0
 8001482:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001484:	2300      	movs	r3, #0
 8001486:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001488:	4811      	ldr	r0, [pc, #68]	@ (80014d0 <BSP_QSPI_Erase_Block+0x90>)
 800148a:	f000 f8aa 	bl	80015e2 <QSPI_WriteEnable>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e017      	b.n	80014c8 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001498:	f107 0308 	add.w	r3, r7, #8
 800149c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014a0:	4619      	mov	r1, r3
 80014a2:	480b      	ldr	r0, [pc, #44]	@ (80014d0 <BSP_QSPI_Erase_Block+0x90>)
 80014a4:	f002 f9a3 	bl	80037ee <HAL_OSPI_Command>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e00a      	b.n	80014c8 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 80014b2:	f640 51ac 	movw	r1, #3500	@ 0xdac
 80014b6:	4806      	ldr	r0, [pc, #24]	@ (80014d0 <BSP_QSPI_Erase_Block+0x90>)
 80014b8:	f000 f8ef 	bl	800169a <QSPI_AutoPollingMemReady>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e000      	b.n	80014c8 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 80014c6:	2300      	movs	r3, #0
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3758      	adds	r7, #88	@ 0x58
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000300 	.word	0x20000300

080014d4 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 80014da:	4b1c      	ldr	r3, [pc, #112]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 80014dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014de:	4a1b      	ldr	r2, [pc, #108]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 80014e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80014e6:	4b19      	ldr	r3, [pc, #100]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 80014e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 80014f2:	4b16      	ldr	r3, [pc, #88]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	4a15      	ldr	r2, [pc, #84]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 80014f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014fc:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 80014fe:	4b13      	ldr	r3, [pc, #76]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	4a12      	ldr	r2, [pc, #72]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 8001504:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001508:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800150a:	4b10      	ldr	r3, [pc, #64]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150e:	4a0f      	ldr	r2, [pc, #60]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 8001510:	f043 0310 	orr.w	r3, r3, #16
 8001514:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001516:	4b0d      	ldr	r3, [pc, #52]	@ (800154c <BSP_QSPI_MspInit+0x78>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	f003 0310 	and.w	r3, r3, #16
 800151e:	607b      	str	r3, [r7, #4]
 8001520:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001522:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001526:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001528:	2302      	movs	r3, #2
 800152a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001530:	2303      	movs	r3, #3
 8001532:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001534:	230a      	movs	r3, #10
 8001536:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001538:	f107 030c 	add.w	r3, r7, #12
 800153c:	4619      	mov	r1, r3
 800153e:	4804      	ldr	r0, [pc, #16]	@ (8001550 <BSP_QSPI_MspInit+0x7c>)
 8001540:	f000 ff96 	bl	8002470 <HAL_GPIO_Init>
}
 8001544:	bf00      	nop
 8001546:	3720      	adds	r7, #32
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40021000 	.word	0x40021000
 8001550:	48001000 	.word	0x48001000

08001554 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b096      	sub	sp, #88	@ 0x58
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800155c:	2300      	movs	r3, #0
 800155e:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001564:	2366      	movs	r3, #102	@ 0x66
 8001566:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001568:	2301      	movs	r3, #1
 800156a:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800156c:	2300      	movs	r3, #0
 800156e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001574:	2300      	movs	r3, #0
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001578:	2300      	movs	r3, #0
 800157a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800157c:	2300      	movs	r3, #0
 800157e:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001584:	2300      	movs	r3, #0
 8001586:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001588:	2300      	movs	r3, #0
 800158a:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800158c:	f107 0308 	add.w	r3, r7, #8
 8001590:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001594:	4619      	mov	r1, r3
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f002 f929 	bl	80037ee <HAL_OSPI_Command>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e019      	b.n	80015da <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 80015a6:	2399      	movs	r3, #153	@ 0x99
 80015a8:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015b2:	4619      	mov	r1, r3
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f002 f91a 	bl	80037ee <HAL_OSPI_Command>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e00a      	b.n	80015da <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80015c4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f000 f866 	bl	800169a <QSPI_AutoPollingMemReady>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e000      	b.n	80015da <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3758      	adds	r7, #88	@ 0x58
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b09c      	sub	sp, #112	@ 0x70
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80015ea:	2300      	movs	r3, #0
 80015ec:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80015ee:	2300      	movs	r3, #0
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 80015f2:	2306      	movs	r3, #6
 80015f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80015f6:	2301      	movs	r3, #1
 80015f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80015fa:	2300      	movs	r3, #0
 80015fc:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80015fe:	2300      	movs	r3, #0
 8001600:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001602:	2300      	movs	r3, #0
 8001604:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001606:	2300      	movs	r3, #0
 8001608:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800160a:	2300      	movs	r3, #0
 800160c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 800160e:	2300      	movs	r3, #0
 8001610:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001612:	2300      	movs	r3, #0
 8001614:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001616:	2300      	movs	r3, #0
 8001618:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800161a:	f107 0320 	add.w	r3, r7, #32
 800161e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001622:	4619      	mov	r1, r3
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f002 f8e2 	bl	80037ee <HAL_OSPI_Command>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e02e      	b.n	8001692 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8001634:	2302      	movs	r3, #2
 8001636:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8001638:	2302      	movs	r3, #2
 800163a:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001640:	2310      	movs	r3, #16
 8001642:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001644:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001648:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 800164a:	2305      	movs	r3, #5
 800164c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 800164e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001652:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8001654:	2301      	movs	r3, #1
 8001656:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8001658:	2300      	movs	r3, #0
 800165a:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800165c:	f107 0320 	add.w	r3, r7, #32
 8001660:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001664:	4619      	mov	r1, r3
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f002 f8c1 	bl	80037ee <HAL_OSPI_Command>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e00d      	b.n	8001692 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001676:	f107 030c 	add.w	r3, r7, #12
 800167a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800167e:	4619      	mov	r1, r3
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f002 fa4b 	bl	8003b1c <HAL_OSPI_AutoPolling>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e000      	b.n	8001692 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3770      	adds	r7, #112	@ 0x70
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b09c      	sub	sp, #112	@ 0x70
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
 80016a2:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80016a4:	2300      	movs	r3, #0
 80016a6:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80016a8:	2300      	movs	r3, #0
 80016aa:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 80016ac:	2305      	movs	r3, #5
 80016ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80016b0:	2301      	movs	r3, #1
 80016b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80016b4:	2300      	movs	r3, #0
 80016b6:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80016b8:	2300      	movs	r3, #0
 80016ba:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80016bc:	2300      	movs	r3, #0
 80016be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80016c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 80016ca:	2301      	movs	r3, #1
 80016cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80016da:	2300      	movs	r3, #0
 80016dc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 80016e2:	2301      	movs	r3, #1
 80016e4:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 80016ea:	2310      	movs	r3, #16
 80016ec:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 80016ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016f2:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80016f4:	f107 0320 	add.w	r3, r7, #32
 80016f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016fc:	4619      	mov	r1, r3
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f002 f875 	bl	80037ee <HAL_OSPI_Command>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e00c      	b.n	8001728 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	4619      	mov	r1, r3
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f002 fa00 	bl	8003b1c <HAL_OSPI_AutoPolling>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	3770      	adds	r7, #112	@ 0x70
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b098      	sub	sp, #96	@ 0x60
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800173c:	2300      	movs	r3, #0
 800173e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001744:	2305      	movs	r3, #5
 8001746:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001748:	2301      	movs	r3, #1
 800174a:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800174c:	2300      	movs	r3, #0
 800174e:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001750:	2300      	movs	r3, #0
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001754:	2300      	movs	r3, #0
 8001756:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001758:	2300      	movs	r3, #0
 800175a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800175c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001760:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001762:	2300      	movs	r3, #0
 8001764:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001766:	2300      	movs	r3, #0
 8001768:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 800176a:	2301      	movs	r3, #1
 800176c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800176e:	2300      	movs	r3, #0
 8001770:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001772:	2300      	movs	r3, #0
 8001774:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001776:	f107 0310 	add.w	r3, r7, #16
 800177a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800177e:	4619      	mov	r1, r3
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f002 f834 	bl	80037ee <HAL_OSPI_Command>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e077      	b.n	8001880 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001790:	f107 030f 	add.w	r3, r7, #15
 8001794:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001798:	4619      	mov	r1, r3
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f002 f91b 	bl	80039d6 <HAL_OSPI_Receive>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e06a      	b.n	8001880 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff ff19 	bl	80015e2 <QSPI_WriteEnable>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e062      	b.n	8001880 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 80017ba:	78fb      	ldrb	r3, [r7, #3]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d105      	bne.n	80017cc <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
 80017c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	73fb      	strb	r3, [r7, #15]
 80017ca:	e004      	b.n	80017d6 <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80017d6:	2301      	movs	r3, #1
 80017d8:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80017da:	f107 0310 	add.w	r3, r7, #16
 80017de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017e2:	4619      	mov	r1, r3
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f002 f802 	bl	80037ee <HAL_OSPI_Command>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e045      	b.n	8001880 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80017f4:	f107 030f 	add.w	r3, r7, #15
 80017f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017fc:	4619      	mov	r1, r3
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f002 f876 	bl	80038f0 <HAL_OSPI_Transmit>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e038      	b.n	8001880 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800180e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f7ff ff41 	bl	800169a <QSPI_AutoPollingMemReady>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e02e      	b.n	8001880 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001822:	2305      	movs	r3, #5
 8001824:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001826:	f107 0310 	add.w	r3, r7, #16
 800182a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800182e:	4619      	mov	r1, r3
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f001 ffdc 	bl	80037ee <HAL_OSPI_Command>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e01f      	b.n	8001880 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001840:	f107 030f 	add.w	r3, r7, #15
 8001844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001848:	4619      	mov	r1, r3
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f002 f8c3 	bl	80039d6 <HAL_OSPI_Receive>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e012      	b.n	8001880 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 800185a:	7bfb      	ldrb	r3, [r7, #15]
 800185c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001860:	2b00      	cmp	r3, #0
 8001862:	d102      	bne.n	800186a <QSPI_QuadMode+0x13a>
 8001864:	78fb      	ldrb	r3, [r7, #3]
 8001866:	2b01      	cmp	r3, #1
 8001868:	d007      	beq.n	800187a <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 800186a:	7bfb      	ldrb	r3, [r7, #15]
 800186c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001870:	2b00      	cmp	r3, #0
 8001872:	d004      	beq.n	800187e <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001874:	78fb      	ldrb	r3, [r7, #3]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e000      	b.n	8001880 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 800187e:	2300      	movs	r3, #0
}
 8001880:	4618      	mov	r0, r3
 8001882:	3760      	adds	r7, #96	@ 0x60
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b098      	sub	sp, #96	@ 0x60
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	460b      	mov	r3, r1
 8001892:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001894:	2300      	movs	r3, #0
 8001896:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 800189c:	2305      	movs	r3, #5
 800189e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80018a0:	2301      	movs	r3, #1
 80018a2:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80018a4:	2300      	movs	r3, #0
 80018a6:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80018b0:	2300      	movs	r3, #0
 80018b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80018b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80018b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 80018c2:	2301      	movs	r3, #1
 80018c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80018c6:	2300      	movs	r3, #0
 80018c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80018ca:	2300      	movs	r3, #0
 80018cc:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018ce:	f107 0310 	add.w	r3, r7, #16
 80018d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018d6:	4619      	mov	r1, r3
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f001 ff88 	bl	80037ee <HAL_OSPI_Command>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e09a      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018e8:	f107 030c 	add.w	r3, r7, #12
 80018ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018f0:	4619      	mov	r1, r3
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f002 f86f 	bl	80039d6 <HAL_OSPI_Receive>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e08d      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001902:	2315      	movs	r3, #21
 8001904:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001906:	2302      	movs	r3, #2
 8001908:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800190a:	f107 0310 	add.w	r3, r7, #16
 800190e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001912:	4619      	mov	r1, r3
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f001 ff6a 	bl	80037ee <HAL_OSPI_Command>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e07c      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	3301      	adds	r3, #1
 800192a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800192e:	4619      	mov	r1, r3
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f002 f850 	bl	80039d6 <HAL_OSPI_Receive>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e06e      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff fe4e 	bl	80015e2 <QSPI_WriteEnable>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e066      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001950:	78fb      	ldrb	r3, [r7, #3]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d105      	bne.n	8001962 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001956:	7bbb      	ldrb	r3, [r7, #14]
 8001958:	f043 0302 	orr.w	r3, r3, #2
 800195c:	b2db      	uxtb	r3, r3
 800195e:	73bb      	strb	r3, [r7, #14]
 8001960:	e004      	b.n	800196c <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001962:	7bbb      	ldrb	r3, [r7, #14]
 8001964:	f023 0302 	bic.w	r3, r3, #2
 8001968:	b2db      	uxtb	r3, r3
 800196a:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800196c:	2301      	movs	r3, #1
 800196e:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8001970:	2303      	movs	r3, #3
 8001972:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001974:	f107 0310 	add.w	r3, r7, #16
 8001978:	f241 3288 	movw	r2, #5000	@ 0x1388
 800197c:	4619      	mov	r1, r3
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f001 ff35 	bl	80037ee <HAL_OSPI_Command>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e047      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800198e:	f107 030c 	add.w	r3, r7, #12
 8001992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001996:	4619      	mov	r1, r3
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f001 ffa9 	bl	80038f0 <HAL_OSPI_Transmit>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e03a      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80019a8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f7ff fe74 	bl	800169a <QSPI_AutoPollingMemReady>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e030      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 80019bc:	2315      	movs	r3, #21
 80019be:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 80019c0:	2302      	movs	r3, #2
 80019c2:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019cc:	4619      	mov	r1, r3
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f001 ff0d 	bl	80037ee <HAL_OSPI_Command>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e01f      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80019de:	f107 030c 	add.w	r3, r7, #12
 80019e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019e6:	4619      	mov	r1, r3
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f001 fff4 	bl	80039d6 <HAL_OSPI_Receive>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e012      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 80019f8:	7b7b      	ldrb	r3, [r7, #13]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d102      	bne.n	8001a08 <QSPI_HighPerfMode+0x180>
 8001a02:	78fb      	ldrb	r3, [r7, #3]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d007      	beq.n	8001a18 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001a08:	7b7b      	ldrb	r3, [r7, #13]
 8001a0a:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d004      	beq.n	8001a1c <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001a12:	78fb      	ldrb	r3, [r7, #3]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e000      	b.n	8001a1e <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3760      	adds	r7, #96	@ 0x60
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
	...

08001a28 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001a32:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <BSP_TSENSOR_Init+0x30>)
 8001a34:	4a09      	ldr	r2, [pc, #36]	@ (8001a5c <BSP_TSENSOR_Init+0x34>)
 8001a36:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001a38:	f7ff fb4c 	bl	80010d4 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <BSP_TSENSOR_Init+0x30>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2100      	movs	r1, #0
 8001a44:	20be      	movs	r0, #190	@ 0xbe
 8001a46:	4798      	blx	r3

  ret = TSENSOR_OK;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	20000350 	.word	0x20000350
 8001a5c:	2000000c 	.word	0x2000000c

08001a60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a66:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a6a:	4a0e      	ldr	r2, [pc, #56]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a72:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a7e:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a82:	4a08      	ldr	r2, [pc, #32]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a88:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a92:	603b      	str	r3, [r7, #0]
 8001a94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b0ae      	sub	sp, #184	@ 0xb8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ac0:	f107 0310 	add.w	r3, r7, #16
 8001ac4:	2294      	movs	r2, #148	@ 0x94
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f006 fd15 	bl	80084f8 <memset>
  if(hi2c->Instance==I2C2)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a21      	ldr	r2, [pc, #132]	@ (8001b58 <HAL_I2C_MspInit+0xb0>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d13b      	bne.n	8001b50 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001ad8:	2380      	movs	r3, #128	@ 0x80
 8001ada:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001adc:	2300      	movs	r3, #0
 8001ade:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ae0:	f107 0310 	add.w	r3, r7, #16
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f003 f9e5 	bl	8004eb4 <HAL_RCCEx_PeriphCLKConfig>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001af0:	f7ff f93c 	bl	8000d6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af4:	4b19      	ldr	r3, [pc, #100]	@ (8001b5c <HAL_I2C_MspInit+0xb4>)
 8001af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af8:	4a18      	ldr	r2, [pc, #96]	@ (8001b5c <HAL_I2C_MspInit+0xb4>)
 8001afa:	f043 0302 	orr.w	r3, r3, #2
 8001afe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b00:	4b16      	ldr	r3, [pc, #88]	@ (8001b5c <HAL_I2C_MspInit+0xb4>)
 8001b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b0c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b14:	2312      	movs	r3, #18
 8001b16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b20:	2303      	movs	r3, #3
 8001b22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b26:	2304      	movs	r3, #4
 8001b28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b30:	4619      	mov	r1, r3
 8001b32:	480b      	ldr	r0, [pc, #44]	@ (8001b60 <HAL_I2C_MspInit+0xb8>)
 8001b34:	f000 fc9c 	bl	8002470 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001b38:	4b08      	ldr	r3, [pc, #32]	@ (8001b5c <HAL_I2C_MspInit+0xb4>)
 8001b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3c:	4a07      	ldr	r2, [pc, #28]	@ (8001b5c <HAL_I2C_MspInit+0xb4>)
 8001b3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b42:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b44:	4b05      	ldr	r3, [pc, #20]	@ (8001b5c <HAL_I2C_MspInit+0xb4>)
 8001b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b4c:	60bb      	str	r3, [r7, #8]
 8001b4e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001b50:	bf00      	nop
 8001b52:	37b8      	adds	r7, #184	@ 0xb8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40005800 	.word	0x40005800
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	48000400 	.word	0x48000400

08001b64 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba0 <HAL_I2C_MspDeInit+0x3c>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d10f      	bne.n	8001b96 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001b76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba4 <HAL_I2C_MspDeInit+0x40>)
 8001b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba4 <HAL_I2C_MspDeInit+0x40>)
 8001b7c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001b80:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001b82:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b86:	4808      	ldr	r0, [pc, #32]	@ (8001ba8 <HAL_I2C_MspDeInit+0x44>)
 8001b88:	f000 fe04 	bl	8002794 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001b8c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b90:	4805      	ldr	r0, [pc, #20]	@ (8001ba8 <HAL_I2C_MspDeInit+0x44>)
 8001b92:	f000 fdff 	bl	8002794 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40005800 	.word	0x40005800
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	48000400 	.word	0x48000400

08001bac <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b0aa      	sub	sp, #168	@ 0xa8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	2294      	movs	r2, #148	@ 0x94
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f006 fc9b 	bl	80084f8 <memset>
  if(hospi->Instance==OCTOSPI1)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a17      	ldr	r2, [pc, #92]	@ (8001c24 <HAL_OSPI_MspInit+0x78>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d127      	bne.n	8001c1c <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001bcc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bd0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bd8:	f107 0314 	add.w	r3, r7, #20
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f003 f969 	bl	8004eb4 <HAL_RCCEx_PeriphCLKConfig>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 8001be8:	f7ff f8c0 	bl	8000d6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001bec:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <HAL_OSPI_MspInit+0x7c>)
 8001bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8001c28 <HAL_OSPI_MspInit+0x7c>)
 8001bf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001bf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c28 <HAL_OSPI_MspInit+0x7c>)
 8001bfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001c04:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <HAL_OSPI_MspInit+0x7c>)
 8001c06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c08:	4a07      	ldr	r2, [pc, #28]	@ (8001c28 <HAL_OSPI_MspInit+0x7c>)
 8001c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c0e:	6513      	str	r3, [r2, #80]	@ 0x50
 8001c10:	4b05      	ldr	r3, [pc, #20]	@ (8001c28 <HAL_OSPI_MspInit+0x7c>)
 8001c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001c1c:	bf00      	nop
 8001c1e:	37a8      	adds	r7, #168	@ 0xa8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	a0001000 	.word	0xa0001000
 8001c28:	40021000 	.word	0x40021000

08001c2c <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <HAL_OSPI_MspDeInit+0x38>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d10b      	bne.n	8001c56 <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 8001c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c68 <HAL_OSPI_MspDeInit+0x3c>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c42:	4a09      	ldr	r2, [pc, #36]	@ (8001c68 <HAL_OSPI_MspDeInit+0x3c>)
 8001c44:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 8001c4a:	4b07      	ldr	r3, [pc, #28]	@ (8001c68 <HAL_OSPI_MspDeInit+0x3c>)
 8001c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c4e:	4a06      	ldr	r2, [pc, #24]	@ (8001c68 <HAL_OSPI_MspDeInit+0x3c>)
 8001c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c54:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 8001c56:	bf00      	nop
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	a0001000 	.word	0xa0001000
 8001c68:	40021000 	.word	0x40021000

08001c6c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 0314 	add.w	r3, r7, #20
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c8c:	d132      	bne.n	8001cf4 <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c8e:	4b24      	ldr	r3, [pc, #144]	@ (8001d20 <HAL_TIM_Base_MspInit+0xb4>)
 8001c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c92:	4a23      	ldr	r2, [pc, #140]	@ (8001d20 <HAL_TIM_Base_MspInit+0xb4>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c9a:	4b21      	ldr	r3, [pc, #132]	@ (8001d20 <HAL_TIM_Base_MspInit+0xb4>)
 8001c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	613b      	str	r3, [r7, #16]
 8001ca4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d20 <HAL_TIM_Base_MspInit+0xb4>)
 8001ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001caa:	4a1d      	ldr	r2, [pc, #116]	@ (8001d20 <HAL_TIM_Base_MspInit+0xb4>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d20 <HAL_TIM_Base_MspInit+0xb4>)
 8001cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001cbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cde:	f000 fbc7 	bl	8002470 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	201c      	movs	r0, #28
 8001ce8:	f000 fb8b 	bl	8002402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cec:	201c      	movs	r0, #28
 8001cee:	f000 fba4 	bl	800243a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001cf2:	e010      	b.n	8001d16 <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM3)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a0a      	ldr	r2, [pc, #40]	@ (8001d24 <HAL_TIM_Base_MspInit+0xb8>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d10b      	bne.n	8001d16 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cfe:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <HAL_TIM_Base_MspInit+0xb4>)
 8001d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d02:	4a07      	ldr	r2, [pc, #28]	@ (8001d20 <HAL_TIM_Base_MspInit+0xb4>)
 8001d04:	f043 0302 	orr.w	r3, r3, #2
 8001d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d0a:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <HAL_TIM_Base_MspInit+0xb4>)
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	60bb      	str	r3, [r7, #8]
 8001d14:	68bb      	ldr	r3, [r7, #8]
}
 8001d16:	bf00      	nop
 8001d18:	3728      	adds	r7, #40	@ 0x28
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40000400 	.word	0x40000400

08001d28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b088      	sub	sp, #32
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d30:	f107 030c 	add.w	r3, r7, #12
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	609a      	str	r2, [r3, #8]
 8001d3c:	60da      	str	r2, [r3, #12]
 8001d3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a11      	ldr	r2, [pc, #68]	@ (8001d8c <HAL_TIM_MspPostInit+0x64>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d11b      	bne.n	8001d82 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d4a:	4b11      	ldr	r3, [pc, #68]	@ (8001d90 <HAL_TIM_MspPostInit+0x68>)
 8001d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4e:	4a10      	ldr	r2, [pc, #64]	@ (8001d90 <HAL_TIM_MspPostInit+0x68>)
 8001d50:	f043 0302 	orr.w	r3, r3, #2
 8001d54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d56:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <HAL_TIM_MspPostInit+0x68>)
 8001d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d62:	2301      	movs	r3, #1
 8001d64:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d66:	2302      	movs	r3, #2
 8001d68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d72:	2302      	movs	r3, #2
 8001d74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4805      	ldr	r0, [pc, #20]	@ (8001d94 <HAL_TIM_MspPostInit+0x6c>)
 8001d7e:	f000 fb77 	bl	8002470 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d82:	bf00      	nop
 8001d84:	3720      	adds	r7, #32
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40000400 	.word	0x40000400
 8001d90:	40021000 	.word	0x40021000
 8001d94:	48000400 	.word	0x48000400

08001d98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b0ae      	sub	sp, #184	@ 0xb8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001db0:	f107 0310 	add.w	r3, r7, #16
 8001db4:	2294      	movs	r2, #148	@ 0x94
 8001db6:	2100      	movs	r1, #0
 8001db8:	4618      	mov	r0, r3
 8001dba:	f006 fb9d 	bl	80084f8 <memset>
  if(huart->Instance==USART1)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a21      	ldr	r2, [pc, #132]	@ (8001e48 <HAL_UART_MspInit+0xb0>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d13a      	bne.n	8001e3e <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dd0:	f107 0310 	add.w	r3, r7, #16
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f003 f86d 	bl	8004eb4 <HAL_RCCEx_PeriphCLKConfig>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001de0:	f7fe ffc4 	bl	8000d6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001de4:	4b19      	ldr	r3, [pc, #100]	@ (8001e4c <HAL_UART_MspInit+0xb4>)
 8001de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001de8:	4a18      	ldr	r2, [pc, #96]	@ (8001e4c <HAL_UART_MspInit+0xb4>)
 8001dea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dee:	6613      	str	r3, [r2, #96]	@ 0x60
 8001df0:	4b16      	ldr	r3, [pc, #88]	@ (8001e4c <HAL_UART_MspInit+0xb4>)
 8001df2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dfc:	4b13      	ldr	r3, [pc, #76]	@ (8001e4c <HAL_UART_MspInit+0xb4>)
 8001dfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e00:	4a12      	ldr	r2, [pc, #72]	@ (8001e4c <HAL_UART_MspInit+0xb4>)
 8001e02:	f043 0302 	orr.w	r3, r3, #2
 8001e06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e08:	4b10      	ldr	r3, [pc, #64]	@ (8001e4c <HAL_UART_MspInit+0xb4>)
 8001e0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e14:	23c0      	movs	r3, #192	@ 0xc0
 8001e16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e26:	2303      	movs	r3, #3
 8001e28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e2c:	2307      	movs	r3, #7
 8001e2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e32:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e36:	4619      	mov	r1, r3
 8001e38:	4805      	ldr	r0, [pc, #20]	@ (8001e50 <HAL_UART_MspInit+0xb8>)
 8001e3a:	f000 fb19 	bl	8002470 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001e3e:	bf00      	nop
 8001e40:	37b8      	adds	r7, #184	@ 0xb8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40013800 	.word	0x40013800
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	48000400 	.word	0x48000400

08001e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <NMI_Handler+0x4>

08001e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <HardFault_Handler+0x4>

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <MemManage_Handler+0x4>

08001e6c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <BusFault_Handler+0x4>

08001e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <UsageFault_Handler+0x4>

08001e7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eaa:	f000 f98b 	bl	80021c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001eb8:	4802      	ldr	r0, [pc, #8]	@ (8001ec4 <TIM2_IRQHandler+0x10>)
 8001eba:	f004 f979 	bl	80061b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20000134 	.word	0x20000134

08001ec8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ed0:	4a14      	ldr	r2, [pc, #80]	@ (8001f24 <_sbrk+0x5c>)
 8001ed2:	4b15      	ldr	r3, [pc, #84]	@ (8001f28 <_sbrk+0x60>)
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001edc:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <_sbrk+0x64>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d102      	bne.n	8001eea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ee4:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <_sbrk+0x64>)
 8001ee6:	4a12      	ldr	r2, [pc, #72]	@ (8001f30 <_sbrk+0x68>)
 8001ee8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eea:	4b10      	ldr	r3, [pc, #64]	@ (8001f2c <_sbrk+0x64>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d207      	bcs.n	8001f08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ef8:	f006 fb06 	bl	8008508 <__errno>
 8001efc:	4603      	mov	r3, r0
 8001efe:	220c      	movs	r2, #12
 8001f00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f06:	e009      	b.n	8001f1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f08:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <_sbrk+0x64>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f0e:	4b07      	ldr	r3, [pc, #28]	@ (8001f2c <_sbrk+0x64>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4413      	add	r3, r2
 8001f16:	4a05      	ldr	r2, [pc, #20]	@ (8001f2c <_sbrk+0x64>)
 8001f18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	200a0000 	.word	0x200a0000
 8001f28:	00000400 	.word	0x00000400
 8001f2c:	20000354 	.word	0x20000354
 8001f30:	200004a8 	.word	0x200004a8

08001f34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001f38:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <SystemInit+0x20>)
 8001f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f3e:	4a05      	ldr	r2, [pc, #20]	@ (8001f54 <SystemInit+0x20>)
 8001f40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <Reset_Handler>:
 8001f58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f90 <LoopForever+0x2>
 8001f5c:	f7ff ffea 	bl	8001f34 <SystemInit>
 8001f60:	480c      	ldr	r0, [pc, #48]	@ (8001f94 <LoopForever+0x6>)
 8001f62:	490d      	ldr	r1, [pc, #52]	@ (8001f98 <LoopForever+0xa>)
 8001f64:	4a0d      	ldr	r2, [pc, #52]	@ (8001f9c <LoopForever+0xe>)
 8001f66:	2300      	movs	r3, #0
 8001f68:	e002      	b.n	8001f70 <LoopCopyDataInit>

08001f6a <CopyDataInit>:
 8001f6a:	58d4      	ldr	r4, [r2, r3]
 8001f6c:	50c4      	str	r4, [r0, r3]
 8001f6e:	3304      	adds	r3, #4

08001f70 <LoopCopyDataInit>:
 8001f70:	18c4      	adds	r4, r0, r3
 8001f72:	428c      	cmp	r4, r1
 8001f74:	d3f9      	bcc.n	8001f6a <CopyDataInit>
 8001f76:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa0 <LoopForever+0x12>)
 8001f78:	4c0a      	ldr	r4, [pc, #40]	@ (8001fa4 <LoopForever+0x16>)
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	e001      	b.n	8001f82 <LoopFillZerobss>

08001f7e <FillZerobss>:
 8001f7e:	6013      	str	r3, [r2, #0]
 8001f80:	3204      	adds	r2, #4

08001f82 <LoopFillZerobss>:
 8001f82:	42a2      	cmp	r2, r4
 8001f84:	d3fb      	bcc.n	8001f7e <FillZerobss>
 8001f86:	f006 fac5 	bl	8008514 <__libc_init_array>
 8001f8a:	f7fe fb27 	bl	80005dc <main>

08001f8e <LoopForever>:
 8001f8e:	e7fe      	b.n	8001f8e <LoopForever>
 8001f90:	200a0000 	.word	0x200a0000
 8001f94:	20000000 	.word	0x20000000
 8001f98:	20000074 	.word	0x20000074
 8001f9c:	08008ef4 	.word	0x08008ef4
 8001fa0:	20000074 	.word	0x20000074
 8001fa4:	200004a4 	.word	0x200004a4

08001fa8 <ADC1_IRQHandler>:
 8001fa8:	e7fe      	b.n	8001fa8 <ADC1_IRQHandler>

08001faa <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b084      	sub	sp, #16
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	6039      	str	r1, [r7, #0]
 8001fb4:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8001fb6:	88fb      	ldrh	r3, [r7, #6]
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2120      	movs	r1, #32
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff f8ad 	bl	800111c <SENSOR_IO_Read>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
 8001fc8:	f023 0304 	bic.w	r3, r3, #4
 8001fcc:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
 8001fd0:	f043 0304 	orr.w	r3, r3, #4
 8001fd4:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001fd6:	7bfb      	ldrb	r3, [r7, #15]
 8001fd8:	f023 0303 	bic.w	r3, r3, #3
 8001fdc:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
 8001fe0:	f043 0301 	orr.w	r3, r3, #1
 8001fe4:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8001fe6:	7bfb      	ldrb	r3, [r7, #15]
 8001fe8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001fec:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001fee:	88fb      	ldrh	r3, [r7, #6]
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	7bfa      	ldrb	r2, [r7, #15]
 8001ff4:	2120      	movs	r1, #32
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7ff f876 	bl	80010e8 <SENSOR_IO_Write>
}
 8001ffc:	bf00      	nop
 8001ffe:	3710      	adds	r7, #16
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b088      	sub	sp, #32
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 800200e:	88fb      	ldrh	r3, [r7, #6]
 8002010:	b2d8      	uxtb	r0, r3
 8002012:	f107 0208 	add.w	r2, r7, #8
 8002016:	2302      	movs	r3, #2
 8002018:	21b2      	movs	r1, #178	@ 0xb2
 800201a:	f7ff f89d 	bl	8001158 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 800201e:	88fb      	ldrh	r3, [r7, #6]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2135      	movs	r1, #53	@ 0x35
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff f879 	bl	800111c <SENSOR_IO_Read>
 800202a:	4603      	mov	r3, r0
 800202c:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 800202e:	7ffb      	ldrb	r3, [r7, #31]
 8002030:	b21b      	sxth	r3, r3
 8002032:	021b      	lsls	r3, r3, #8
 8002034:	b21b      	sxth	r3, r3
 8002036:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800203a:	b21a      	sxth	r2, r3
 800203c:	7a3b      	ldrb	r3, [r7, #8]
 800203e:	b21b      	sxth	r3, r3
 8002040:	4313      	orrs	r3, r2
 8002042:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002044:	7ffb      	ldrb	r3, [r7, #31]
 8002046:	b21b      	sxth	r3, r3
 8002048:	019b      	lsls	r3, r3, #6
 800204a:	b21b      	sxth	r3, r3
 800204c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002050:	b21a      	sxth	r2, r3
 8002052:	7a7b      	ldrb	r3, [r7, #9]
 8002054:	b21b      	sxth	r3, r3
 8002056:	4313      	orrs	r3, r2
 8002058:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800205a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800205e:	10db      	asrs	r3, r3, #3
 8002060:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002062:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002066:	10db      	asrs	r3, r3, #3
 8002068:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800206a:	88fb      	ldrh	r3, [r7, #6]
 800206c:	b2d8      	uxtb	r0, r3
 800206e:	f107 0208 	add.w	r2, r7, #8
 8002072:	2304      	movs	r3, #4
 8002074:	21bc      	movs	r1, #188	@ 0xbc
 8002076:	f7ff f86f 	bl	8001158 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800207a:	7a7b      	ldrb	r3, [r7, #9]
 800207c:	b21b      	sxth	r3, r3
 800207e:	021b      	lsls	r3, r3, #8
 8002080:	b21a      	sxth	r2, r3
 8002082:	7a3b      	ldrb	r3, [r7, #8]
 8002084:	b21b      	sxth	r3, r3
 8002086:	4313      	orrs	r3, r2
 8002088:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800208a:	7afb      	ldrb	r3, [r7, #11]
 800208c:	b21b      	sxth	r3, r3
 800208e:	021b      	lsls	r3, r3, #8
 8002090:	b21a      	sxth	r2, r3
 8002092:	7abb      	ldrb	r3, [r7, #10]
 8002094:	b21b      	sxth	r3, r3
 8002096:	4313      	orrs	r3, r2
 8002098:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 800209a:	88fb      	ldrh	r3, [r7, #6]
 800209c:	b2d8      	uxtb	r0, r3
 800209e:	f107 0208 	add.w	r2, r7, #8
 80020a2:	2302      	movs	r3, #2
 80020a4:	21aa      	movs	r1, #170	@ 0xaa
 80020a6:	f7ff f857 	bl	8001158 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80020aa:	7a7b      	ldrb	r3, [r7, #9]
 80020ac:	b21b      	sxth	r3, r3
 80020ae:	021b      	lsls	r3, r3, #8
 80020b0:	b21a      	sxth	r2, r3
 80020b2:	7a3b      	ldrb	r3, [r7, #8]
 80020b4:	b21b      	sxth	r3, r3
 80020b6:	4313      	orrs	r3, r2
 80020b8:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80020ba:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80020be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	ee07 3a90 	vmov	s15, r3
 80020c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020cc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020d0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	ee07 3a90 	vmov	s15, r3
 80020da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020de:	ee67 6a27 	vmul.f32	s13, s14, s15
 80020e2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80020e6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	ee07 3a90 	vmov	s15, r3
 80020f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020f8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80020fc:	ee07 3a90 	vmov	s15, r3
 8002100:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002108:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	ee07 3a90 	vmov	s15, r3
}
 8002112:	eeb0 0a67 	vmov.f32	s0, s15
 8002116:	3720      	adds	r7, #32
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002126:	2003      	movs	r0, #3
 8002128:	f000 f960 	bl	80023ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800212c:	2000      	movs	r0, #0
 800212e:	f000 f80d 	bl	800214c <HAL_InitTick>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d002      	beq.n	800213e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	71fb      	strb	r3, [r7, #7]
 800213c:	e001      	b.n	8002142 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800213e:	f7ff fc8f 	bl	8001a60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002142:	79fb      	ldrb	r3, [r7, #7]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002154:	2300      	movs	r3, #0
 8002156:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002158:	4b17      	ldr	r3, [pc, #92]	@ (80021b8 <HAL_InitTick+0x6c>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d023      	beq.n	80021a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002160:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <HAL_InitTick+0x70>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	4b14      	ldr	r3, [pc, #80]	@ (80021b8 <HAL_InitTick+0x6c>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	4619      	mov	r1, r3
 800216a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800216e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002172:	fbb2 f3f3 	udiv	r3, r2, r3
 8002176:	4618      	mov	r0, r3
 8002178:	f000 f96d 	bl	8002456 <HAL_SYSTICK_Config>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d10f      	bne.n	80021a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b0f      	cmp	r3, #15
 8002186:	d809      	bhi.n	800219c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002188:	2200      	movs	r2, #0
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002190:	f000 f937 	bl	8002402 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002194:	4a0a      	ldr	r2, [pc, #40]	@ (80021c0 <HAL_InitTick+0x74>)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	e007      	b.n	80021ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	73fb      	strb	r3, [r7, #15]
 80021a0:	e004      	b.n	80021ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	73fb      	strb	r3, [r7, #15]
 80021a6:	e001      	b.n	80021ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000020 	.word	0x20000020
 80021bc:	20000008 	.word	0x20000008
 80021c0:	2000001c 	.word	0x2000001c

080021c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021c8:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_IncTick+0x20>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	461a      	mov	r2, r3
 80021ce:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <HAL_IncTick+0x24>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4413      	add	r3, r2
 80021d4:	4a04      	ldr	r2, [pc, #16]	@ (80021e8 <HAL_IncTick+0x24>)
 80021d6:	6013      	str	r3, [r2, #0]
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	20000020 	.word	0x20000020
 80021e8:	20000358 	.word	0x20000358

080021ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  return uwTick;
 80021f0:	4b03      	ldr	r3, [pc, #12]	@ (8002200 <HAL_GetTick+0x14>)
 80021f2:	681b      	ldr	r3, [r3, #0]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	20000358 	.word	0x20000358

08002204 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800220c:	f7ff ffee 	bl	80021ec <HAL_GetTick>
 8002210:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800221c:	d005      	beq.n	800222a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800221e:	4b0a      	ldr	r3, [pc, #40]	@ (8002248 <HAL_Delay+0x44>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	461a      	mov	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4413      	add	r3, r2
 8002228:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800222a:	bf00      	nop
 800222c:	f7ff ffde 	bl	80021ec <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	429a      	cmp	r2, r3
 800223a:	d8f7      	bhi.n	800222c <HAL_Delay+0x28>
  {
  }
}
 800223c:	bf00      	nop
 800223e:	bf00      	nop
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000020 	.word	0x20000020

0800224c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800225c:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <__NVIC_SetPriorityGrouping+0x44>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002268:	4013      	ands	r3, r2
 800226a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002274:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800227c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800227e:	4a04      	ldr	r2, [pc, #16]	@ (8002290 <__NVIC_SetPriorityGrouping+0x44>)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	60d3      	str	r3, [r2, #12]
}
 8002284:	bf00      	nop
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	e000ed00 	.word	0xe000ed00

08002294 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002298:	4b04      	ldr	r3, [pc, #16]	@ (80022ac <__NVIC_GetPriorityGrouping+0x18>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	0a1b      	lsrs	r3, r3, #8
 800229e:	f003 0307 	and.w	r3, r3, #7
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	db0b      	blt.n	80022da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	f003 021f 	and.w	r2, r3, #31
 80022c8:	4907      	ldr	r1, [pc, #28]	@ (80022e8 <__NVIC_EnableIRQ+0x38>)
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	095b      	lsrs	r3, r3, #5
 80022d0:	2001      	movs	r0, #1
 80022d2:	fa00 f202 	lsl.w	r2, r0, r2
 80022d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	e000e100 	.word	0xe000e100

080022ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	6039      	str	r1, [r7, #0]
 80022f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	db0a      	blt.n	8002316 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	b2da      	uxtb	r2, r3
 8002304:	490c      	ldr	r1, [pc, #48]	@ (8002338 <__NVIC_SetPriority+0x4c>)
 8002306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230a:	0112      	lsls	r2, r2, #4
 800230c:	b2d2      	uxtb	r2, r2
 800230e:	440b      	add	r3, r1
 8002310:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002314:	e00a      	b.n	800232c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	b2da      	uxtb	r2, r3
 800231a:	4908      	ldr	r1, [pc, #32]	@ (800233c <__NVIC_SetPriority+0x50>)
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	f003 030f 	and.w	r3, r3, #15
 8002322:	3b04      	subs	r3, #4
 8002324:	0112      	lsls	r2, r2, #4
 8002326:	b2d2      	uxtb	r2, r2
 8002328:	440b      	add	r3, r1
 800232a:	761a      	strb	r2, [r3, #24]
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000e100 	.word	0xe000e100
 800233c:	e000ed00 	.word	0xe000ed00

08002340 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002340:	b480      	push	{r7}
 8002342:	b089      	sub	sp, #36	@ 0x24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f1c3 0307 	rsb	r3, r3, #7
 800235a:	2b04      	cmp	r3, #4
 800235c:	bf28      	it	cs
 800235e:	2304      	movcs	r3, #4
 8002360:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	3304      	adds	r3, #4
 8002366:	2b06      	cmp	r3, #6
 8002368:	d902      	bls.n	8002370 <NVIC_EncodePriority+0x30>
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	3b03      	subs	r3, #3
 800236e:	e000      	b.n	8002372 <NVIC_EncodePriority+0x32>
 8002370:	2300      	movs	r3, #0
 8002372:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002374:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	43da      	mvns	r2, r3
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	401a      	ands	r2, r3
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002388:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	fa01 f303 	lsl.w	r3, r1, r3
 8002392:	43d9      	mvns	r1, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002398:	4313      	orrs	r3, r2
         );
}
 800239a:	4618      	mov	r0, r3
 800239c:	3724      	adds	r7, #36	@ 0x24
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
	...

080023a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023b8:	d301      	bcc.n	80023be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ba:	2301      	movs	r3, #1
 80023bc:	e00f      	b.n	80023de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023be:	4a0a      	ldr	r2, [pc, #40]	@ (80023e8 <SysTick_Config+0x40>)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3b01      	subs	r3, #1
 80023c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023c6:	210f      	movs	r1, #15
 80023c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023cc:	f7ff ff8e 	bl	80022ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023d0:	4b05      	ldr	r3, [pc, #20]	@ (80023e8 <SysTick_Config+0x40>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023d6:	4b04      	ldr	r3, [pc, #16]	@ (80023e8 <SysTick_Config+0x40>)
 80023d8:	2207      	movs	r2, #7
 80023da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	e000e010 	.word	0xe000e010

080023ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7ff ff29 	bl	800224c <__NVIC_SetPriorityGrouping>
}
 80023fa:	bf00      	nop
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b086      	sub	sp, #24
 8002406:	af00      	add	r7, sp, #0
 8002408:	4603      	mov	r3, r0
 800240a:	60b9      	str	r1, [r7, #8]
 800240c:	607a      	str	r2, [r7, #4]
 800240e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002414:	f7ff ff3e 	bl	8002294 <__NVIC_GetPriorityGrouping>
 8002418:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	68b9      	ldr	r1, [r7, #8]
 800241e:	6978      	ldr	r0, [r7, #20]
 8002420:	f7ff ff8e 	bl	8002340 <NVIC_EncodePriority>
 8002424:	4602      	mov	r2, r0
 8002426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800242a:	4611      	mov	r1, r2
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff ff5d 	bl	80022ec <__NVIC_SetPriority>
}
 8002432:	bf00      	nop
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
 8002440:	4603      	mov	r3, r0
 8002442:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff ff31 	bl	80022b0 <__NVIC_EnableIRQ>
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b082      	sub	sp, #8
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff ffa2 	bl	80023a8 <SysTick_Config>
 8002464:	4603      	mov	r3, r0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
	...

08002470 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800247a:	2300      	movs	r3, #0
 800247c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800247e:	e166      	b.n	800274e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	2101      	movs	r1, #1
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	fa01 f303 	lsl.w	r3, r1, r3
 800248c:	4013      	ands	r3, r2
 800248e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b00      	cmp	r3, #0
 8002494:	f000 8158 	beq.w	8002748 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f003 0303 	and.w	r3, r3, #3
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d005      	beq.n	80024b0 <HAL_GPIO_Init+0x40>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 0303 	and.w	r3, r3, #3
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d130      	bne.n	8002512 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	2203      	movs	r2, #3
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	43db      	mvns	r3, r3
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	4013      	ands	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	68da      	ldr	r2, [r3, #12]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024e6:	2201      	movs	r2, #1
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4013      	ands	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	091b      	lsrs	r3, r3, #4
 80024fc:	f003 0201 	and.w	r2, r3, #1
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	2b03      	cmp	r3, #3
 800251c:	d017      	beq.n	800254e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	2203      	movs	r2, #3
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	689a      	ldr	r2, [r3, #8]
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d123      	bne.n	80025a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	08da      	lsrs	r2, r3, #3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3208      	adds	r2, #8
 8002562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002566:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	220f      	movs	r2, #15
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	691a      	ldr	r2, [r3, #16]
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	08da      	lsrs	r2, r3, #3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3208      	adds	r2, #8
 800259c:	6939      	ldr	r1, [r7, #16]
 800259e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	2203      	movs	r2, #3
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 0203 	and.w	r2, r3, #3
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f000 80b2 	beq.w	8002748 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025e4:	4b61      	ldr	r3, [pc, #388]	@ (800276c <HAL_GPIO_Init+0x2fc>)
 80025e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025e8:	4a60      	ldr	r2, [pc, #384]	@ (800276c <HAL_GPIO_Init+0x2fc>)
 80025ea:	f043 0301 	orr.w	r3, r3, #1
 80025ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80025f0:	4b5e      	ldr	r3, [pc, #376]	@ (800276c <HAL_GPIO_Init+0x2fc>)
 80025f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025fc:	4a5c      	ldr	r2, [pc, #368]	@ (8002770 <HAL_GPIO_Init+0x300>)
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	089b      	lsrs	r3, r3, #2
 8002602:	3302      	adds	r3, #2
 8002604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002608:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	220f      	movs	r2, #15
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002626:	d02b      	beq.n	8002680 <HAL_GPIO_Init+0x210>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a52      	ldr	r2, [pc, #328]	@ (8002774 <HAL_GPIO_Init+0x304>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d025      	beq.n	800267c <HAL_GPIO_Init+0x20c>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a51      	ldr	r2, [pc, #324]	@ (8002778 <HAL_GPIO_Init+0x308>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d01f      	beq.n	8002678 <HAL_GPIO_Init+0x208>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a50      	ldr	r2, [pc, #320]	@ (800277c <HAL_GPIO_Init+0x30c>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d019      	beq.n	8002674 <HAL_GPIO_Init+0x204>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a4f      	ldr	r2, [pc, #316]	@ (8002780 <HAL_GPIO_Init+0x310>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d013      	beq.n	8002670 <HAL_GPIO_Init+0x200>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a4e      	ldr	r2, [pc, #312]	@ (8002784 <HAL_GPIO_Init+0x314>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d00d      	beq.n	800266c <HAL_GPIO_Init+0x1fc>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a4d      	ldr	r2, [pc, #308]	@ (8002788 <HAL_GPIO_Init+0x318>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d007      	beq.n	8002668 <HAL_GPIO_Init+0x1f8>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a4c      	ldr	r2, [pc, #304]	@ (800278c <HAL_GPIO_Init+0x31c>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d101      	bne.n	8002664 <HAL_GPIO_Init+0x1f4>
 8002660:	2307      	movs	r3, #7
 8002662:	e00e      	b.n	8002682 <HAL_GPIO_Init+0x212>
 8002664:	2308      	movs	r3, #8
 8002666:	e00c      	b.n	8002682 <HAL_GPIO_Init+0x212>
 8002668:	2306      	movs	r3, #6
 800266a:	e00a      	b.n	8002682 <HAL_GPIO_Init+0x212>
 800266c:	2305      	movs	r3, #5
 800266e:	e008      	b.n	8002682 <HAL_GPIO_Init+0x212>
 8002670:	2304      	movs	r3, #4
 8002672:	e006      	b.n	8002682 <HAL_GPIO_Init+0x212>
 8002674:	2303      	movs	r3, #3
 8002676:	e004      	b.n	8002682 <HAL_GPIO_Init+0x212>
 8002678:	2302      	movs	r3, #2
 800267a:	e002      	b.n	8002682 <HAL_GPIO_Init+0x212>
 800267c:	2301      	movs	r3, #1
 800267e:	e000      	b.n	8002682 <HAL_GPIO_Init+0x212>
 8002680:	2300      	movs	r3, #0
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	f002 0203 	and.w	r2, r2, #3
 8002688:	0092      	lsls	r2, r2, #2
 800268a:	4093      	lsls	r3, r2
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	4313      	orrs	r3, r2
 8002690:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002692:	4937      	ldr	r1, [pc, #220]	@ (8002770 <HAL_GPIO_Init+0x300>)
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	089b      	lsrs	r3, r3, #2
 8002698:	3302      	adds	r3, #2
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026a0:	4b3b      	ldr	r3, [pc, #236]	@ (8002790 <HAL_GPIO_Init+0x320>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	43db      	mvns	r3, r3
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	4013      	ands	r3, r2
 80026ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d003      	beq.n	80026c4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026c4:	4a32      	ldr	r2, [pc, #200]	@ (8002790 <HAL_GPIO_Init+0x320>)
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026ca:	4b31      	ldr	r3, [pc, #196]	@ (8002790 <HAL_GPIO_Init+0x320>)
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	43db      	mvns	r3, r3
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	4013      	ands	r3, r2
 80026d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d003      	beq.n	80026ee <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026ee:	4a28      	ldr	r2, [pc, #160]	@ (8002790 <HAL_GPIO_Init+0x320>)
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80026f4:	4b26      	ldr	r3, [pc, #152]	@ (8002790 <HAL_GPIO_Init+0x320>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	43db      	mvns	r3, r3
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	4013      	ands	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d003      	beq.n	8002718 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4313      	orrs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002718:	4a1d      	ldr	r2, [pc, #116]	@ (8002790 <HAL_GPIO_Init+0x320>)
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800271e:	4b1c      	ldr	r3, [pc, #112]	@ (8002790 <HAL_GPIO_Init+0x320>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	43db      	mvns	r3, r3
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	4013      	ands	r3, r2
 800272c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4313      	orrs	r3, r2
 8002740:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002742:	4a13      	ldr	r2, [pc, #76]	@ (8002790 <HAL_GPIO_Init+0x320>)
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	3301      	adds	r3, #1
 800274c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	fa22 f303 	lsr.w	r3, r2, r3
 8002758:	2b00      	cmp	r3, #0
 800275a:	f47f ae91 	bne.w	8002480 <HAL_GPIO_Init+0x10>
  }
}
 800275e:	bf00      	nop
 8002760:	bf00      	nop
 8002762:	371c      	adds	r7, #28
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	40021000 	.word	0x40021000
 8002770:	40010000 	.word	0x40010000
 8002774:	48000400 	.word	0x48000400
 8002778:	48000800 	.word	0x48000800
 800277c:	48000c00 	.word	0x48000c00
 8002780:	48001000 	.word	0x48001000
 8002784:	48001400 	.word	0x48001400
 8002788:	48001800 	.word	0x48001800
 800278c:	48001c00 	.word	0x48001c00
 8002790:	40010400 	.word	0x40010400

08002794 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002794:	b480      	push	{r7}
 8002796:	b087      	sub	sp, #28
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80027a2:	e0c9      	b.n	8002938 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80027a4:	2201      	movs	r2, #1
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	4013      	ands	r3, r2
 80027b0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 80bc 	beq.w	8002932 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80027ba:	4a66      	ldr	r2, [pc, #408]	@ (8002954 <HAL_GPIO_DeInit+0x1c0>)
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	089b      	lsrs	r3, r3, #2
 80027c0:	3302      	adds	r3, #2
 80027c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027c6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	220f      	movs	r2, #15
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	4013      	ands	r3, r2
 80027da:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80027e2:	d02b      	beq.n	800283c <HAL_GPIO_DeInit+0xa8>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	4a5c      	ldr	r2, [pc, #368]	@ (8002958 <HAL_GPIO_DeInit+0x1c4>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d025      	beq.n	8002838 <HAL_GPIO_DeInit+0xa4>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	4a5b      	ldr	r2, [pc, #364]	@ (800295c <HAL_GPIO_DeInit+0x1c8>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d01f      	beq.n	8002834 <HAL_GPIO_DeInit+0xa0>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a5a      	ldr	r2, [pc, #360]	@ (8002960 <HAL_GPIO_DeInit+0x1cc>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d019      	beq.n	8002830 <HAL_GPIO_DeInit+0x9c>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a59      	ldr	r2, [pc, #356]	@ (8002964 <HAL_GPIO_DeInit+0x1d0>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d013      	beq.n	800282c <HAL_GPIO_DeInit+0x98>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a58      	ldr	r2, [pc, #352]	@ (8002968 <HAL_GPIO_DeInit+0x1d4>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d00d      	beq.n	8002828 <HAL_GPIO_DeInit+0x94>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a57      	ldr	r2, [pc, #348]	@ (800296c <HAL_GPIO_DeInit+0x1d8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d007      	beq.n	8002824 <HAL_GPIO_DeInit+0x90>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a56      	ldr	r2, [pc, #344]	@ (8002970 <HAL_GPIO_DeInit+0x1dc>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d101      	bne.n	8002820 <HAL_GPIO_DeInit+0x8c>
 800281c:	2307      	movs	r3, #7
 800281e:	e00e      	b.n	800283e <HAL_GPIO_DeInit+0xaa>
 8002820:	2308      	movs	r3, #8
 8002822:	e00c      	b.n	800283e <HAL_GPIO_DeInit+0xaa>
 8002824:	2306      	movs	r3, #6
 8002826:	e00a      	b.n	800283e <HAL_GPIO_DeInit+0xaa>
 8002828:	2305      	movs	r3, #5
 800282a:	e008      	b.n	800283e <HAL_GPIO_DeInit+0xaa>
 800282c:	2304      	movs	r3, #4
 800282e:	e006      	b.n	800283e <HAL_GPIO_DeInit+0xaa>
 8002830:	2303      	movs	r3, #3
 8002832:	e004      	b.n	800283e <HAL_GPIO_DeInit+0xaa>
 8002834:	2302      	movs	r3, #2
 8002836:	e002      	b.n	800283e <HAL_GPIO_DeInit+0xaa>
 8002838:	2301      	movs	r3, #1
 800283a:	e000      	b.n	800283e <HAL_GPIO_DeInit+0xaa>
 800283c:	2300      	movs	r3, #0
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	f002 0203 	and.w	r2, r2, #3
 8002844:	0092      	lsls	r2, r2, #2
 8002846:	4093      	lsls	r3, r2
 8002848:	68fa      	ldr	r2, [r7, #12]
 800284a:	429a      	cmp	r2, r3
 800284c:	d132      	bne.n	80028b4 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800284e:	4b49      	ldr	r3, [pc, #292]	@ (8002974 <HAL_GPIO_DeInit+0x1e0>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	43db      	mvns	r3, r3
 8002856:	4947      	ldr	r1, [pc, #284]	@ (8002974 <HAL_GPIO_DeInit+0x1e0>)
 8002858:	4013      	ands	r3, r2
 800285a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800285c:	4b45      	ldr	r3, [pc, #276]	@ (8002974 <HAL_GPIO_DeInit+0x1e0>)
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	43db      	mvns	r3, r3
 8002864:	4943      	ldr	r1, [pc, #268]	@ (8002974 <HAL_GPIO_DeInit+0x1e0>)
 8002866:	4013      	ands	r3, r2
 8002868:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800286a:	4b42      	ldr	r3, [pc, #264]	@ (8002974 <HAL_GPIO_DeInit+0x1e0>)
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	43db      	mvns	r3, r3
 8002872:	4940      	ldr	r1, [pc, #256]	@ (8002974 <HAL_GPIO_DeInit+0x1e0>)
 8002874:	4013      	ands	r3, r2
 8002876:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002878:	4b3e      	ldr	r3, [pc, #248]	@ (8002974 <HAL_GPIO_DeInit+0x1e0>)
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	43db      	mvns	r3, r3
 8002880:	493c      	ldr	r1, [pc, #240]	@ (8002974 <HAL_GPIO_DeInit+0x1e0>)
 8002882:	4013      	ands	r3, r2
 8002884:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	f003 0303 	and.w	r3, r3, #3
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	220f      	movs	r2, #15
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002896:	4a2f      	ldr	r2, [pc, #188]	@ (8002954 <HAL_GPIO_DeInit+0x1c0>)
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	089b      	lsrs	r3, r3, #2
 800289c:	3302      	adds	r3, #2
 800289e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	43da      	mvns	r2, r3
 80028a6:	482b      	ldr	r0, [pc, #172]	@ (8002954 <HAL_GPIO_DeInit+0x1c0>)
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	089b      	lsrs	r3, r3, #2
 80028ac:	400a      	ands	r2, r1
 80028ae:	3302      	adds	r3, #2
 80028b0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	2103      	movs	r1, #3
 80028be:	fa01 f303 	lsl.w	r3, r1, r3
 80028c2:	431a      	orrs	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	08da      	lsrs	r2, r3, #3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3208      	adds	r2, #8
 80028d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	220f      	movs	r2, #15
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	43db      	mvns	r3, r3
 80028e4:	697a      	ldr	r2, [r7, #20]
 80028e6:	08d2      	lsrs	r2, r2, #3
 80028e8:	4019      	ands	r1, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	3208      	adds	r2, #8
 80028ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	2103      	movs	r1, #3
 80028fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	401a      	ands	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	2101      	movs	r1, #1
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	fa01 f303 	lsl.w	r3, r1, r3
 8002914:	43db      	mvns	r3, r3
 8002916:	401a      	ands	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68da      	ldr	r2, [r3, #12]
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	2103      	movs	r1, #3
 8002926:	fa01 f303 	lsl.w	r3, r1, r3
 800292a:	43db      	mvns	r3, r3
 800292c:	401a      	ands	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	3301      	adds	r3, #1
 8002936:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	fa22 f303 	lsr.w	r3, r2, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	f47f af2f 	bne.w	80027a4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002946:	bf00      	nop
 8002948:	bf00      	nop
 800294a:	371c      	adds	r7, #28
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	40010000 	.word	0x40010000
 8002958:	48000400 	.word	0x48000400
 800295c:	48000800 	.word	0x48000800
 8002960:	48000c00 	.word	0x48000c00
 8002964:	48001000 	.word	0x48001000
 8002968:	48001400 	.word	0x48001400
 800296c:	48001800 	.word	0x48001800
 8002970:	48001c00 	.word	0x48001c00
 8002974:	40010400 	.word	0x40010400

08002978 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	460b      	mov	r3, r1
 8002982:	807b      	strh	r3, [r7, #2]
 8002984:	4613      	mov	r3, r2
 8002986:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002988:	787b      	ldrb	r3, [r7, #1]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800298e:	887a      	ldrh	r2, [r7, #2]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002994:	e002      	b.n	800299c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002996:	887a      	ldrh	r2, [r7, #2]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e08d      	b.n	8002ad6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d106      	bne.n	80029d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff f86a 	bl	8001aa8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2224      	movs	r2, #36	@ 0x24
 80029d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0201 	bic.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685a      	ldr	r2, [r3, #4]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029f8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689a      	ldr	r2, [r3, #8]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d107      	bne.n	8002a22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a1e:	609a      	str	r2, [r3, #8]
 8002a20:	e006      	b.n	8002a30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002a2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d108      	bne.n	8002a4a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a46:	605a      	str	r2, [r3, #4]
 8002a48:	e007      	b.n	8002a5a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6812      	ldr	r2, [r2, #0]
 8002a64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a6c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691a      	ldr	r2, [r3, #16]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	430a      	orrs	r2, r1
 8002a96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69d9      	ldr	r1, [r3, #28]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a1a      	ldr	r2, [r3, #32]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f042 0201 	orr.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b082      	sub	sp, #8
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d101      	bne.n	8002af0 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e021      	b.n	8002b34 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2224      	movs	r2, #36	@ 0x24
 8002af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f022 0201 	bic.w	r2, r2, #1
 8002b06:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f7ff f82b 	bl	8001b64 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b088      	sub	sp, #32
 8002b40:	af02      	add	r7, sp, #8
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	4608      	mov	r0, r1
 8002b46:	4611      	mov	r1, r2
 8002b48:	461a      	mov	r2, r3
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	817b      	strh	r3, [r7, #10]
 8002b4e:	460b      	mov	r3, r1
 8002b50:	813b      	strh	r3, [r7, #8]
 8002b52:	4613      	mov	r3, r2
 8002b54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b20      	cmp	r3, #32
 8002b60:	f040 80f9 	bne.w	8002d56 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b64:	6a3b      	ldr	r3, [r7, #32]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <HAL_I2C_Mem_Write+0x34>
 8002b6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d105      	bne.n	8002b7c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b76:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e0ed      	b.n	8002d58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d101      	bne.n	8002b8a <HAL_I2C_Mem_Write+0x4e>
 8002b86:	2302      	movs	r3, #2
 8002b88:	e0e6      	b.n	8002d58 <HAL_I2C_Mem_Write+0x21c>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b92:	f7ff fb2b 	bl	80021ec <HAL_GetTick>
 8002b96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	9300      	str	r3, [sp, #0]
 8002b9c:	2319      	movs	r3, #25
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f000 fac3 	bl	8003130 <I2C_WaitOnFlagUntilTimeout>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d001      	beq.n	8002bb4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e0d1      	b.n	8002d58 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2221      	movs	r2, #33	@ 0x21
 8002bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2240      	movs	r2, #64	@ 0x40
 8002bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6a3a      	ldr	r2, [r7, #32]
 8002bce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002bd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bdc:	88f8      	ldrh	r0, [r7, #6]
 8002bde:	893a      	ldrh	r2, [r7, #8]
 8002be0:	8979      	ldrh	r1, [r7, #10]
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	9301      	str	r3, [sp, #4]
 8002be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002be8:	9300      	str	r3, [sp, #0]
 8002bea:	4603      	mov	r3, r0
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f000 f9d3 	bl	8002f98 <I2C_RequestMemoryWrite>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d005      	beq.n	8002c04 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0a9      	b.n	8002d58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	2bff      	cmp	r3, #255	@ 0xff
 8002c0c:	d90e      	bls.n	8002c2c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	22ff      	movs	r2, #255	@ 0xff
 8002c12:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	8979      	ldrh	r1, [r7, #10]
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	9300      	str	r3, [sp, #0]
 8002c20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 fc47 	bl	80034b8 <I2C_TransferConfig>
 8002c2a:	e00f      	b.n	8002c4c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c3a:	b2da      	uxtb	r2, r3
 8002c3c:	8979      	ldrh	r1, [r7, #10]
 8002c3e:	2300      	movs	r3, #0
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 fc36 	bl	80034b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 fac6 	bl	80031e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e07b      	b.n	8002d58 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c64:	781a      	ldrb	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c70:	1c5a      	adds	r2, r3, #1
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d034      	beq.n	8002d04 <HAL_I2C_Mem_Write+0x1c8>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d130      	bne.n	8002d04 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ca8:	2200      	movs	r2, #0
 8002caa:	2180      	movs	r1, #128	@ 0x80
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f000 fa3f 	bl	8003130 <I2C_WaitOnFlagUntilTimeout>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e04d      	b.n	8002d58 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	2bff      	cmp	r3, #255	@ 0xff
 8002cc4:	d90e      	bls.n	8002ce4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	22ff      	movs	r2, #255	@ 0xff
 8002cca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd0:	b2da      	uxtb	r2, r3
 8002cd2:	8979      	ldrh	r1, [r7, #10]
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f000 fbeb 	bl	80034b8 <I2C_TransferConfig>
 8002ce2:	e00f      	b.n	8002d04 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cf2:	b2da      	uxtb	r2, r3
 8002cf4:	8979      	ldrh	r1, [r7, #10]
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 fbda 	bl	80034b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d19e      	bne.n	8002c4c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 faac 	bl	8003270 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e01a      	b.n	8002d58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2220      	movs	r2, #32
 8002d28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	6859      	ldr	r1, [r3, #4]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	4b0a      	ldr	r3, [pc, #40]	@ (8002d60 <HAL_I2C_Mem_Write+0x224>)
 8002d36:	400b      	ands	r3, r1
 8002d38:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	e000      	b.n	8002d58 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002d56:	2302      	movs	r3, #2
  }
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3718      	adds	r7, #24
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	fe00e800 	.word	0xfe00e800

08002d64 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b088      	sub	sp, #32
 8002d68:	af02      	add	r7, sp, #8
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	4608      	mov	r0, r1
 8002d6e:	4611      	mov	r1, r2
 8002d70:	461a      	mov	r2, r3
 8002d72:	4603      	mov	r3, r0
 8002d74:	817b      	strh	r3, [r7, #10]
 8002d76:	460b      	mov	r3, r1
 8002d78:	813b      	strh	r3, [r7, #8]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b20      	cmp	r3, #32
 8002d88:	f040 80fd 	bne.w	8002f86 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d002      	beq.n	8002d98 <HAL_I2C_Mem_Read+0x34>
 8002d92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d105      	bne.n	8002da4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d9e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e0f1      	b.n	8002f88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d101      	bne.n	8002db2 <HAL_I2C_Mem_Read+0x4e>
 8002dae:	2302      	movs	r3, #2
 8002db0:	e0ea      	b.n	8002f88 <HAL_I2C_Mem_Read+0x224>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2201      	movs	r2, #1
 8002db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002dba:	f7ff fa17 	bl	80021ec <HAL_GetTick>
 8002dbe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	9300      	str	r3, [sp, #0]
 8002dc4:	2319      	movs	r3, #25
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	f000 f9af 	bl	8003130 <I2C_WaitOnFlagUntilTimeout>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e0d5      	b.n	8002f88 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2222      	movs	r2, #34	@ 0x22
 8002de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2240      	movs	r2, #64	@ 0x40
 8002de8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6a3a      	ldr	r2, [r7, #32]
 8002df6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002dfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e04:	88f8      	ldrh	r0, [r7, #6]
 8002e06:	893a      	ldrh	r2, [r7, #8]
 8002e08:	8979      	ldrh	r1, [r7, #10]
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	9301      	str	r3, [sp, #4]
 8002e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	4603      	mov	r3, r0
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 f913 	bl	8003040 <I2C_RequestMemoryRead>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d005      	beq.n	8002e2c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e0ad      	b.n	8002f88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	2bff      	cmp	r3, #255	@ 0xff
 8002e34:	d90e      	bls.n	8002e54 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	8979      	ldrh	r1, [r7, #10]
 8002e44:	4b52      	ldr	r3, [pc, #328]	@ (8002f90 <HAL_I2C_Mem_Read+0x22c>)
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f000 fb33 	bl	80034b8 <I2C_TransferConfig>
 8002e52:	e00f      	b.n	8002e74 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e62:	b2da      	uxtb	r2, r3
 8002e64:	8979      	ldrh	r1, [r7, #10]
 8002e66:	4b4a      	ldr	r3, [pc, #296]	@ (8002f90 <HAL_I2C_Mem_Read+0x22c>)
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f000 fb22 	bl	80034b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	9300      	str	r3, [sp, #0]
 8002e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2104      	movs	r1, #4
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 f956 	bl	8003130 <I2C_WaitOnFlagUntilTimeout>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e07c      	b.n	8002f88 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e98:	b2d2      	uxtb	r2, r2
 8002e9a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea0:	1c5a      	adds	r2, r3, #1
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d034      	beq.n	8002f34 <HAL_I2C_Mem_Read+0x1d0>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d130      	bne.n	8002f34 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2180      	movs	r1, #128	@ 0x80
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f000 f927 	bl	8003130 <I2C_WaitOnFlagUntilTimeout>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e04d      	b.n	8002f88 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	2bff      	cmp	r3, #255	@ 0xff
 8002ef4:	d90e      	bls.n	8002f14 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f00:	b2da      	uxtb	r2, r3
 8002f02:	8979      	ldrh	r1, [r7, #10]
 8002f04:	2300      	movs	r3, #0
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	f000 fad3 	bl	80034b8 <I2C_TransferConfig>
 8002f12:	e00f      	b.n	8002f34 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f18:	b29a      	uxth	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f22:	b2da      	uxtb	r2, r3
 8002f24:	8979      	ldrh	r1, [r7, #10]
 8002f26:	2300      	movs	r3, #0
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 fac2 	bl	80034b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d19a      	bne.n	8002e74 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 f994 	bl	8003270 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e01a      	b.n	8002f88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2220      	movs	r2, #32
 8002f58:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6859      	ldr	r1, [r3, #4]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	4b0b      	ldr	r3, [pc, #44]	@ (8002f94 <HAL_I2C_Mem_Read+0x230>)
 8002f66:	400b      	ands	r3, r1
 8002f68:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2220      	movs	r2, #32
 8002f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f82:	2300      	movs	r3, #0
 8002f84:	e000      	b.n	8002f88 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002f86:	2302      	movs	r3, #2
  }
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	80002400 	.word	0x80002400
 8002f94:	fe00e800 	.word	0xfe00e800

08002f98 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b086      	sub	sp, #24
 8002f9c:	af02      	add	r7, sp, #8
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	4608      	mov	r0, r1
 8002fa2:	4611      	mov	r1, r2
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	817b      	strh	r3, [r7, #10]
 8002faa:	460b      	mov	r3, r1
 8002fac:	813b      	strh	r3, [r7, #8]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002fb2:	88fb      	ldrh	r3, [r7, #6]
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	8979      	ldrh	r1, [r7, #10]
 8002fb8:	4b20      	ldr	r3, [pc, #128]	@ (800303c <I2C_RequestMemoryWrite+0xa4>)
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f000 fa79 	bl	80034b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fc6:	69fa      	ldr	r2, [r7, #28]
 8002fc8:	69b9      	ldr	r1, [r7, #24]
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 f909 	bl	80031e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e02c      	b.n	8003034 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fda:	88fb      	ldrh	r3, [r7, #6]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d105      	bne.n	8002fec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fe0:	893b      	ldrh	r3, [r7, #8]
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fea:	e015      	b.n	8003018 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002fec:	893b      	ldrh	r3, [r7, #8]
 8002fee:	0a1b      	lsrs	r3, r3, #8
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ffa:	69fa      	ldr	r2, [r7, #28]
 8002ffc:	69b9      	ldr	r1, [r7, #24]
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 f8ef 	bl	80031e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e012      	b.n	8003034 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800300e:	893b      	ldrh	r3, [r7, #8]
 8003010:	b2da      	uxtb	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	2200      	movs	r2, #0
 8003020:	2180      	movs	r1, #128	@ 0x80
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f000 f884 	bl	8003130 <I2C_WaitOnFlagUntilTimeout>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e000      	b.n	8003034 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	80002000 	.word	0x80002000

08003040 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af02      	add	r7, sp, #8
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	4608      	mov	r0, r1
 800304a:	4611      	mov	r1, r2
 800304c:	461a      	mov	r2, r3
 800304e:	4603      	mov	r3, r0
 8003050:	817b      	strh	r3, [r7, #10]
 8003052:	460b      	mov	r3, r1
 8003054:	813b      	strh	r3, [r7, #8]
 8003056:	4613      	mov	r3, r2
 8003058:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800305a:	88fb      	ldrh	r3, [r7, #6]
 800305c:	b2da      	uxtb	r2, r3
 800305e:	8979      	ldrh	r1, [r7, #10]
 8003060:	4b20      	ldr	r3, [pc, #128]	@ (80030e4 <I2C_RequestMemoryRead+0xa4>)
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	2300      	movs	r3, #0
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f000 fa26 	bl	80034b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800306c:	69fa      	ldr	r2, [r7, #28]
 800306e:	69b9      	ldr	r1, [r7, #24]
 8003070:	68f8      	ldr	r0, [r7, #12]
 8003072:	f000 f8b6 	bl	80031e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e02c      	b.n	80030da <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003080:	88fb      	ldrh	r3, [r7, #6]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d105      	bne.n	8003092 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003086:	893b      	ldrh	r3, [r7, #8]
 8003088:	b2da      	uxtb	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003090:	e015      	b.n	80030be <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003092:	893b      	ldrh	r3, [r7, #8]
 8003094:	0a1b      	lsrs	r3, r3, #8
 8003096:	b29b      	uxth	r3, r3
 8003098:	b2da      	uxtb	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030a0:	69fa      	ldr	r2, [r7, #28]
 80030a2:	69b9      	ldr	r1, [r7, #24]
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 f89c 	bl	80031e2 <I2C_WaitOnTXISFlagUntilTimeout>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e012      	b.n	80030da <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030b4:	893b      	ldrh	r3, [r7, #8]
 80030b6:	b2da      	uxtb	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	2200      	movs	r2, #0
 80030c6:	2140      	movs	r1, #64	@ 0x40
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f000 f831 	bl	8003130 <I2C_WaitOnFlagUntilTimeout>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e000      	b.n	80030da <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	80002000 	.word	0x80002000

080030e8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d103      	bne.n	8003106 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2200      	movs	r2, #0
 8003104:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	2b01      	cmp	r3, #1
 8003112:	d007      	beq.n	8003124 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	699a      	ldr	r2, [r3, #24]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f042 0201 	orr.w	r2, r2, #1
 8003122:	619a      	str	r2, [r3, #24]
  }
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	603b      	str	r3, [r7, #0]
 800313c:	4613      	mov	r3, r2
 800313e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003140:	e03b      	b.n	80031ba <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	6839      	ldr	r1, [r7, #0]
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 f8d6 	bl	80032f8 <I2C_IsErrorOccurred>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e041      	b.n	80031da <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800315c:	d02d      	beq.n	80031ba <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800315e:	f7ff f845 	bl	80021ec <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d302      	bcc.n	8003174 <I2C_WaitOnFlagUntilTimeout+0x44>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d122      	bne.n	80031ba <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	699a      	ldr	r2, [r3, #24]
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	4013      	ands	r3, r2
 800317e:	68ba      	ldr	r2, [r7, #8]
 8003180:	429a      	cmp	r2, r3
 8003182:	bf0c      	ite	eq
 8003184:	2301      	moveq	r3, #1
 8003186:	2300      	movne	r3, #0
 8003188:	b2db      	uxtb	r3, r3
 800318a:	461a      	mov	r2, r3
 800318c:	79fb      	ldrb	r3, [r7, #7]
 800318e:	429a      	cmp	r2, r3
 8003190:	d113      	bne.n	80031ba <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003196:	f043 0220 	orr.w	r2, r3, #32
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2220      	movs	r2, #32
 80031a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e00f      	b.n	80031da <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	699a      	ldr	r2, [r3, #24]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	4013      	ands	r3, r2
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	bf0c      	ite	eq
 80031ca:	2301      	moveq	r3, #1
 80031cc:	2300      	movne	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	461a      	mov	r2, r3
 80031d2:	79fb      	ldrb	r3, [r7, #7]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d0b4      	beq.n	8003142 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b084      	sub	sp, #16
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	60f8      	str	r0, [r7, #12]
 80031ea:	60b9      	str	r1, [r7, #8]
 80031ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031ee:	e033      	b.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	68b9      	ldr	r1, [r7, #8]
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f000 f87f 	bl	80032f8 <I2C_IsErrorOccurred>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e031      	b.n	8003268 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800320a:	d025      	beq.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800320c:	f7fe ffee 	bl	80021ec <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	429a      	cmp	r2, r3
 800321a:	d302      	bcc.n	8003222 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d11a      	bne.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	2b02      	cmp	r3, #2
 800322e:	d013      	beq.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003234:	f043 0220 	orr.w	r2, r3, #32
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2220      	movs	r2, #32
 8003240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e007      	b.n	8003268 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b02      	cmp	r3, #2
 8003264:	d1c4      	bne.n	80031f0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800327c:	e02f      	b.n	80032de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	68b9      	ldr	r1, [r7, #8]
 8003282:	68f8      	ldr	r0, [r7, #12]
 8003284:	f000 f838 	bl	80032f8 <I2C_IsErrorOccurred>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e02d      	b.n	80032ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003292:	f7fe ffab 	bl	80021ec <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d302      	bcc.n	80032a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d11a      	bne.n	80032de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	f003 0320 	and.w	r3, r3, #32
 80032b2:	2b20      	cmp	r3, #32
 80032b4:	d013      	beq.n	80032de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ba:	f043 0220 	orr.w	r2, r3, #32
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2220      	movs	r2, #32
 80032c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e007      	b.n	80032ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	f003 0320 	and.w	r3, r3, #32
 80032e8:	2b20      	cmp	r3, #32
 80032ea:	d1c8      	bne.n	800327e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
	...

080032f8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b08a      	sub	sp, #40	@ 0x28
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003312:	2300      	movs	r3, #0
 8003314:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	f003 0310 	and.w	r3, r3, #16
 8003320:	2b00      	cmp	r3, #0
 8003322:	d068      	beq.n	80033f6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2210      	movs	r2, #16
 800332a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800332c:	e049      	b.n	80033c2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003334:	d045      	beq.n	80033c2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003336:	f7fe ff59 	bl	80021ec <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	429a      	cmp	r2, r3
 8003344:	d302      	bcc.n	800334c <I2C_IsErrorOccurred+0x54>
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d13a      	bne.n	80033c2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003356:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800335e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800336a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800336e:	d121      	bne.n	80033b4 <I2C_IsErrorOccurred+0xbc>
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003376:	d01d      	beq.n	80033b4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003378:	7cfb      	ldrb	r3, [r7, #19]
 800337a:	2b20      	cmp	r3, #32
 800337c:	d01a      	beq.n	80033b4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800338c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800338e:	f7fe ff2d 	bl	80021ec <HAL_GetTick>
 8003392:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003394:	e00e      	b.n	80033b4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003396:	f7fe ff29 	bl	80021ec <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b19      	cmp	r3, #25
 80033a2:	d907      	bls.n	80033b4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80033a4:	6a3b      	ldr	r3, [r7, #32]
 80033a6:	f043 0320 	orr.w	r3, r3, #32
 80033aa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80033b2:	e006      	b.n	80033c2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	f003 0320 	and.w	r3, r3, #32
 80033be:	2b20      	cmp	r3, #32
 80033c0:	d1e9      	bne.n	8003396 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	f003 0320 	and.w	r3, r3, #32
 80033cc:	2b20      	cmp	r3, #32
 80033ce:	d003      	beq.n	80033d8 <I2C_IsErrorOccurred+0xe0>
 80033d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0aa      	beq.n	800332e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80033d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d103      	bne.n	80033e8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2220      	movs	r2, #32
 80033e6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80033e8:	6a3b      	ldr	r3, [r7, #32]
 80033ea:	f043 0304 	orr.w	r3, r3, #4
 80033ee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00b      	beq.n	8003420 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003408:	6a3b      	ldr	r3, [r7, #32]
 800340a:	f043 0301 	orr.w	r3, r3, #1
 800340e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003418:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00b      	beq.n	8003442 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800342a:	6a3b      	ldr	r3, [r7, #32]
 800342c:	f043 0308 	orr.w	r3, r3, #8
 8003430:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800343a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00b      	beq.n	8003464 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	f043 0302 	orr.w	r3, r3, #2
 8003452:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800345c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003468:	2b00      	cmp	r3, #0
 800346a:	d01c      	beq.n	80034a6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800346c:	68f8      	ldr	r0, [r7, #12]
 800346e:	f7ff fe3b 	bl	80030e8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	6859      	ldr	r1, [r3, #4]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	4b0d      	ldr	r3, [pc, #52]	@ (80034b4 <I2C_IsErrorOccurred+0x1bc>)
 800347e:	400b      	ands	r3, r1
 8003480:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	431a      	orrs	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2220      	movs	r2, #32
 8003492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80034a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3728      	adds	r7, #40	@ 0x28
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	fe00e800 	.word	0xfe00e800

080034b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	607b      	str	r3, [r7, #4]
 80034c2:	460b      	mov	r3, r1
 80034c4:	817b      	strh	r3, [r7, #10]
 80034c6:	4613      	mov	r3, r2
 80034c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034ca:	897b      	ldrh	r3, [r7, #10]
 80034cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034d0:	7a7b      	ldrb	r3, [r7, #9]
 80034d2:	041b      	lsls	r3, r3, #16
 80034d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034d8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034e6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	685a      	ldr	r2, [r3, #4]
 80034ee:	6a3b      	ldr	r3, [r7, #32]
 80034f0:	0d5b      	lsrs	r3, r3, #21
 80034f2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80034f6:	4b08      	ldr	r3, [pc, #32]	@ (8003518 <I2C_TransferConfig+0x60>)
 80034f8:	430b      	orrs	r3, r1
 80034fa:	43db      	mvns	r3, r3
 80034fc:	ea02 0103 	and.w	r1, r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	430a      	orrs	r2, r1
 8003508:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800350a:	bf00      	nop
 800350c:	371c      	adds	r7, #28
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	03ff63ff 	.word	0x03ff63ff

0800351c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b20      	cmp	r3, #32
 8003530:	d138      	bne.n	80035a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003538:	2b01      	cmp	r3, #1
 800353a:	d101      	bne.n	8003540 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800353c:	2302      	movs	r3, #2
 800353e:	e032      	b.n	80035a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2224      	movs	r2, #36	@ 0x24
 800354c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0201 	bic.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800356e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6819      	ldr	r1, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	683a      	ldr	r2, [r7, #0]
 800357c:	430a      	orrs	r2, r1
 800357e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0201 	orr.w	r2, r2, #1
 800358e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2220      	movs	r2, #32
 8003594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80035a0:	2300      	movs	r3, #0
 80035a2:	e000      	b.n	80035a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80035a4:	2302      	movs	r3, #2
  }
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80035b2:	b480      	push	{r7}
 80035b4:	b085      	sub	sp, #20
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
 80035ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	2b20      	cmp	r3, #32
 80035c6:	d139      	bne.n	800363c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d101      	bne.n	80035d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e033      	b.n	800363e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2224      	movs	r2, #36	@ 0x24
 80035e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 0201 	bic.w	r2, r2, #1
 80035f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003604:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	021b      	lsls	r3, r3, #8
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	4313      	orrs	r3, r2
 800360e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f042 0201 	orr.w	r2, r2, #1
 8003626:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2220      	movs	r2, #32
 800362c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003638:	2300      	movs	r3, #0
 800363a:	e000      	b.n	800363e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800363c:	2302      	movs	r3, #2
  }
}
 800363e:	4618      	mov	r0, r3
 8003640:	3714      	adds	r7, #20
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
	...

0800364c <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af02      	add	r7, sp, #8
 8003652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003654:	2300      	movs	r3, #0
 8003656:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003658:	f7fe fdc8 	bl	80021ec <HAL_GetTick>
 800365c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d102      	bne.n	800366a <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	73fb      	strb	r3, [r7, #15]
 8003668:	e092      	b.n	8003790 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003674:	2b00      	cmp	r3, #0
 8003676:	f040 808b 	bne.w	8003790 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7fe fa96 	bl	8001bac <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003680:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 fad0 	bl	8003c2a <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689a      	ldr	r2, [r3, #8]
 8003690:	4b42      	ldr	r3, [pc, #264]	@ (800379c <HAL_OSPI_Init+0x150>)
 8003692:	4013      	ands	r3, r2
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	68d1      	ldr	r1, [r2, #12]
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6912      	ldr	r2, [r2, #16]
 800369c:	3a01      	subs	r2, #1
 800369e:	0412      	lsls	r2, r2, #16
 80036a0:	4311      	orrs	r1, r2
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6952      	ldr	r2, [r2, #20]
 80036a6:	3a01      	subs	r2, #1
 80036a8:	0212      	lsls	r2, r2, #8
 80036aa:	4311      	orrs	r1, r2
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80036b0:	4311      	orrs	r1, r2
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	69d2      	ldr	r2, [r2, #28]
 80036b6:	4311      	orrs	r1, r2
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	6812      	ldr	r2, [r2, #0]
 80036bc:	430b      	orrs	r3, r1
 80036be:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	0412      	lsls	r2, r2, #16
 80036ca:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	3b01      	subs	r3, #1
 80036dc:	021a      	lsls	r2, r3, #8
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	2200      	movs	r2, #0
 80036f0:	2120      	movs	r1, #32
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 faa8 	bl	8003c48 <OSPI_WaitFlagStateUntilTimeout>
 80036f8:	4603      	mov	r3, r0
 80036fa:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80036fc:	7bfb      	ldrb	r3, [r7, #15]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d146      	bne.n	8003790 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	1e5a      	subs	r2, r3, #1
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003738:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003744:	431a      	orrs	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	430a      	orrs	r2, r1
 800374c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 0201 	orr.w	r2, r2, #1
 800375e:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	2b02      	cmp	r3, #2
 8003766:	d107      	bne.n	8003778 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f042 0202 	orr.w	r2, r2, #2
 8003776:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003780:	d103      	bne.n	800378a <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	645a      	str	r2, [r3, #68]	@ 0x44
 8003788:	e002      	b.n	8003790 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2202      	movs	r2, #2
 800378e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8003790:	7bfb      	ldrb	r3, [r7, #15]
}
 8003792:	4618      	mov	r0, r3
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	f8e0f8f4 	.word	0xf8e0f8f4

080037a0 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d102      	bne.n	80037b8 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	73fb      	strb	r3, [r7, #15]
 80037b6:	e015      	b.n	80037e4 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0201 	bic.w	r2, r2, #1
 80037c6:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0202 	bic.w	r2, r2, #2
 80037d6:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f7fe fa27 	bl	8001c2c <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 80037e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b08a      	sub	sp, #40	@ 0x28
 80037f2:	af02      	add	r7, sp, #8
 80037f4:	60f8      	str	r0, [r7, #12]
 80037f6:	60b9      	str	r1, [r7, #8]
 80037f8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 80037fa:	f7fe fcf7 	bl	80021ec <HAL_GetTick>
 80037fe:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003804:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380a:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	2b02      	cmp	r3, #2
 8003810:	d104      	bne.n	800381c <HAL_OSPI_Command+0x2e>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800381a:	d10d      	bne.n	8003838 <HAL_OSPI_Command+0x4a>
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	2b14      	cmp	r3, #20
 8003820:	d103      	bne.n	800382a <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2b02      	cmp	r3, #2
 8003828:	d006      	beq.n	8003838 <HAL_OSPI_Command+0x4a>
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	2b24      	cmp	r3, #36	@ 0x24
 800382e:	d153      	bne.n	80038d8 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d14f      	bne.n	80038d8 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	2200      	movs	r2, #0
 8003840:	2120      	movs	r1, #32
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 fa00 	bl	8003c48 <OSPI_WaitFlagStateUntilTimeout>
 8003848:	4603      	mov	r3, r0
 800384a:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800384c:	7ffb      	ldrb	r3, [r7, #31]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d148      	bne.n	80038e4 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8003858:	68b9      	ldr	r1, [r7, #8]
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 fa2c 	bl	8003cb8 <OSPI_ConfigCmd>
 8003860:	4603      	mov	r3, r0
 8003862:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8003864:	7ffb      	ldrb	r3, [r7, #31]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d13c      	bne.n	80038e4 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10e      	bne.n	8003890 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	9300      	str	r3, [sp, #0]
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	2201      	movs	r2, #1
 800387a:	2102      	movs	r1, #2
 800387c:	68f8      	ldr	r0, [r7, #12]
 800387e:	f000 f9e3 	bl	8003c48 <OSPI_WaitFlagStateUntilTimeout>
 8003882:	4603      	mov	r3, r0
 8003884:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2202      	movs	r2, #2
 800388c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800388e:	e029      	b.n	80038e4 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d103      	bne.n	80038a0 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2204      	movs	r2, #4
 800389c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800389e:	e021      	b.n	80038e4 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d10b      	bne.n	80038c0 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ac:	2b24      	cmp	r3, #36	@ 0x24
 80038ae:	d103      	bne.n	80038b8 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2204      	movs	r2, #4
 80038b4:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80038b6:	e015      	b.n	80038e4 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2214      	movs	r2, #20
 80038bc:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80038be:	e011      	b.n	80038e4 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c4:	2b14      	cmp	r3, #20
 80038c6:	d103      	bne.n	80038d0 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2204      	movs	r2, #4
 80038cc:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80038ce:	e009      	b.n	80038e4 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2224      	movs	r2, #36	@ 0x24
 80038d4:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80038d6:	e005      	b.n	80038e4 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2210      	movs	r2, #16
 80038e0:	649a      	str	r2, [r3, #72]	@ 0x48
 80038e2:	e000      	b.n	80038e6 <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 80038e4:	bf00      	nop
  }

  /* Return function status */
  return status;
 80038e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3720      	adds	r7, #32
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08a      	sub	sp, #40	@ 0x28
 80038f4:	af02      	add	r7, sp, #8
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80038fc:	f7fe fc76 	bl	80021ec <HAL_GetTick>
 8003900:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	3350      	adds	r3, #80	@ 0x50
 8003908:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d105      	bne.n	800391c <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2208      	movs	r2, #8
 8003918:	649a      	str	r2, [r3, #72]	@ 0x48
 800391a:	e057      	b.n	80039cc <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003920:	2b04      	cmp	r3, #4
 8003922:	d14e      	bne.n	80039c2 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392a:	1c5a      	adds	r2, r3, #1
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	68ba      	ldr	r2, [r7, #8]
 800393c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800394c:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	2201      	movs	r2, #1
 8003956:	2104      	movs	r1, #4
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 f975 	bl	8003c48 <OSPI_WaitFlagStateUntilTimeout>
 800395e:	4603      	mov	r3, r0
 8003960:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8003962:	7ffb      	ldrb	r3, [r7, #31]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d113      	bne.n	8003990 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800396c:	781a      	ldrb	r2, [r3, #0]
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003980:	1e5a      	subs	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1df      	bne.n	800394e <HAL_OSPI_Transmit+0x5e>
 800398e:	e000      	b.n	8003992 <HAL_OSPI_Transmit+0xa2>
          break;
 8003990:	bf00      	nop

      if (status == HAL_OK)
 8003992:	7ffb      	ldrb	r3, [r7, #31]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d119      	bne.n	80039cc <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	2201      	movs	r2, #1
 80039a0:	2102      	movs	r1, #2
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 f950 	bl	8003c48 <OSPI_WaitFlagStateUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80039ac:	7ffb      	ldrb	r3, [r7, #31]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10c      	bne.n	80039cc <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2202      	movs	r2, #2
 80039b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2202      	movs	r2, #2
 80039be:	645a      	str	r2, [r3, #68]	@ 0x44
 80039c0:	e004      	b.n	80039cc <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2210      	movs	r2, #16
 80039ca:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80039cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3720      	adds	r7, #32
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b08c      	sub	sp, #48	@ 0x30
 80039da:	af02      	add	r7, sp, #8
 80039dc:	60f8      	str	r0, [r7, #12]
 80039de:	60b9      	str	r1, [r7, #8]
 80039e0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80039e2:	f7fe fc03 	bl	80021ec <HAL_GetTick>
 80039e6:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3350      	adds	r3, #80	@ 0x50
 80039ee:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039f6:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8003a00:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d106      	bne.n	8003a16 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2208      	movs	r2, #8
 8003a12:	649a      	str	r2, [r3, #72]	@ 0x48
 8003a14:	e07c      	b.n	8003b10 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d172      	bne.n	8003b04 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a24:	1c5a      	adds	r2, r3, #1
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	68ba      	ldr	r2, [r7, #8]
 8003a36:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003a4a:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a54:	d104      	bne.n	8003a60 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	69ba      	ldr	r2, [r7, #24]
 8003a5c:	649a      	str	r2, [r3, #72]	@ 0x48
 8003a5e:	e011      	b.n	8003a84 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003a68:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d004      	beq.n	8003a7a <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	649a      	str	r2, [r3, #72]	@ 0x48
 8003a78:	e004      	b.n	8003a84 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	2106      	movs	r1, #6
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f000 f8da 	bl	8003c48 <OSPI_WaitFlagStateUntilTimeout>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8003a9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d114      	bne.n	8003acc <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aa6:	69fa      	ldr	r2, [r7, #28]
 8003aa8:	7812      	ldrb	r2, [r2, #0]
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ab2:	1c5a      	adds	r2, r3, #1
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abc:	1e5a      	subs	r2, r3, #1
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1dc      	bne.n	8003a84 <HAL_OSPI_Receive+0xae>
 8003aca:	e000      	b.n	8003ace <HAL_OSPI_Receive+0xf8>
          break;
 8003acc:	bf00      	nop

      if (status == HAL_OK)
 8003ace:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d11c      	bne.n	8003b10 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	2201      	movs	r2, #1
 8003ade:	2102      	movs	r1, #2
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 f8b1 	bl	8003c48 <OSPI_WaitFlagStateUntilTimeout>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8003aec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10d      	bne.n	8003b10 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2202      	movs	r2, #2
 8003afa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2202      	movs	r2, #2
 8003b00:	645a      	str	r2, [r3, #68]	@ 0x44
 8003b02:	e005      	b.n	8003b10 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2210      	movs	r2, #16
 8003b0e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8003b10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3728      	adds	r7, #40	@ 0x28
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b08a      	sub	sp, #40	@ 0x28
 8003b20:	af02      	add	r7, sp, #8
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003b28:	f7fe fb60 	bl	80021ec <HAL_GetTick>
 8003b2c:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b34:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8003b3e:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b44:	2b04      	cmp	r3, #4
 8003b46:	d164      	bne.n	8003c12 <HAL_OSPI_AutoPolling+0xf6>
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b50:	d15f      	bne.n	8003c12 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	2120      	movs	r1, #32
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 f873 	bl	8003c48 <OSPI_WaitFlagStateUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8003b66:	7ffb      	ldrb	r3, [r7, #31]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d158      	bne.n	8003c1e <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	6812      	ldr	r2, [r2, #0]
 8003b74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	6852      	ldr	r2, [r2, #4]
 8003b80:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68ba      	ldr	r2, [r7, #8]
 8003b8a:	6912      	ldr	r2, [r2, #16]
 8003b8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	6899      	ldr	r1, [r3, #8]
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	430b      	orrs	r3, r1
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003bae:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bb8:	d104      	bne.n	8003bc4 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	649a      	str	r2, [r3, #72]	@ 0x48
 8003bc2:	e011      	b.n	8003be8 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003bcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d004      	beq.n	8003bde <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	697a      	ldr	r2, [r7, #20]
 8003bda:	649a      	str	r2, [r3, #72]	@ 0x48
 8003bdc:	e004      	b.n	8003be8 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	693a      	ldr	r2, [r7, #16]
 8003be4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	9300      	str	r3, [sp, #0]
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	2108      	movs	r1, #8
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f000 f828 	bl	8003c48 <OSPI_WaitFlagStateUntilTimeout>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8003bfc:	7ffb      	ldrb	r3, [r7, #31]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10d      	bne.n	8003c1e <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2208      	movs	r2, #8
 8003c08:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003c10:	e005      	b.n	8003c1e <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2210      	movs	r2, #16
 8003c1a:	649a      	str	r2, [r3, #72]	@ 0x48
 8003c1c:	e000      	b.n	8003c20 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8003c1e:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003c20:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3720      	adds	r7, #32
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
 8003c32:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	603b      	str	r3, [r7, #0]
 8003c54:	4613      	mov	r3, r2
 8003c56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8003c58:	e01a      	b.n	8003c90 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c60:	d016      	beq.n	8003c90 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c62:	f7fe fac3 	bl	80021ec <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d302      	bcc.n	8003c78 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d10b      	bne.n	8003c90 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c7e:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c84:	f043 0201 	orr.w	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e00e      	b.n	8003cae <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6a1a      	ldr	r2, [r3, #32]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	bf14      	ite	ne
 8003c9e:	2301      	movne	r3, #1
 8003ca0:	2300      	moveq	r3, #0
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	79fb      	ldrb	r3, [r7, #7]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d1d6      	bne.n	8003c5a <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
	...

08003cb8 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b089      	sub	sp, #36	@ 0x24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003cd4:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10a      	bne.n	8003cf4 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d114      	bne.n	8003d26 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003d04:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003d0e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003d18:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	e013      	b.n	8003d4e <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003d2e:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8003d38:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8003d42:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8003d4c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d56:	431a      	orrs	r2, r3
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d012      	beq.n	8003d8a <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d7c:	4319      	orrs	r1, r3
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d82:	430b      	orrs	r3, r1
 8003d84:	431a      	orrs	r2, r3
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f023 021f 	bic.w	r2, r3, #31
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d96:	431a      	orrs	r2, r3
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d009      	beq.n	8003db8 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d105      	bne.n	8003db8 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	3a01      	subs	r2, #1
 8003db6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 8099 	beq.w	8003ef4 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	69db      	ldr	r3, [r3, #28]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d055      	beq.n	8003e76 <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d01e      	beq.n	8003e10 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	4b68      	ldr	r3, [pc, #416]	@ (8003f78 <OSPI_ConfigCmd+0x2c0>)
 8003dd8:	4013      	ands	r3, r2
 8003dda:	683a      	ldr	r2, [r7, #0]
 8003ddc:	68d1      	ldr	r1, [r2, #12]
 8003dde:	683a      	ldr	r2, [r7, #0]
 8003de0:	6952      	ldr	r2, [r2, #20]
 8003de2:	4311      	orrs	r1, r2
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	6912      	ldr	r2, [r2, #16]
 8003de8:	4311      	orrs	r1, r2
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	69d2      	ldr	r2, [r2, #28]
 8003dee:	4311      	orrs	r1, r2
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003df4:	4311      	orrs	r1, r2
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	6a12      	ldr	r2, [r2, #32]
 8003dfa:	4311      	orrs	r1, r2
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e00:	4311      	orrs	r1, r2
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e06:	430a      	orrs	r2, r1
 8003e08:	431a      	orrs	r2, r3
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	e028      	b.n	8003e62 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e18:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	68d1      	ldr	r1, [r2, #12]
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	6952      	ldr	r2, [r2, #20]
 8003e24:	4311      	orrs	r1, r2
 8003e26:	683a      	ldr	r2, [r7, #0]
 8003e28:	6912      	ldr	r2, [r2, #16]
 8003e2a:	4311      	orrs	r1, r2
 8003e2c:	683a      	ldr	r2, [r7, #0]
 8003e2e:	69d2      	ldr	r2, [r2, #28]
 8003e30:	4311      	orrs	r1, r2
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e36:	4311      	orrs	r1, r2
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	6a12      	ldr	r2, [r2, #32]
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	431a      	orrs	r2, r3
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e4c:	d109      	bne.n	8003e62 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003e52:	2b08      	cmp	r3, #8
 8003e54:	d105      	bne.n	8003e62 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	689a      	ldr	r2, [r3, #8]
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	683a      	ldr	r2, [r7, #0]
 8003e70:	6992      	ldr	r2, [r2, #24]
 8003e72:	649a      	str	r2, [r3, #72]	@ 0x48
 8003e74:	e078      	b.n	8003f68 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d017      	beq.n	8003eae <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8003e86:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003e8a:	683a      	ldr	r2, [r7, #0]
 8003e8c:	68d1      	ldr	r1, [r2, #12]
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	6952      	ldr	r2, [r2, #20]
 8003e92:	4311      	orrs	r1, r2
 8003e94:	683a      	ldr	r2, [r7, #0]
 8003e96:	6912      	ldr	r2, [r2, #16]
 8003e98:	4311      	orrs	r1, r2
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e9e:	4311      	orrs	r1, r2
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	e01d      	b.n	8003eea <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	68d9      	ldr	r1, [r3, #12]
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	4319      	orrs	r1, r3
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	430b      	orrs	r3, r1
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ed4:	d109      	bne.n	8003eea <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003eda:	2b08      	cmp	r3, #8
 8003edc:	d105      	bne.n	8003eea <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	689a      	ldr	r2, [r3, #8]
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	601a      	str	r2, [r3, #0]
 8003ef2:	e039      	b.n	8003f68 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	69db      	ldr	r3, [r3, #28]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d030      	beq.n	8003f5e <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d017      	beq.n	8003f34 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8003f0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	69d1      	ldr	r1, [r2, #28]
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f18:	4311      	orrs	r1, r2
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	6a12      	ldr	r2, [r2, #32]
 8003f1e:	4311      	orrs	r1, r2
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f24:	4311      	orrs	r1, r2
 8003f26:	683a      	ldr	r2, [r7, #0]
 8003f28:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	e00e      	b.n	8003f52 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	69d9      	ldr	r1, [r3, #28]
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f44:	4319      	orrs	r1, r3
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	430b      	orrs	r3, r1
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	6992      	ldr	r2, [r2, #24]
 8003f5a:	649a      	str	r2, [r3, #72]	@ 0x48
 8003f5c:	e004      	b.n	8003f68 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2208      	movs	r2, #8
 8003f66:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8003f68:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3724      	adds	r7, #36	@ 0x24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	f0ffc0c0 	.word	0xf0ffc0c0

08003f7c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f80:	4b0d      	ldr	r3, [pc, #52]	@ (8003fb8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f8c:	d102      	bne.n	8003f94 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003f8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f92:	e00b      	b.n	8003fac <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003f94:	4b08      	ldr	r3, [pc, #32]	@ (8003fb8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fa2:	d102      	bne.n	8003faa <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003fa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003fa8:	e000      	b.n	8003fac <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003faa:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	40007000 	.word	0x40007000

08003fbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d141      	bne.n	800404e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fca:	4b4b      	ldr	r3, [pc, #300]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd6:	d131      	bne.n	800403c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003fd8:	4b47      	ldr	r3, [pc, #284]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fde:	4a46      	ldr	r2, [pc, #280]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fe0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fe4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fe8:	4b43      	ldr	r3, [pc, #268]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ff0:	4a41      	ldr	r2, [pc, #260]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ff2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ff6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003ff8:	4b40      	ldr	r3, [pc, #256]	@ (80040fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2232      	movs	r2, #50	@ 0x32
 8003ffe:	fb02 f303 	mul.w	r3, r2, r3
 8004002:	4a3f      	ldr	r2, [pc, #252]	@ (8004100 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004004:	fba2 2303 	umull	r2, r3, r2, r3
 8004008:	0c9b      	lsrs	r3, r3, #18
 800400a:	3301      	adds	r3, #1
 800400c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800400e:	e002      	b.n	8004016 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	3b01      	subs	r3, #1
 8004014:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004016:	4b38      	ldr	r3, [pc, #224]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800401e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004022:	d102      	bne.n	800402a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1f2      	bne.n	8004010 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800402a:	4b33      	ldr	r3, [pc, #204]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004036:	d158      	bne.n	80040ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e057      	b.n	80040ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800403c:	4b2e      	ldr	r3, [pc, #184]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800403e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004042:	4a2d      	ldr	r2, [pc, #180]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004044:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004048:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800404c:	e04d      	b.n	80040ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004054:	d141      	bne.n	80040da <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004056:	4b28      	ldr	r3, [pc, #160]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800405e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004062:	d131      	bne.n	80040c8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004064:	4b24      	ldr	r3, [pc, #144]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800406a:	4a23      	ldr	r2, [pc, #140]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800406c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004070:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004074:	4b20      	ldr	r3, [pc, #128]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800407c:	4a1e      	ldr	r2, [pc, #120]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800407e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004082:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004084:	4b1d      	ldr	r3, [pc, #116]	@ (80040fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2232      	movs	r2, #50	@ 0x32
 800408a:	fb02 f303 	mul.w	r3, r2, r3
 800408e:	4a1c      	ldr	r2, [pc, #112]	@ (8004100 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004090:	fba2 2303 	umull	r2, r3, r2, r3
 8004094:	0c9b      	lsrs	r3, r3, #18
 8004096:	3301      	adds	r3, #1
 8004098:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800409a:	e002      	b.n	80040a2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	3b01      	subs	r3, #1
 80040a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040a2:	4b15      	ldr	r3, [pc, #84]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040ae:	d102      	bne.n	80040b6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1f2      	bne.n	800409c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80040b6:	4b10      	ldr	r3, [pc, #64]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040c2:	d112      	bne.n	80040ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e011      	b.n	80040ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040c8:	4b0b      	ldr	r3, [pc, #44]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ce:	4a0a      	ldr	r2, [pc, #40]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80040d8:	e007      	b.n	80040ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80040da:	4b07      	ldr	r3, [pc, #28]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80040e2:	4a05      	ldr	r2, [pc, #20]	@ (80040f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80040e8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3714      	adds	r7, #20
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	40007000 	.word	0x40007000
 80040fc:	20000008 	.word	0x20000008
 8004100:	431bde83 	.word	0x431bde83

08004104 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b088      	sub	sp, #32
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d102      	bne.n	8004118 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	f000 bc08 	b.w	8004928 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004118:	4b96      	ldr	r3, [pc, #600]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f003 030c 	and.w	r3, r3, #12
 8004120:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004122:	4b94      	ldr	r3, [pc, #592]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	f003 0303 	and.w	r3, r3, #3
 800412a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0310 	and.w	r3, r3, #16
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 80e4 	beq.w	8004302 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d007      	beq.n	8004150 <HAL_RCC_OscConfig+0x4c>
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	2b0c      	cmp	r3, #12
 8004144:	f040 808b 	bne.w	800425e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	2b01      	cmp	r3, #1
 800414c:	f040 8087 	bne.w	800425e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004150:	4b88      	ldr	r3, [pc, #544]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d005      	beq.n	8004168 <HAL_RCC_OscConfig+0x64>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d101      	bne.n	8004168 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e3df      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a1a      	ldr	r2, [r3, #32]
 800416c:	4b81      	ldr	r3, [pc, #516]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b00      	cmp	r3, #0
 8004176:	d004      	beq.n	8004182 <HAL_RCC_OscConfig+0x7e>
 8004178:	4b7e      	ldr	r3, [pc, #504]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004180:	e005      	b.n	800418e <HAL_RCC_OscConfig+0x8a>
 8004182:	4b7c      	ldr	r3, [pc, #496]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004184:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004188:	091b      	lsrs	r3, r3, #4
 800418a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800418e:	4293      	cmp	r3, r2
 8004190:	d223      	bcs.n	80041da <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	4618      	mov	r0, r3
 8004198:	f000 fdcc 	bl	8004d34 <RCC_SetFlashLatencyFromMSIRange>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e3c0      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041a6:	4b73      	ldr	r3, [pc, #460]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a72      	ldr	r2, [pc, #456]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041ac:	f043 0308 	orr.w	r3, r3, #8
 80041b0:	6013      	str	r3, [r2, #0]
 80041b2:	4b70      	ldr	r3, [pc, #448]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a1b      	ldr	r3, [r3, #32]
 80041be:	496d      	ldr	r1, [pc, #436]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041c4:	4b6b      	ldr	r3, [pc, #428]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	69db      	ldr	r3, [r3, #28]
 80041d0:	021b      	lsls	r3, r3, #8
 80041d2:	4968      	ldr	r1, [pc, #416]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	604b      	str	r3, [r1, #4]
 80041d8:	e025      	b.n	8004226 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041da:	4b66      	ldr	r3, [pc, #408]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a65      	ldr	r2, [pc, #404]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041e0:	f043 0308 	orr.w	r3, r3, #8
 80041e4:	6013      	str	r3, [r2, #0]
 80041e6:	4b63      	ldr	r3, [pc, #396]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	4960      	ldr	r1, [pc, #384]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041f8:	4b5e      	ldr	r3, [pc, #376]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	69db      	ldr	r3, [r3, #28]
 8004204:	021b      	lsls	r3, r3, #8
 8004206:	495b      	ldr	r1, [pc, #364]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004208:	4313      	orrs	r3, r2
 800420a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d109      	bne.n	8004226 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a1b      	ldr	r3, [r3, #32]
 8004216:	4618      	mov	r0, r3
 8004218:	f000 fd8c 	bl	8004d34 <RCC_SetFlashLatencyFromMSIRange>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d001      	beq.n	8004226 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e380      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004226:	f000 fcc1 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 800422a:	4602      	mov	r2, r0
 800422c:	4b51      	ldr	r3, [pc, #324]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	091b      	lsrs	r3, r3, #4
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	4950      	ldr	r1, [pc, #320]	@ (8004378 <HAL_RCC_OscConfig+0x274>)
 8004238:	5ccb      	ldrb	r3, [r1, r3]
 800423a:	f003 031f 	and.w	r3, r3, #31
 800423e:	fa22 f303 	lsr.w	r3, r2, r3
 8004242:	4a4e      	ldr	r2, [pc, #312]	@ (800437c <HAL_RCC_OscConfig+0x278>)
 8004244:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004246:	4b4e      	ldr	r3, [pc, #312]	@ (8004380 <HAL_RCC_OscConfig+0x27c>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f7fd ff7e 	bl	800214c <HAL_InitTick>
 8004250:	4603      	mov	r3, r0
 8004252:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004254:	7bfb      	ldrb	r3, [r7, #15]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d052      	beq.n	8004300 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800425a:	7bfb      	ldrb	r3, [r7, #15]
 800425c:	e364      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d032      	beq.n	80042cc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004266:	4b43      	ldr	r3, [pc, #268]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a42      	ldr	r2, [pc, #264]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800426c:	f043 0301 	orr.w	r3, r3, #1
 8004270:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004272:	f7fd ffbb 	bl	80021ec <HAL_GetTick>
 8004276:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004278:	e008      	b.n	800428c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800427a:	f7fd ffb7 	bl	80021ec <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d901      	bls.n	800428c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e34d      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800428c:	4b39      	ldr	r3, [pc, #228]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0f0      	beq.n	800427a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004298:	4b36      	ldr	r3, [pc, #216]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a35      	ldr	r2, [pc, #212]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800429e:	f043 0308 	orr.w	r3, r3, #8
 80042a2:	6013      	str	r3, [r2, #0]
 80042a4:	4b33      	ldr	r3, [pc, #204]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	4930      	ldr	r1, [pc, #192]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042b6:	4b2f      	ldr	r3, [pc, #188]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	021b      	lsls	r3, r3, #8
 80042c4:	492b      	ldr	r1, [pc, #172]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	604b      	str	r3, [r1, #4]
 80042ca:	e01a      	b.n	8004302 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80042cc:	4b29      	ldr	r3, [pc, #164]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a28      	ldr	r2, [pc, #160]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80042d2:	f023 0301 	bic.w	r3, r3, #1
 80042d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042d8:	f7fd ff88 	bl	80021ec <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042e0:	f7fd ff84 	bl	80021ec <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e31a      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042f2:	4b20      	ldr	r3, [pc, #128]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1f0      	bne.n	80042e0 <HAL_RCC_OscConfig+0x1dc>
 80042fe:	e000      	b.n	8004302 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004300:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	2b00      	cmp	r3, #0
 800430c:	d073      	beq.n	80043f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	2b08      	cmp	r3, #8
 8004312:	d005      	beq.n	8004320 <HAL_RCC_OscConfig+0x21c>
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	2b0c      	cmp	r3, #12
 8004318:	d10e      	bne.n	8004338 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	2b03      	cmp	r3, #3
 800431e:	d10b      	bne.n	8004338 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004320:	4b14      	ldr	r3, [pc, #80]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d063      	beq.n	80043f4 <HAL_RCC_OscConfig+0x2f0>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d15f      	bne.n	80043f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e2f7      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004340:	d106      	bne.n	8004350 <HAL_RCC_OscConfig+0x24c>
 8004342:	4b0c      	ldr	r3, [pc, #48]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a0b      	ldr	r2, [pc, #44]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004348:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800434c:	6013      	str	r3, [r2, #0]
 800434e:	e025      	b.n	800439c <HAL_RCC_OscConfig+0x298>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004358:	d114      	bne.n	8004384 <HAL_RCC_OscConfig+0x280>
 800435a:	4b06      	ldr	r3, [pc, #24]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a05      	ldr	r2, [pc, #20]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004360:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004364:	6013      	str	r3, [r2, #0]
 8004366:	4b03      	ldr	r3, [pc, #12]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a02      	ldr	r2, [pc, #8]	@ (8004374 <HAL_RCC_OscConfig+0x270>)
 800436c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004370:	6013      	str	r3, [r2, #0]
 8004372:	e013      	b.n	800439c <HAL_RCC_OscConfig+0x298>
 8004374:	40021000 	.word	0x40021000
 8004378:	08008e40 	.word	0x08008e40
 800437c:	20000008 	.word	0x20000008
 8004380:	2000001c 	.word	0x2000001c
 8004384:	4ba0      	ldr	r3, [pc, #640]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a9f      	ldr	r2, [pc, #636]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800438a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800438e:	6013      	str	r3, [r2, #0]
 8004390:	4b9d      	ldr	r3, [pc, #628]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a9c      	ldr	r2, [pc, #624]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800439a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d013      	beq.n	80043cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a4:	f7fd ff22 	bl	80021ec <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043ac:	f7fd ff1e 	bl	80021ec <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b64      	cmp	r3, #100	@ 0x64
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e2b4      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043be:	4b92      	ldr	r3, [pc, #584]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0f0      	beq.n	80043ac <HAL_RCC_OscConfig+0x2a8>
 80043ca:	e014      	b.n	80043f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043cc:	f7fd ff0e 	bl	80021ec <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043d4:	f7fd ff0a 	bl	80021ec <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b64      	cmp	r3, #100	@ 0x64
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e2a0      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043e6:	4b88      	ldr	r3, [pc, #544]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f0      	bne.n	80043d4 <HAL_RCC_OscConfig+0x2d0>
 80043f2:	e000      	b.n	80043f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d060      	beq.n	80044c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	2b04      	cmp	r3, #4
 8004406:	d005      	beq.n	8004414 <HAL_RCC_OscConfig+0x310>
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	2b0c      	cmp	r3, #12
 800440c:	d119      	bne.n	8004442 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	2b02      	cmp	r3, #2
 8004412:	d116      	bne.n	8004442 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004414:	4b7c      	ldr	r3, [pc, #496]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800441c:	2b00      	cmp	r3, #0
 800441e:	d005      	beq.n	800442c <HAL_RCC_OscConfig+0x328>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d101      	bne.n	800442c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e27d      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800442c:	4b76      	ldr	r3, [pc, #472]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	061b      	lsls	r3, r3, #24
 800443a:	4973      	ldr	r1, [pc, #460]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800443c:	4313      	orrs	r3, r2
 800443e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004440:	e040      	b.n	80044c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d023      	beq.n	8004492 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800444a:	4b6f      	ldr	r3, [pc, #444]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a6e      	ldr	r2, [pc, #440]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004454:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004456:	f7fd fec9 	bl	80021ec <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800445c:	e008      	b.n	8004470 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800445e:	f7fd fec5 	bl	80021ec <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	2b02      	cmp	r3, #2
 800446a:	d901      	bls.n	8004470 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e25b      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004470:	4b65      	ldr	r3, [pc, #404]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004478:	2b00      	cmp	r3, #0
 800447a:	d0f0      	beq.n	800445e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800447c:	4b62      	ldr	r3, [pc, #392]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	061b      	lsls	r3, r3, #24
 800448a:	495f      	ldr	r1, [pc, #380]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800448c:	4313      	orrs	r3, r2
 800448e:	604b      	str	r3, [r1, #4]
 8004490:	e018      	b.n	80044c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004492:	4b5d      	ldr	r3, [pc, #372]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a5c      	ldr	r2, [pc, #368]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800449c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800449e:	f7fd fea5 	bl	80021ec <HAL_GetTick>
 80044a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044a4:	e008      	b.n	80044b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044a6:	f7fd fea1 	bl	80021ec <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e237      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044b8:	4b53      	ldr	r3, [pc, #332]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1f0      	bne.n	80044a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0308 	and.w	r3, r3, #8
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d03c      	beq.n	800454a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d01c      	beq.n	8004512 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044d8:	4b4b      	ldr	r3, [pc, #300]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80044da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044de:	4a4a      	ldr	r2, [pc, #296]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80044e0:	f043 0301 	orr.w	r3, r3, #1
 80044e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044e8:	f7fd fe80 	bl	80021ec <HAL_GetTick>
 80044ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044ee:	e008      	b.n	8004502 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044f0:	f7fd fe7c 	bl	80021ec <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e212      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004502:	4b41      	ldr	r3, [pc, #260]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004504:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0ef      	beq.n	80044f0 <HAL_RCC_OscConfig+0x3ec>
 8004510:	e01b      	b.n	800454a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004512:	4b3d      	ldr	r3, [pc, #244]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004514:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004518:	4a3b      	ldr	r2, [pc, #236]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800451a:	f023 0301 	bic.w	r3, r3, #1
 800451e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004522:	f7fd fe63 	bl	80021ec <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800452a:	f7fd fe5f 	bl	80021ec <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e1f5      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800453c:	4b32      	ldr	r3, [pc, #200]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800453e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1ef      	bne.n	800452a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0304 	and.w	r3, r3, #4
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 80a6 	beq.w	80046a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004558:	2300      	movs	r3, #0
 800455a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800455c:	4b2a      	ldr	r3, [pc, #168]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800455e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004560:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10d      	bne.n	8004584 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004568:	4b27      	ldr	r3, [pc, #156]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800456a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456c:	4a26      	ldr	r2, [pc, #152]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 800456e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004572:	6593      	str	r3, [r2, #88]	@ 0x58
 8004574:	4b24      	ldr	r3, [pc, #144]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 8004576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800457c:	60bb      	str	r3, [r7, #8]
 800457e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004580:	2301      	movs	r3, #1
 8004582:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004584:	4b21      	ldr	r3, [pc, #132]	@ (800460c <HAL_RCC_OscConfig+0x508>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800458c:	2b00      	cmp	r3, #0
 800458e:	d118      	bne.n	80045c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004590:	4b1e      	ldr	r3, [pc, #120]	@ (800460c <HAL_RCC_OscConfig+0x508>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1d      	ldr	r2, [pc, #116]	@ (800460c <HAL_RCC_OscConfig+0x508>)
 8004596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800459a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800459c:	f7fd fe26 	bl	80021ec <HAL_GetTick>
 80045a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045a2:	e008      	b.n	80045b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045a4:	f7fd fe22 	bl	80021ec <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e1b8      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045b6:	4b15      	ldr	r3, [pc, #84]	@ (800460c <HAL_RCC_OscConfig+0x508>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d0f0      	beq.n	80045a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d108      	bne.n	80045dc <HAL_RCC_OscConfig+0x4d8>
 80045ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80045cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d0:	4a0d      	ldr	r2, [pc, #52]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80045d2:	f043 0301 	orr.w	r3, r3, #1
 80045d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045da:	e029      	b.n	8004630 <HAL_RCC_OscConfig+0x52c>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	2b05      	cmp	r3, #5
 80045e2:	d115      	bne.n	8004610 <HAL_RCC_OscConfig+0x50c>
 80045e4:	4b08      	ldr	r3, [pc, #32]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80045e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ea:	4a07      	ldr	r2, [pc, #28]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80045ec:	f043 0304 	orr.w	r3, r3, #4
 80045f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045f4:	4b04      	ldr	r3, [pc, #16]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80045f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045fa:	4a03      	ldr	r2, [pc, #12]	@ (8004608 <HAL_RCC_OscConfig+0x504>)
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004604:	e014      	b.n	8004630 <HAL_RCC_OscConfig+0x52c>
 8004606:	bf00      	nop
 8004608:	40021000 	.word	0x40021000
 800460c:	40007000 	.word	0x40007000
 8004610:	4b9d      	ldr	r3, [pc, #628]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004616:	4a9c      	ldr	r2, [pc, #624]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004618:	f023 0301 	bic.w	r3, r3, #1
 800461c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004620:	4b99      	ldr	r3, [pc, #612]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004626:	4a98      	ldr	r2, [pc, #608]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004628:	f023 0304 	bic.w	r3, r3, #4
 800462c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d016      	beq.n	8004666 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004638:	f7fd fdd8 	bl	80021ec <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800463e:	e00a      	b.n	8004656 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004640:	f7fd fdd4 	bl	80021ec <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800464e:	4293      	cmp	r3, r2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e168      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004656:	4b8c      	ldr	r3, [pc, #560]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004658:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d0ed      	beq.n	8004640 <HAL_RCC_OscConfig+0x53c>
 8004664:	e015      	b.n	8004692 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004666:	f7fd fdc1 	bl	80021ec <HAL_GetTick>
 800466a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800466c:	e00a      	b.n	8004684 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466e:	f7fd fdbd 	bl	80021ec <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	f241 3288 	movw	r2, #5000	@ 0x1388
 800467c:	4293      	cmp	r3, r2
 800467e:	d901      	bls.n	8004684 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e151      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004684:	4b80      	ldr	r3, [pc, #512]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1ed      	bne.n	800466e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004692:	7ffb      	ldrb	r3, [r7, #31]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d105      	bne.n	80046a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004698:	4b7b      	ldr	r3, [pc, #492]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 800469a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469c:	4a7a      	ldr	r2, [pc, #488]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 800469e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0320 	and.w	r3, r3, #32
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d03c      	beq.n	800472a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d01c      	beq.n	80046f2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80046b8:	4b73      	ldr	r3, [pc, #460]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80046ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80046be:	4a72      	ldr	r2, [pc, #456]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80046c0:	f043 0301 	orr.w	r3, r3, #1
 80046c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c8:	f7fd fd90 	bl	80021ec <HAL_GetTick>
 80046cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80046ce:	e008      	b.n	80046e2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046d0:	f7fd fd8c 	bl	80021ec <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e122      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80046e2:	4b69      	ldr	r3, [pc, #420]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80046e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0ef      	beq.n	80046d0 <HAL_RCC_OscConfig+0x5cc>
 80046f0:	e01b      	b.n	800472a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80046f2:	4b65      	ldr	r3, [pc, #404]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80046f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80046f8:	4a63      	ldr	r2, [pc, #396]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80046fa:	f023 0301 	bic.w	r3, r3, #1
 80046fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004702:	f7fd fd73 	bl	80021ec <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800470a:	f7fd fd6f 	bl	80021ec <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e105      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800471c:	4b5a      	ldr	r3, [pc, #360]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 800471e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d1ef      	bne.n	800470a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 80f9 	beq.w	8004926 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004738:	2b02      	cmp	r3, #2
 800473a:	f040 80cf 	bne.w	80048dc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800473e:	4b52      	ldr	r3, [pc, #328]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	f003 0203 	and.w	r2, r3, #3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474e:	429a      	cmp	r2, r3
 8004750:	d12c      	bne.n	80047ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475c:	3b01      	subs	r3, #1
 800475e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004760:	429a      	cmp	r2, r3
 8004762:	d123      	bne.n	80047ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800476e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004770:	429a      	cmp	r2, r3
 8004772:	d11b      	bne.n	80047ac <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004780:	429a      	cmp	r2, r3
 8004782:	d113      	bne.n	80047ac <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800478e:	085b      	lsrs	r3, r3, #1
 8004790:	3b01      	subs	r3, #1
 8004792:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004794:	429a      	cmp	r2, r3
 8004796:	d109      	bne.n	80047ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a2:	085b      	lsrs	r3, r3, #1
 80047a4:	3b01      	subs	r3, #1
 80047a6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d071      	beq.n	8004890 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	2b0c      	cmp	r3, #12
 80047b0:	d068      	beq.n	8004884 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80047b2:	4b35      	ldr	r3, [pc, #212]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d105      	bne.n	80047ca <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80047be:	4b32      	ldr	r3, [pc, #200]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e0ac      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80047ce:	4b2e      	ldr	r3, [pc, #184]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a2d      	ldr	r2, [pc, #180]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80047d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047d8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80047da:	f7fd fd07 	bl	80021ec <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047e2:	f7fd fd03 	bl	80021ec <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e099      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047f4:	4b24      	ldr	r3, [pc, #144]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1f0      	bne.n	80047e2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004800:	4b21      	ldr	r3, [pc, #132]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004802:	68da      	ldr	r2, [r3, #12]
 8004804:	4b21      	ldr	r3, [pc, #132]	@ (800488c <HAL_RCC_OscConfig+0x788>)
 8004806:	4013      	ands	r3, r2
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004810:	3a01      	subs	r2, #1
 8004812:	0112      	lsls	r2, r2, #4
 8004814:	4311      	orrs	r1, r2
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800481a:	0212      	lsls	r2, r2, #8
 800481c:	4311      	orrs	r1, r2
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004822:	0852      	lsrs	r2, r2, #1
 8004824:	3a01      	subs	r2, #1
 8004826:	0552      	lsls	r2, r2, #21
 8004828:	4311      	orrs	r1, r2
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800482e:	0852      	lsrs	r2, r2, #1
 8004830:	3a01      	subs	r2, #1
 8004832:	0652      	lsls	r2, r2, #25
 8004834:	4311      	orrs	r1, r2
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800483a:	06d2      	lsls	r2, r2, #27
 800483c:	430a      	orrs	r2, r1
 800483e:	4912      	ldr	r1, [pc, #72]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004840:	4313      	orrs	r3, r2
 8004842:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004844:	4b10      	ldr	r3, [pc, #64]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a0f      	ldr	r2, [pc, #60]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 800484a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800484e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004850:	4b0d      	ldr	r3, [pc, #52]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	4a0c      	ldr	r2, [pc, #48]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004856:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800485a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800485c:	f7fd fcc6 	bl	80021ec <HAL_GetTick>
 8004860:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004862:	e008      	b.n	8004876 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004864:	f7fd fcc2 	bl	80021ec <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	2b02      	cmp	r3, #2
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e058      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004876:	4b04      	ldr	r3, [pc, #16]	@ (8004888 <HAL_RCC_OscConfig+0x784>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d0f0      	beq.n	8004864 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004882:	e050      	b.n	8004926 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e04f      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
 8004888:	40021000 	.word	0x40021000
 800488c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004890:	4b27      	ldr	r3, [pc, #156]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d144      	bne.n	8004926 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800489c:	4b24      	ldr	r3, [pc, #144]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a23      	ldr	r2, [pc, #140]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 80048a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048a8:	4b21      	ldr	r3, [pc, #132]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	4a20      	ldr	r2, [pc, #128]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 80048ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80048b4:	f7fd fc9a 	bl	80021ec <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048bc:	f7fd fc96 	bl	80021ec <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e02c      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048ce:	4b18      	ldr	r3, [pc, #96]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0x7b8>
 80048da:	e024      	b.n	8004926 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	2b0c      	cmp	r3, #12
 80048e0:	d01f      	beq.n	8004922 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048e2:	4b13      	ldr	r3, [pc, #76]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a12      	ldr	r2, [pc, #72]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 80048e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ee:	f7fd fc7d 	bl	80021ec <HAL_GetTick>
 80048f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048f4:	e008      	b.n	8004908 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048f6:	f7fd fc79 	bl	80021ec <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	2b02      	cmp	r3, #2
 8004902:	d901      	bls.n	8004908 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e00f      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004908:	4b09      	ldr	r3, [pc, #36]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1f0      	bne.n	80048f6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004914:	4b06      	ldr	r3, [pc, #24]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 8004916:	68da      	ldr	r2, [r3, #12]
 8004918:	4905      	ldr	r1, [pc, #20]	@ (8004930 <HAL_RCC_OscConfig+0x82c>)
 800491a:	4b06      	ldr	r3, [pc, #24]	@ (8004934 <HAL_RCC_OscConfig+0x830>)
 800491c:	4013      	ands	r3, r2
 800491e:	60cb      	str	r3, [r1, #12]
 8004920:	e001      	b.n	8004926 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	4618      	mov	r0, r3
 800492a:	3720      	adds	r7, #32
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	40021000 	.word	0x40021000
 8004934:	feeefffc 	.word	0xfeeefffc

08004938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004942:	2300      	movs	r3, #0
 8004944:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e11d      	b.n	8004b8c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004950:	4b90      	ldr	r3, [pc, #576]	@ (8004b94 <HAL_RCC_ClockConfig+0x25c>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 030f 	and.w	r3, r3, #15
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	429a      	cmp	r2, r3
 800495c:	d910      	bls.n	8004980 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495e:	4b8d      	ldr	r3, [pc, #564]	@ (8004b94 <HAL_RCC_ClockConfig+0x25c>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f023 020f 	bic.w	r2, r3, #15
 8004966:	498b      	ldr	r1, [pc, #556]	@ (8004b94 <HAL_RCC_ClockConfig+0x25c>)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	4313      	orrs	r3, r2
 800496c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800496e:	4b89      	ldr	r3, [pc, #548]	@ (8004b94 <HAL_RCC_ClockConfig+0x25c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	683a      	ldr	r2, [r7, #0]
 8004978:	429a      	cmp	r2, r3
 800497a:	d001      	beq.n	8004980 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e105      	b.n	8004b8c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d010      	beq.n	80049ae <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689a      	ldr	r2, [r3, #8]
 8004990:	4b81      	ldr	r3, [pc, #516]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004998:	429a      	cmp	r2, r3
 800499a:	d908      	bls.n	80049ae <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800499c:	4b7e      	ldr	r3, [pc, #504]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	497b      	ldr	r1, [pc, #492]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d079      	beq.n	8004aae <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b03      	cmp	r3, #3
 80049c0:	d11e      	bne.n	8004a00 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049c2:	4b75      	ldr	r3, [pc, #468]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e0dc      	b.n	8004b8c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80049d2:	f000 fa09 	bl	8004de8 <RCC_GetSysClockFreqFromPLLSource>
 80049d6:	4603      	mov	r3, r0
 80049d8:	4a70      	ldr	r2, [pc, #448]	@ (8004b9c <HAL_RCC_ClockConfig+0x264>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d946      	bls.n	8004a6c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80049de:	4b6e      	ldr	r3, [pc, #440]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d140      	bne.n	8004a6c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80049ea:	4b6b      	ldr	r3, [pc, #428]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049f2:	4a69      	ldr	r2, [pc, #420]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 80049f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80049fa:	2380      	movs	r3, #128	@ 0x80
 80049fc:	617b      	str	r3, [r7, #20]
 80049fe:	e035      	b.n	8004a6c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d107      	bne.n	8004a18 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a08:	4b63      	ldr	r3, [pc, #396]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d115      	bne.n	8004a40 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e0b9      	b.n	8004b8c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d107      	bne.n	8004a30 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a20:	4b5d      	ldr	r3, [pc, #372]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0302 	and.w	r3, r3, #2
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d109      	bne.n	8004a40 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e0ad      	b.n	8004b8c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a30:	4b59      	ldr	r3, [pc, #356]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e0a5      	b.n	8004b8c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004a40:	f000 f8b4 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 8004a44:	4603      	mov	r3, r0
 8004a46:	4a55      	ldr	r2, [pc, #340]	@ (8004b9c <HAL_RCC_ClockConfig+0x264>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d90f      	bls.n	8004a6c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004a4c:	4b52      	ldr	r3, [pc, #328]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d109      	bne.n	8004a6c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004a58:	4b4f      	ldr	r3, [pc, #316]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a60:	4a4d      	ldr	r2, [pc, #308]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a66:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004a68:	2380      	movs	r3, #128	@ 0x80
 8004a6a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a6c:	4b4a      	ldr	r3, [pc, #296]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f023 0203 	bic.w	r2, r3, #3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	4947      	ldr	r1, [pc, #284]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a7e:	f7fd fbb5 	bl	80021ec <HAL_GetTick>
 8004a82:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a84:	e00a      	b.n	8004a9c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a86:	f7fd fbb1 	bl	80021ec <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d901      	bls.n	8004a9c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e077      	b.n	8004b8c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a9c:	4b3e      	ldr	r3, [pc, #248]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f003 020c 	and.w	r2, r3, #12
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d1eb      	bne.n	8004a86 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	2b80      	cmp	r3, #128	@ 0x80
 8004ab2:	d105      	bne.n	8004ac0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004ab4:	4b38      	ldr	r3, [pc, #224]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	4a37      	ldr	r2, [pc, #220]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004aba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004abe:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0302 	and.w	r3, r3, #2
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d010      	beq.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689a      	ldr	r2, [r3, #8]
 8004ad0:	4b31      	ldr	r3, [pc, #196]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d208      	bcs.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004adc:	4b2e      	ldr	r3, [pc, #184]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	492b      	ldr	r1, [pc, #172]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004aee:	4b29      	ldr	r3, [pc, #164]	@ (8004b94 <HAL_RCC_ClockConfig+0x25c>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 030f 	and.w	r3, r3, #15
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d210      	bcs.n	8004b1e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004afc:	4b25      	ldr	r3, [pc, #148]	@ (8004b94 <HAL_RCC_ClockConfig+0x25c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f023 020f 	bic.w	r2, r3, #15
 8004b04:	4923      	ldr	r1, [pc, #140]	@ (8004b94 <HAL_RCC_ClockConfig+0x25c>)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0c:	4b21      	ldr	r3, [pc, #132]	@ (8004b94 <HAL_RCC_ClockConfig+0x25c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 030f 	and.w	r3, r3, #15
 8004b14:	683a      	ldr	r2, [r7, #0]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d001      	beq.n	8004b1e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e036      	b.n	8004b8c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0304 	and.w	r3, r3, #4
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d008      	beq.n	8004b3c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	4918      	ldr	r1, [pc, #96]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0308 	and.w	r3, r3, #8
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d009      	beq.n	8004b5c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b48:	4b13      	ldr	r3, [pc, #76]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	00db      	lsls	r3, r3, #3
 8004b56:	4910      	ldr	r1, [pc, #64]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b5c:	f000 f826 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 8004b60:	4602      	mov	r2, r0
 8004b62:	4b0d      	ldr	r3, [pc, #52]	@ (8004b98 <HAL_RCC_ClockConfig+0x260>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	091b      	lsrs	r3, r3, #4
 8004b68:	f003 030f 	and.w	r3, r3, #15
 8004b6c:	490c      	ldr	r1, [pc, #48]	@ (8004ba0 <HAL_RCC_ClockConfig+0x268>)
 8004b6e:	5ccb      	ldrb	r3, [r1, r3]
 8004b70:	f003 031f 	and.w	r3, r3, #31
 8004b74:	fa22 f303 	lsr.w	r3, r2, r3
 8004b78:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba4 <HAL_RCC_ClockConfig+0x26c>)
 8004b7a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ba8 <HAL_RCC_ClockConfig+0x270>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7fd fae3 	bl	800214c <HAL_InitTick>
 8004b86:	4603      	mov	r3, r0
 8004b88:	73fb      	strb	r3, [r7, #15]

  return status;
 8004b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3718      	adds	r7, #24
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	40022000 	.word	0x40022000
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	04c4b400 	.word	0x04c4b400
 8004ba0:	08008e40 	.word	0x08008e40
 8004ba4:	20000008 	.word	0x20000008
 8004ba8:	2000001c 	.word	0x2000001c

08004bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b089      	sub	sp, #36	@ 0x24
 8004bb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	61fb      	str	r3, [r7, #28]
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bba:	4b3e      	ldr	r3, [pc, #248]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 030c 	and.w	r3, r3, #12
 8004bc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	f003 0303 	and.w	r3, r3, #3
 8004bcc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d005      	beq.n	8004be0 <HAL_RCC_GetSysClockFreq+0x34>
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	2b0c      	cmp	r3, #12
 8004bd8:	d121      	bne.n	8004c1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d11e      	bne.n	8004c1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004be0:	4b34      	ldr	r3, [pc, #208]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0308 	and.w	r3, r3, #8
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d107      	bne.n	8004bfc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004bec:	4b31      	ldr	r3, [pc, #196]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bf2:	0a1b      	lsrs	r3, r3, #8
 8004bf4:	f003 030f 	and.w	r3, r3, #15
 8004bf8:	61fb      	str	r3, [r7, #28]
 8004bfa:	e005      	b.n	8004c08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	091b      	lsrs	r3, r3, #4
 8004c02:	f003 030f 	and.w	r3, r3, #15
 8004c06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004c08:	4a2b      	ldr	r2, [pc, #172]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d10d      	bne.n	8004c34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c1c:	e00a      	b.n	8004c34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	2b04      	cmp	r3, #4
 8004c22:	d102      	bne.n	8004c2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c24:	4b25      	ldr	r3, [pc, #148]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8004c26:	61bb      	str	r3, [r7, #24]
 8004c28:	e004      	b.n	8004c34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	2b08      	cmp	r3, #8
 8004c2e:	d101      	bne.n	8004c34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c30:	4b23      	ldr	r3, [pc, #140]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	2b0c      	cmp	r3, #12
 8004c38:	d134      	bne.n	8004ca4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f003 0303 	and.w	r3, r3, #3
 8004c42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d003      	beq.n	8004c52 <HAL_RCC_GetSysClockFreq+0xa6>
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	2b03      	cmp	r3, #3
 8004c4e:	d003      	beq.n	8004c58 <HAL_RCC_GetSysClockFreq+0xac>
 8004c50:	e005      	b.n	8004c5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004c52:	4b1a      	ldr	r3, [pc, #104]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8004c54:	617b      	str	r3, [r7, #20]
      break;
 8004c56:	e005      	b.n	8004c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004c58:	4b19      	ldr	r3, [pc, #100]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c5a:	617b      	str	r3, [r7, #20]
      break;
 8004c5c:	e002      	b.n	8004c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	617b      	str	r3, [r7, #20]
      break;
 8004c62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c64:	4b13      	ldr	r3, [pc, #76]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	091b      	lsrs	r3, r3, #4
 8004c6a:	f003 030f 	and.w	r3, r3, #15
 8004c6e:	3301      	adds	r3, #1
 8004c70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004c72:	4b10      	ldr	r3, [pc, #64]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	0a1b      	lsrs	r3, r3, #8
 8004c78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	fb03 f202 	mul.w	r2, r3, r2
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	0e5b      	lsrs	r3, r3, #25
 8004c90:	f003 0303 	and.w	r3, r3, #3
 8004c94:	3301      	adds	r3, #1
 8004c96:	005b      	lsls	r3, r3, #1
 8004c98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ca4:	69bb      	ldr	r3, [r7, #24]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3724      	adds	r7, #36	@ 0x24
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	08008e58 	.word	0x08008e58
 8004cbc:	00f42400 	.word	0x00f42400
 8004cc0:	007a1200 	.word	0x007a1200

08004cc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cc8:	4b03      	ldr	r3, [pc, #12]	@ (8004cd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cca:	681b      	ldr	r3, [r3, #0]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	20000008 	.word	0x20000008

08004cdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004ce0:	f7ff fff0 	bl	8004cc4 <HAL_RCC_GetHCLKFreq>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	4b06      	ldr	r3, [pc, #24]	@ (8004d00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	0a1b      	lsrs	r3, r3, #8
 8004cec:	f003 0307 	and.w	r3, r3, #7
 8004cf0:	4904      	ldr	r1, [pc, #16]	@ (8004d04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004cf2:	5ccb      	ldrb	r3, [r1, r3]
 8004cf4:	f003 031f 	and.w	r3, r3, #31
 8004cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	40021000 	.word	0x40021000
 8004d04:	08008e50 	.word	0x08008e50

08004d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004d0c:	f7ff ffda 	bl	8004cc4 <HAL_RCC_GetHCLKFreq>
 8004d10:	4602      	mov	r2, r0
 8004d12:	4b06      	ldr	r3, [pc, #24]	@ (8004d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	0adb      	lsrs	r3, r3, #11
 8004d18:	f003 0307 	and.w	r3, r3, #7
 8004d1c:	4904      	ldr	r1, [pc, #16]	@ (8004d30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d1e:	5ccb      	ldrb	r3, [r1, r3]
 8004d20:	f003 031f 	and.w	r3, r3, #31
 8004d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	40021000 	.word	0x40021000
 8004d30:	08008e50 	.word	0x08008e50

08004d34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b086      	sub	sp, #24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004d40:	4b27      	ldr	r3, [pc, #156]	@ (8004de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d003      	beq.n	8004d54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004d4c:	f7ff f916 	bl	8003f7c <HAL_PWREx_GetVoltageRange>
 8004d50:	6178      	str	r0, [r7, #20]
 8004d52:	e014      	b.n	8004d7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d54:	4b22      	ldr	r3, [pc, #136]	@ (8004de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d58:	4a21      	ldr	r2, [pc, #132]	@ (8004de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d60:	4b1f      	ldr	r3, [pc, #124]	@ (8004de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d68:	60fb      	str	r3, [r7, #12]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004d6c:	f7ff f906 	bl	8003f7c <HAL_PWREx_GetVoltageRange>
 8004d70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004d72:	4b1b      	ldr	r3, [pc, #108]	@ (8004de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d76:	4a1a      	ldr	r2, [pc, #104]	@ (8004de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004d78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d84:	d10b      	bne.n	8004d9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2b80      	cmp	r3, #128	@ 0x80
 8004d8a:	d913      	bls.n	8004db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004d90:	d902      	bls.n	8004d98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d92:	2302      	movs	r3, #2
 8004d94:	613b      	str	r3, [r7, #16]
 8004d96:	e00d      	b.n	8004db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d98:	2301      	movs	r3, #1
 8004d9a:	613b      	str	r3, [r7, #16]
 8004d9c:	e00a      	b.n	8004db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2b7f      	cmp	r3, #127	@ 0x7f
 8004da2:	d902      	bls.n	8004daa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004da4:	2302      	movs	r3, #2
 8004da6:	613b      	str	r3, [r7, #16]
 8004da8:	e004      	b.n	8004db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b70      	cmp	r3, #112	@ 0x70
 8004dae:	d101      	bne.n	8004db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004db0:	2301      	movs	r3, #1
 8004db2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004db4:	4b0b      	ldr	r3, [pc, #44]	@ (8004de4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f023 020f 	bic.w	r2, r3, #15
 8004dbc:	4909      	ldr	r1, [pc, #36]	@ (8004de4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004dc4:	4b07      	ldr	r3, [pc, #28]	@ (8004de4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 030f 	and.w	r3, r3, #15
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d001      	beq.n	8004dd6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e000      	b.n	8004dd8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3718      	adds	r7, #24
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	40021000 	.word	0x40021000
 8004de4:	40022000 	.word	0x40022000

08004de8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b087      	sub	sp, #28
 8004dec:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004dee:	4b2d      	ldr	r3, [pc, #180]	@ (8004ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	f003 0303 	and.w	r3, r3, #3
 8004df6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2b03      	cmp	r3, #3
 8004dfc:	d00b      	beq.n	8004e16 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2b03      	cmp	r3, #3
 8004e02:	d825      	bhi.n	8004e50 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d008      	beq.n	8004e1c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d11f      	bne.n	8004e50 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004e10:	4b25      	ldr	r3, [pc, #148]	@ (8004ea8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004e12:	613b      	str	r3, [r7, #16]
    break;
 8004e14:	e01f      	b.n	8004e56 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004e16:	4b25      	ldr	r3, [pc, #148]	@ (8004eac <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004e18:	613b      	str	r3, [r7, #16]
    break;
 8004e1a:	e01c      	b.n	8004e56 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e1c:	4b21      	ldr	r3, [pc, #132]	@ (8004ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0308 	and.w	r3, r3, #8
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d107      	bne.n	8004e38 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e28:	4b1e      	ldr	r3, [pc, #120]	@ (8004ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e2e:	0a1b      	lsrs	r3, r3, #8
 8004e30:	f003 030f 	and.w	r3, r3, #15
 8004e34:	617b      	str	r3, [r7, #20]
 8004e36:	e005      	b.n	8004e44 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e38:	4b1a      	ldr	r3, [pc, #104]	@ (8004ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	091b      	lsrs	r3, r3, #4
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004e44:	4a1a      	ldr	r2, [pc, #104]	@ (8004eb0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e4c:	613b      	str	r3, [r7, #16]
    break;
 8004e4e:	e002      	b.n	8004e56 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004e50:	2300      	movs	r3, #0
 8004e52:	613b      	str	r3, [r7, #16]
    break;
 8004e54:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e56:	4b13      	ldr	r3, [pc, #76]	@ (8004ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	091b      	lsrs	r3, r3, #4
 8004e5c:	f003 030f 	and.w	r3, r3, #15
 8004e60:	3301      	adds	r3, #1
 8004e62:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004e64:	4b0f      	ldr	r3, [pc, #60]	@ (8004ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	0a1b      	lsrs	r3, r3, #8
 8004e6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	fb03 f202 	mul.w	r2, r3, r2
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e7c:	4b09      	ldr	r3, [pc, #36]	@ (8004ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	0e5b      	lsrs	r3, r3, #25
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	3301      	adds	r3, #1
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e94:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004e96:	683b      	ldr	r3, [r7, #0]
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	371c      	adds	r7, #28
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr
 8004ea4:	40021000 	.word	0x40021000
 8004ea8:	00f42400 	.word	0x00f42400
 8004eac:	007a1200 	.word	0x007a1200
 8004eb0:	08008e58 	.word	0x08008e58

08004eb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d040      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ed4:	2b80      	cmp	r3, #128	@ 0x80
 8004ed6:	d02a      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004ed8:	2b80      	cmp	r3, #128	@ 0x80
 8004eda:	d825      	bhi.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004edc:	2b60      	cmp	r3, #96	@ 0x60
 8004ede:	d026      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004ee0:	2b60      	cmp	r3, #96	@ 0x60
 8004ee2:	d821      	bhi.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004ee4:	2b40      	cmp	r3, #64	@ 0x40
 8004ee6:	d006      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004ee8:	2b40      	cmp	r3, #64	@ 0x40
 8004eea:	d81d      	bhi.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d009      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d010      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004ef4:	e018      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ef6:	4b89      	ldr	r3, [pc, #548]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	4a88      	ldr	r2, [pc, #544]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f00:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f02:	e015      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	3304      	adds	r3, #4
 8004f08:	2100      	movs	r1, #0
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f000 fb02 	bl	8005514 <RCCEx_PLLSAI1_Config>
 8004f10:	4603      	mov	r3, r0
 8004f12:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f14:	e00c      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	3320      	adds	r3, #32
 8004f1a:	2100      	movs	r1, #0
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 fbed 	bl	80056fc <RCCEx_PLLSAI2_Config>
 8004f22:	4603      	mov	r3, r0
 8004f24:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f26:	e003      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	74fb      	strb	r3, [r7, #19]
      break;
 8004f2c:	e000      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004f2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f30:	7cfb      	ldrb	r3, [r7, #19]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10b      	bne.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f36:	4b79      	ldr	r3, [pc, #484]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f3c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f44:	4975      	ldr	r1, [pc, #468]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004f4c:	e001      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f4e:	7cfb      	ldrb	r3, [r7, #19]
 8004f50:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d047      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f66:	d030      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f6c:	d82a      	bhi.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004f6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f72:	d02a      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004f74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f78:	d824      	bhi.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004f7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f7e:	d008      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f84:	d81e      	bhi.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00a      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004f8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f8e:	d010      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004f90:	e018      	b.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f92:	4b62      	ldr	r3, [pc, #392]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	4a61      	ldr	r2, [pc, #388]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f9c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f9e:	e015      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	2100      	movs	r1, #0
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f000 fab4 	bl	8005514 <RCCEx_PLLSAI1_Config>
 8004fac:	4603      	mov	r3, r0
 8004fae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004fb0:	e00c      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	3320      	adds	r3, #32
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f000 fb9f 	bl	80056fc <RCCEx_PLLSAI2_Config>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004fc2:	e003      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	74fb      	strb	r3, [r7, #19]
      break;
 8004fc8:	e000      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004fca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fcc:	7cfb      	ldrb	r3, [r7, #19]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10b      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004fd2:	4b52      	ldr	r3, [pc, #328]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fd8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe0:	494e      	ldr	r1, [pc, #312]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004fe8:	e001      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fea:	7cfb      	ldrb	r3, [r7, #19]
 8004fec:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	f000 809f 	beq.w	800513a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005000:	4b46      	ldr	r3, [pc, #280]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005004:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d101      	bne.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800500c:	2301      	movs	r3, #1
 800500e:	e000      	b.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005010:	2300      	movs	r3, #0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00d      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005016:	4b41      	ldr	r3, [pc, #260]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800501a:	4a40      	ldr	r2, [pc, #256]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800501c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005020:	6593      	str	r3, [r2, #88]	@ 0x58
 8005022:	4b3e      	ldr	r3, [pc, #248]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800502a:	60bb      	str	r3, [r7, #8]
 800502c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800502e:	2301      	movs	r3, #1
 8005030:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005032:	4b3b      	ldr	r3, [pc, #236]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a3a      	ldr	r2, [pc, #232]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800503c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800503e:	f7fd f8d5 	bl	80021ec <HAL_GetTick>
 8005042:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005044:	e009      	b.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005046:	f7fd f8d1 	bl	80021ec <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	2b02      	cmp	r3, #2
 8005052:	d902      	bls.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	74fb      	strb	r3, [r7, #19]
        break;
 8005058:	e005      	b.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800505a:	4b31      	ldr	r3, [pc, #196]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005062:	2b00      	cmp	r3, #0
 8005064:	d0ef      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005066:	7cfb      	ldrb	r3, [r7, #19]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d15b      	bne.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800506c:	4b2b      	ldr	r3, [pc, #172]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800506e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005072:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005076:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d01f      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	429a      	cmp	r2, r3
 8005088:	d019      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800508a:	4b24      	ldr	r3, [pc, #144]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800508c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005090:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005094:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005096:	4b21      	ldr	r3, [pc, #132]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800509c:	4a1f      	ldr	r2, [pc, #124]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800509e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80050a6:	4b1d      	ldr	r3, [pc, #116]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ac:	4a1b      	ldr	r2, [pc, #108]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80050b6:	4a19      	ldr	r2, [pc, #100]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d016      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c8:	f7fd f890 	bl	80021ec <HAL_GetTick>
 80050cc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050ce:	e00b      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050d0:	f7fd f88c 	bl	80021ec <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050de:	4293      	cmp	r3, r2
 80050e0:	d902      	bls.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	74fb      	strb	r3, [r7, #19]
            break;
 80050e6:	e006      	b.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050e8:	4b0c      	ldr	r3, [pc, #48]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d0ec      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80050f6:	7cfb      	ldrb	r3, [r7, #19]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10c      	bne.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050fc:	4b07      	ldr	r3, [pc, #28]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005102:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800510c:	4903      	ldr	r1, [pc, #12]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800510e:	4313      	orrs	r3, r2
 8005110:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005114:	e008      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005116:	7cfb      	ldrb	r3, [r7, #19]
 8005118:	74bb      	strb	r3, [r7, #18]
 800511a:	e005      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800511c:	40021000 	.word	0x40021000
 8005120:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005124:	7cfb      	ldrb	r3, [r7, #19]
 8005126:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005128:	7c7b      	ldrb	r3, [r7, #17]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d105      	bne.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800512e:	4ba0      	ldr	r3, [pc, #640]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005132:	4a9f      	ldr	r2, [pc, #636]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005134:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005138:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00a      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005146:	4b9a      	ldr	r3, [pc, #616]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514c:	f023 0203 	bic.w	r2, r3, #3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005154:	4996      	ldr	r1, [pc, #600]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005156:	4313      	orrs	r3, r2
 8005158:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0302 	and.w	r3, r3, #2
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00a      	beq.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005168:	4b91      	ldr	r3, [pc, #580]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516e:	f023 020c 	bic.w	r2, r3, #12
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005176:	498e      	ldr	r1, [pc, #568]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005178:	4313      	orrs	r3, r2
 800517a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0304 	and.w	r3, r3, #4
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00a      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800518a:	4b89      	ldr	r3, [pc, #548]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800518c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005190:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005198:	4985      	ldr	r1, [pc, #532]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800519a:	4313      	orrs	r3, r2
 800519c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0308 	and.w	r3, r3, #8
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00a      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051ac:	4b80      	ldr	r3, [pc, #512]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051ba:	497d      	ldr	r1, [pc, #500]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0310 	and.w	r3, r3, #16
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00a      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051ce:	4b78      	ldr	r3, [pc, #480]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051dc:	4974      	ldr	r1, [pc, #464]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0320 	and.w	r3, r3, #32
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00a      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051f0:	4b6f      	ldr	r3, [pc, #444]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051fe:	496c      	ldr	r1, [pc, #432]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005200:	4313      	orrs	r3, r2
 8005202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00a      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005212:	4b67      	ldr	r3, [pc, #412]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005218:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005220:	4963      	ldr	r1, [pc, #396]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005222:	4313      	orrs	r3, r2
 8005224:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00a      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005234:	4b5e      	ldr	r3, [pc, #376]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005242:	495b      	ldr	r1, [pc, #364]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005244:	4313      	orrs	r3, r2
 8005246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00a      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005256:	4b56      	ldr	r3, [pc, #344]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800525c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005264:	4952      	ldr	r1, [pc, #328]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005266:	4313      	orrs	r3, r2
 8005268:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00a      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005278:	4b4d      	ldr	r3, [pc, #308]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800527a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800527e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005286:	494a      	ldr	r1, [pc, #296]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005288:	4313      	orrs	r3, r2
 800528a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00a      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800529a:	4b45      	ldr	r3, [pc, #276]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800529c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052a8:	4941      	ldr	r1, [pc, #260]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00a      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80052bc:	4b3c      	ldr	r3, [pc, #240]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052c2:	f023 0203 	bic.w	r2, r3, #3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052ca:	4939      	ldr	r1, [pc, #228]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d028      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052de:	4b34      	ldr	r3, [pc, #208]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052ec:	4930      	ldr	r1, [pc, #192]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052ee:	4313      	orrs	r3, r2
 80052f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052fc:	d106      	bne.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052fe:	4b2c      	ldr	r3, [pc, #176]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	4a2b      	ldr	r2, [pc, #172]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005304:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005308:	60d3      	str	r3, [r2, #12]
 800530a:	e011      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005310:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005314:	d10c      	bne.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	3304      	adds	r3, #4
 800531a:	2101      	movs	r1, #1
 800531c:	4618      	mov	r0, r3
 800531e:	f000 f8f9 	bl	8005514 <RCCEx_PLLSAI1_Config>
 8005322:	4603      	mov	r3, r0
 8005324:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005326:	7cfb      	ldrb	r3, [r7, #19]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d001      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800532c:	7cfb      	ldrb	r3, [r7, #19]
 800532e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d04d      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005340:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005344:	d108      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005346:	4b1a      	ldr	r3, [pc, #104]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005348:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800534c:	4a18      	ldr	r2, [pc, #96]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800534e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005352:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005356:	e012      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005358:	4b15      	ldr	r3, [pc, #84]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800535a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800535e:	4a14      	ldr	r2, [pc, #80]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005360:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005364:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005368:	4b11      	ldr	r3, [pc, #68]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800536a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800536e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005376:	490e      	ldr	r1, [pc, #56]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005378:	4313      	orrs	r3, r2
 800537a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005382:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005386:	d106      	bne.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005388:	4b09      	ldr	r3, [pc, #36]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	4a08      	ldr	r2, [pc, #32]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800538e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005392:	60d3      	str	r3, [r2, #12]
 8005394:	e020      	b.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800539a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800539e:	d109      	bne.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80053a0:	4b03      	ldr	r3, [pc, #12]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	4a02      	ldr	r2, [pc, #8]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053aa:	60d3      	str	r3, [r2, #12]
 80053ac:	e014      	b.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80053ae:	bf00      	nop
 80053b0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053bc:	d10c      	bne.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	3304      	adds	r3, #4
 80053c2:	2101      	movs	r1, #1
 80053c4:	4618      	mov	r0, r3
 80053c6:	f000 f8a5 	bl	8005514 <RCCEx_PLLSAI1_Config>
 80053ca:	4603      	mov	r3, r0
 80053cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053ce:	7cfb      	ldrb	r3, [r7, #19]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d001      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80053d4:	7cfb      	ldrb	r3, [r7, #19]
 80053d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d028      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053e4:	4b4a      	ldr	r3, [pc, #296]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053f2:	4947      	ldr	r1, [pc, #284]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005402:	d106      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005404:	4b42      	ldr	r3, [pc, #264]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	4a41      	ldr	r2, [pc, #260]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800540a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800540e:	60d3      	str	r3, [r2, #12]
 8005410:	e011      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005416:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800541a:	d10c      	bne.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	3304      	adds	r3, #4
 8005420:	2101      	movs	r1, #1
 8005422:	4618      	mov	r0, r3
 8005424:	f000 f876 	bl	8005514 <RCCEx_PLLSAI1_Config>
 8005428:	4603      	mov	r3, r0
 800542a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800542c:	7cfb      	ldrb	r3, [r7, #19]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005432:	7cfb      	ldrb	r3, [r7, #19]
 8005434:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d01e      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005442:	4b33      	ldr	r3, [pc, #204]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005448:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005452:	492f      	ldr	r1, [pc, #188]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005454:	4313      	orrs	r3, r2
 8005456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005460:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005464:	d10c      	bne.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	3304      	adds	r3, #4
 800546a:	2102      	movs	r1, #2
 800546c:	4618      	mov	r0, r3
 800546e:	f000 f851 	bl	8005514 <RCCEx_PLLSAI1_Config>
 8005472:	4603      	mov	r3, r0
 8005474:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005476:	7cfb      	ldrb	r3, [r7, #19]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d001      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800547c:	7cfb      	ldrb	r3, [r7, #19]
 800547e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00b      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800548c:	4b20      	ldr	r3, [pc, #128]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800548e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005492:	f023 0204 	bic.w	r2, r3, #4
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800549c:	491c      	ldr	r1, [pc, #112]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00b      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80054b0:	4b17      	ldr	r3, [pc, #92]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054b6:	f023 0218 	bic.w	r2, r3, #24
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c0:	4913      	ldr	r1, [pc, #76]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d017      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80054d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054e4:	490a      	ldr	r1, [pc, #40]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054e6:	4313      	orrs	r3, r2
 80054e8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054f6:	d105      	bne.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054f8:	4b05      	ldr	r3, [pc, #20]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	4a04      	ldr	r2, [pc, #16]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005502:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005504:	7cbb      	ldrb	r3, [r7, #18]
}
 8005506:	4618      	mov	r0, r3
 8005508:	3718      	adds	r7, #24
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	40021000 	.word	0x40021000

08005514 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b084      	sub	sp, #16
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800551e:	2300      	movs	r3, #0
 8005520:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005522:	4b72      	ldr	r3, [pc, #456]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	f003 0303 	and.w	r3, r3, #3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00e      	beq.n	800554c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800552e:	4b6f      	ldr	r3, [pc, #444]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	f003 0203 	and.w	r2, r3, #3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	429a      	cmp	r2, r3
 800553c:	d103      	bne.n	8005546 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
       ||
 8005542:	2b00      	cmp	r3, #0
 8005544:	d142      	bne.n	80055cc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	73fb      	strb	r3, [r7, #15]
 800554a:	e03f      	b.n	80055cc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2b03      	cmp	r3, #3
 8005552:	d018      	beq.n	8005586 <RCCEx_PLLSAI1_Config+0x72>
 8005554:	2b03      	cmp	r3, #3
 8005556:	d825      	bhi.n	80055a4 <RCCEx_PLLSAI1_Config+0x90>
 8005558:	2b01      	cmp	r3, #1
 800555a:	d002      	beq.n	8005562 <RCCEx_PLLSAI1_Config+0x4e>
 800555c:	2b02      	cmp	r3, #2
 800555e:	d009      	beq.n	8005574 <RCCEx_PLLSAI1_Config+0x60>
 8005560:	e020      	b.n	80055a4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005562:	4b62      	ldr	r3, [pc, #392]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0302 	and.w	r3, r3, #2
 800556a:	2b00      	cmp	r3, #0
 800556c:	d11d      	bne.n	80055aa <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005572:	e01a      	b.n	80055aa <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005574:	4b5d      	ldr	r3, [pc, #372]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800557c:	2b00      	cmp	r3, #0
 800557e:	d116      	bne.n	80055ae <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005584:	e013      	b.n	80055ae <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005586:	4b59      	ldr	r3, [pc, #356]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10f      	bne.n	80055b2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005592:	4b56      	ldr	r3, [pc, #344]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d109      	bne.n	80055b2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80055a2:	e006      	b.n	80055b2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	73fb      	strb	r3, [r7, #15]
      break;
 80055a8:	e004      	b.n	80055b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80055aa:	bf00      	nop
 80055ac:	e002      	b.n	80055b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80055ae:	bf00      	nop
 80055b0:	e000      	b.n	80055b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80055b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80055b4:	7bfb      	ldrb	r3, [r7, #15]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d108      	bne.n	80055cc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80055ba:	4b4c      	ldr	r3, [pc, #304]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	f023 0203 	bic.w	r2, r3, #3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4949      	ldr	r1, [pc, #292]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	f040 8086 	bne.w	80056e0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80055d4:	4b45      	ldr	r3, [pc, #276]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a44      	ldr	r2, [pc, #272]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80055da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80055de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055e0:	f7fc fe04 	bl	80021ec <HAL_GetTick>
 80055e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80055e6:	e009      	b.n	80055fc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055e8:	f7fc fe00 	bl	80021ec <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d902      	bls.n	80055fc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	73fb      	strb	r3, [r7, #15]
        break;
 80055fa:	e005      	b.n	8005608 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80055fc:	4b3b      	ldr	r3, [pc, #236]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1ef      	bne.n	80055e8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005608:	7bfb      	ldrb	r3, [r7, #15]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d168      	bne.n	80056e0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d113      	bne.n	800563c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005614:	4b35      	ldr	r3, [pc, #212]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005616:	691a      	ldr	r2, [r3, #16]
 8005618:	4b35      	ldr	r3, [pc, #212]	@ (80056f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800561a:	4013      	ands	r3, r2
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	6892      	ldr	r2, [r2, #8]
 8005620:	0211      	lsls	r1, r2, #8
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	68d2      	ldr	r2, [r2, #12]
 8005626:	06d2      	lsls	r2, r2, #27
 8005628:	4311      	orrs	r1, r2
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	6852      	ldr	r2, [r2, #4]
 800562e:	3a01      	subs	r2, #1
 8005630:	0112      	lsls	r2, r2, #4
 8005632:	430a      	orrs	r2, r1
 8005634:	492d      	ldr	r1, [pc, #180]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005636:	4313      	orrs	r3, r2
 8005638:	610b      	str	r3, [r1, #16]
 800563a:	e02d      	b.n	8005698 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d115      	bne.n	800566e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005642:	4b2a      	ldr	r3, [pc, #168]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005644:	691a      	ldr	r2, [r3, #16]
 8005646:	4b2b      	ldr	r3, [pc, #172]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005648:	4013      	ands	r3, r2
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	6892      	ldr	r2, [r2, #8]
 800564e:	0211      	lsls	r1, r2, #8
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	6912      	ldr	r2, [r2, #16]
 8005654:	0852      	lsrs	r2, r2, #1
 8005656:	3a01      	subs	r2, #1
 8005658:	0552      	lsls	r2, r2, #21
 800565a:	4311      	orrs	r1, r2
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	6852      	ldr	r2, [r2, #4]
 8005660:	3a01      	subs	r2, #1
 8005662:	0112      	lsls	r2, r2, #4
 8005664:	430a      	orrs	r2, r1
 8005666:	4921      	ldr	r1, [pc, #132]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005668:	4313      	orrs	r3, r2
 800566a:	610b      	str	r3, [r1, #16]
 800566c:	e014      	b.n	8005698 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800566e:	4b1f      	ldr	r3, [pc, #124]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005670:	691a      	ldr	r2, [r3, #16]
 8005672:	4b21      	ldr	r3, [pc, #132]	@ (80056f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005674:	4013      	ands	r3, r2
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	6892      	ldr	r2, [r2, #8]
 800567a:	0211      	lsls	r1, r2, #8
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	6952      	ldr	r2, [r2, #20]
 8005680:	0852      	lsrs	r2, r2, #1
 8005682:	3a01      	subs	r2, #1
 8005684:	0652      	lsls	r2, r2, #25
 8005686:	4311      	orrs	r1, r2
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	6852      	ldr	r2, [r2, #4]
 800568c:	3a01      	subs	r2, #1
 800568e:	0112      	lsls	r2, r2, #4
 8005690:	430a      	orrs	r2, r1
 8005692:	4916      	ldr	r1, [pc, #88]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005694:	4313      	orrs	r3, r2
 8005696:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005698:	4b14      	ldr	r3, [pc, #80]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a13      	ldr	r2, [pc, #76]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 800569e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80056a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056a4:	f7fc fda2 	bl	80021ec <HAL_GetTick>
 80056a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80056aa:	e009      	b.n	80056c0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056ac:	f7fc fd9e 	bl	80021ec <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d902      	bls.n	80056c0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	73fb      	strb	r3, [r7, #15]
          break;
 80056be:	e005      	b.n	80056cc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80056c0:	4b0a      	ldr	r3, [pc, #40]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d0ef      	beq.n	80056ac <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80056cc:	7bfb      	ldrb	r3, [r7, #15]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d106      	bne.n	80056e0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80056d2:	4b06      	ldr	r3, [pc, #24]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80056d4:	691a      	ldr	r2, [r3, #16]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	4904      	ldr	r1, [pc, #16]	@ (80056ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80056dc:	4313      	orrs	r3, r2
 80056de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80056e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	40021000 	.word	0x40021000
 80056f0:	07ff800f 	.word	0x07ff800f
 80056f4:	ff9f800f 	.word	0xff9f800f
 80056f8:	f9ff800f 	.word	0xf9ff800f

080056fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005706:	2300      	movs	r3, #0
 8005708:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800570a:	4b72      	ldr	r3, [pc, #456]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	f003 0303 	and.w	r3, r3, #3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00e      	beq.n	8005734 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005716:	4b6f      	ldr	r3, [pc, #444]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	f003 0203 	and.w	r2, r3, #3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	429a      	cmp	r2, r3
 8005724:	d103      	bne.n	800572e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
       ||
 800572a:	2b00      	cmp	r3, #0
 800572c:	d142      	bne.n	80057b4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	73fb      	strb	r3, [r7, #15]
 8005732:	e03f      	b.n	80057b4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2b03      	cmp	r3, #3
 800573a:	d018      	beq.n	800576e <RCCEx_PLLSAI2_Config+0x72>
 800573c:	2b03      	cmp	r3, #3
 800573e:	d825      	bhi.n	800578c <RCCEx_PLLSAI2_Config+0x90>
 8005740:	2b01      	cmp	r3, #1
 8005742:	d002      	beq.n	800574a <RCCEx_PLLSAI2_Config+0x4e>
 8005744:	2b02      	cmp	r3, #2
 8005746:	d009      	beq.n	800575c <RCCEx_PLLSAI2_Config+0x60>
 8005748:	e020      	b.n	800578c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800574a:	4b62      	ldr	r3, [pc, #392]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b00      	cmp	r3, #0
 8005754:	d11d      	bne.n	8005792 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800575a:	e01a      	b.n	8005792 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800575c:	4b5d      	ldr	r3, [pc, #372]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005764:	2b00      	cmp	r3, #0
 8005766:	d116      	bne.n	8005796 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800576c:	e013      	b.n	8005796 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800576e:	4b59      	ldr	r3, [pc, #356]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10f      	bne.n	800579a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800577a:	4b56      	ldr	r3, [pc, #344]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d109      	bne.n	800579a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800578a:	e006      	b.n	800579a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	73fb      	strb	r3, [r7, #15]
      break;
 8005790:	e004      	b.n	800579c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005792:	bf00      	nop
 8005794:	e002      	b.n	800579c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005796:	bf00      	nop
 8005798:	e000      	b.n	800579c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800579a:	bf00      	nop
    }

    if(status == HAL_OK)
 800579c:	7bfb      	ldrb	r3, [r7, #15]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d108      	bne.n	80057b4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80057a2:	4b4c      	ldr	r3, [pc, #304]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	f023 0203 	bic.w	r2, r3, #3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4949      	ldr	r1, [pc, #292]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80057b4:	7bfb      	ldrb	r3, [r7, #15]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f040 8086 	bne.w	80058c8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80057bc:	4b45      	ldr	r3, [pc, #276]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a44      	ldr	r2, [pc, #272]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057c8:	f7fc fd10 	bl	80021ec <HAL_GetTick>
 80057cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80057ce:	e009      	b.n	80057e4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80057d0:	f7fc fd0c 	bl	80021ec <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d902      	bls.n	80057e4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	73fb      	strb	r3, [r7, #15]
        break;
 80057e2:	e005      	b.n	80057f0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80057e4:	4b3b      	ldr	r3, [pc, #236]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1ef      	bne.n	80057d0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80057f0:	7bfb      	ldrb	r3, [r7, #15]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d168      	bne.n	80058c8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d113      	bne.n	8005824 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80057fc:	4b35      	ldr	r3, [pc, #212]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057fe:	695a      	ldr	r2, [r3, #20]
 8005800:	4b35      	ldr	r3, [pc, #212]	@ (80058d8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005802:	4013      	ands	r3, r2
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	6892      	ldr	r2, [r2, #8]
 8005808:	0211      	lsls	r1, r2, #8
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	68d2      	ldr	r2, [r2, #12]
 800580e:	06d2      	lsls	r2, r2, #27
 8005810:	4311      	orrs	r1, r2
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	6852      	ldr	r2, [r2, #4]
 8005816:	3a01      	subs	r2, #1
 8005818:	0112      	lsls	r2, r2, #4
 800581a:	430a      	orrs	r2, r1
 800581c:	492d      	ldr	r1, [pc, #180]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800581e:	4313      	orrs	r3, r2
 8005820:	614b      	str	r3, [r1, #20]
 8005822:	e02d      	b.n	8005880 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	2b01      	cmp	r3, #1
 8005828:	d115      	bne.n	8005856 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800582a:	4b2a      	ldr	r3, [pc, #168]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800582c:	695a      	ldr	r2, [r3, #20]
 800582e:	4b2b      	ldr	r3, [pc, #172]	@ (80058dc <RCCEx_PLLSAI2_Config+0x1e0>)
 8005830:	4013      	ands	r3, r2
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6892      	ldr	r2, [r2, #8]
 8005836:	0211      	lsls	r1, r2, #8
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	6912      	ldr	r2, [r2, #16]
 800583c:	0852      	lsrs	r2, r2, #1
 800583e:	3a01      	subs	r2, #1
 8005840:	0552      	lsls	r2, r2, #21
 8005842:	4311      	orrs	r1, r2
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	6852      	ldr	r2, [r2, #4]
 8005848:	3a01      	subs	r2, #1
 800584a:	0112      	lsls	r2, r2, #4
 800584c:	430a      	orrs	r2, r1
 800584e:	4921      	ldr	r1, [pc, #132]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005850:	4313      	orrs	r3, r2
 8005852:	614b      	str	r3, [r1, #20]
 8005854:	e014      	b.n	8005880 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005856:	4b1f      	ldr	r3, [pc, #124]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005858:	695a      	ldr	r2, [r3, #20]
 800585a:	4b21      	ldr	r3, [pc, #132]	@ (80058e0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800585c:	4013      	ands	r3, r2
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	6892      	ldr	r2, [r2, #8]
 8005862:	0211      	lsls	r1, r2, #8
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	6952      	ldr	r2, [r2, #20]
 8005868:	0852      	lsrs	r2, r2, #1
 800586a:	3a01      	subs	r2, #1
 800586c:	0652      	lsls	r2, r2, #25
 800586e:	4311      	orrs	r1, r2
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	6852      	ldr	r2, [r2, #4]
 8005874:	3a01      	subs	r2, #1
 8005876:	0112      	lsls	r2, r2, #4
 8005878:	430a      	orrs	r2, r1
 800587a:	4916      	ldr	r1, [pc, #88]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800587c:	4313      	orrs	r3, r2
 800587e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005880:	4b14      	ldr	r3, [pc, #80]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a13      	ldr	r2, [pc, #76]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005886:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800588a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800588c:	f7fc fcae 	bl	80021ec <HAL_GetTick>
 8005890:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005892:	e009      	b.n	80058a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005894:	f7fc fcaa 	bl	80021ec <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d902      	bls.n	80058a8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	73fb      	strb	r3, [r7, #15]
          break;
 80058a6:	e005      	b.n	80058b4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80058a8:	4b0a      	ldr	r3, [pc, #40]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d0ef      	beq.n	8005894 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d106      	bne.n	80058c8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80058ba:	4b06      	ldr	r3, [pc, #24]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058bc:	695a      	ldr	r2, [r3, #20]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	4904      	ldr	r1, [pc, #16]	@ (80058d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058c4:	4313      	orrs	r3, r2
 80058c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3710      	adds	r7, #16
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop
 80058d4:	40021000 	.word	0x40021000
 80058d8:	07ff800f 	.word	0x07ff800f
 80058dc:	ff9f800f 	.word	0xff9f800f
 80058e0:	f9ff800f 	.word	0xf9ff800f

080058e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d101      	bne.n	80058f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e049      	b.n	800598a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d106      	bne.n	8005910 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f7fc f9ae 	bl	8001c6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2202      	movs	r2, #2
 8005914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	3304      	adds	r3, #4
 8005920:	4619      	mov	r1, r3
 8005922:	4610      	mov	r0, r2
 8005924:	f001 f830 	bl	8006988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3708      	adds	r7, #8
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005992:	b580      	push	{r7, lr}
 8005994:	b082      	sub	sp, #8
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e049      	b.n	8005a38 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d106      	bne.n	80059be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 f841 	bl	8005a40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2202      	movs	r2, #2
 80059c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	3304      	adds	r3, #4
 80059ce:	4619      	mov	r1, r3
 80059d0:	4610      	mov	r0, r2
 80059d2:	f000 ffd9 	bl	8006988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2201      	movs	r2, #1
 8005a02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2201      	movs	r2, #1
 8005a12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3708      	adds	r7, #8
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d109      	bne.n	8005a78 <HAL_TIM_PWM_Start+0x24>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	bf14      	ite	ne
 8005a70:	2301      	movne	r3, #1
 8005a72:	2300      	moveq	r3, #0
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	e03c      	b.n	8005af2 <HAL_TIM_PWM_Start+0x9e>
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	2b04      	cmp	r3, #4
 8005a7c:	d109      	bne.n	8005a92 <HAL_TIM_PWM_Start+0x3e>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	bf14      	ite	ne
 8005a8a:	2301      	movne	r3, #1
 8005a8c:	2300      	moveq	r3, #0
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	e02f      	b.n	8005af2 <HAL_TIM_PWM_Start+0x9e>
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	2b08      	cmp	r3, #8
 8005a96:	d109      	bne.n	8005aac <HAL_TIM_PWM_Start+0x58>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	bf14      	ite	ne
 8005aa4:	2301      	movne	r3, #1
 8005aa6:	2300      	moveq	r3, #0
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	e022      	b.n	8005af2 <HAL_TIM_PWM_Start+0x9e>
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	2b0c      	cmp	r3, #12
 8005ab0:	d109      	bne.n	8005ac6 <HAL_TIM_PWM_Start+0x72>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	bf14      	ite	ne
 8005abe:	2301      	movne	r3, #1
 8005ac0:	2300      	moveq	r3, #0
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	e015      	b.n	8005af2 <HAL_TIM_PWM_Start+0x9e>
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b10      	cmp	r3, #16
 8005aca:	d109      	bne.n	8005ae0 <HAL_TIM_PWM_Start+0x8c>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	bf14      	ite	ne
 8005ad8:	2301      	movne	r3, #1
 8005ada:	2300      	moveq	r3, #0
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	e008      	b.n	8005af2 <HAL_TIM_PWM_Start+0x9e>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	bf14      	ite	ne
 8005aec:	2301      	movne	r3, #1
 8005aee:	2300      	moveq	r3, #0
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d001      	beq.n	8005afa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e09c      	b.n	8005c34 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d104      	bne.n	8005b0a <HAL_TIM_PWM_Start+0xb6>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b08:	e023      	b.n	8005b52 <HAL_TIM_PWM_Start+0xfe>
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b04      	cmp	r3, #4
 8005b0e:	d104      	bne.n	8005b1a <HAL_TIM_PWM_Start+0xc6>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b18:	e01b      	b.n	8005b52 <HAL_TIM_PWM_Start+0xfe>
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	2b08      	cmp	r3, #8
 8005b1e:	d104      	bne.n	8005b2a <HAL_TIM_PWM_Start+0xd6>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b28:	e013      	b.n	8005b52 <HAL_TIM_PWM_Start+0xfe>
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	2b0c      	cmp	r3, #12
 8005b2e:	d104      	bne.n	8005b3a <HAL_TIM_PWM_Start+0xe6>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2202      	movs	r2, #2
 8005b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b38:	e00b      	b.n	8005b52 <HAL_TIM_PWM_Start+0xfe>
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	2b10      	cmp	r3, #16
 8005b3e:	d104      	bne.n	8005b4a <HAL_TIM_PWM_Start+0xf6>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2202      	movs	r2, #2
 8005b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b48:	e003      	b.n	8005b52 <HAL_TIM_PWM_Start+0xfe>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2202      	movs	r2, #2
 8005b4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2201      	movs	r2, #1
 8005b58:	6839      	ldr	r1, [r7, #0]
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f001 fce2 	bl	8007524 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a35      	ldr	r2, [pc, #212]	@ (8005c3c <HAL_TIM_PWM_Start+0x1e8>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d013      	beq.n	8005b92 <HAL_TIM_PWM_Start+0x13e>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a34      	ldr	r2, [pc, #208]	@ (8005c40 <HAL_TIM_PWM_Start+0x1ec>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d00e      	beq.n	8005b92 <HAL_TIM_PWM_Start+0x13e>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a32      	ldr	r2, [pc, #200]	@ (8005c44 <HAL_TIM_PWM_Start+0x1f0>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d009      	beq.n	8005b92 <HAL_TIM_PWM_Start+0x13e>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a31      	ldr	r2, [pc, #196]	@ (8005c48 <HAL_TIM_PWM_Start+0x1f4>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d004      	beq.n	8005b92 <HAL_TIM_PWM_Start+0x13e>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a2f      	ldr	r2, [pc, #188]	@ (8005c4c <HAL_TIM_PWM_Start+0x1f8>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d101      	bne.n	8005b96 <HAL_TIM_PWM_Start+0x142>
 8005b92:	2301      	movs	r3, #1
 8005b94:	e000      	b.n	8005b98 <HAL_TIM_PWM_Start+0x144>
 8005b96:	2300      	movs	r3, #0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d007      	beq.n	8005bac <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005baa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a22      	ldr	r2, [pc, #136]	@ (8005c3c <HAL_TIM_PWM_Start+0x1e8>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d01d      	beq.n	8005bf2 <HAL_TIM_PWM_Start+0x19e>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bbe:	d018      	beq.n	8005bf2 <HAL_TIM_PWM_Start+0x19e>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a22      	ldr	r2, [pc, #136]	@ (8005c50 <HAL_TIM_PWM_Start+0x1fc>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d013      	beq.n	8005bf2 <HAL_TIM_PWM_Start+0x19e>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a21      	ldr	r2, [pc, #132]	@ (8005c54 <HAL_TIM_PWM_Start+0x200>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d00e      	beq.n	8005bf2 <HAL_TIM_PWM_Start+0x19e>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a1f      	ldr	r2, [pc, #124]	@ (8005c58 <HAL_TIM_PWM_Start+0x204>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d009      	beq.n	8005bf2 <HAL_TIM_PWM_Start+0x19e>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a17      	ldr	r2, [pc, #92]	@ (8005c40 <HAL_TIM_PWM_Start+0x1ec>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d004      	beq.n	8005bf2 <HAL_TIM_PWM_Start+0x19e>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a15      	ldr	r2, [pc, #84]	@ (8005c44 <HAL_TIM_PWM_Start+0x1f0>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d115      	bne.n	8005c1e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	689a      	ldr	r2, [r3, #8]
 8005bf8:	4b18      	ldr	r3, [pc, #96]	@ (8005c5c <HAL_TIM_PWM_Start+0x208>)
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2b06      	cmp	r3, #6
 8005c02:	d015      	beq.n	8005c30 <HAL_TIM_PWM_Start+0x1dc>
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c0a:	d011      	beq.n	8005c30 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f042 0201 	orr.w	r2, r2, #1
 8005c1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c1c:	e008      	b.n	8005c30 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f042 0201 	orr.w	r2, r2, #1
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	e000      	b.n	8005c32 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3710      	adds	r7, #16
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	40012c00 	.word	0x40012c00
 8005c40:	40013400 	.word	0x40013400
 8005c44:	40014000 	.word	0x40014000
 8005c48:	40014400 	.word	0x40014400
 8005c4c:	40014800 	.word	0x40014800
 8005c50:	40000400 	.word	0x40000400
 8005c54:	40000800 	.word	0x40000800
 8005c58:	40000c00 	.word	0x40000c00
 8005c5c:	00010007 	.word	0x00010007

08005c60 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d101      	bne.n	8005c72 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e049      	b.n	8005d06 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d106      	bne.n	8005c8c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 f841 	bl	8005d0e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2202      	movs	r2, #2
 8005c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	3304      	adds	r3, #4
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	4610      	mov	r0, r2
 8005ca0:	f000 fe72 	bl	8006988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3708      	adds	r7, #8
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b083      	sub	sp, #12
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005d16:	bf00      	nop
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr
	...

08005d24 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d104      	bne.n	8005d3e <HAL_TIM_IC_Start+0x1a>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	e023      	b.n	8005d86 <HAL_TIM_IC_Start+0x62>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	2b04      	cmp	r3, #4
 8005d42:	d104      	bne.n	8005d4e <HAL_TIM_IC_Start+0x2a>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	e01b      	b.n	8005d86 <HAL_TIM_IC_Start+0x62>
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	2b08      	cmp	r3, #8
 8005d52:	d104      	bne.n	8005d5e <HAL_TIM_IC_Start+0x3a>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	e013      	b.n	8005d86 <HAL_TIM_IC_Start+0x62>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b0c      	cmp	r3, #12
 8005d62:	d104      	bne.n	8005d6e <HAL_TIM_IC_Start+0x4a>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	e00b      	b.n	8005d86 <HAL_TIM_IC_Start+0x62>
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	2b10      	cmp	r3, #16
 8005d72:	d104      	bne.n	8005d7e <HAL_TIM_IC_Start+0x5a>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	e003      	b.n	8005d86 <HAL_TIM_IC_Start+0x62>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d104      	bne.n	8005d98 <HAL_TIM_IC_Start+0x74>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	e013      	b.n	8005dc0 <HAL_TIM_IC_Start+0x9c>
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	2b04      	cmp	r3, #4
 8005d9c:	d104      	bne.n	8005da8 <HAL_TIM_IC_Start+0x84>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	e00b      	b.n	8005dc0 <HAL_TIM_IC_Start+0x9c>
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	2b08      	cmp	r3, #8
 8005dac:	d104      	bne.n	8005db8 <HAL_TIM_IC_Start+0x94>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	e003      	b.n	8005dc0 <HAL_TIM_IC_Start+0x9c>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005dc2:	7bfb      	ldrb	r3, [r7, #15]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d102      	bne.n	8005dce <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dc8:	7bbb      	ldrb	r3, [r7, #14]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d001      	beq.n	8005dd2 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e092      	b.n	8005ef8 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d104      	bne.n	8005de2 <HAL_TIM_IC_Start+0xbe>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2202      	movs	r2, #2
 8005ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005de0:	e023      	b.n	8005e2a <HAL_TIM_IC_Start+0x106>
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	2b04      	cmp	r3, #4
 8005de6:	d104      	bne.n	8005df2 <HAL_TIM_IC_Start+0xce>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005df0:	e01b      	b.n	8005e2a <HAL_TIM_IC_Start+0x106>
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b08      	cmp	r3, #8
 8005df6:	d104      	bne.n	8005e02 <HAL_TIM_IC_Start+0xde>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e00:	e013      	b.n	8005e2a <HAL_TIM_IC_Start+0x106>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b0c      	cmp	r3, #12
 8005e06:	d104      	bne.n	8005e12 <HAL_TIM_IC_Start+0xee>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e10:	e00b      	b.n	8005e2a <HAL_TIM_IC_Start+0x106>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b10      	cmp	r3, #16
 8005e16:	d104      	bne.n	8005e22 <HAL_TIM_IC_Start+0xfe>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2202      	movs	r2, #2
 8005e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e20:	e003      	b.n	8005e2a <HAL_TIM_IC_Start+0x106>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2202      	movs	r2, #2
 8005e26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d104      	bne.n	8005e3a <HAL_TIM_IC_Start+0x116>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2202      	movs	r2, #2
 8005e34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e38:	e013      	b.n	8005e62 <HAL_TIM_IC_Start+0x13e>
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2b04      	cmp	r3, #4
 8005e3e:	d104      	bne.n	8005e4a <HAL_TIM_IC_Start+0x126>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2202      	movs	r2, #2
 8005e44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e48:	e00b      	b.n	8005e62 <HAL_TIM_IC_Start+0x13e>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	2b08      	cmp	r3, #8
 8005e4e:	d104      	bne.n	8005e5a <HAL_TIM_IC_Start+0x136>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2202      	movs	r2, #2
 8005e54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005e58:	e003      	b.n	8005e62 <HAL_TIM_IC_Start+0x13e>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2202      	movs	r2, #2
 8005e5e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2201      	movs	r2, #1
 8005e68:	6839      	ldr	r1, [r7, #0]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f001 fb5a 	bl	8007524 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a22      	ldr	r2, [pc, #136]	@ (8005f00 <HAL_TIM_IC_Start+0x1dc>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d01d      	beq.n	8005eb6 <HAL_TIM_IC_Start+0x192>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e82:	d018      	beq.n	8005eb6 <HAL_TIM_IC_Start+0x192>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a1e      	ldr	r2, [pc, #120]	@ (8005f04 <HAL_TIM_IC_Start+0x1e0>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d013      	beq.n	8005eb6 <HAL_TIM_IC_Start+0x192>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a1d      	ldr	r2, [pc, #116]	@ (8005f08 <HAL_TIM_IC_Start+0x1e4>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d00e      	beq.n	8005eb6 <HAL_TIM_IC_Start+0x192>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8005f0c <HAL_TIM_IC_Start+0x1e8>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d009      	beq.n	8005eb6 <HAL_TIM_IC_Start+0x192>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a1a      	ldr	r2, [pc, #104]	@ (8005f10 <HAL_TIM_IC_Start+0x1ec>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d004      	beq.n	8005eb6 <HAL_TIM_IC_Start+0x192>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a18      	ldr	r2, [pc, #96]	@ (8005f14 <HAL_TIM_IC_Start+0x1f0>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d115      	bne.n	8005ee2 <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	689a      	ldr	r2, [r3, #8]
 8005ebc:	4b16      	ldr	r3, [pc, #88]	@ (8005f18 <HAL_TIM_IC_Start+0x1f4>)
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	2b06      	cmp	r3, #6
 8005ec6:	d015      	beq.n	8005ef4 <HAL_TIM_IC_Start+0x1d0>
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ece:	d011      	beq.n	8005ef4 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f042 0201 	orr.w	r2, r2, #1
 8005ede:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ee0:	e008      	b.n	8005ef4 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f042 0201 	orr.w	r2, r2, #1
 8005ef0:	601a      	str	r2, [r3, #0]
 8005ef2:	e000      	b.n	8005ef6 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ef4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3710      	adds	r7, #16
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	40012c00 	.word	0x40012c00
 8005f04:	40000400 	.word	0x40000400
 8005f08:	40000800 	.word	0x40000800
 8005f0c:	40000c00 	.word	0x40000c00
 8005f10:	40013400 	.word	0x40013400
 8005f14:	40014000 	.word	0x40014000
 8005f18:	00010007 	.word	0x00010007

08005f1c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f26:	2300      	movs	r3, #0
 8005f28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d104      	bne.n	8005f3a <HAL_TIM_IC_Start_IT+0x1e>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	e023      	b.n	8005f82 <HAL_TIM_IC_Start_IT+0x66>
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2b04      	cmp	r3, #4
 8005f3e:	d104      	bne.n	8005f4a <HAL_TIM_IC_Start_IT+0x2e>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	e01b      	b.n	8005f82 <HAL_TIM_IC_Start_IT+0x66>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b08      	cmp	r3, #8
 8005f4e:	d104      	bne.n	8005f5a <HAL_TIM_IC_Start_IT+0x3e>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	e013      	b.n	8005f82 <HAL_TIM_IC_Start_IT+0x66>
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	2b0c      	cmp	r3, #12
 8005f5e:	d104      	bne.n	8005f6a <HAL_TIM_IC_Start_IT+0x4e>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	e00b      	b.n	8005f82 <HAL_TIM_IC_Start_IT+0x66>
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	2b10      	cmp	r3, #16
 8005f6e:	d104      	bne.n	8005f7a <HAL_TIM_IC_Start_IT+0x5e>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	e003      	b.n	8005f82 <HAL_TIM_IC_Start_IT+0x66>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d104      	bne.n	8005f94 <HAL_TIM_IC_Start_IT+0x78>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	e013      	b.n	8005fbc <HAL_TIM_IC_Start_IT+0xa0>
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	d104      	bne.n	8005fa4 <HAL_TIM_IC_Start_IT+0x88>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	e00b      	b.n	8005fbc <HAL_TIM_IC_Start_IT+0xa0>
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	2b08      	cmp	r3, #8
 8005fa8:	d104      	bne.n	8005fb4 <HAL_TIM_IC_Start_IT+0x98>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	e003      	b.n	8005fbc <HAL_TIM_IC_Start_IT+0xa0>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005fbe:	7bbb      	ldrb	r3, [r7, #14]
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d102      	bne.n	8005fca <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005fc4:	7b7b      	ldrb	r3, [r7, #13]
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d001      	beq.n	8005fce <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e0dd      	b.n	800618a <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d104      	bne.n	8005fde <HAL_TIM_IC_Start_IT+0xc2>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fdc:	e023      	b.n	8006026 <HAL_TIM_IC_Start_IT+0x10a>
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	2b04      	cmp	r3, #4
 8005fe2:	d104      	bne.n	8005fee <HAL_TIM_IC_Start_IT+0xd2>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fec:	e01b      	b.n	8006026 <HAL_TIM_IC_Start_IT+0x10a>
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	2b08      	cmp	r3, #8
 8005ff2:	d104      	bne.n	8005ffe <HAL_TIM_IC_Start_IT+0xe2>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2202      	movs	r2, #2
 8005ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ffc:	e013      	b.n	8006026 <HAL_TIM_IC_Start_IT+0x10a>
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	2b0c      	cmp	r3, #12
 8006002:	d104      	bne.n	800600e <HAL_TIM_IC_Start_IT+0xf2>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2202      	movs	r2, #2
 8006008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800600c:	e00b      	b.n	8006026 <HAL_TIM_IC_Start_IT+0x10a>
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b10      	cmp	r3, #16
 8006012:	d104      	bne.n	800601e <HAL_TIM_IC_Start_IT+0x102>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2202      	movs	r2, #2
 8006018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800601c:	e003      	b.n	8006026 <HAL_TIM_IC_Start_IT+0x10a>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2202      	movs	r2, #2
 8006022:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d104      	bne.n	8006036 <HAL_TIM_IC_Start_IT+0x11a>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2202      	movs	r2, #2
 8006030:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006034:	e013      	b.n	800605e <HAL_TIM_IC_Start_IT+0x142>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	2b04      	cmp	r3, #4
 800603a:	d104      	bne.n	8006046 <HAL_TIM_IC_Start_IT+0x12a>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2202      	movs	r2, #2
 8006040:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006044:	e00b      	b.n	800605e <HAL_TIM_IC_Start_IT+0x142>
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	2b08      	cmp	r3, #8
 800604a:	d104      	bne.n	8006056 <HAL_TIM_IC_Start_IT+0x13a>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006054:	e003      	b.n	800605e <HAL_TIM_IC_Start_IT+0x142>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2202      	movs	r2, #2
 800605a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	2b0c      	cmp	r3, #12
 8006062:	d841      	bhi.n	80060e8 <HAL_TIM_IC_Start_IT+0x1cc>
 8006064:	a201      	add	r2, pc, #4	@ (adr r2, 800606c <HAL_TIM_IC_Start_IT+0x150>)
 8006066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606a:	bf00      	nop
 800606c:	080060a1 	.word	0x080060a1
 8006070:	080060e9 	.word	0x080060e9
 8006074:	080060e9 	.word	0x080060e9
 8006078:	080060e9 	.word	0x080060e9
 800607c:	080060b3 	.word	0x080060b3
 8006080:	080060e9 	.word	0x080060e9
 8006084:	080060e9 	.word	0x080060e9
 8006088:	080060e9 	.word	0x080060e9
 800608c:	080060c5 	.word	0x080060c5
 8006090:	080060e9 	.word	0x080060e9
 8006094:	080060e9 	.word	0x080060e9
 8006098:	080060e9 	.word	0x080060e9
 800609c:	080060d7 	.word	0x080060d7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68da      	ldr	r2, [r3, #12]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f042 0202 	orr.w	r2, r2, #2
 80060ae:	60da      	str	r2, [r3, #12]
      break;
 80060b0:	e01d      	b.n	80060ee <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68da      	ldr	r2, [r3, #12]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f042 0204 	orr.w	r2, r2, #4
 80060c0:	60da      	str	r2, [r3, #12]
      break;
 80060c2:	e014      	b.n	80060ee <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68da      	ldr	r2, [r3, #12]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0208 	orr.w	r2, r2, #8
 80060d2:	60da      	str	r2, [r3, #12]
      break;
 80060d4:	e00b      	b.n	80060ee <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	68da      	ldr	r2, [r3, #12]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f042 0210 	orr.w	r2, r2, #16
 80060e4:	60da      	str	r2, [r3, #12]
      break;
 80060e6:	e002      	b.n	80060ee <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	73fb      	strb	r3, [r7, #15]
      break;
 80060ec:	bf00      	nop
  }

  if (status == HAL_OK)
 80060ee:	7bfb      	ldrb	r3, [r7, #15]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d149      	bne.n	8006188 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2201      	movs	r2, #1
 80060fa:	6839      	ldr	r1, [r7, #0]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f001 fa11 	bl	8007524 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a23      	ldr	r2, [pc, #140]	@ (8006194 <HAL_TIM_IC_Start_IT+0x278>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d01d      	beq.n	8006148 <HAL_TIM_IC_Start_IT+0x22c>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006114:	d018      	beq.n	8006148 <HAL_TIM_IC_Start_IT+0x22c>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a1f      	ldr	r2, [pc, #124]	@ (8006198 <HAL_TIM_IC_Start_IT+0x27c>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d013      	beq.n	8006148 <HAL_TIM_IC_Start_IT+0x22c>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a1d      	ldr	r2, [pc, #116]	@ (800619c <HAL_TIM_IC_Start_IT+0x280>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00e      	beq.n	8006148 <HAL_TIM_IC_Start_IT+0x22c>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a1c      	ldr	r2, [pc, #112]	@ (80061a0 <HAL_TIM_IC_Start_IT+0x284>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d009      	beq.n	8006148 <HAL_TIM_IC_Start_IT+0x22c>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a1a      	ldr	r2, [pc, #104]	@ (80061a4 <HAL_TIM_IC_Start_IT+0x288>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d004      	beq.n	8006148 <HAL_TIM_IC_Start_IT+0x22c>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a19      	ldr	r2, [pc, #100]	@ (80061a8 <HAL_TIM_IC_Start_IT+0x28c>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d115      	bne.n	8006174 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	689a      	ldr	r2, [r3, #8]
 800614e:	4b17      	ldr	r3, [pc, #92]	@ (80061ac <HAL_TIM_IC_Start_IT+0x290>)
 8006150:	4013      	ands	r3, r2
 8006152:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	2b06      	cmp	r3, #6
 8006158:	d015      	beq.n	8006186 <HAL_TIM_IC_Start_IT+0x26a>
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006160:	d011      	beq.n	8006186 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f042 0201 	orr.w	r2, r2, #1
 8006170:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006172:	e008      	b.n	8006186 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f042 0201 	orr.w	r2, r2, #1
 8006182:	601a      	str	r2, [r3, #0]
 8006184:	e000      	b.n	8006188 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006186:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006188:	7bfb      	ldrb	r3, [r7, #15]
}
 800618a:	4618      	mov	r0, r3
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	40012c00 	.word	0x40012c00
 8006198:	40000400 	.word	0x40000400
 800619c:	40000800 	.word	0x40000800
 80061a0:	40000c00 	.word	0x40000c00
 80061a4:	40013400 	.word	0x40013400
 80061a8:	40014000 	.word	0x40014000
 80061ac:	00010007 	.word	0x00010007

080061b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	f003 0302 	and.w	r3, r3, #2
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d020      	beq.n	8006214 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f003 0302 	and.w	r3, r3, #2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d01b      	beq.n	8006214 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f06f 0202 	mvn.w	r2, #2
 80061e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	699b      	ldr	r3, [r3, #24]
 80061f2:	f003 0303 	and.w	r3, r3, #3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f7fa fd90 	bl	8000d20 <HAL_TIM_IC_CaptureCallback>
 8006200:	e005      	b.n	800620e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 fba1 	bl	800694a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fba8 	bl	800695e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f003 0304 	and.w	r3, r3, #4
 800621a:	2b00      	cmp	r3, #0
 800621c:	d020      	beq.n	8006260 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f003 0304 	and.w	r3, r3, #4
 8006224:	2b00      	cmp	r3, #0
 8006226:	d01b      	beq.n	8006260 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f06f 0204 	mvn.w	r2, #4
 8006230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2202      	movs	r2, #2
 8006236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7fa fd6a 	bl	8000d20 <HAL_TIM_IC_CaptureCallback>
 800624c:	e005      	b.n	800625a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 fb7b 	bl	800694a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 fb82 	bl	800695e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f003 0308 	and.w	r3, r3, #8
 8006266:	2b00      	cmp	r3, #0
 8006268:	d020      	beq.n	80062ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f003 0308 	and.w	r3, r3, #8
 8006270:	2b00      	cmp	r3, #0
 8006272:	d01b      	beq.n	80062ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f06f 0208 	mvn.w	r2, #8
 800627c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2204      	movs	r2, #4
 8006282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	f003 0303 	and.w	r3, r3, #3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d003      	beq.n	800629a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7fa fd44 	bl	8000d20 <HAL_TIM_IC_CaptureCallback>
 8006298:	e005      	b.n	80062a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 fb55 	bl	800694a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f000 fb5c 	bl	800695e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	f003 0310 	and.w	r3, r3, #16
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d020      	beq.n	80062f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f003 0310 	and.w	r3, r3, #16
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d01b      	beq.n	80062f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f06f 0210 	mvn.w	r2, #16
 80062c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2208      	movs	r2, #8
 80062ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f7fa fd1e 	bl	8000d20 <HAL_TIM_IC_CaptureCallback>
 80062e4:	e005      	b.n	80062f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 fb2f 	bl	800694a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fb36 	bl	800695e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f003 0301 	and.w	r3, r3, #1
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00c      	beq.n	800631c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f003 0301 	and.w	r3, r3, #1
 8006308:	2b00      	cmp	r3, #0
 800630a:	d007      	beq.n	800631c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f06f 0201 	mvn.w	r2, #1
 8006314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 fb0d 	bl	8006936 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006322:	2b00      	cmp	r3, #0
 8006324:	d104      	bne.n	8006330 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00c      	beq.n	800634a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006336:	2b00      	cmp	r3, #0
 8006338:	d007      	beq.n	800634a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f001 f9a5 	bl	8007694 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006350:	2b00      	cmp	r3, #0
 8006352:	d00c      	beq.n	800636e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800635a:	2b00      	cmp	r3, #0
 800635c:	d007      	beq.n	800636e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f001 f99d 	bl	80076a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00c      	beq.n	8006392 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800637e:	2b00      	cmp	r3, #0
 8006380:	d007      	beq.n	8006392 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800638a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 faf0 	bl	8006972 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	f003 0320 	and.w	r3, r3, #32
 8006398:	2b00      	cmp	r3, #0
 800639a:	d00c      	beq.n	80063b6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f003 0320 	and.w	r3, r3, #32
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d007      	beq.n	80063b6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f06f 0220 	mvn.w	r2, #32
 80063ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f001 f965 	bl	8007680 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063b6:	bf00      	nop
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}

080063be <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b086      	sub	sp, #24
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	60f8      	str	r0, [r7, #12]
 80063c6:	60b9      	str	r1, [r7, #8]
 80063c8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d101      	bne.n	80063dc <HAL_TIM_IC_ConfigChannel+0x1e>
 80063d8:	2302      	movs	r3, #2
 80063da:	e088      	b.n	80064ee <HAL_TIM_IC_ConfigChannel+0x130>
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d11b      	bne.n	8006422 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80063fa:	f000 fed5 	bl	80071a8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	699a      	ldr	r2, [r3, #24]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f022 020c 	bic.w	r2, r2, #12
 800640c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	6999      	ldr	r1, [r3, #24]
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	689a      	ldr	r2, [r3, #8]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	430a      	orrs	r2, r1
 800641e:	619a      	str	r2, [r3, #24]
 8006420:	e060      	b.n	80064e4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b04      	cmp	r3, #4
 8006426:	d11c      	bne.n	8006462 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006438:	f000 ff53 	bl	80072e2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	699a      	ldr	r2, [r3, #24]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800644a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6999      	ldr	r1, [r3, #24]
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	021a      	lsls	r2, r3, #8
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	430a      	orrs	r2, r1
 800645e:	619a      	str	r2, [r3, #24]
 8006460:	e040      	b.n	80064e4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b08      	cmp	r3, #8
 8006466:	d11b      	bne.n	80064a0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006478:	f000 ffa0 	bl	80073bc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	69da      	ldr	r2, [r3, #28]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 020c 	bic.w	r2, r2, #12
 800648a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	69d9      	ldr	r1, [r3, #28]
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	689a      	ldr	r2, [r3, #8]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	430a      	orrs	r2, r1
 800649c:	61da      	str	r2, [r3, #28]
 800649e:	e021      	b.n	80064e4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b0c      	cmp	r3, #12
 80064a4:	d11c      	bne.n	80064e0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80064b6:	f000 ffbd 	bl	8007434 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	69da      	ldr	r2, [r3, #28]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80064c8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	69d9      	ldr	r1, [r3, #28]
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	021a      	lsls	r2, r3, #8
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	61da      	str	r2, [r3, #28]
 80064de:	e001      	b.n	80064e4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3718      	adds	r7, #24
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
	...

080064f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006504:	2300      	movs	r3, #0
 8006506:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800650e:	2b01      	cmp	r3, #1
 8006510:	d101      	bne.n	8006516 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006512:	2302      	movs	r3, #2
 8006514:	e0ff      	b.n	8006716 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2b14      	cmp	r3, #20
 8006522:	f200 80f0 	bhi.w	8006706 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006526:	a201      	add	r2, pc, #4	@ (adr r2, 800652c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800652c:	08006581 	.word	0x08006581
 8006530:	08006707 	.word	0x08006707
 8006534:	08006707 	.word	0x08006707
 8006538:	08006707 	.word	0x08006707
 800653c:	080065c1 	.word	0x080065c1
 8006540:	08006707 	.word	0x08006707
 8006544:	08006707 	.word	0x08006707
 8006548:	08006707 	.word	0x08006707
 800654c:	08006603 	.word	0x08006603
 8006550:	08006707 	.word	0x08006707
 8006554:	08006707 	.word	0x08006707
 8006558:	08006707 	.word	0x08006707
 800655c:	08006643 	.word	0x08006643
 8006560:	08006707 	.word	0x08006707
 8006564:	08006707 	.word	0x08006707
 8006568:	08006707 	.word	0x08006707
 800656c:	08006685 	.word	0x08006685
 8006570:	08006707 	.word	0x08006707
 8006574:	08006707 	.word	0x08006707
 8006578:	08006707 	.word	0x08006707
 800657c:	080066c5 	.word	0x080066c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	68b9      	ldr	r1, [r7, #8]
 8006586:	4618      	mov	r0, r3
 8006588:	f000 faa4 	bl	8006ad4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	699a      	ldr	r2, [r3, #24]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f042 0208 	orr.w	r2, r2, #8
 800659a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	699a      	ldr	r2, [r3, #24]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f022 0204 	bic.w	r2, r2, #4
 80065aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	6999      	ldr	r1, [r3, #24]
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	691a      	ldr	r2, [r3, #16]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	619a      	str	r2, [r3, #24]
      break;
 80065be:	e0a5      	b.n	800670c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68b9      	ldr	r1, [r7, #8]
 80065c6:	4618      	mov	r0, r3
 80065c8:	f000 fb14 	bl	8006bf4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	699a      	ldr	r2, [r3, #24]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	699a      	ldr	r2, [r3, #24]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	6999      	ldr	r1, [r3, #24]
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	021a      	lsls	r2, r3, #8
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	430a      	orrs	r2, r1
 80065fe:	619a      	str	r2, [r3, #24]
      break;
 8006600:	e084      	b.n	800670c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68b9      	ldr	r1, [r7, #8]
 8006608:	4618      	mov	r0, r3
 800660a:	f000 fb7d 	bl	8006d08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	69da      	ldr	r2, [r3, #28]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f042 0208 	orr.w	r2, r2, #8
 800661c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	69da      	ldr	r2, [r3, #28]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f022 0204 	bic.w	r2, r2, #4
 800662c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	69d9      	ldr	r1, [r3, #28]
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	691a      	ldr	r2, [r3, #16]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	61da      	str	r2, [r3, #28]
      break;
 8006640:	e064      	b.n	800670c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68b9      	ldr	r1, [r7, #8]
 8006648:	4618      	mov	r0, r3
 800664a:	f000 fbe5 	bl	8006e18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	69da      	ldr	r2, [r3, #28]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800665c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	69da      	ldr	r2, [r3, #28]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800666c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	69d9      	ldr	r1, [r3, #28]
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	021a      	lsls	r2, r3, #8
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	430a      	orrs	r2, r1
 8006680:	61da      	str	r2, [r3, #28]
      break;
 8006682:	e043      	b.n	800670c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68b9      	ldr	r1, [r7, #8]
 800668a:	4618      	mov	r0, r3
 800668c:	f000 fc2e 	bl	8006eec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f042 0208 	orr.w	r2, r2, #8
 800669e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f022 0204 	bic.w	r2, r2, #4
 80066ae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	691a      	ldr	r2, [r3, #16]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80066c2:	e023      	b.n	800670c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68b9      	ldr	r1, [r7, #8]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f000 fc72 	bl	8006fb4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	021a      	lsls	r2, r3, #8
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006704:	e002      	b.n	800670c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	75fb      	strb	r3, [r7, #23]
      break;
 800670a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006714:	7dfb      	ldrb	r3, [r7, #23]
}
 8006716:	4618      	mov	r0, r3
 8006718:	3718      	adds	r7, #24
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop

08006720 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800672a:	2300      	movs	r3, #0
 800672c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <HAL_TIM_ConfigClockSource+0x1c>
 8006738:	2302      	movs	r3, #2
 800673a:	e0b6      	b.n	80068aa <HAL_TIM_ConfigClockSource+0x18a>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2202      	movs	r2, #2
 8006748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800675a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800675e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006766:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68ba      	ldr	r2, [r7, #8]
 800676e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006778:	d03e      	beq.n	80067f8 <HAL_TIM_ConfigClockSource+0xd8>
 800677a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800677e:	f200 8087 	bhi.w	8006890 <HAL_TIM_ConfigClockSource+0x170>
 8006782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006786:	f000 8086 	beq.w	8006896 <HAL_TIM_ConfigClockSource+0x176>
 800678a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800678e:	d87f      	bhi.n	8006890 <HAL_TIM_ConfigClockSource+0x170>
 8006790:	2b70      	cmp	r3, #112	@ 0x70
 8006792:	d01a      	beq.n	80067ca <HAL_TIM_ConfigClockSource+0xaa>
 8006794:	2b70      	cmp	r3, #112	@ 0x70
 8006796:	d87b      	bhi.n	8006890 <HAL_TIM_ConfigClockSource+0x170>
 8006798:	2b60      	cmp	r3, #96	@ 0x60
 800679a:	d050      	beq.n	800683e <HAL_TIM_ConfigClockSource+0x11e>
 800679c:	2b60      	cmp	r3, #96	@ 0x60
 800679e:	d877      	bhi.n	8006890 <HAL_TIM_ConfigClockSource+0x170>
 80067a0:	2b50      	cmp	r3, #80	@ 0x50
 80067a2:	d03c      	beq.n	800681e <HAL_TIM_ConfigClockSource+0xfe>
 80067a4:	2b50      	cmp	r3, #80	@ 0x50
 80067a6:	d873      	bhi.n	8006890 <HAL_TIM_ConfigClockSource+0x170>
 80067a8:	2b40      	cmp	r3, #64	@ 0x40
 80067aa:	d058      	beq.n	800685e <HAL_TIM_ConfigClockSource+0x13e>
 80067ac:	2b40      	cmp	r3, #64	@ 0x40
 80067ae:	d86f      	bhi.n	8006890 <HAL_TIM_ConfigClockSource+0x170>
 80067b0:	2b30      	cmp	r3, #48	@ 0x30
 80067b2:	d064      	beq.n	800687e <HAL_TIM_ConfigClockSource+0x15e>
 80067b4:	2b30      	cmp	r3, #48	@ 0x30
 80067b6:	d86b      	bhi.n	8006890 <HAL_TIM_ConfigClockSource+0x170>
 80067b8:	2b20      	cmp	r3, #32
 80067ba:	d060      	beq.n	800687e <HAL_TIM_ConfigClockSource+0x15e>
 80067bc:	2b20      	cmp	r3, #32
 80067be:	d867      	bhi.n	8006890 <HAL_TIM_ConfigClockSource+0x170>
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d05c      	beq.n	800687e <HAL_TIM_ConfigClockSource+0x15e>
 80067c4:	2b10      	cmp	r3, #16
 80067c6:	d05a      	beq.n	800687e <HAL_TIM_ConfigClockSource+0x15e>
 80067c8:	e062      	b.n	8006890 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067da:	f000 fe83 	bl	80074e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80067ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68ba      	ldr	r2, [r7, #8]
 80067f4:	609a      	str	r2, [r3, #8]
      break;
 80067f6:	e04f      	b.n	8006898 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006808:	f000 fe6c 	bl	80074e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	689a      	ldr	r2, [r3, #8]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800681a:	609a      	str	r2, [r3, #8]
      break;
 800681c:	e03c      	b.n	8006898 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800682a:	461a      	mov	r2, r3
 800682c:	f000 fd2a 	bl	8007284 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	2150      	movs	r1, #80	@ 0x50
 8006836:	4618      	mov	r0, r3
 8006838:	f000 fe39 	bl	80074ae <TIM_ITRx_SetConfig>
      break;
 800683c:	e02c      	b.n	8006898 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800684a:	461a      	mov	r2, r3
 800684c:	f000 fd86 	bl	800735c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2160      	movs	r1, #96	@ 0x60
 8006856:	4618      	mov	r0, r3
 8006858:	f000 fe29 	bl	80074ae <TIM_ITRx_SetConfig>
      break;
 800685c:	e01c      	b.n	8006898 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800686a:	461a      	mov	r2, r3
 800686c:	f000 fd0a 	bl	8007284 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2140      	movs	r1, #64	@ 0x40
 8006876:	4618      	mov	r0, r3
 8006878:	f000 fe19 	bl	80074ae <TIM_ITRx_SetConfig>
      break;
 800687c:	e00c      	b.n	8006898 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4619      	mov	r1, r3
 8006888:	4610      	mov	r0, r2
 800688a:	f000 fe10 	bl	80074ae <TIM_ITRx_SetConfig>
      break;
 800688e:	e003      	b.n	8006898 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	73fb      	strb	r3, [r7, #15]
      break;
 8006894:	e000      	b.n	8006898 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006896:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80068b2:	b580      	push	{r7, lr}
 80068b4:	b082      	sub	sp, #8
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
 80068ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d101      	bne.n	80068ca <HAL_TIM_SlaveConfigSynchro+0x18>
 80068c6:	2302      	movs	r3, #2
 80068c8:	e031      	b.n	800692e <HAL_TIM_SlaveConfigSynchro+0x7c>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2201      	movs	r2, #1
 80068ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2202      	movs	r2, #2
 80068d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80068da:	6839      	ldr	r1, [r7, #0]
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f000 fbcf 	bl	8007080 <TIM_SlaveTimer_SetConfig>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d009      	beq.n	80068fc <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e018      	b.n	800692e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	68da      	ldr	r2, [r3, #12]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800690a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68da      	ldr	r2, [r3, #12]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800691a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}

08006936 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006936:	b480      	push	{r7}
 8006938:	b083      	sub	sp, #12
 800693a:	af00      	add	r7, sp, #0
 800693c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800693e:	bf00      	nop
 8006940:	370c      	adds	r7, #12
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800694a:	b480      	push	{r7}
 800694c:	b083      	sub	sp, #12
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006952:	bf00      	nop
 8006954:	370c      	adds	r7, #12
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr

0800695e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800695e:	b480      	push	{r7}
 8006960:	b083      	sub	sp, #12
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006966:	bf00      	nop
 8006968:	370c      	adds	r7, #12
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr

08006972 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006972:	b480      	push	{r7}
 8006974:	b083      	sub	sp, #12
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800697a:	bf00      	nop
 800697c:	370c      	adds	r7, #12
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr
	...

08006988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006988:	b480      	push	{r7}
 800698a:	b085      	sub	sp, #20
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a46      	ldr	r2, [pc, #280]	@ (8006ab4 <TIM_Base_SetConfig+0x12c>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d013      	beq.n	80069c8 <TIM_Base_SetConfig+0x40>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069a6:	d00f      	beq.n	80069c8 <TIM_Base_SetConfig+0x40>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4a43      	ldr	r2, [pc, #268]	@ (8006ab8 <TIM_Base_SetConfig+0x130>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d00b      	beq.n	80069c8 <TIM_Base_SetConfig+0x40>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4a42      	ldr	r2, [pc, #264]	@ (8006abc <TIM_Base_SetConfig+0x134>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d007      	beq.n	80069c8 <TIM_Base_SetConfig+0x40>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a41      	ldr	r2, [pc, #260]	@ (8006ac0 <TIM_Base_SetConfig+0x138>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d003      	beq.n	80069c8 <TIM_Base_SetConfig+0x40>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	4a40      	ldr	r2, [pc, #256]	@ (8006ac4 <TIM_Base_SetConfig+0x13c>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d108      	bne.n	80069da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a35      	ldr	r2, [pc, #212]	@ (8006ab4 <TIM_Base_SetConfig+0x12c>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d01f      	beq.n	8006a22 <TIM_Base_SetConfig+0x9a>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069e8:	d01b      	beq.n	8006a22 <TIM_Base_SetConfig+0x9a>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a32      	ldr	r2, [pc, #200]	@ (8006ab8 <TIM_Base_SetConfig+0x130>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d017      	beq.n	8006a22 <TIM_Base_SetConfig+0x9a>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a31      	ldr	r2, [pc, #196]	@ (8006abc <TIM_Base_SetConfig+0x134>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d013      	beq.n	8006a22 <TIM_Base_SetConfig+0x9a>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a30      	ldr	r2, [pc, #192]	@ (8006ac0 <TIM_Base_SetConfig+0x138>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d00f      	beq.n	8006a22 <TIM_Base_SetConfig+0x9a>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a2f      	ldr	r2, [pc, #188]	@ (8006ac4 <TIM_Base_SetConfig+0x13c>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d00b      	beq.n	8006a22 <TIM_Base_SetConfig+0x9a>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a2e      	ldr	r2, [pc, #184]	@ (8006ac8 <TIM_Base_SetConfig+0x140>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d007      	beq.n	8006a22 <TIM_Base_SetConfig+0x9a>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a2d      	ldr	r2, [pc, #180]	@ (8006acc <TIM_Base_SetConfig+0x144>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d003      	beq.n	8006a22 <TIM_Base_SetConfig+0x9a>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a2c      	ldr	r2, [pc, #176]	@ (8006ad0 <TIM_Base_SetConfig+0x148>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d108      	bne.n	8006a34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	695b      	ldr	r3, [r3, #20]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	68fa      	ldr	r2, [r7, #12]
 8006a46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	689a      	ldr	r2, [r3, #8]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a16      	ldr	r2, [pc, #88]	@ (8006ab4 <TIM_Base_SetConfig+0x12c>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d00f      	beq.n	8006a80 <TIM_Base_SetConfig+0xf8>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a18      	ldr	r2, [pc, #96]	@ (8006ac4 <TIM_Base_SetConfig+0x13c>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d00b      	beq.n	8006a80 <TIM_Base_SetConfig+0xf8>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a17      	ldr	r2, [pc, #92]	@ (8006ac8 <TIM_Base_SetConfig+0x140>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d007      	beq.n	8006a80 <TIM_Base_SetConfig+0xf8>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a16      	ldr	r2, [pc, #88]	@ (8006acc <TIM_Base_SetConfig+0x144>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d003      	beq.n	8006a80 <TIM_Base_SetConfig+0xf8>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a15      	ldr	r2, [pc, #84]	@ (8006ad0 <TIM_Base_SetConfig+0x148>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d103      	bne.n	8006a88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	691a      	ldr	r2, [r3, #16]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	f003 0301 	and.w	r3, r3, #1
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d105      	bne.n	8006aa6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	f023 0201 	bic.w	r2, r3, #1
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	611a      	str	r2, [r3, #16]
  }
}
 8006aa6:	bf00      	nop
 8006aa8:	3714      	adds	r7, #20
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	40012c00 	.word	0x40012c00
 8006ab8:	40000400 	.word	0x40000400
 8006abc:	40000800 	.word	0x40000800
 8006ac0:	40000c00 	.word	0x40000c00
 8006ac4:	40013400 	.word	0x40013400
 8006ac8:	40014000 	.word	0x40014000
 8006acc:	40014400 	.word	0x40014400
 8006ad0:	40014800 	.word	0x40014800

08006ad4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a1b      	ldr	r3, [r3, #32]
 8006ae8:	f023 0201 	bic.w	r2, r3, #1
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f023 0303 	bic.w	r3, r3, #3
 8006b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	68fa      	ldr	r2, [r7, #12]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f023 0302 	bic.w	r3, r3, #2
 8006b20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a2c      	ldr	r2, [pc, #176]	@ (8006be0 <TIM_OC1_SetConfig+0x10c>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d00f      	beq.n	8006b54 <TIM_OC1_SetConfig+0x80>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a2b      	ldr	r2, [pc, #172]	@ (8006be4 <TIM_OC1_SetConfig+0x110>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d00b      	beq.n	8006b54 <TIM_OC1_SetConfig+0x80>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a2a      	ldr	r2, [pc, #168]	@ (8006be8 <TIM_OC1_SetConfig+0x114>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d007      	beq.n	8006b54 <TIM_OC1_SetConfig+0x80>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a29      	ldr	r2, [pc, #164]	@ (8006bec <TIM_OC1_SetConfig+0x118>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d003      	beq.n	8006b54 <TIM_OC1_SetConfig+0x80>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a28      	ldr	r2, [pc, #160]	@ (8006bf0 <TIM_OC1_SetConfig+0x11c>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d10c      	bne.n	8006b6e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	f023 0308 	bic.w	r3, r3, #8
 8006b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	697a      	ldr	r2, [r7, #20]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f023 0304 	bic.w	r3, r3, #4
 8006b6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a1b      	ldr	r2, [pc, #108]	@ (8006be0 <TIM_OC1_SetConfig+0x10c>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d00f      	beq.n	8006b96 <TIM_OC1_SetConfig+0xc2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a1a      	ldr	r2, [pc, #104]	@ (8006be4 <TIM_OC1_SetConfig+0x110>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d00b      	beq.n	8006b96 <TIM_OC1_SetConfig+0xc2>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a19      	ldr	r2, [pc, #100]	@ (8006be8 <TIM_OC1_SetConfig+0x114>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d007      	beq.n	8006b96 <TIM_OC1_SetConfig+0xc2>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a18      	ldr	r2, [pc, #96]	@ (8006bec <TIM_OC1_SetConfig+0x118>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d003      	beq.n	8006b96 <TIM_OC1_SetConfig+0xc2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a17      	ldr	r2, [pc, #92]	@ (8006bf0 <TIM_OC1_SetConfig+0x11c>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d111      	bne.n	8006bba <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	695b      	ldr	r3, [r3, #20]
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	693a      	ldr	r2, [r7, #16]
 8006bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	685a      	ldr	r2, [r3, #4]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	621a      	str	r2, [r3, #32]
}
 8006bd4:	bf00      	nop
 8006bd6:	371c      	adds	r7, #28
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr
 8006be0:	40012c00 	.word	0x40012c00
 8006be4:	40013400 	.word	0x40013400
 8006be8:	40014000 	.word	0x40014000
 8006bec:	40014400 	.word	0x40014400
 8006bf0:	40014800 	.word	0x40014800

08006bf4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b087      	sub	sp, #28
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	f023 0210 	bic.w	r2, r3, #16
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	021b      	lsls	r3, r3, #8
 8006c36:	68fa      	ldr	r2, [r7, #12]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	f023 0320 	bic.w	r3, r3, #32
 8006c42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	011b      	lsls	r3, r3, #4
 8006c4a:	697a      	ldr	r2, [r7, #20]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a28      	ldr	r2, [pc, #160]	@ (8006cf4 <TIM_OC2_SetConfig+0x100>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d003      	beq.n	8006c60 <TIM_OC2_SetConfig+0x6c>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	4a27      	ldr	r2, [pc, #156]	@ (8006cf8 <TIM_OC2_SetConfig+0x104>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d10d      	bne.n	8006c7c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	011b      	lsls	r3, r3, #4
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c7a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a1d      	ldr	r2, [pc, #116]	@ (8006cf4 <TIM_OC2_SetConfig+0x100>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d00f      	beq.n	8006ca4 <TIM_OC2_SetConfig+0xb0>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a1c      	ldr	r2, [pc, #112]	@ (8006cf8 <TIM_OC2_SetConfig+0x104>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d00b      	beq.n	8006ca4 <TIM_OC2_SetConfig+0xb0>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a1b      	ldr	r2, [pc, #108]	@ (8006cfc <TIM_OC2_SetConfig+0x108>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d007      	beq.n	8006ca4 <TIM_OC2_SetConfig+0xb0>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a1a      	ldr	r2, [pc, #104]	@ (8006d00 <TIM_OC2_SetConfig+0x10c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d003      	beq.n	8006ca4 <TIM_OC2_SetConfig+0xb0>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a19      	ldr	r2, [pc, #100]	@ (8006d04 <TIM_OC2_SetConfig+0x110>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d113      	bne.n	8006ccc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006caa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	695b      	ldr	r3, [r3, #20]
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	693a      	ldr	r2, [r7, #16]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	693a      	ldr	r2, [r7, #16]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	697a      	ldr	r2, [r7, #20]
 8006ce4:	621a      	str	r2, [r3, #32]
}
 8006ce6:	bf00      	nop
 8006ce8:	371c      	adds	r7, #28
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	40012c00 	.word	0x40012c00
 8006cf8:	40013400 	.word	0x40013400
 8006cfc:	40014000 	.word	0x40014000
 8006d00:	40014400 	.word	0x40014400
 8006d04:	40014800 	.word	0x40014800

08006d08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b087      	sub	sp, #28
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a1b      	ldr	r3, [r3, #32]
 8006d16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a1b      	ldr	r3, [r3, #32]
 8006d1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	69db      	ldr	r3, [r3, #28]
 8006d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f023 0303 	bic.w	r3, r3, #3
 8006d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	021b      	lsls	r3, r3, #8
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a27      	ldr	r2, [pc, #156]	@ (8006e04 <TIM_OC3_SetConfig+0xfc>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d003      	beq.n	8006d72 <TIM_OC3_SetConfig+0x6a>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a26      	ldr	r2, [pc, #152]	@ (8006e08 <TIM_OC3_SetConfig+0x100>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d10d      	bne.n	8006d8e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	021b      	lsls	r3, r3, #8
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a1c      	ldr	r2, [pc, #112]	@ (8006e04 <TIM_OC3_SetConfig+0xfc>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d00f      	beq.n	8006db6 <TIM_OC3_SetConfig+0xae>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a1b      	ldr	r2, [pc, #108]	@ (8006e08 <TIM_OC3_SetConfig+0x100>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d00b      	beq.n	8006db6 <TIM_OC3_SetConfig+0xae>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a1a      	ldr	r2, [pc, #104]	@ (8006e0c <TIM_OC3_SetConfig+0x104>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d007      	beq.n	8006db6 <TIM_OC3_SetConfig+0xae>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	4a19      	ldr	r2, [pc, #100]	@ (8006e10 <TIM_OC3_SetConfig+0x108>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d003      	beq.n	8006db6 <TIM_OC3_SetConfig+0xae>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a18      	ldr	r2, [pc, #96]	@ (8006e14 <TIM_OC3_SetConfig+0x10c>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d113      	bne.n	8006dde <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006dc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	695b      	ldr	r3, [r3, #20]
 8006dca:	011b      	lsls	r3, r3, #4
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	699b      	ldr	r3, [r3, #24]
 8006dd6:	011b      	lsls	r3, r3, #4
 8006dd8:	693a      	ldr	r2, [r7, #16]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	697a      	ldr	r2, [r7, #20]
 8006df6:	621a      	str	r2, [r3, #32]
}
 8006df8:	bf00      	nop
 8006dfa:	371c      	adds	r7, #28
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	40012c00 	.word	0x40012c00
 8006e08:	40013400 	.word	0x40013400
 8006e0c:	40014000 	.word	0x40014000
 8006e10:	40014400 	.word	0x40014400
 8006e14:	40014800 	.word	0x40014800

08006e18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a1b      	ldr	r3, [r3, #32]
 8006e2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	021b      	lsls	r3, r3, #8
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	031b      	lsls	r3, r3, #12
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a18      	ldr	r2, [pc, #96]	@ (8006ed8 <TIM_OC4_SetConfig+0xc0>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d00f      	beq.n	8006e9c <TIM_OC4_SetConfig+0x84>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a17      	ldr	r2, [pc, #92]	@ (8006edc <TIM_OC4_SetConfig+0xc4>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d00b      	beq.n	8006e9c <TIM_OC4_SetConfig+0x84>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a16      	ldr	r2, [pc, #88]	@ (8006ee0 <TIM_OC4_SetConfig+0xc8>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d007      	beq.n	8006e9c <TIM_OC4_SetConfig+0x84>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a15      	ldr	r2, [pc, #84]	@ (8006ee4 <TIM_OC4_SetConfig+0xcc>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d003      	beq.n	8006e9c <TIM_OC4_SetConfig+0x84>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a14      	ldr	r2, [pc, #80]	@ (8006ee8 <TIM_OC4_SetConfig+0xd0>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d109      	bne.n	8006eb0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ea2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	695b      	ldr	r3, [r3, #20]
 8006ea8:	019b      	lsls	r3, r3, #6
 8006eaa:	697a      	ldr	r2, [r7, #20]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	697a      	ldr	r2, [r7, #20]
 8006eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	685a      	ldr	r2, [r3, #4]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	621a      	str	r2, [r3, #32]
}
 8006eca:	bf00      	nop
 8006ecc:	371c      	adds	r7, #28
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	40012c00 	.word	0x40012c00
 8006edc:	40013400 	.word	0x40013400
 8006ee0:	40014000 	.word	0x40014000
 8006ee4:	40014400 	.word	0x40014400
 8006ee8:	40014800 	.word	0x40014800

08006eec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b087      	sub	sp, #28
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6a1b      	ldr	r3, [r3, #32]
 8006f00:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006f30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	041b      	lsls	r3, r3, #16
 8006f38:	693a      	ldr	r2, [r7, #16]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a17      	ldr	r2, [pc, #92]	@ (8006fa0 <TIM_OC5_SetConfig+0xb4>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d00f      	beq.n	8006f66 <TIM_OC5_SetConfig+0x7a>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a16      	ldr	r2, [pc, #88]	@ (8006fa4 <TIM_OC5_SetConfig+0xb8>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d00b      	beq.n	8006f66 <TIM_OC5_SetConfig+0x7a>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a15      	ldr	r2, [pc, #84]	@ (8006fa8 <TIM_OC5_SetConfig+0xbc>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d007      	beq.n	8006f66 <TIM_OC5_SetConfig+0x7a>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a14      	ldr	r2, [pc, #80]	@ (8006fac <TIM_OC5_SetConfig+0xc0>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d003      	beq.n	8006f66 <TIM_OC5_SetConfig+0x7a>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a13      	ldr	r2, [pc, #76]	@ (8006fb0 <TIM_OC5_SetConfig+0xc4>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d109      	bne.n	8006f7a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	695b      	ldr	r3, [r3, #20]
 8006f72:	021b      	lsls	r3, r3, #8
 8006f74:	697a      	ldr	r2, [r7, #20]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	697a      	ldr	r2, [r7, #20]
 8006f7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	685a      	ldr	r2, [r3, #4]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	693a      	ldr	r2, [r7, #16]
 8006f92:	621a      	str	r2, [r3, #32]
}
 8006f94:	bf00      	nop
 8006f96:	371c      	adds	r7, #28
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr
 8006fa0:	40012c00 	.word	0x40012c00
 8006fa4:	40013400 	.word	0x40013400
 8006fa8:	40014000 	.word	0x40014000
 8006fac:	40014400 	.word	0x40014400
 8006fb0:	40014800 	.word	0x40014800

08006fb4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b087      	sub	sp, #28
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
 8006fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6a1b      	ldr	r3, [r3, #32]
 8006fc2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a1b      	ldr	r3, [r3, #32]
 8006fc8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006fe2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fe6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	021b      	lsls	r3, r3, #8
 8006fee:	68fa      	ldr	r2, [r7, #12]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006ffa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	051b      	lsls	r3, r3, #20
 8007002:	693a      	ldr	r2, [r7, #16]
 8007004:	4313      	orrs	r3, r2
 8007006:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a18      	ldr	r2, [pc, #96]	@ (800706c <TIM_OC6_SetConfig+0xb8>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d00f      	beq.n	8007030 <TIM_OC6_SetConfig+0x7c>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a17      	ldr	r2, [pc, #92]	@ (8007070 <TIM_OC6_SetConfig+0xbc>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d00b      	beq.n	8007030 <TIM_OC6_SetConfig+0x7c>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a16      	ldr	r2, [pc, #88]	@ (8007074 <TIM_OC6_SetConfig+0xc0>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d007      	beq.n	8007030 <TIM_OC6_SetConfig+0x7c>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a15      	ldr	r2, [pc, #84]	@ (8007078 <TIM_OC6_SetConfig+0xc4>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d003      	beq.n	8007030 <TIM_OC6_SetConfig+0x7c>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a14      	ldr	r2, [pc, #80]	@ (800707c <TIM_OC6_SetConfig+0xc8>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d109      	bne.n	8007044 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007036:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	695b      	ldr	r3, [r3, #20]
 800703c:	029b      	lsls	r3, r3, #10
 800703e:	697a      	ldr	r2, [r7, #20]
 8007040:	4313      	orrs	r3, r2
 8007042:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	685a      	ldr	r2, [r3, #4]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	693a      	ldr	r2, [r7, #16]
 800705c:	621a      	str	r2, [r3, #32]
}
 800705e:	bf00      	nop
 8007060:	371c      	adds	r7, #28
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
 800706a:	bf00      	nop
 800706c:	40012c00 	.word	0x40012c00
 8007070:	40013400 	.word	0x40013400
 8007074:	40014000 	.word	0x40014000
 8007078:	40014400 	.word	0x40014400
 800707c:	40014800 	.word	0x40014800

08007080 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800708a:	2300      	movs	r3, #0
 800708c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800709c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070ae:	f023 0307 	bic.w	r3, r3, #7
 80070b2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	693a      	ldr	r2, [r7, #16]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	693a      	ldr	r2, [r7, #16]
 80070c4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	2b70      	cmp	r3, #112	@ 0x70
 80070cc:	d01a      	beq.n	8007104 <TIM_SlaveTimer_SetConfig+0x84>
 80070ce:	2b70      	cmp	r3, #112	@ 0x70
 80070d0:	d860      	bhi.n	8007194 <TIM_SlaveTimer_SetConfig+0x114>
 80070d2:	2b60      	cmp	r3, #96	@ 0x60
 80070d4:	d054      	beq.n	8007180 <TIM_SlaveTimer_SetConfig+0x100>
 80070d6:	2b60      	cmp	r3, #96	@ 0x60
 80070d8:	d85c      	bhi.n	8007194 <TIM_SlaveTimer_SetConfig+0x114>
 80070da:	2b50      	cmp	r3, #80	@ 0x50
 80070dc:	d046      	beq.n	800716c <TIM_SlaveTimer_SetConfig+0xec>
 80070de:	2b50      	cmp	r3, #80	@ 0x50
 80070e0:	d858      	bhi.n	8007194 <TIM_SlaveTimer_SetConfig+0x114>
 80070e2:	2b40      	cmp	r3, #64	@ 0x40
 80070e4:	d019      	beq.n	800711a <TIM_SlaveTimer_SetConfig+0x9a>
 80070e6:	2b40      	cmp	r3, #64	@ 0x40
 80070e8:	d854      	bhi.n	8007194 <TIM_SlaveTimer_SetConfig+0x114>
 80070ea:	2b30      	cmp	r3, #48	@ 0x30
 80070ec:	d055      	beq.n	800719a <TIM_SlaveTimer_SetConfig+0x11a>
 80070ee:	2b30      	cmp	r3, #48	@ 0x30
 80070f0:	d850      	bhi.n	8007194 <TIM_SlaveTimer_SetConfig+0x114>
 80070f2:	2b20      	cmp	r3, #32
 80070f4:	d051      	beq.n	800719a <TIM_SlaveTimer_SetConfig+0x11a>
 80070f6:	2b20      	cmp	r3, #32
 80070f8:	d84c      	bhi.n	8007194 <TIM_SlaveTimer_SetConfig+0x114>
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d04d      	beq.n	800719a <TIM_SlaveTimer_SetConfig+0x11a>
 80070fe:	2b10      	cmp	r3, #16
 8007100:	d04b      	beq.n	800719a <TIM_SlaveTimer_SetConfig+0x11a>
 8007102:	e047      	b.n	8007194 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007114:	f000 f9e6 	bl	80074e4 <TIM_ETR_SetConfig>
      break;
 8007118:	e040      	b.n	800719c <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2b05      	cmp	r3, #5
 8007120:	d101      	bne.n	8007126 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e03b      	b.n	800719e <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	6a1b      	ldr	r3, [r3, #32]
 800712c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	6a1a      	ldr	r2, [r3, #32]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f022 0201 	bic.w	r2, r2, #1
 800713c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800714c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	011b      	lsls	r3, r3, #4
 8007154:	68ba      	ldr	r2, [r7, #8]
 8007156:	4313      	orrs	r3, r2
 8007158:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68ba      	ldr	r2, [r7, #8]
 8007160:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	621a      	str	r2, [r3, #32]
      break;
 800716a:	e017      	b.n	800719c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007178:	461a      	mov	r2, r3
 800717a:	f000 f883 	bl	8007284 <TIM_TI1_ConfigInputStage>
      break;
 800717e:	e00d      	b.n	800719c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800718c:	461a      	mov	r2, r3
 800718e:	f000 f8e5 	bl	800735c <TIM_TI2_ConfigInputStage>
      break;
 8007192:	e003      	b.n	800719c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	75fb      	strb	r3, [r7, #23]
      break;
 8007198:	e000      	b.n	800719c <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 800719a:	bf00      	nop
  }

  return status;
 800719c:	7dfb      	ldrb	r3, [r7, #23]
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3718      	adds	r7, #24
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
	...

080071a8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b087      	sub	sp, #28
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	607a      	str	r2, [r7, #4]
 80071b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6a1b      	ldr	r3, [r3, #32]
 80071ba:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6a1b      	ldr	r3, [r3, #32]
 80071c0:	f023 0201 	bic.w	r2, r3, #1
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	4a26      	ldr	r2, [pc, #152]	@ (800726c <TIM_TI1_SetConfig+0xc4>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d017      	beq.n	8007206 <TIM_TI1_SetConfig+0x5e>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071dc:	d013      	beq.n	8007206 <TIM_TI1_SetConfig+0x5e>
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	4a23      	ldr	r2, [pc, #140]	@ (8007270 <TIM_TI1_SetConfig+0xc8>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d00f      	beq.n	8007206 <TIM_TI1_SetConfig+0x5e>
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	4a22      	ldr	r2, [pc, #136]	@ (8007274 <TIM_TI1_SetConfig+0xcc>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d00b      	beq.n	8007206 <TIM_TI1_SetConfig+0x5e>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	4a21      	ldr	r2, [pc, #132]	@ (8007278 <TIM_TI1_SetConfig+0xd0>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d007      	beq.n	8007206 <TIM_TI1_SetConfig+0x5e>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4a20      	ldr	r2, [pc, #128]	@ (800727c <TIM_TI1_SetConfig+0xd4>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d003      	beq.n	8007206 <TIM_TI1_SetConfig+0x5e>
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	4a1f      	ldr	r2, [pc, #124]	@ (8007280 <TIM_TI1_SetConfig+0xd8>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d101      	bne.n	800720a <TIM_TI1_SetConfig+0x62>
 8007206:	2301      	movs	r3, #1
 8007208:	e000      	b.n	800720c <TIM_TI1_SetConfig+0x64>
 800720a:	2300      	movs	r3, #0
 800720c:	2b00      	cmp	r3, #0
 800720e:	d008      	beq.n	8007222 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	f023 0303 	bic.w	r3, r3, #3
 8007216:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4313      	orrs	r3, r2
 800721e:	617b      	str	r3, [r7, #20]
 8007220:	e003      	b.n	800722a <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f043 0301 	orr.w	r3, r3, #1
 8007228:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007230:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	011b      	lsls	r3, r3, #4
 8007236:	b2db      	uxtb	r3, r3
 8007238:	697a      	ldr	r2, [r7, #20]
 800723a:	4313      	orrs	r3, r2
 800723c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f023 030a 	bic.w	r3, r3, #10
 8007244:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	f003 030a 	and.w	r3, r3, #10
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	4313      	orrs	r3, r2
 8007250:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	697a      	ldr	r2, [r7, #20]
 8007256:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	621a      	str	r2, [r3, #32]
}
 800725e:	bf00      	nop
 8007260:	371c      	adds	r7, #28
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	40012c00 	.word	0x40012c00
 8007270:	40000400 	.word	0x40000400
 8007274:	40000800 	.word	0x40000800
 8007278:	40000c00 	.word	0x40000c00
 800727c:	40013400 	.word	0x40013400
 8007280:	40014000 	.word	0x40014000

08007284 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007284:	b480      	push	{r7}
 8007286:	b087      	sub	sp, #28
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6a1b      	ldr	r3, [r3, #32]
 8007294:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	f023 0201 	bic.w	r2, r3, #1
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80072ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	011b      	lsls	r3, r3, #4
 80072b4:	693a      	ldr	r2, [r7, #16]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	f023 030a 	bic.w	r3, r3, #10
 80072c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072c2:	697a      	ldr	r2, [r7, #20]
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	621a      	str	r2, [r3, #32]
}
 80072d6:	bf00      	nop
 80072d8:	371c      	adds	r7, #28
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr

080072e2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b087      	sub	sp, #28
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	60f8      	str	r0, [r7, #12]
 80072ea:	60b9      	str	r1, [r7, #8]
 80072ec:	607a      	str	r2, [r7, #4]
 80072ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	6a1b      	ldr	r3, [r3, #32]
 80072f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6a1b      	ldr	r3, [r3, #32]
 80072fa:	f023 0210 	bic.w	r2, r3, #16
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800730e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	021b      	lsls	r3, r3, #8
 8007314:	693a      	ldr	r2, [r7, #16]
 8007316:	4313      	orrs	r3, r2
 8007318:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007320:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	031b      	lsls	r3, r3, #12
 8007326:	b29b      	uxth	r3, r3
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	4313      	orrs	r3, r2
 800732c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007334:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	011b      	lsls	r3, r3, #4
 800733a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800733e:	697a      	ldr	r2, [r7, #20]
 8007340:	4313      	orrs	r3, r2
 8007342:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	693a      	ldr	r2, [r7, #16]
 8007348:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	697a      	ldr	r2, [r7, #20]
 800734e:	621a      	str	r2, [r3, #32]
}
 8007350:	bf00      	nop
 8007352:	371c      	adds	r7, #28
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800735c:	b480      	push	{r7}
 800735e:	b087      	sub	sp, #28
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6a1b      	ldr	r3, [r3, #32]
 800736c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6a1b      	ldr	r3, [r3, #32]
 8007372:	f023 0210 	bic.w	r2, r3, #16
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007386:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	031b      	lsls	r3, r3, #12
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	4313      	orrs	r3, r2
 8007390:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007398:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	011b      	lsls	r3, r3, #4
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	693a      	ldr	r2, [r7, #16]
 80073a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	621a      	str	r2, [r3, #32]
}
 80073b0:	bf00      	nop
 80073b2:	371c      	adds	r7, #28
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80073bc:	b480      	push	{r7}
 80073be:	b087      	sub	sp, #28
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	607a      	str	r2, [r7, #4]
 80073c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6a1b      	ldr	r3, [r3, #32]
 80073ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6a1b      	ldr	r3, [r3, #32]
 80073d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	69db      	ldr	r3, [r3, #28]
 80073e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	f023 0303 	bic.w	r3, r3, #3
 80073e8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80073ea:	693a      	ldr	r2, [r7, #16]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80073f8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	011b      	lsls	r3, r3, #4
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	693a      	ldr	r2, [r7, #16]
 8007402:	4313      	orrs	r3, r2
 8007404:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800740c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	021b      	lsls	r3, r3, #8
 8007412:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007416:	697a      	ldr	r2, [r7, #20]
 8007418:	4313      	orrs	r3, r2
 800741a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	693a      	ldr	r2, [r7, #16]
 8007420:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	697a      	ldr	r2, [r7, #20]
 8007426:	621a      	str	r2, [r3, #32]
}
 8007428:	bf00      	nop
 800742a:	371c      	adds	r7, #28
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr

08007434 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007434:	b480      	push	{r7}
 8007436:	b087      	sub	sp, #28
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
 8007440:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6a1b      	ldr	r3, [r3, #32]
 8007446:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6a1b      	ldr	r3, [r3, #32]
 800744c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	69db      	ldr	r3, [r3, #28]
 8007458:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007460:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	021b      	lsls	r3, r3, #8
 8007466:	693a      	ldr	r2, [r7, #16]
 8007468:	4313      	orrs	r3, r2
 800746a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007472:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	031b      	lsls	r3, r3, #12
 8007478:	b29b      	uxth	r3, r3
 800747a:	693a      	ldr	r2, [r7, #16]
 800747c:	4313      	orrs	r3, r2
 800747e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007486:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	031b      	lsls	r3, r3, #12
 800748c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	4313      	orrs	r3, r2
 8007494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	693a      	ldr	r2, [r7, #16]
 800749a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	697a      	ldr	r2, [r7, #20]
 80074a0:	621a      	str	r2, [r3, #32]
}
 80074a2:	bf00      	nop
 80074a4:	371c      	adds	r7, #28
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr

080074ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80074ae:	b480      	push	{r7}
 80074b0:	b085      	sub	sp, #20
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	6078      	str	r0, [r7, #4]
 80074b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80074c6:	683a      	ldr	r2, [r7, #0]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	f043 0307 	orr.w	r3, r3, #7
 80074d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	68fa      	ldr	r2, [r7, #12]
 80074d6:	609a      	str	r2, [r3, #8]
}
 80074d8:	bf00      	nop
 80074da:	3714      	adds	r7, #20
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b087      	sub	sp, #28
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
 80074f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	021a      	lsls	r2, r3, #8
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	431a      	orrs	r2, r3
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	4313      	orrs	r3, r2
 800750c:	697a      	ldr	r2, [r7, #20]
 800750e:	4313      	orrs	r3, r2
 8007510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	697a      	ldr	r2, [r7, #20]
 8007516:	609a      	str	r2, [r3, #8]
}
 8007518:	bf00      	nop
 800751a:	371c      	adds	r7, #28
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr

08007524 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007524:	b480      	push	{r7}
 8007526:	b087      	sub	sp, #28
 8007528:	af00      	add	r7, sp, #0
 800752a:	60f8      	str	r0, [r7, #12]
 800752c:	60b9      	str	r1, [r7, #8]
 800752e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	f003 031f 	and.w	r3, r3, #31
 8007536:	2201      	movs	r2, #1
 8007538:	fa02 f303 	lsl.w	r3, r2, r3
 800753c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6a1a      	ldr	r2, [r3, #32]
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	43db      	mvns	r3, r3
 8007546:	401a      	ands	r2, r3
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6a1a      	ldr	r2, [r3, #32]
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	f003 031f 	and.w	r3, r3, #31
 8007556:	6879      	ldr	r1, [r7, #4]
 8007558:	fa01 f303 	lsl.w	r3, r1, r3
 800755c:	431a      	orrs	r2, r3
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	621a      	str	r2, [r3, #32]
}
 8007562:	bf00      	nop
 8007564:	371c      	adds	r7, #28
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
	...

08007570 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007570:	b480      	push	{r7}
 8007572:	b085      	sub	sp, #20
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007580:	2b01      	cmp	r3, #1
 8007582:	d101      	bne.n	8007588 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007584:	2302      	movs	r3, #2
 8007586:	e068      	b.n	800765a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2201      	movs	r2, #1
 800758c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2202      	movs	r2, #2
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a2e      	ldr	r2, [pc, #184]	@ (8007668 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d004      	beq.n	80075bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a2d      	ldr	r2, [pc, #180]	@ (800766c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d108      	bne.n	80075ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80075c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68fa      	ldr	r2, [r7, #12]
 80075dc:	4313      	orrs	r3, r2
 80075de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	68fa      	ldr	r2, [r7, #12]
 80075e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a1e      	ldr	r2, [pc, #120]	@ (8007668 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d01d      	beq.n	800762e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075fa:	d018      	beq.n	800762e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a1b      	ldr	r2, [pc, #108]	@ (8007670 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d013      	beq.n	800762e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a1a      	ldr	r2, [pc, #104]	@ (8007674 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d00e      	beq.n	800762e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a18      	ldr	r2, [pc, #96]	@ (8007678 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d009      	beq.n	800762e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a13      	ldr	r2, [pc, #76]	@ (800766c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d004      	beq.n	800762e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a14      	ldr	r2, [pc, #80]	@ (800767c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d10c      	bne.n	8007648 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007634:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	68ba      	ldr	r2, [r7, #8]
 800763c:	4313      	orrs	r3, r2
 800763e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	68ba      	ldr	r2, [r7, #8]
 8007646:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	3714      	adds	r7, #20
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr
 8007666:	bf00      	nop
 8007668:	40012c00 	.word	0x40012c00
 800766c:	40013400 	.word	0x40013400
 8007670:	40000400 	.word	0x40000400
 8007674:	40000800 	.word	0x40000800
 8007678:	40000c00 	.word	0x40000c00
 800767c:	40014000 	.word	0x40014000

08007680 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007680:	b480      	push	{r7}
 8007682:	b083      	sub	sp, #12
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007688:	bf00      	nop
 800768a:	370c      	adds	r7, #12
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80076b0:	bf00      	nop
 80076b2:	370c      	adds	r7, #12
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d101      	bne.n	80076ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e042      	b.n	8007754 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d106      	bne.n	80076e6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f7fa fb59 	bl	8001d98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2224      	movs	r2, #36	@ 0x24
 80076ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f022 0201 	bic.w	r2, r2, #1
 80076fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007702:	2b00      	cmp	r3, #0
 8007704:	d002      	beq.n	800770c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fbb2 	bl	8007e70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 f8b3 	bl	8007878 <UART_SetConfig>
 8007712:	4603      	mov	r3, r0
 8007714:	2b01      	cmp	r3, #1
 8007716:	d101      	bne.n	800771c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	e01b      	b.n	8007754 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	685a      	ldr	r2, [r3, #4]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800772a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	689a      	ldr	r2, [r3, #8]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800773a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f042 0201 	orr.w	r2, r2, #1
 800774a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 fc31 	bl	8007fb4 <UART_CheckIdleState>
 8007752:	4603      	mov	r3, r0
}
 8007754:	4618      	mov	r0, r3
 8007756:	3708      	adds	r7, #8
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b08a      	sub	sp, #40	@ 0x28
 8007760:	af02      	add	r7, sp, #8
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	603b      	str	r3, [r7, #0]
 8007768:	4613      	mov	r3, r2
 800776a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007772:	2b20      	cmp	r3, #32
 8007774:	d17b      	bne.n	800786e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d002      	beq.n	8007782 <HAL_UART_Transmit+0x26>
 800777c:	88fb      	ldrh	r3, [r7, #6]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d101      	bne.n	8007786 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e074      	b.n	8007870 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2200      	movs	r2, #0
 800778a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2221      	movs	r2, #33	@ 0x21
 8007792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007796:	f7fa fd29 	bl	80021ec <HAL_GetTick>
 800779a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	88fa      	ldrh	r2, [r7, #6]
 80077a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	88fa      	ldrh	r2, [r7, #6]
 80077a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077b4:	d108      	bne.n	80077c8 <HAL_UART_Transmit+0x6c>
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d104      	bne.n	80077c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80077be:	2300      	movs	r3, #0
 80077c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	61bb      	str	r3, [r7, #24]
 80077c6:	e003      	b.n	80077d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80077cc:	2300      	movs	r3, #0
 80077ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80077d0:	e030      	b.n	8007834 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	9300      	str	r3, [sp, #0]
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	2200      	movs	r2, #0
 80077da:	2180      	movs	r1, #128	@ 0x80
 80077dc:	68f8      	ldr	r0, [r7, #12]
 80077de:	f000 fc93 	bl	8008108 <UART_WaitOnFlagUntilTimeout>
 80077e2:	4603      	mov	r3, r0
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d005      	beq.n	80077f4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2220      	movs	r2, #32
 80077ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e03d      	b.n	8007870 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10b      	bne.n	8007812 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077fa:	69bb      	ldr	r3, [r7, #24]
 80077fc:	881a      	ldrh	r2, [r3, #0]
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007806:	b292      	uxth	r2, r2
 8007808:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	3302      	adds	r3, #2
 800780e:	61bb      	str	r3, [r7, #24]
 8007810:	e007      	b.n	8007822 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	781a      	ldrb	r2, [r3, #0]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800781c:	69fb      	ldr	r3, [r7, #28]
 800781e:	3301      	adds	r3, #1
 8007820:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007828:	b29b      	uxth	r3, r3
 800782a:	3b01      	subs	r3, #1
 800782c:	b29a      	uxth	r2, r3
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800783a:	b29b      	uxth	r3, r3
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1c8      	bne.n	80077d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	2200      	movs	r2, #0
 8007848:	2140      	movs	r1, #64	@ 0x40
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f000 fc5c 	bl	8008108 <UART_WaitOnFlagUntilTimeout>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d005      	beq.n	8007862 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2220      	movs	r2, #32
 800785a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800785e:	2303      	movs	r3, #3
 8007860:	e006      	b.n	8007870 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2220      	movs	r2, #32
 8007866:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800786a:	2300      	movs	r3, #0
 800786c:	e000      	b.n	8007870 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800786e:	2302      	movs	r3, #2
  }
}
 8007870:	4618      	mov	r0, r3
 8007872:	3720      	adds	r7, #32
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800787c:	b08c      	sub	sp, #48	@ 0x30
 800787e:	af00      	add	r7, sp, #0
 8007880:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007882:	2300      	movs	r3, #0
 8007884:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	689a      	ldr	r2, [r3, #8]
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	431a      	orrs	r2, r3
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	695b      	ldr	r3, [r3, #20]
 8007896:	431a      	orrs	r2, r3
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	69db      	ldr	r3, [r3, #28]
 800789c:	4313      	orrs	r3, r2
 800789e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	681a      	ldr	r2, [r3, #0]
 80078a6:	4baa      	ldr	r3, [pc, #680]	@ (8007b50 <UART_SetConfig+0x2d8>)
 80078a8:	4013      	ands	r3, r2
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	6812      	ldr	r2, [r2, #0]
 80078ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078b0:	430b      	orrs	r3, r1
 80078b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	68da      	ldr	r2, [r3, #12]
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	430a      	orrs	r2, r1
 80078c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a9f      	ldr	r2, [pc, #636]	@ (8007b54 <UART_SetConfig+0x2dc>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d004      	beq.n	80078e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	6a1b      	ldr	r3, [r3, #32]
 80078de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078e0:	4313      	orrs	r3, r2
 80078e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80078ee:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80078f2:	697a      	ldr	r2, [r7, #20]
 80078f4:	6812      	ldr	r2, [r2, #0]
 80078f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078f8:	430b      	orrs	r3, r1
 80078fa:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007902:	f023 010f 	bic.w	r1, r3, #15
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	430a      	orrs	r2, r1
 8007910:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a90      	ldr	r2, [pc, #576]	@ (8007b58 <UART_SetConfig+0x2e0>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d125      	bne.n	8007968 <UART_SetConfig+0xf0>
 800791c:	4b8f      	ldr	r3, [pc, #572]	@ (8007b5c <UART_SetConfig+0x2e4>)
 800791e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007922:	f003 0303 	and.w	r3, r3, #3
 8007926:	2b03      	cmp	r3, #3
 8007928:	d81a      	bhi.n	8007960 <UART_SetConfig+0xe8>
 800792a:	a201      	add	r2, pc, #4	@ (adr r2, 8007930 <UART_SetConfig+0xb8>)
 800792c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007930:	08007941 	.word	0x08007941
 8007934:	08007951 	.word	0x08007951
 8007938:	08007949 	.word	0x08007949
 800793c:	08007959 	.word	0x08007959
 8007940:	2301      	movs	r3, #1
 8007942:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007946:	e116      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007948:	2302      	movs	r3, #2
 800794a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800794e:	e112      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007950:	2304      	movs	r3, #4
 8007952:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007956:	e10e      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007958:	2308      	movs	r3, #8
 800795a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800795e:	e10a      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007960:	2310      	movs	r3, #16
 8007962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007966:	e106      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a7c      	ldr	r2, [pc, #496]	@ (8007b60 <UART_SetConfig+0x2e8>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d138      	bne.n	80079e4 <UART_SetConfig+0x16c>
 8007972:	4b7a      	ldr	r3, [pc, #488]	@ (8007b5c <UART_SetConfig+0x2e4>)
 8007974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007978:	f003 030c 	and.w	r3, r3, #12
 800797c:	2b0c      	cmp	r3, #12
 800797e:	d82d      	bhi.n	80079dc <UART_SetConfig+0x164>
 8007980:	a201      	add	r2, pc, #4	@ (adr r2, 8007988 <UART_SetConfig+0x110>)
 8007982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007986:	bf00      	nop
 8007988:	080079bd 	.word	0x080079bd
 800798c:	080079dd 	.word	0x080079dd
 8007990:	080079dd 	.word	0x080079dd
 8007994:	080079dd 	.word	0x080079dd
 8007998:	080079cd 	.word	0x080079cd
 800799c:	080079dd 	.word	0x080079dd
 80079a0:	080079dd 	.word	0x080079dd
 80079a4:	080079dd 	.word	0x080079dd
 80079a8:	080079c5 	.word	0x080079c5
 80079ac:	080079dd 	.word	0x080079dd
 80079b0:	080079dd 	.word	0x080079dd
 80079b4:	080079dd 	.word	0x080079dd
 80079b8:	080079d5 	.word	0x080079d5
 80079bc:	2300      	movs	r3, #0
 80079be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079c2:	e0d8      	b.n	8007b76 <UART_SetConfig+0x2fe>
 80079c4:	2302      	movs	r3, #2
 80079c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079ca:	e0d4      	b.n	8007b76 <UART_SetConfig+0x2fe>
 80079cc:	2304      	movs	r3, #4
 80079ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079d2:	e0d0      	b.n	8007b76 <UART_SetConfig+0x2fe>
 80079d4:	2308      	movs	r3, #8
 80079d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079da:	e0cc      	b.n	8007b76 <UART_SetConfig+0x2fe>
 80079dc:	2310      	movs	r3, #16
 80079de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079e2:	e0c8      	b.n	8007b76 <UART_SetConfig+0x2fe>
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a5e      	ldr	r2, [pc, #376]	@ (8007b64 <UART_SetConfig+0x2ec>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d125      	bne.n	8007a3a <UART_SetConfig+0x1c2>
 80079ee:	4b5b      	ldr	r3, [pc, #364]	@ (8007b5c <UART_SetConfig+0x2e4>)
 80079f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80079f8:	2b30      	cmp	r3, #48	@ 0x30
 80079fa:	d016      	beq.n	8007a2a <UART_SetConfig+0x1b2>
 80079fc:	2b30      	cmp	r3, #48	@ 0x30
 80079fe:	d818      	bhi.n	8007a32 <UART_SetConfig+0x1ba>
 8007a00:	2b20      	cmp	r3, #32
 8007a02:	d00a      	beq.n	8007a1a <UART_SetConfig+0x1a2>
 8007a04:	2b20      	cmp	r3, #32
 8007a06:	d814      	bhi.n	8007a32 <UART_SetConfig+0x1ba>
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d002      	beq.n	8007a12 <UART_SetConfig+0x19a>
 8007a0c:	2b10      	cmp	r3, #16
 8007a0e:	d008      	beq.n	8007a22 <UART_SetConfig+0x1aa>
 8007a10:	e00f      	b.n	8007a32 <UART_SetConfig+0x1ba>
 8007a12:	2300      	movs	r3, #0
 8007a14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a18:	e0ad      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a1a:	2302      	movs	r3, #2
 8007a1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a20:	e0a9      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a22:	2304      	movs	r3, #4
 8007a24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a28:	e0a5      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a2a:	2308      	movs	r3, #8
 8007a2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a30:	e0a1      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a32:	2310      	movs	r3, #16
 8007a34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a38:	e09d      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a4a      	ldr	r2, [pc, #296]	@ (8007b68 <UART_SetConfig+0x2f0>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d125      	bne.n	8007a90 <UART_SetConfig+0x218>
 8007a44:	4b45      	ldr	r3, [pc, #276]	@ (8007b5c <UART_SetConfig+0x2e4>)
 8007a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a4a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007a4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a50:	d016      	beq.n	8007a80 <UART_SetConfig+0x208>
 8007a52:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a54:	d818      	bhi.n	8007a88 <UART_SetConfig+0x210>
 8007a56:	2b80      	cmp	r3, #128	@ 0x80
 8007a58:	d00a      	beq.n	8007a70 <UART_SetConfig+0x1f8>
 8007a5a:	2b80      	cmp	r3, #128	@ 0x80
 8007a5c:	d814      	bhi.n	8007a88 <UART_SetConfig+0x210>
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d002      	beq.n	8007a68 <UART_SetConfig+0x1f0>
 8007a62:	2b40      	cmp	r3, #64	@ 0x40
 8007a64:	d008      	beq.n	8007a78 <UART_SetConfig+0x200>
 8007a66:	e00f      	b.n	8007a88 <UART_SetConfig+0x210>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a6e:	e082      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a70:	2302      	movs	r3, #2
 8007a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a76:	e07e      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a78:	2304      	movs	r3, #4
 8007a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a7e:	e07a      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a80:	2308      	movs	r3, #8
 8007a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a86:	e076      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a88:	2310      	movs	r3, #16
 8007a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a8e:	e072      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a35      	ldr	r2, [pc, #212]	@ (8007b6c <UART_SetConfig+0x2f4>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d12a      	bne.n	8007af0 <UART_SetConfig+0x278>
 8007a9a:	4b30      	ldr	r3, [pc, #192]	@ (8007b5c <UART_SetConfig+0x2e4>)
 8007a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007aa4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007aa8:	d01a      	beq.n	8007ae0 <UART_SetConfig+0x268>
 8007aaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007aae:	d81b      	bhi.n	8007ae8 <UART_SetConfig+0x270>
 8007ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ab4:	d00c      	beq.n	8007ad0 <UART_SetConfig+0x258>
 8007ab6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007aba:	d815      	bhi.n	8007ae8 <UART_SetConfig+0x270>
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d003      	beq.n	8007ac8 <UART_SetConfig+0x250>
 8007ac0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ac4:	d008      	beq.n	8007ad8 <UART_SetConfig+0x260>
 8007ac6:	e00f      	b.n	8007ae8 <UART_SetConfig+0x270>
 8007ac8:	2300      	movs	r3, #0
 8007aca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ace:	e052      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007ad0:	2302      	movs	r3, #2
 8007ad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ad6:	e04e      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007ad8:	2304      	movs	r3, #4
 8007ada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ade:	e04a      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007ae0:	2308      	movs	r3, #8
 8007ae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ae6:	e046      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007ae8:	2310      	movs	r3, #16
 8007aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aee:	e042      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a17      	ldr	r2, [pc, #92]	@ (8007b54 <UART_SetConfig+0x2dc>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d13a      	bne.n	8007b70 <UART_SetConfig+0x2f8>
 8007afa:	4b18      	ldr	r3, [pc, #96]	@ (8007b5c <UART_SetConfig+0x2e4>)
 8007afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b00:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b08:	d01a      	beq.n	8007b40 <UART_SetConfig+0x2c8>
 8007b0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b0e:	d81b      	bhi.n	8007b48 <UART_SetConfig+0x2d0>
 8007b10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b14:	d00c      	beq.n	8007b30 <UART_SetConfig+0x2b8>
 8007b16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b1a:	d815      	bhi.n	8007b48 <UART_SetConfig+0x2d0>
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d003      	beq.n	8007b28 <UART_SetConfig+0x2b0>
 8007b20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b24:	d008      	beq.n	8007b38 <UART_SetConfig+0x2c0>
 8007b26:	e00f      	b.n	8007b48 <UART_SetConfig+0x2d0>
 8007b28:	2300      	movs	r3, #0
 8007b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b2e:	e022      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007b30:	2302      	movs	r3, #2
 8007b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b36:	e01e      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007b38:	2304      	movs	r3, #4
 8007b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b3e:	e01a      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007b40:	2308      	movs	r3, #8
 8007b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b46:	e016      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007b48:	2310      	movs	r3, #16
 8007b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b4e:	e012      	b.n	8007b76 <UART_SetConfig+0x2fe>
 8007b50:	cfff69f3 	.word	0xcfff69f3
 8007b54:	40008000 	.word	0x40008000
 8007b58:	40013800 	.word	0x40013800
 8007b5c:	40021000 	.word	0x40021000
 8007b60:	40004400 	.word	0x40004400
 8007b64:	40004800 	.word	0x40004800
 8007b68:	40004c00 	.word	0x40004c00
 8007b6c:	40005000 	.word	0x40005000
 8007b70:	2310      	movs	r3, #16
 8007b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4aae      	ldr	r2, [pc, #696]	@ (8007e34 <UART_SetConfig+0x5bc>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	f040 8097 	bne.w	8007cb0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b82:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b86:	2b08      	cmp	r3, #8
 8007b88:	d823      	bhi.n	8007bd2 <UART_SetConfig+0x35a>
 8007b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b90 <UART_SetConfig+0x318>)
 8007b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b90:	08007bb5 	.word	0x08007bb5
 8007b94:	08007bd3 	.word	0x08007bd3
 8007b98:	08007bbd 	.word	0x08007bbd
 8007b9c:	08007bd3 	.word	0x08007bd3
 8007ba0:	08007bc3 	.word	0x08007bc3
 8007ba4:	08007bd3 	.word	0x08007bd3
 8007ba8:	08007bd3 	.word	0x08007bd3
 8007bac:	08007bd3 	.word	0x08007bd3
 8007bb0:	08007bcb 	.word	0x08007bcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bb4:	f7fd f892 	bl	8004cdc <HAL_RCC_GetPCLK1Freq>
 8007bb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007bba:	e010      	b.n	8007bde <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bbc:	4b9e      	ldr	r3, [pc, #632]	@ (8007e38 <UART_SetConfig+0x5c0>)
 8007bbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007bc0:	e00d      	b.n	8007bde <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bc2:	f7fc fff3 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 8007bc6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007bc8:	e009      	b.n	8007bde <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007bd0:	e005      	b.n	8007bde <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007bdc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f000 8130 	beq.w	8007e46 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bea:	4a94      	ldr	r2, [pc, #592]	@ (8007e3c <UART_SetConfig+0x5c4>)
 8007bec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007bf8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	685a      	ldr	r2, [r3, #4]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	005b      	lsls	r3, r3, #1
 8007c02:	4413      	add	r3, r2
 8007c04:	69ba      	ldr	r2, [r7, #24]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d305      	bcc.n	8007c16 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c10:	69ba      	ldr	r2, [r7, #24]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d903      	bls.n	8007c1e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007c1c:	e113      	b.n	8007e46 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c20:	2200      	movs	r2, #0
 8007c22:	60bb      	str	r3, [r7, #8]
 8007c24:	60fa      	str	r2, [r7, #12]
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2a:	4a84      	ldr	r2, [pc, #528]	@ (8007e3c <UART_SetConfig+0x5c4>)
 8007c2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	2200      	movs	r2, #0
 8007c34:	603b      	str	r3, [r7, #0]
 8007c36:	607a      	str	r2, [r7, #4]
 8007c38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c3c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c40:	f7f8 fb36 	bl	80002b0 <__aeabi_uldivmod>
 8007c44:	4602      	mov	r2, r0
 8007c46:	460b      	mov	r3, r1
 8007c48:	4610      	mov	r0, r2
 8007c4a:	4619      	mov	r1, r3
 8007c4c:	f04f 0200 	mov.w	r2, #0
 8007c50:	f04f 0300 	mov.w	r3, #0
 8007c54:	020b      	lsls	r3, r1, #8
 8007c56:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007c5a:	0202      	lsls	r2, r0, #8
 8007c5c:	6979      	ldr	r1, [r7, #20]
 8007c5e:	6849      	ldr	r1, [r1, #4]
 8007c60:	0849      	lsrs	r1, r1, #1
 8007c62:	2000      	movs	r0, #0
 8007c64:	460c      	mov	r4, r1
 8007c66:	4605      	mov	r5, r0
 8007c68:	eb12 0804 	adds.w	r8, r2, r4
 8007c6c:	eb43 0905 	adc.w	r9, r3, r5
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	469a      	mov	sl, r3
 8007c78:	4693      	mov	fp, r2
 8007c7a:	4652      	mov	r2, sl
 8007c7c:	465b      	mov	r3, fp
 8007c7e:	4640      	mov	r0, r8
 8007c80:	4649      	mov	r1, r9
 8007c82:	f7f8 fb15 	bl	80002b0 <__aeabi_uldivmod>
 8007c86:	4602      	mov	r2, r0
 8007c88:	460b      	mov	r3, r1
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007c8e:	6a3b      	ldr	r3, [r7, #32]
 8007c90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c94:	d308      	bcc.n	8007ca8 <UART_SetConfig+0x430>
 8007c96:	6a3b      	ldr	r3, [r7, #32]
 8007c98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c9c:	d204      	bcs.n	8007ca8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	6a3a      	ldr	r2, [r7, #32]
 8007ca4:	60da      	str	r2, [r3, #12]
 8007ca6:	e0ce      	b.n	8007e46 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007cae:	e0ca      	b.n	8007e46 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	69db      	ldr	r3, [r3, #28]
 8007cb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cb8:	d166      	bne.n	8007d88 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007cba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007cbe:	2b08      	cmp	r3, #8
 8007cc0:	d827      	bhi.n	8007d12 <UART_SetConfig+0x49a>
 8007cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8007cc8 <UART_SetConfig+0x450>)
 8007cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cc8:	08007ced 	.word	0x08007ced
 8007ccc:	08007cf5 	.word	0x08007cf5
 8007cd0:	08007cfd 	.word	0x08007cfd
 8007cd4:	08007d13 	.word	0x08007d13
 8007cd8:	08007d03 	.word	0x08007d03
 8007cdc:	08007d13 	.word	0x08007d13
 8007ce0:	08007d13 	.word	0x08007d13
 8007ce4:	08007d13 	.word	0x08007d13
 8007ce8:	08007d0b 	.word	0x08007d0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cec:	f7fc fff6 	bl	8004cdc <HAL_RCC_GetPCLK1Freq>
 8007cf0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cf2:	e014      	b.n	8007d1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cf4:	f7fd f808 	bl	8004d08 <HAL_RCC_GetPCLK2Freq>
 8007cf8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cfa:	e010      	b.n	8007d1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007cfc:	4b4e      	ldr	r3, [pc, #312]	@ (8007e38 <UART_SetConfig+0x5c0>)
 8007cfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d00:	e00d      	b.n	8007d1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d02:	f7fc ff53 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 8007d06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d08:	e009      	b.n	8007d1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d10:	e005      	b.n	8007d1e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007d12:	2300      	movs	r3, #0
 8007d14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	f000 8090 	beq.w	8007e46 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d2a:	4a44      	ldr	r2, [pc, #272]	@ (8007e3c <UART_SetConfig+0x5c4>)
 8007d2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d30:	461a      	mov	r2, r3
 8007d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d34:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d38:	005a      	lsls	r2, r3, #1
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	085b      	lsrs	r3, r3, #1
 8007d40:	441a      	add	r2, r3
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d4a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d4c:	6a3b      	ldr	r3, [r7, #32]
 8007d4e:	2b0f      	cmp	r3, #15
 8007d50:	d916      	bls.n	8007d80 <UART_SetConfig+0x508>
 8007d52:	6a3b      	ldr	r3, [r7, #32]
 8007d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d58:	d212      	bcs.n	8007d80 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d5a:	6a3b      	ldr	r3, [r7, #32]
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	f023 030f 	bic.w	r3, r3, #15
 8007d62:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d64:	6a3b      	ldr	r3, [r7, #32]
 8007d66:	085b      	lsrs	r3, r3, #1
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	f003 0307 	and.w	r3, r3, #7
 8007d6e:	b29a      	uxth	r2, r3
 8007d70:	8bfb      	ldrh	r3, [r7, #30]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	8bfa      	ldrh	r2, [r7, #30]
 8007d7c:	60da      	str	r2, [r3, #12]
 8007d7e:	e062      	b.n	8007e46 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007d80:	2301      	movs	r3, #1
 8007d82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007d86:	e05e      	b.n	8007e46 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d88:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d8c:	2b08      	cmp	r3, #8
 8007d8e:	d828      	bhi.n	8007de2 <UART_SetConfig+0x56a>
 8007d90:	a201      	add	r2, pc, #4	@ (adr r2, 8007d98 <UART_SetConfig+0x520>)
 8007d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d96:	bf00      	nop
 8007d98:	08007dbd 	.word	0x08007dbd
 8007d9c:	08007dc5 	.word	0x08007dc5
 8007da0:	08007dcd 	.word	0x08007dcd
 8007da4:	08007de3 	.word	0x08007de3
 8007da8:	08007dd3 	.word	0x08007dd3
 8007dac:	08007de3 	.word	0x08007de3
 8007db0:	08007de3 	.word	0x08007de3
 8007db4:	08007de3 	.word	0x08007de3
 8007db8:	08007ddb 	.word	0x08007ddb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007dbc:	f7fc ff8e 	bl	8004cdc <HAL_RCC_GetPCLK1Freq>
 8007dc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007dc2:	e014      	b.n	8007dee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007dc4:	f7fc ffa0 	bl	8004d08 <HAL_RCC_GetPCLK2Freq>
 8007dc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007dca:	e010      	b.n	8007dee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8007e38 <UART_SetConfig+0x5c0>)
 8007dce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007dd0:	e00d      	b.n	8007dee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007dd2:	f7fc feeb 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 8007dd6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007dd8:	e009      	b.n	8007dee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007de0:	e005      	b.n	8007dee <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007de2:	2300      	movs	r3, #0
 8007de4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007dec:	bf00      	nop
    }

    if (pclk != 0U)
 8007dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d028      	beq.n	8007e46 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df8:	4a10      	ldr	r2, [pc, #64]	@ (8007e3c <UART_SetConfig+0x5c4>)
 8007dfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007dfe:	461a      	mov	r2, r3
 8007e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e02:	fbb3 f2f2 	udiv	r2, r3, r2
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	085b      	lsrs	r3, r3, #1
 8007e0c:	441a      	add	r2, r3
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e16:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	2b0f      	cmp	r3, #15
 8007e1c:	d910      	bls.n	8007e40 <UART_SetConfig+0x5c8>
 8007e1e:	6a3b      	ldr	r3, [r7, #32]
 8007e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e24:	d20c      	bcs.n	8007e40 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e26:	6a3b      	ldr	r3, [r7, #32]
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	60da      	str	r2, [r3, #12]
 8007e30:	e009      	b.n	8007e46 <UART_SetConfig+0x5ce>
 8007e32:	bf00      	nop
 8007e34:	40008000 	.word	0x40008000
 8007e38:	00f42400 	.word	0x00f42400
 8007e3c:	08008e88 	.word	0x08008e88
      }
      else
      {
        ret = HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	2201      	movs	r2, #1
 8007e52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007e62:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3730      	adds	r7, #48	@ 0x30
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007e70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b083      	sub	sp, #12
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e7c:	f003 0308 	and.w	r3, r3, #8
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00a      	beq.n	8007e9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	430a      	orrs	r2, r1
 8007e98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e9e:	f003 0301 	and.w	r3, r3, #1
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00a      	beq.n	8007ebc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	430a      	orrs	r2, r1
 8007eba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ec0:	f003 0302 	and.w	r3, r3, #2
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d00a      	beq.n	8007ede <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	430a      	orrs	r2, r1
 8007edc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee2:	f003 0304 	and.w	r3, r3, #4
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d00a      	beq.n	8007f00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	430a      	orrs	r2, r1
 8007efe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f04:	f003 0310 	and.w	r3, r3, #16
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d00a      	beq.n	8007f22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	430a      	orrs	r2, r1
 8007f20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f26:	f003 0320 	and.w	r3, r3, #32
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d00a      	beq.n	8007f44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	430a      	orrs	r2, r1
 8007f42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d01a      	beq.n	8007f86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	430a      	orrs	r2, r1
 8007f64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f6e:	d10a      	bne.n	8007f86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	430a      	orrs	r2, r1
 8007f84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00a      	beq.n	8007fa8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	430a      	orrs	r2, r1
 8007fa6:	605a      	str	r2, [r3, #4]
  }
}
 8007fa8:	bf00      	nop
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b098      	sub	sp, #96	@ 0x60
 8007fb8:	af02      	add	r7, sp, #8
 8007fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007fc4:	f7fa f912 	bl	80021ec <HAL_GetTick>
 8007fc8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 0308 	and.w	r3, r3, #8
 8007fd4:	2b08      	cmp	r3, #8
 8007fd6:	d12f      	bne.n	8008038 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fd8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007fdc:	9300      	str	r3, [sp, #0]
 8007fde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 f88e 	bl	8008108 <UART_WaitOnFlagUntilTimeout>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d022      	beq.n	8008038 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ffa:	e853 3f00 	ldrex	r3, [r3]
 8007ffe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008002:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008006:	653b      	str	r3, [r7, #80]	@ 0x50
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	461a      	mov	r2, r3
 800800e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008010:	647b      	str	r3, [r7, #68]	@ 0x44
 8008012:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008014:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008016:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008018:	e841 2300 	strex	r3, r2, [r1]
 800801c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800801e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1e6      	bne.n	8007ff2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2220      	movs	r2, #32
 8008028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008034:	2303      	movs	r3, #3
 8008036:	e063      	b.n	8008100 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f003 0304 	and.w	r3, r3, #4
 8008042:	2b04      	cmp	r3, #4
 8008044:	d149      	bne.n	80080da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008046:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800804e:	2200      	movs	r2, #0
 8008050:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 f857 	bl	8008108 <UART_WaitOnFlagUntilTimeout>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d03c      	beq.n	80080da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008068:	e853 3f00 	ldrex	r3, [r3]
 800806c:	623b      	str	r3, [r7, #32]
   return(result);
 800806e:	6a3b      	ldr	r3, [r7, #32]
 8008070:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008074:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	461a      	mov	r2, r3
 800807c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800807e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008080:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008082:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008086:	e841 2300 	strex	r3, r2, [r1]
 800808a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800808c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1e6      	bne.n	8008060 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3308      	adds	r3, #8
 8008098:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	e853 3f00 	ldrex	r3, [r3]
 80080a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f023 0301 	bic.w	r3, r3, #1
 80080a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	3308      	adds	r3, #8
 80080b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080b2:	61fa      	str	r2, [r7, #28]
 80080b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b6:	69b9      	ldr	r1, [r7, #24]
 80080b8:	69fa      	ldr	r2, [r7, #28]
 80080ba:	e841 2300 	strex	r3, r2, [r1]
 80080be:	617b      	str	r3, [r7, #20]
   return(result);
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1e5      	bne.n	8008092 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2220      	movs	r2, #32
 80080ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080d6:	2303      	movs	r3, #3
 80080d8:	e012      	b.n	8008100 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2220      	movs	r2, #32
 80080de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2220      	movs	r2, #32
 80080e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3758      	adds	r7, #88	@ 0x58
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b084      	sub	sp, #16
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	603b      	str	r3, [r7, #0]
 8008114:	4613      	mov	r3, r2
 8008116:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008118:	e04f      	b.n	80081ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800811a:	69bb      	ldr	r3, [r7, #24]
 800811c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008120:	d04b      	beq.n	80081ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008122:	f7fa f863 	bl	80021ec <HAL_GetTick>
 8008126:	4602      	mov	r2, r0
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	1ad3      	subs	r3, r2, r3
 800812c:	69ba      	ldr	r2, [r7, #24]
 800812e:	429a      	cmp	r2, r3
 8008130:	d302      	bcc.n	8008138 <UART_WaitOnFlagUntilTimeout+0x30>
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d101      	bne.n	800813c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008138:	2303      	movs	r3, #3
 800813a:	e04e      	b.n	80081da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0304 	and.w	r3, r3, #4
 8008146:	2b00      	cmp	r3, #0
 8008148:	d037      	beq.n	80081ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	2b80      	cmp	r3, #128	@ 0x80
 800814e:	d034      	beq.n	80081ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	2b40      	cmp	r3, #64	@ 0x40
 8008154:	d031      	beq.n	80081ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	69db      	ldr	r3, [r3, #28]
 800815c:	f003 0308 	and.w	r3, r3, #8
 8008160:	2b08      	cmp	r3, #8
 8008162:	d110      	bne.n	8008186 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	2208      	movs	r2, #8
 800816a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800816c:	68f8      	ldr	r0, [r7, #12]
 800816e:	f000 f838 	bl	80081e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2208      	movs	r2, #8
 8008176:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	e029      	b.n	80081da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	69db      	ldr	r3, [r3, #28]
 800818c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008190:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008194:	d111      	bne.n	80081ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800819e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081a0:	68f8      	ldr	r0, [r7, #12]
 80081a2:	f000 f81e 	bl	80081e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2220      	movs	r2, #32
 80081aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80081b6:	2303      	movs	r3, #3
 80081b8:	e00f      	b.n	80081da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	69da      	ldr	r2, [r3, #28]
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	4013      	ands	r3, r2
 80081c4:	68ba      	ldr	r2, [r7, #8]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	bf0c      	ite	eq
 80081ca:	2301      	moveq	r3, #1
 80081cc:	2300      	movne	r3, #0
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	461a      	mov	r2, r3
 80081d2:	79fb      	ldrb	r3, [r7, #7]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d0a0      	beq.n	800811a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081e2:	b480      	push	{r7}
 80081e4:	b095      	sub	sp, #84	@ 0x54
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081f2:	e853 3f00 	ldrex	r3, [r3]
 80081f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	461a      	mov	r2, r3
 8008206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008208:	643b      	str	r3, [r7, #64]	@ 0x40
 800820a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800820e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008210:	e841 2300 	strex	r3, r2, [r1]
 8008214:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008218:	2b00      	cmp	r3, #0
 800821a:	d1e6      	bne.n	80081ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3308      	adds	r3, #8
 8008222:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008224:	6a3b      	ldr	r3, [r7, #32]
 8008226:	e853 3f00 	ldrex	r3, [r3]
 800822a:	61fb      	str	r3, [r7, #28]
   return(result);
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008232:	f023 0301 	bic.w	r3, r3, #1
 8008236:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	3308      	adds	r3, #8
 800823e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008240:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008242:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008244:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008248:	e841 2300 	strex	r3, r2, [r1]
 800824c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800824e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008250:	2b00      	cmp	r3, #0
 8008252:	d1e3      	bne.n	800821c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008258:	2b01      	cmp	r3, #1
 800825a:	d118      	bne.n	800828e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	e853 3f00 	ldrex	r3, [r3]
 8008268:	60bb      	str	r3, [r7, #8]
   return(result);
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	f023 0310 	bic.w	r3, r3, #16
 8008270:	647b      	str	r3, [r7, #68]	@ 0x44
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	461a      	mov	r2, r3
 8008278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800827a:	61bb      	str	r3, [r7, #24]
 800827c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827e:	6979      	ldr	r1, [r7, #20]
 8008280:	69ba      	ldr	r2, [r7, #24]
 8008282:	e841 2300 	strex	r3, r2, [r1]
 8008286:	613b      	str	r3, [r7, #16]
   return(result);
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1e6      	bne.n	800825c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2220      	movs	r2, #32
 8008292:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2200      	movs	r2, #0
 80082a0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80082a2:	bf00      	nop
 80082a4:	3754      	adds	r7, #84	@ 0x54
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr

080082ae <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80082ae:	b480      	push	{r7}
 80082b0:	b085      	sub	sp, #20
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d101      	bne.n	80082c4 <HAL_UARTEx_DisableFifoMode+0x16>
 80082c0:	2302      	movs	r3, #2
 80082c2:	e027      	b.n	8008314 <HAL_UARTEx_DisableFifoMode+0x66>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2224      	movs	r2, #36	@ 0x24
 80082d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f022 0201 	bic.w	r2, r2, #1
 80082ea:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80082f2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	68fa      	ldr	r2, [r7, #12]
 8008300:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2220      	movs	r2, #32
 8008306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008312:	2300      	movs	r3, #0
}
 8008314:	4618      	mov	r0, r3
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008330:	2b01      	cmp	r3, #1
 8008332:	d101      	bne.n	8008338 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008334:	2302      	movs	r3, #2
 8008336:	e02d      	b.n	8008394 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2224      	movs	r2, #36	@ 0x24
 8008344:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f022 0201 	bic.w	r2, r2, #1
 800835e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	683a      	ldr	r2, [r7, #0]
 8008370:	430a      	orrs	r2, r1
 8008372:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f84f 	bl	8008418 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	68fa      	ldr	r2, [r7, #12]
 8008380:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2220      	movs	r2, #32
 8008386:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008392:	2300      	movs	r3, #0
}
 8008394:	4618      	mov	r0, r3
 8008396:	3710      	adds	r7, #16
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d101      	bne.n	80083b4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80083b0:	2302      	movs	r3, #2
 80083b2:	e02d      	b.n	8008410 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2224      	movs	r2, #36	@ 0x24
 80083c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f022 0201 	bic.w	r2, r2, #1
 80083da:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	683a      	ldr	r2, [r7, #0]
 80083ec:	430a      	orrs	r2, r1
 80083ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 f811 	bl	8008418 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68fa      	ldr	r2, [r7, #12]
 80083fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2220      	movs	r2, #32
 8008402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3710      	adds	r7, #16
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008418:	b480      	push	{r7}
 800841a:	b085      	sub	sp, #20
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008424:	2b00      	cmp	r3, #0
 8008426:	d108      	bne.n	800843a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2201      	movs	r2, #1
 800842c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2201      	movs	r2, #1
 8008434:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008438:	e031      	b.n	800849e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800843a:	2308      	movs	r3, #8
 800843c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800843e:	2308      	movs	r3, #8
 8008440:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	0e5b      	lsrs	r3, r3, #25
 800844a:	b2db      	uxtb	r3, r3
 800844c:	f003 0307 	and.w	r3, r3, #7
 8008450:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	0f5b      	lsrs	r3, r3, #29
 800845a:	b2db      	uxtb	r3, r3
 800845c:	f003 0307 	and.w	r3, r3, #7
 8008460:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008462:	7bbb      	ldrb	r3, [r7, #14]
 8008464:	7b3a      	ldrb	r2, [r7, #12]
 8008466:	4911      	ldr	r1, [pc, #68]	@ (80084ac <UARTEx_SetNbDataToProcess+0x94>)
 8008468:	5c8a      	ldrb	r2, [r1, r2]
 800846a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800846e:	7b3a      	ldrb	r2, [r7, #12]
 8008470:	490f      	ldr	r1, [pc, #60]	@ (80084b0 <UARTEx_SetNbDataToProcess+0x98>)
 8008472:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008474:	fb93 f3f2 	sdiv	r3, r3, r2
 8008478:	b29a      	uxth	r2, r3
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008480:	7bfb      	ldrb	r3, [r7, #15]
 8008482:	7b7a      	ldrb	r2, [r7, #13]
 8008484:	4909      	ldr	r1, [pc, #36]	@ (80084ac <UARTEx_SetNbDataToProcess+0x94>)
 8008486:	5c8a      	ldrb	r2, [r1, r2]
 8008488:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800848c:	7b7a      	ldrb	r2, [r7, #13]
 800848e:	4908      	ldr	r1, [pc, #32]	@ (80084b0 <UARTEx_SetNbDataToProcess+0x98>)
 8008490:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008492:	fb93 f3f2 	sdiv	r3, r3, r2
 8008496:	b29a      	uxth	r2, r3
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800849e:	bf00      	nop
 80084a0:	3714      	adds	r7, #20
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop
 80084ac:	08008ea0 	.word	0x08008ea0
 80084b0:	08008ea8 	.word	0x08008ea8

080084b4 <siprintf>:
 80084b4:	b40e      	push	{r1, r2, r3}
 80084b6:	b510      	push	{r4, lr}
 80084b8:	b09d      	sub	sp, #116	@ 0x74
 80084ba:	ab1f      	add	r3, sp, #124	@ 0x7c
 80084bc:	9002      	str	r0, [sp, #8]
 80084be:	9006      	str	r0, [sp, #24]
 80084c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80084c4:	480a      	ldr	r0, [pc, #40]	@ (80084f0 <siprintf+0x3c>)
 80084c6:	9107      	str	r1, [sp, #28]
 80084c8:	9104      	str	r1, [sp, #16]
 80084ca:	490a      	ldr	r1, [pc, #40]	@ (80084f4 <siprintf+0x40>)
 80084cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80084d0:	9105      	str	r1, [sp, #20]
 80084d2:	2400      	movs	r4, #0
 80084d4:	a902      	add	r1, sp, #8
 80084d6:	6800      	ldr	r0, [r0, #0]
 80084d8:	9301      	str	r3, [sp, #4]
 80084da:	941b      	str	r4, [sp, #108]	@ 0x6c
 80084dc:	f000 f8aa 	bl	8008634 <_svfiprintf_r>
 80084e0:	9b02      	ldr	r3, [sp, #8]
 80084e2:	701c      	strb	r4, [r3, #0]
 80084e4:	b01d      	add	sp, #116	@ 0x74
 80084e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084ea:	b003      	add	sp, #12
 80084ec:	4770      	bx	lr
 80084ee:	bf00      	nop
 80084f0:	20000024 	.word	0x20000024
 80084f4:	ffff0208 	.word	0xffff0208

080084f8 <memset>:
 80084f8:	4402      	add	r2, r0
 80084fa:	4603      	mov	r3, r0
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d100      	bne.n	8008502 <memset+0xa>
 8008500:	4770      	bx	lr
 8008502:	f803 1b01 	strb.w	r1, [r3], #1
 8008506:	e7f9      	b.n	80084fc <memset+0x4>

08008508 <__errno>:
 8008508:	4b01      	ldr	r3, [pc, #4]	@ (8008510 <__errno+0x8>)
 800850a:	6818      	ldr	r0, [r3, #0]
 800850c:	4770      	bx	lr
 800850e:	bf00      	nop
 8008510:	20000024 	.word	0x20000024

08008514 <__libc_init_array>:
 8008514:	b570      	push	{r4, r5, r6, lr}
 8008516:	4d0d      	ldr	r5, [pc, #52]	@ (800854c <__libc_init_array+0x38>)
 8008518:	4c0d      	ldr	r4, [pc, #52]	@ (8008550 <__libc_init_array+0x3c>)
 800851a:	1b64      	subs	r4, r4, r5
 800851c:	10a4      	asrs	r4, r4, #2
 800851e:	2600      	movs	r6, #0
 8008520:	42a6      	cmp	r6, r4
 8008522:	d109      	bne.n	8008538 <__libc_init_array+0x24>
 8008524:	4d0b      	ldr	r5, [pc, #44]	@ (8008554 <__libc_init_array+0x40>)
 8008526:	4c0c      	ldr	r4, [pc, #48]	@ (8008558 <__libc_init_array+0x44>)
 8008528:	f000 fc64 	bl	8008df4 <_init>
 800852c:	1b64      	subs	r4, r4, r5
 800852e:	10a4      	asrs	r4, r4, #2
 8008530:	2600      	movs	r6, #0
 8008532:	42a6      	cmp	r6, r4
 8008534:	d105      	bne.n	8008542 <__libc_init_array+0x2e>
 8008536:	bd70      	pop	{r4, r5, r6, pc}
 8008538:	f855 3b04 	ldr.w	r3, [r5], #4
 800853c:	4798      	blx	r3
 800853e:	3601      	adds	r6, #1
 8008540:	e7ee      	b.n	8008520 <__libc_init_array+0xc>
 8008542:	f855 3b04 	ldr.w	r3, [r5], #4
 8008546:	4798      	blx	r3
 8008548:	3601      	adds	r6, #1
 800854a:	e7f2      	b.n	8008532 <__libc_init_array+0x1e>
 800854c:	08008eec 	.word	0x08008eec
 8008550:	08008eec 	.word	0x08008eec
 8008554:	08008eec 	.word	0x08008eec
 8008558:	08008ef0 	.word	0x08008ef0

0800855c <__retarget_lock_acquire_recursive>:
 800855c:	4770      	bx	lr

0800855e <__retarget_lock_release_recursive>:
 800855e:	4770      	bx	lr

08008560 <memcpy>:
 8008560:	440a      	add	r2, r1
 8008562:	4291      	cmp	r1, r2
 8008564:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008568:	d100      	bne.n	800856c <memcpy+0xc>
 800856a:	4770      	bx	lr
 800856c:	b510      	push	{r4, lr}
 800856e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008572:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008576:	4291      	cmp	r1, r2
 8008578:	d1f9      	bne.n	800856e <memcpy+0xe>
 800857a:	bd10      	pop	{r4, pc}

0800857c <__ssputs_r>:
 800857c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008580:	688e      	ldr	r6, [r1, #8]
 8008582:	461f      	mov	r7, r3
 8008584:	42be      	cmp	r6, r7
 8008586:	680b      	ldr	r3, [r1, #0]
 8008588:	4682      	mov	sl, r0
 800858a:	460c      	mov	r4, r1
 800858c:	4690      	mov	r8, r2
 800858e:	d82d      	bhi.n	80085ec <__ssputs_r+0x70>
 8008590:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008594:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008598:	d026      	beq.n	80085e8 <__ssputs_r+0x6c>
 800859a:	6965      	ldr	r5, [r4, #20]
 800859c:	6909      	ldr	r1, [r1, #16]
 800859e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085a2:	eba3 0901 	sub.w	r9, r3, r1
 80085a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80085aa:	1c7b      	adds	r3, r7, #1
 80085ac:	444b      	add	r3, r9
 80085ae:	106d      	asrs	r5, r5, #1
 80085b0:	429d      	cmp	r5, r3
 80085b2:	bf38      	it	cc
 80085b4:	461d      	movcc	r5, r3
 80085b6:	0553      	lsls	r3, r2, #21
 80085b8:	d527      	bpl.n	800860a <__ssputs_r+0x8e>
 80085ba:	4629      	mov	r1, r5
 80085bc:	f000 f958 	bl	8008870 <_malloc_r>
 80085c0:	4606      	mov	r6, r0
 80085c2:	b360      	cbz	r0, 800861e <__ssputs_r+0xa2>
 80085c4:	6921      	ldr	r1, [r4, #16]
 80085c6:	464a      	mov	r2, r9
 80085c8:	f7ff ffca 	bl	8008560 <memcpy>
 80085cc:	89a3      	ldrh	r3, [r4, #12]
 80085ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80085d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085d6:	81a3      	strh	r3, [r4, #12]
 80085d8:	6126      	str	r6, [r4, #16]
 80085da:	6165      	str	r5, [r4, #20]
 80085dc:	444e      	add	r6, r9
 80085de:	eba5 0509 	sub.w	r5, r5, r9
 80085e2:	6026      	str	r6, [r4, #0]
 80085e4:	60a5      	str	r5, [r4, #8]
 80085e6:	463e      	mov	r6, r7
 80085e8:	42be      	cmp	r6, r7
 80085ea:	d900      	bls.n	80085ee <__ssputs_r+0x72>
 80085ec:	463e      	mov	r6, r7
 80085ee:	6820      	ldr	r0, [r4, #0]
 80085f0:	4632      	mov	r2, r6
 80085f2:	4641      	mov	r1, r8
 80085f4:	f000 fb82 	bl	8008cfc <memmove>
 80085f8:	68a3      	ldr	r3, [r4, #8]
 80085fa:	1b9b      	subs	r3, r3, r6
 80085fc:	60a3      	str	r3, [r4, #8]
 80085fe:	6823      	ldr	r3, [r4, #0]
 8008600:	4433      	add	r3, r6
 8008602:	6023      	str	r3, [r4, #0]
 8008604:	2000      	movs	r0, #0
 8008606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800860a:	462a      	mov	r2, r5
 800860c:	f000 fb48 	bl	8008ca0 <_realloc_r>
 8008610:	4606      	mov	r6, r0
 8008612:	2800      	cmp	r0, #0
 8008614:	d1e0      	bne.n	80085d8 <__ssputs_r+0x5c>
 8008616:	6921      	ldr	r1, [r4, #16]
 8008618:	4650      	mov	r0, sl
 800861a:	f000 fb99 	bl	8008d50 <_free_r>
 800861e:	230c      	movs	r3, #12
 8008620:	f8ca 3000 	str.w	r3, [sl]
 8008624:	89a3      	ldrh	r3, [r4, #12]
 8008626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800862a:	81a3      	strh	r3, [r4, #12]
 800862c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008630:	e7e9      	b.n	8008606 <__ssputs_r+0x8a>
	...

08008634 <_svfiprintf_r>:
 8008634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008638:	4698      	mov	r8, r3
 800863a:	898b      	ldrh	r3, [r1, #12]
 800863c:	061b      	lsls	r3, r3, #24
 800863e:	b09d      	sub	sp, #116	@ 0x74
 8008640:	4607      	mov	r7, r0
 8008642:	460d      	mov	r5, r1
 8008644:	4614      	mov	r4, r2
 8008646:	d510      	bpl.n	800866a <_svfiprintf_r+0x36>
 8008648:	690b      	ldr	r3, [r1, #16]
 800864a:	b973      	cbnz	r3, 800866a <_svfiprintf_r+0x36>
 800864c:	2140      	movs	r1, #64	@ 0x40
 800864e:	f000 f90f 	bl	8008870 <_malloc_r>
 8008652:	6028      	str	r0, [r5, #0]
 8008654:	6128      	str	r0, [r5, #16]
 8008656:	b930      	cbnz	r0, 8008666 <_svfiprintf_r+0x32>
 8008658:	230c      	movs	r3, #12
 800865a:	603b      	str	r3, [r7, #0]
 800865c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008660:	b01d      	add	sp, #116	@ 0x74
 8008662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008666:	2340      	movs	r3, #64	@ 0x40
 8008668:	616b      	str	r3, [r5, #20]
 800866a:	2300      	movs	r3, #0
 800866c:	9309      	str	r3, [sp, #36]	@ 0x24
 800866e:	2320      	movs	r3, #32
 8008670:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008674:	f8cd 800c 	str.w	r8, [sp, #12]
 8008678:	2330      	movs	r3, #48	@ 0x30
 800867a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008818 <_svfiprintf_r+0x1e4>
 800867e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008682:	f04f 0901 	mov.w	r9, #1
 8008686:	4623      	mov	r3, r4
 8008688:	469a      	mov	sl, r3
 800868a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800868e:	b10a      	cbz	r2, 8008694 <_svfiprintf_r+0x60>
 8008690:	2a25      	cmp	r2, #37	@ 0x25
 8008692:	d1f9      	bne.n	8008688 <_svfiprintf_r+0x54>
 8008694:	ebba 0b04 	subs.w	fp, sl, r4
 8008698:	d00b      	beq.n	80086b2 <_svfiprintf_r+0x7e>
 800869a:	465b      	mov	r3, fp
 800869c:	4622      	mov	r2, r4
 800869e:	4629      	mov	r1, r5
 80086a0:	4638      	mov	r0, r7
 80086a2:	f7ff ff6b 	bl	800857c <__ssputs_r>
 80086a6:	3001      	adds	r0, #1
 80086a8:	f000 80a7 	beq.w	80087fa <_svfiprintf_r+0x1c6>
 80086ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086ae:	445a      	add	r2, fp
 80086b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80086b2:	f89a 3000 	ldrb.w	r3, [sl]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	f000 809f 	beq.w	80087fa <_svfiprintf_r+0x1c6>
 80086bc:	2300      	movs	r3, #0
 80086be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80086c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086c6:	f10a 0a01 	add.w	sl, sl, #1
 80086ca:	9304      	str	r3, [sp, #16]
 80086cc:	9307      	str	r3, [sp, #28]
 80086ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80086d4:	4654      	mov	r4, sl
 80086d6:	2205      	movs	r2, #5
 80086d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086dc:	484e      	ldr	r0, [pc, #312]	@ (8008818 <_svfiprintf_r+0x1e4>)
 80086de:	f7f7 fd97 	bl	8000210 <memchr>
 80086e2:	9a04      	ldr	r2, [sp, #16]
 80086e4:	b9d8      	cbnz	r0, 800871e <_svfiprintf_r+0xea>
 80086e6:	06d0      	lsls	r0, r2, #27
 80086e8:	bf44      	itt	mi
 80086ea:	2320      	movmi	r3, #32
 80086ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086f0:	0711      	lsls	r1, r2, #28
 80086f2:	bf44      	itt	mi
 80086f4:	232b      	movmi	r3, #43	@ 0x2b
 80086f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086fa:	f89a 3000 	ldrb.w	r3, [sl]
 80086fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008700:	d015      	beq.n	800872e <_svfiprintf_r+0xfa>
 8008702:	9a07      	ldr	r2, [sp, #28]
 8008704:	4654      	mov	r4, sl
 8008706:	2000      	movs	r0, #0
 8008708:	f04f 0c0a 	mov.w	ip, #10
 800870c:	4621      	mov	r1, r4
 800870e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008712:	3b30      	subs	r3, #48	@ 0x30
 8008714:	2b09      	cmp	r3, #9
 8008716:	d94b      	bls.n	80087b0 <_svfiprintf_r+0x17c>
 8008718:	b1b0      	cbz	r0, 8008748 <_svfiprintf_r+0x114>
 800871a:	9207      	str	r2, [sp, #28]
 800871c:	e014      	b.n	8008748 <_svfiprintf_r+0x114>
 800871e:	eba0 0308 	sub.w	r3, r0, r8
 8008722:	fa09 f303 	lsl.w	r3, r9, r3
 8008726:	4313      	orrs	r3, r2
 8008728:	9304      	str	r3, [sp, #16]
 800872a:	46a2      	mov	sl, r4
 800872c:	e7d2      	b.n	80086d4 <_svfiprintf_r+0xa0>
 800872e:	9b03      	ldr	r3, [sp, #12]
 8008730:	1d19      	adds	r1, r3, #4
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	9103      	str	r1, [sp, #12]
 8008736:	2b00      	cmp	r3, #0
 8008738:	bfbb      	ittet	lt
 800873a:	425b      	neglt	r3, r3
 800873c:	f042 0202 	orrlt.w	r2, r2, #2
 8008740:	9307      	strge	r3, [sp, #28]
 8008742:	9307      	strlt	r3, [sp, #28]
 8008744:	bfb8      	it	lt
 8008746:	9204      	strlt	r2, [sp, #16]
 8008748:	7823      	ldrb	r3, [r4, #0]
 800874a:	2b2e      	cmp	r3, #46	@ 0x2e
 800874c:	d10a      	bne.n	8008764 <_svfiprintf_r+0x130>
 800874e:	7863      	ldrb	r3, [r4, #1]
 8008750:	2b2a      	cmp	r3, #42	@ 0x2a
 8008752:	d132      	bne.n	80087ba <_svfiprintf_r+0x186>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	1d1a      	adds	r2, r3, #4
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	9203      	str	r2, [sp, #12]
 800875c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008760:	3402      	adds	r4, #2
 8008762:	9305      	str	r3, [sp, #20]
 8008764:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008828 <_svfiprintf_r+0x1f4>
 8008768:	7821      	ldrb	r1, [r4, #0]
 800876a:	2203      	movs	r2, #3
 800876c:	4650      	mov	r0, sl
 800876e:	f7f7 fd4f 	bl	8000210 <memchr>
 8008772:	b138      	cbz	r0, 8008784 <_svfiprintf_r+0x150>
 8008774:	9b04      	ldr	r3, [sp, #16]
 8008776:	eba0 000a 	sub.w	r0, r0, sl
 800877a:	2240      	movs	r2, #64	@ 0x40
 800877c:	4082      	lsls	r2, r0
 800877e:	4313      	orrs	r3, r2
 8008780:	3401      	adds	r4, #1
 8008782:	9304      	str	r3, [sp, #16]
 8008784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008788:	4824      	ldr	r0, [pc, #144]	@ (800881c <_svfiprintf_r+0x1e8>)
 800878a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800878e:	2206      	movs	r2, #6
 8008790:	f7f7 fd3e 	bl	8000210 <memchr>
 8008794:	2800      	cmp	r0, #0
 8008796:	d036      	beq.n	8008806 <_svfiprintf_r+0x1d2>
 8008798:	4b21      	ldr	r3, [pc, #132]	@ (8008820 <_svfiprintf_r+0x1ec>)
 800879a:	bb1b      	cbnz	r3, 80087e4 <_svfiprintf_r+0x1b0>
 800879c:	9b03      	ldr	r3, [sp, #12]
 800879e:	3307      	adds	r3, #7
 80087a0:	f023 0307 	bic.w	r3, r3, #7
 80087a4:	3308      	adds	r3, #8
 80087a6:	9303      	str	r3, [sp, #12]
 80087a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087aa:	4433      	add	r3, r6
 80087ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80087ae:	e76a      	b.n	8008686 <_svfiprintf_r+0x52>
 80087b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80087b4:	460c      	mov	r4, r1
 80087b6:	2001      	movs	r0, #1
 80087b8:	e7a8      	b.n	800870c <_svfiprintf_r+0xd8>
 80087ba:	2300      	movs	r3, #0
 80087bc:	3401      	adds	r4, #1
 80087be:	9305      	str	r3, [sp, #20]
 80087c0:	4619      	mov	r1, r3
 80087c2:	f04f 0c0a 	mov.w	ip, #10
 80087c6:	4620      	mov	r0, r4
 80087c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087cc:	3a30      	subs	r2, #48	@ 0x30
 80087ce:	2a09      	cmp	r2, #9
 80087d0:	d903      	bls.n	80087da <_svfiprintf_r+0x1a6>
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d0c6      	beq.n	8008764 <_svfiprintf_r+0x130>
 80087d6:	9105      	str	r1, [sp, #20]
 80087d8:	e7c4      	b.n	8008764 <_svfiprintf_r+0x130>
 80087da:	fb0c 2101 	mla	r1, ip, r1, r2
 80087de:	4604      	mov	r4, r0
 80087e0:	2301      	movs	r3, #1
 80087e2:	e7f0      	b.n	80087c6 <_svfiprintf_r+0x192>
 80087e4:	ab03      	add	r3, sp, #12
 80087e6:	9300      	str	r3, [sp, #0]
 80087e8:	462a      	mov	r2, r5
 80087ea:	4b0e      	ldr	r3, [pc, #56]	@ (8008824 <_svfiprintf_r+0x1f0>)
 80087ec:	a904      	add	r1, sp, #16
 80087ee:	4638      	mov	r0, r7
 80087f0:	f3af 8000 	nop.w
 80087f4:	1c42      	adds	r2, r0, #1
 80087f6:	4606      	mov	r6, r0
 80087f8:	d1d6      	bne.n	80087a8 <_svfiprintf_r+0x174>
 80087fa:	89ab      	ldrh	r3, [r5, #12]
 80087fc:	065b      	lsls	r3, r3, #25
 80087fe:	f53f af2d 	bmi.w	800865c <_svfiprintf_r+0x28>
 8008802:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008804:	e72c      	b.n	8008660 <_svfiprintf_r+0x2c>
 8008806:	ab03      	add	r3, sp, #12
 8008808:	9300      	str	r3, [sp, #0]
 800880a:	462a      	mov	r2, r5
 800880c:	4b05      	ldr	r3, [pc, #20]	@ (8008824 <_svfiprintf_r+0x1f0>)
 800880e:	a904      	add	r1, sp, #16
 8008810:	4638      	mov	r0, r7
 8008812:	f000 f91b 	bl	8008a4c <_printf_i>
 8008816:	e7ed      	b.n	80087f4 <_svfiprintf_r+0x1c0>
 8008818:	08008eb0 	.word	0x08008eb0
 800881c:	08008eba 	.word	0x08008eba
 8008820:	00000000 	.word	0x00000000
 8008824:	0800857d 	.word	0x0800857d
 8008828:	08008eb6 	.word	0x08008eb6

0800882c <sbrk_aligned>:
 800882c:	b570      	push	{r4, r5, r6, lr}
 800882e:	4e0f      	ldr	r6, [pc, #60]	@ (800886c <sbrk_aligned+0x40>)
 8008830:	460c      	mov	r4, r1
 8008832:	6831      	ldr	r1, [r6, #0]
 8008834:	4605      	mov	r5, r0
 8008836:	b911      	cbnz	r1, 800883e <sbrk_aligned+0x12>
 8008838:	f000 fa7a 	bl	8008d30 <_sbrk_r>
 800883c:	6030      	str	r0, [r6, #0]
 800883e:	4621      	mov	r1, r4
 8008840:	4628      	mov	r0, r5
 8008842:	f000 fa75 	bl	8008d30 <_sbrk_r>
 8008846:	1c43      	adds	r3, r0, #1
 8008848:	d103      	bne.n	8008852 <sbrk_aligned+0x26>
 800884a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800884e:	4620      	mov	r0, r4
 8008850:	bd70      	pop	{r4, r5, r6, pc}
 8008852:	1cc4      	adds	r4, r0, #3
 8008854:	f024 0403 	bic.w	r4, r4, #3
 8008858:	42a0      	cmp	r0, r4
 800885a:	d0f8      	beq.n	800884e <sbrk_aligned+0x22>
 800885c:	1a21      	subs	r1, r4, r0
 800885e:	4628      	mov	r0, r5
 8008860:	f000 fa66 	bl	8008d30 <_sbrk_r>
 8008864:	3001      	adds	r0, #1
 8008866:	d1f2      	bne.n	800884e <sbrk_aligned+0x22>
 8008868:	e7ef      	b.n	800884a <sbrk_aligned+0x1e>
 800886a:	bf00      	nop
 800886c:	20000498 	.word	0x20000498

08008870 <_malloc_r>:
 8008870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008874:	1ccd      	adds	r5, r1, #3
 8008876:	f025 0503 	bic.w	r5, r5, #3
 800887a:	3508      	adds	r5, #8
 800887c:	2d0c      	cmp	r5, #12
 800887e:	bf38      	it	cc
 8008880:	250c      	movcc	r5, #12
 8008882:	2d00      	cmp	r5, #0
 8008884:	4606      	mov	r6, r0
 8008886:	db01      	blt.n	800888c <_malloc_r+0x1c>
 8008888:	42a9      	cmp	r1, r5
 800888a:	d904      	bls.n	8008896 <_malloc_r+0x26>
 800888c:	230c      	movs	r3, #12
 800888e:	6033      	str	r3, [r6, #0]
 8008890:	2000      	movs	r0, #0
 8008892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008896:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800896c <_malloc_r+0xfc>
 800889a:	f000 f9f5 	bl	8008c88 <__malloc_lock>
 800889e:	f8d8 3000 	ldr.w	r3, [r8]
 80088a2:	461c      	mov	r4, r3
 80088a4:	bb44      	cbnz	r4, 80088f8 <_malloc_r+0x88>
 80088a6:	4629      	mov	r1, r5
 80088a8:	4630      	mov	r0, r6
 80088aa:	f7ff ffbf 	bl	800882c <sbrk_aligned>
 80088ae:	1c43      	adds	r3, r0, #1
 80088b0:	4604      	mov	r4, r0
 80088b2:	d158      	bne.n	8008966 <_malloc_r+0xf6>
 80088b4:	f8d8 4000 	ldr.w	r4, [r8]
 80088b8:	4627      	mov	r7, r4
 80088ba:	2f00      	cmp	r7, #0
 80088bc:	d143      	bne.n	8008946 <_malloc_r+0xd6>
 80088be:	2c00      	cmp	r4, #0
 80088c0:	d04b      	beq.n	800895a <_malloc_r+0xea>
 80088c2:	6823      	ldr	r3, [r4, #0]
 80088c4:	4639      	mov	r1, r7
 80088c6:	4630      	mov	r0, r6
 80088c8:	eb04 0903 	add.w	r9, r4, r3
 80088cc:	f000 fa30 	bl	8008d30 <_sbrk_r>
 80088d0:	4581      	cmp	r9, r0
 80088d2:	d142      	bne.n	800895a <_malloc_r+0xea>
 80088d4:	6821      	ldr	r1, [r4, #0]
 80088d6:	1a6d      	subs	r5, r5, r1
 80088d8:	4629      	mov	r1, r5
 80088da:	4630      	mov	r0, r6
 80088dc:	f7ff ffa6 	bl	800882c <sbrk_aligned>
 80088e0:	3001      	adds	r0, #1
 80088e2:	d03a      	beq.n	800895a <_malloc_r+0xea>
 80088e4:	6823      	ldr	r3, [r4, #0]
 80088e6:	442b      	add	r3, r5
 80088e8:	6023      	str	r3, [r4, #0]
 80088ea:	f8d8 3000 	ldr.w	r3, [r8]
 80088ee:	685a      	ldr	r2, [r3, #4]
 80088f0:	bb62      	cbnz	r2, 800894c <_malloc_r+0xdc>
 80088f2:	f8c8 7000 	str.w	r7, [r8]
 80088f6:	e00f      	b.n	8008918 <_malloc_r+0xa8>
 80088f8:	6822      	ldr	r2, [r4, #0]
 80088fa:	1b52      	subs	r2, r2, r5
 80088fc:	d420      	bmi.n	8008940 <_malloc_r+0xd0>
 80088fe:	2a0b      	cmp	r2, #11
 8008900:	d917      	bls.n	8008932 <_malloc_r+0xc2>
 8008902:	1961      	adds	r1, r4, r5
 8008904:	42a3      	cmp	r3, r4
 8008906:	6025      	str	r5, [r4, #0]
 8008908:	bf18      	it	ne
 800890a:	6059      	strne	r1, [r3, #4]
 800890c:	6863      	ldr	r3, [r4, #4]
 800890e:	bf08      	it	eq
 8008910:	f8c8 1000 	streq.w	r1, [r8]
 8008914:	5162      	str	r2, [r4, r5]
 8008916:	604b      	str	r3, [r1, #4]
 8008918:	4630      	mov	r0, r6
 800891a:	f000 f9bb 	bl	8008c94 <__malloc_unlock>
 800891e:	f104 000b 	add.w	r0, r4, #11
 8008922:	1d23      	adds	r3, r4, #4
 8008924:	f020 0007 	bic.w	r0, r0, #7
 8008928:	1ac2      	subs	r2, r0, r3
 800892a:	bf1c      	itt	ne
 800892c:	1a1b      	subne	r3, r3, r0
 800892e:	50a3      	strne	r3, [r4, r2]
 8008930:	e7af      	b.n	8008892 <_malloc_r+0x22>
 8008932:	6862      	ldr	r2, [r4, #4]
 8008934:	42a3      	cmp	r3, r4
 8008936:	bf0c      	ite	eq
 8008938:	f8c8 2000 	streq.w	r2, [r8]
 800893c:	605a      	strne	r2, [r3, #4]
 800893e:	e7eb      	b.n	8008918 <_malloc_r+0xa8>
 8008940:	4623      	mov	r3, r4
 8008942:	6864      	ldr	r4, [r4, #4]
 8008944:	e7ae      	b.n	80088a4 <_malloc_r+0x34>
 8008946:	463c      	mov	r4, r7
 8008948:	687f      	ldr	r7, [r7, #4]
 800894a:	e7b6      	b.n	80088ba <_malloc_r+0x4a>
 800894c:	461a      	mov	r2, r3
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	42a3      	cmp	r3, r4
 8008952:	d1fb      	bne.n	800894c <_malloc_r+0xdc>
 8008954:	2300      	movs	r3, #0
 8008956:	6053      	str	r3, [r2, #4]
 8008958:	e7de      	b.n	8008918 <_malloc_r+0xa8>
 800895a:	230c      	movs	r3, #12
 800895c:	6033      	str	r3, [r6, #0]
 800895e:	4630      	mov	r0, r6
 8008960:	f000 f998 	bl	8008c94 <__malloc_unlock>
 8008964:	e794      	b.n	8008890 <_malloc_r+0x20>
 8008966:	6005      	str	r5, [r0, #0]
 8008968:	e7d6      	b.n	8008918 <_malloc_r+0xa8>
 800896a:	bf00      	nop
 800896c:	2000049c 	.word	0x2000049c

08008970 <_printf_common>:
 8008970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008974:	4616      	mov	r6, r2
 8008976:	4698      	mov	r8, r3
 8008978:	688a      	ldr	r2, [r1, #8]
 800897a:	690b      	ldr	r3, [r1, #16]
 800897c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008980:	4293      	cmp	r3, r2
 8008982:	bfb8      	it	lt
 8008984:	4613      	movlt	r3, r2
 8008986:	6033      	str	r3, [r6, #0]
 8008988:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800898c:	4607      	mov	r7, r0
 800898e:	460c      	mov	r4, r1
 8008990:	b10a      	cbz	r2, 8008996 <_printf_common+0x26>
 8008992:	3301      	adds	r3, #1
 8008994:	6033      	str	r3, [r6, #0]
 8008996:	6823      	ldr	r3, [r4, #0]
 8008998:	0699      	lsls	r1, r3, #26
 800899a:	bf42      	ittt	mi
 800899c:	6833      	ldrmi	r3, [r6, #0]
 800899e:	3302      	addmi	r3, #2
 80089a0:	6033      	strmi	r3, [r6, #0]
 80089a2:	6825      	ldr	r5, [r4, #0]
 80089a4:	f015 0506 	ands.w	r5, r5, #6
 80089a8:	d106      	bne.n	80089b8 <_printf_common+0x48>
 80089aa:	f104 0a19 	add.w	sl, r4, #25
 80089ae:	68e3      	ldr	r3, [r4, #12]
 80089b0:	6832      	ldr	r2, [r6, #0]
 80089b2:	1a9b      	subs	r3, r3, r2
 80089b4:	42ab      	cmp	r3, r5
 80089b6:	dc26      	bgt.n	8008a06 <_printf_common+0x96>
 80089b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80089bc:	6822      	ldr	r2, [r4, #0]
 80089be:	3b00      	subs	r3, #0
 80089c0:	bf18      	it	ne
 80089c2:	2301      	movne	r3, #1
 80089c4:	0692      	lsls	r2, r2, #26
 80089c6:	d42b      	bmi.n	8008a20 <_printf_common+0xb0>
 80089c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80089cc:	4641      	mov	r1, r8
 80089ce:	4638      	mov	r0, r7
 80089d0:	47c8      	blx	r9
 80089d2:	3001      	adds	r0, #1
 80089d4:	d01e      	beq.n	8008a14 <_printf_common+0xa4>
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	6922      	ldr	r2, [r4, #16]
 80089da:	f003 0306 	and.w	r3, r3, #6
 80089de:	2b04      	cmp	r3, #4
 80089e0:	bf02      	ittt	eq
 80089e2:	68e5      	ldreq	r5, [r4, #12]
 80089e4:	6833      	ldreq	r3, [r6, #0]
 80089e6:	1aed      	subeq	r5, r5, r3
 80089e8:	68a3      	ldr	r3, [r4, #8]
 80089ea:	bf0c      	ite	eq
 80089ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089f0:	2500      	movne	r5, #0
 80089f2:	4293      	cmp	r3, r2
 80089f4:	bfc4      	itt	gt
 80089f6:	1a9b      	subgt	r3, r3, r2
 80089f8:	18ed      	addgt	r5, r5, r3
 80089fa:	2600      	movs	r6, #0
 80089fc:	341a      	adds	r4, #26
 80089fe:	42b5      	cmp	r5, r6
 8008a00:	d11a      	bne.n	8008a38 <_printf_common+0xc8>
 8008a02:	2000      	movs	r0, #0
 8008a04:	e008      	b.n	8008a18 <_printf_common+0xa8>
 8008a06:	2301      	movs	r3, #1
 8008a08:	4652      	mov	r2, sl
 8008a0a:	4641      	mov	r1, r8
 8008a0c:	4638      	mov	r0, r7
 8008a0e:	47c8      	blx	r9
 8008a10:	3001      	adds	r0, #1
 8008a12:	d103      	bne.n	8008a1c <_printf_common+0xac>
 8008a14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a1c:	3501      	adds	r5, #1
 8008a1e:	e7c6      	b.n	80089ae <_printf_common+0x3e>
 8008a20:	18e1      	adds	r1, r4, r3
 8008a22:	1c5a      	adds	r2, r3, #1
 8008a24:	2030      	movs	r0, #48	@ 0x30
 8008a26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a2a:	4422      	add	r2, r4
 8008a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a34:	3302      	adds	r3, #2
 8008a36:	e7c7      	b.n	80089c8 <_printf_common+0x58>
 8008a38:	2301      	movs	r3, #1
 8008a3a:	4622      	mov	r2, r4
 8008a3c:	4641      	mov	r1, r8
 8008a3e:	4638      	mov	r0, r7
 8008a40:	47c8      	blx	r9
 8008a42:	3001      	adds	r0, #1
 8008a44:	d0e6      	beq.n	8008a14 <_printf_common+0xa4>
 8008a46:	3601      	adds	r6, #1
 8008a48:	e7d9      	b.n	80089fe <_printf_common+0x8e>
	...

08008a4c <_printf_i>:
 8008a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a50:	7e0f      	ldrb	r7, [r1, #24]
 8008a52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a54:	2f78      	cmp	r7, #120	@ 0x78
 8008a56:	4691      	mov	r9, r2
 8008a58:	4680      	mov	r8, r0
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	469a      	mov	sl, r3
 8008a5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a62:	d807      	bhi.n	8008a74 <_printf_i+0x28>
 8008a64:	2f62      	cmp	r7, #98	@ 0x62
 8008a66:	d80a      	bhi.n	8008a7e <_printf_i+0x32>
 8008a68:	2f00      	cmp	r7, #0
 8008a6a:	f000 80d1 	beq.w	8008c10 <_printf_i+0x1c4>
 8008a6e:	2f58      	cmp	r7, #88	@ 0x58
 8008a70:	f000 80b8 	beq.w	8008be4 <_printf_i+0x198>
 8008a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a7c:	e03a      	b.n	8008af4 <_printf_i+0xa8>
 8008a7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a82:	2b15      	cmp	r3, #21
 8008a84:	d8f6      	bhi.n	8008a74 <_printf_i+0x28>
 8008a86:	a101      	add	r1, pc, #4	@ (adr r1, 8008a8c <_printf_i+0x40>)
 8008a88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a8c:	08008ae5 	.word	0x08008ae5
 8008a90:	08008af9 	.word	0x08008af9
 8008a94:	08008a75 	.word	0x08008a75
 8008a98:	08008a75 	.word	0x08008a75
 8008a9c:	08008a75 	.word	0x08008a75
 8008aa0:	08008a75 	.word	0x08008a75
 8008aa4:	08008af9 	.word	0x08008af9
 8008aa8:	08008a75 	.word	0x08008a75
 8008aac:	08008a75 	.word	0x08008a75
 8008ab0:	08008a75 	.word	0x08008a75
 8008ab4:	08008a75 	.word	0x08008a75
 8008ab8:	08008bf7 	.word	0x08008bf7
 8008abc:	08008b23 	.word	0x08008b23
 8008ac0:	08008bb1 	.word	0x08008bb1
 8008ac4:	08008a75 	.word	0x08008a75
 8008ac8:	08008a75 	.word	0x08008a75
 8008acc:	08008c19 	.word	0x08008c19
 8008ad0:	08008a75 	.word	0x08008a75
 8008ad4:	08008b23 	.word	0x08008b23
 8008ad8:	08008a75 	.word	0x08008a75
 8008adc:	08008a75 	.word	0x08008a75
 8008ae0:	08008bb9 	.word	0x08008bb9
 8008ae4:	6833      	ldr	r3, [r6, #0]
 8008ae6:	1d1a      	adds	r2, r3, #4
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	6032      	str	r2, [r6, #0]
 8008aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008af0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008af4:	2301      	movs	r3, #1
 8008af6:	e09c      	b.n	8008c32 <_printf_i+0x1e6>
 8008af8:	6833      	ldr	r3, [r6, #0]
 8008afa:	6820      	ldr	r0, [r4, #0]
 8008afc:	1d19      	adds	r1, r3, #4
 8008afe:	6031      	str	r1, [r6, #0]
 8008b00:	0606      	lsls	r6, r0, #24
 8008b02:	d501      	bpl.n	8008b08 <_printf_i+0xbc>
 8008b04:	681d      	ldr	r5, [r3, #0]
 8008b06:	e003      	b.n	8008b10 <_printf_i+0xc4>
 8008b08:	0645      	lsls	r5, r0, #25
 8008b0a:	d5fb      	bpl.n	8008b04 <_printf_i+0xb8>
 8008b0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b10:	2d00      	cmp	r5, #0
 8008b12:	da03      	bge.n	8008b1c <_printf_i+0xd0>
 8008b14:	232d      	movs	r3, #45	@ 0x2d
 8008b16:	426d      	negs	r5, r5
 8008b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b1c:	4858      	ldr	r0, [pc, #352]	@ (8008c80 <_printf_i+0x234>)
 8008b1e:	230a      	movs	r3, #10
 8008b20:	e011      	b.n	8008b46 <_printf_i+0xfa>
 8008b22:	6821      	ldr	r1, [r4, #0]
 8008b24:	6833      	ldr	r3, [r6, #0]
 8008b26:	0608      	lsls	r0, r1, #24
 8008b28:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b2c:	d402      	bmi.n	8008b34 <_printf_i+0xe8>
 8008b2e:	0649      	lsls	r1, r1, #25
 8008b30:	bf48      	it	mi
 8008b32:	b2ad      	uxthmi	r5, r5
 8008b34:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b36:	4852      	ldr	r0, [pc, #328]	@ (8008c80 <_printf_i+0x234>)
 8008b38:	6033      	str	r3, [r6, #0]
 8008b3a:	bf14      	ite	ne
 8008b3c:	230a      	movne	r3, #10
 8008b3e:	2308      	moveq	r3, #8
 8008b40:	2100      	movs	r1, #0
 8008b42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b46:	6866      	ldr	r6, [r4, #4]
 8008b48:	60a6      	str	r6, [r4, #8]
 8008b4a:	2e00      	cmp	r6, #0
 8008b4c:	db05      	blt.n	8008b5a <_printf_i+0x10e>
 8008b4e:	6821      	ldr	r1, [r4, #0]
 8008b50:	432e      	orrs	r6, r5
 8008b52:	f021 0104 	bic.w	r1, r1, #4
 8008b56:	6021      	str	r1, [r4, #0]
 8008b58:	d04b      	beq.n	8008bf2 <_printf_i+0x1a6>
 8008b5a:	4616      	mov	r6, r2
 8008b5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b60:	fb03 5711 	mls	r7, r3, r1, r5
 8008b64:	5dc7      	ldrb	r7, [r0, r7]
 8008b66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b6a:	462f      	mov	r7, r5
 8008b6c:	42bb      	cmp	r3, r7
 8008b6e:	460d      	mov	r5, r1
 8008b70:	d9f4      	bls.n	8008b5c <_printf_i+0x110>
 8008b72:	2b08      	cmp	r3, #8
 8008b74:	d10b      	bne.n	8008b8e <_printf_i+0x142>
 8008b76:	6823      	ldr	r3, [r4, #0]
 8008b78:	07df      	lsls	r7, r3, #31
 8008b7a:	d508      	bpl.n	8008b8e <_printf_i+0x142>
 8008b7c:	6923      	ldr	r3, [r4, #16]
 8008b7e:	6861      	ldr	r1, [r4, #4]
 8008b80:	4299      	cmp	r1, r3
 8008b82:	bfde      	ittt	le
 8008b84:	2330      	movle	r3, #48	@ 0x30
 8008b86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b8a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008b8e:	1b92      	subs	r2, r2, r6
 8008b90:	6122      	str	r2, [r4, #16]
 8008b92:	f8cd a000 	str.w	sl, [sp]
 8008b96:	464b      	mov	r3, r9
 8008b98:	aa03      	add	r2, sp, #12
 8008b9a:	4621      	mov	r1, r4
 8008b9c:	4640      	mov	r0, r8
 8008b9e:	f7ff fee7 	bl	8008970 <_printf_common>
 8008ba2:	3001      	adds	r0, #1
 8008ba4:	d14a      	bne.n	8008c3c <_printf_i+0x1f0>
 8008ba6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008baa:	b004      	add	sp, #16
 8008bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bb0:	6823      	ldr	r3, [r4, #0]
 8008bb2:	f043 0320 	orr.w	r3, r3, #32
 8008bb6:	6023      	str	r3, [r4, #0]
 8008bb8:	4832      	ldr	r0, [pc, #200]	@ (8008c84 <_printf_i+0x238>)
 8008bba:	2778      	movs	r7, #120	@ 0x78
 8008bbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008bc0:	6823      	ldr	r3, [r4, #0]
 8008bc2:	6831      	ldr	r1, [r6, #0]
 8008bc4:	061f      	lsls	r7, r3, #24
 8008bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8008bca:	d402      	bmi.n	8008bd2 <_printf_i+0x186>
 8008bcc:	065f      	lsls	r7, r3, #25
 8008bce:	bf48      	it	mi
 8008bd0:	b2ad      	uxthmi	r5, r5
 8008bd2:	6031      	str	r1, [r6, #0]
 8008bd4:	07d9      	lsls	r1, r3, #31
 8008bd6:	bf44      	itt	mi
 8008bd8:	f043 0320 	orrmi.w	r3, r3, #32
 8008bdc:	6023      	strmi	r3, [r4, #0]
 8008bde:	b11d      	cbz	r5, 8008be8 <_printf_i+0x19c>
 8008be0:	2310      	movs	r3, #16
 8008be2:	e7ad      	b.n	8008b40 <_printf_i+0xf4>
 8008be4:	4826      	ldr	r0, [pc, #152]	@ (8008c80 <_printf_i+0x234>)
 8008be6:	e7e9      	b.n	8008bbc <_printf_i+0x170>
 8008be8:	6823      	ldr	r3, [r4, #0]
 8008bea:	f023 0320 	bic.w	r3, r3, #32
 8008bee:	6023      	str	r3, [r4, #0]
 8008bf0:	e7f6      	b.n	8008be0 <_printf_i+0x194>
 8008bf2:	4616      	mov	r6, r2
 8008bf4:	e7bd      	b.n	8008b72 <_printf_i+0x126>
 8008bf6:	6833      	ldr	r3, [r6, #0]
 8008bf8:	6825      	ldr	r5, [r4, #0]
 8008bfa:	6961      	ldr	r1, [r4, #20]
 8008bfc:	1d18      	adds	r0, r3, #4
 8008bfe:	6030      	str	r0, [r6, #0]
 8008c00:	062e      	lsls	r6, r5, #24
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	d501      	bpl.n	8008c0a <_printf_i+0x1be>
 8008c06:	6019      	str	r1, [r3, #0]
 8008c08:	e002      	b.n	8008c10 <_printf_i+0x1c4>
 8008c0a:	0668      	lsls	r0, r5, #25
 8008c0c:	d5fb      	bpl.n	8008c06 <_printf_i+0x1ba>
 8008c0e:	8019      	strh	r1, [r3, #0]
 8008c10:	2300      	movs	r3, #0
 8008c12:	6123      	str	r3, [r4, #16]
 8008c14:	4616      	mov	r6, r2
 8008c16:	e7bc      	b.n	8008b92 <_printf_i+0x146>
 8008c18:	6833      	ldr	r3, [r6, #0]
 8008c1a:	1d1a      	adds	r2, r3, #4
 8008c1c:	6032      	str	r2, [r6, #0]
 8008c1e:	681e      	ldr	r6, [r3, #0]
 8008c20:	6862      	ldr	r2, [r4, #4]
 8008c22:	2100      	movs	r1, #0
 8008c24:	4630      	mov	r0, r6
 8008c26:	f7f7 faf3 	bl	8000210 <memchr>
 8008c2a:	b108      	cbz	r0, 8008c30 <_printf_i+0x1e4>
 8008c2c:	1b80      	subs	r0, r0, r6
 8008c2e:	6060      	str	r0, [r4, #4]
 8008c30:	6863      	ldr	r3, [r4, #4]
 8008c32:	6123      	str	r3, [r4, #16]
 8008c34:	2300      	movs	r3, #0
 8008c36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c3a:	e7aa      	b.n	8008b92 <_printf_i+0x146>
 8008c3c:	6923      	ldr	r3, [r4, #16]
 8008c3e:	4632      	mov	r2, r6
 8008c40:	4649      	mov	r1, r9
 8008c42:	4640      	mov	r0, r8
 8008c44:	47d0      	blx	sl
 8008c46:	3001      	adds	r0, #1
 8008c48:	d0ad      	beq.n	8008ba6 <_printf_i+0x15a>
 8008c4a:	6823      	ldr	r3, [r4, #0]
 8008c4c:	079b      	lsls	r3, r3, #30
 8008c4e:	d413      	bmi.n	8008c78 <_printf_i+0x22c>
 8008c50:	68e0      	ldr	r0, [r4, #12]
 8008c52:	9b03      	ldr	r3, [sp, #12]
 8008c54:	4298      	cmp	r0, r3
 8008c56:	bfb8      	it	lt
 8008c58:	4618      	movlt	r0, r3
 8008c5a:	e7a6      	b.n	8008baa <_printf_i+0x15e>
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	4632      	mov	r2, r6
 8008c60:	4649      	mov	r1, r9
 8008c62:	4640      	mov	r0, r8
 8008c64:	47d0      	blx	sl
 8008c66:	3001      	adds	r0, #1
 8008c68:	d09d      	beq.n	8008ba6 <_printf_i+0x15a>
 8008c6a:	3501      	adds	r5, #1
 8008c6c:	68e3      	ldr	r3, [r4, #12]
 8008c6e:	9903      	ldr	r1, [sp, #12]
 8008c70:	1a5b      	subs	r3, r3, r1
 8008c72:	42ab      	cmp	r3, r5
 8008c74:	dcf2      	bgt.n	8008c5c <_printf_i+0x210>
 8008c76:	e7eb      	b.n	8008c50 <_printf_i+0x204>
 8008c78:	2500      	movs	r5, #0
 8008c7a:	f104 0619 	add.w	r6, r4, #25
 8008c7e:	e7f5      	b.n	8008c6c <_printf_i+0x220>
 8008c80:	08008ec1 	.word	0x08008ec1
 8008c84:	08008ed2 	.word	0x08008ed2

08008c88 <__malloc_lock>:
 8008c88:	4801      	ldr	r0, [pc, #4]	@ (8008c90 <__malloc_lock+0x8>)
 8008c8a:	f7ff bc67 	b.w	800855c <__retarget_lock_acquire_recursive>
 8008c8e:	bf00      	nop
 8008c90:	20000494 	.word	0x20000494

08008c94 <__malloc_unlock>:
 8008c94:	4801      	ldr	r0, [pc, #4]	@ (8008c9c <__malloc_unlock+0x8>)
 8008c96:	f7ff bc62 	b.w	800855e <__retarget_lock_release_recursive>
 8008c9a:	bf00      	nop
 8008c9c:	20000494 	.word	0x20000494

08008ca0 <_realloc_r>:
 8008ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ca4:	4607      	mov	r7, r0
 8008ca6:	4614      	mov	r4, r2
 8008ca8:	460d      	mov	r5, r1
 8008caa:	b921      	cbnz	r1, 8008cb6 <_realloc_r+0x16>
 8008cac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cb0:	4611      	mov	r1, r2
 8008cb2:	f7ff bddd 	b.w	8008870 <_malloc_r>
 8008cb6:	b92a      	cbnz	r2, 8008cc4 <_realloc_r+0x24>
 8008cb8:	f000 f84a 	bl	8008d50 <_free_r>
 8008cbc:	4625      	mov	r5, r4
 8008cbe:	4628      	mov	r0, r5
 8008cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cc4:	f000 f88e 	bl	8008de4 <_malloc_usable_size_r>
 8008cc8:	4284      	cmp	r4, r0
 8008cca:	4606      	mov	r6, r0
 8008ccc:	d802      	bhi.n	8008cd4 <_realloc_r+0x34>
 8008cce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008cd2:	d8f4      	bhi.n	8008cbe <_realloc_r+0x1e>
 8008cd4:	4621      	mov	r1, r4
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	f7ff fdca 	bl	8008870 <_malloc_r>
 8008cdc:	4680      	mov	r8, r0
 8008cde:	b908      	cbnz	r0, 8008ce4 <_realloc_r+0x44>
 8008ce0:	4645      	mov	r5, r8
 8008ce2:	e7ec      	b.n	8008cbe <_realloc_r+0x1e>
 8008ce4:	42b4      	cmp	r4, r6
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	4629      	mov	r1, r5
 8008cea:	bf28      	it	cs
 8008cec:	4632      	movcs	r2, r6
 8008cee:	f7ff fc37 	bl	8008560 <memcpy>
 8008cf2:	4629      	mov	r1, r5
 8008cf4:	4638      	mov	r0, r7
 8008cf6:	f000 f82b 	bl	8008d50 <_free_r>
 8008cfa:	e7f1      	b.n	8008ce0 <_realloc_r+0x40>

08008cfc <memmove>:
 8008cfc:	4288      	cmp	r0, r1
 8008cfe:	b510      	push	{r4, lr}
 8008d00:	eb01 0402 	add.w	r4, r1, r2
 8008d04:	d902      	bls.n	8008d0c <memmove+0x10>
 8008d06:	4284      	cmp	r4, r0
 8008d08:	4623      	mov	r3, r4
 8008d0a:	d807      	bhi.n	8008d1c <memmove+0x20>
 8008d0c:	1e43      	subs	r3, r0, #1
 8008d0e:	42a1      	cmp	r1, r4
 8008d10:	d008      	beq.n	8008d24 <memmove+0x28>
 8008d12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d1a:	e7f8      	b.n	8008d0e <memmove+0x12>
 8008d1c:	4402      	add	r2, r0
 8008d1e:	4601      	mov	r1, r0
 8008d20:	428a      	cmp	r2, r1
 8008d22:	d100      	bne.n	8008d26 <memmove+0x2a>
 8008d24:	bd10      	pop	{r4, pc}
 8008d26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d2e:	e7f7      	b.n	8008d20 <memmove+0x24>

08008d30 <_sbrk_r>:
 8008d30:	b538      	push	{r3, r4, r5, lr}
 8008d32:	4d06      	ldr	r5, [pc, #24]	@ (8008d4c <_sbrk_r+0x1c>)
 8008d34:	2300      	movs	r3, #0
 8008d36:	4604      	mov	r4, r0
 8008d38:	4608      	mov	r0, r1
 8008d3a:	602b      	str	r3, [r5, #0]
 8008d3c:	f7f9 f8c4 	bl	8001ec8 <_sbrk>
 8008d40:	1c43      	adds	r3, r0, #1
 8008d42:	d102      	bne.n	8008d4a <_sbrk_r+0x1a>
 8008d44:	682b      	ldr	r3, [r5, #0]
 8008d46:	b103      	cbz	r3, 8008d4a <_sbrk_r+0x1a>
 8008d48:	6023      	str	r3, [r4, #0]
 8008d4a:	bd38      	pop	{r3, r4, r5, pc}
 8008d4c:	200004a0 	.word	0x200004a0

08008d50 <_free_r>:
 8008d50:	b538      	push	{r3, r4, r5, lr}
 8008d52:	4605      	mov	r5, r0
 8008d54:	2900      	cmp	r1, #0
 8008d56:	d041      	beq.n	8008ddc <_free_r+0x8c>
 8008d58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d5c:	1f0c      	subs	r4, r1, #4
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	bfb8      	it	lt
 8008d62:	18e4      	addlt	r4, r4, r3
 8008d64:	f7ff ff90 	bl	8008c88 <__malloc_lock>
 8008d68:	4a1d      	ldr	r2, [pc, #116]	@ (8008de0 <_free_r+0x90>)
 8008d6a:	6813      	ldr	r3, [r2, #0]
 8008d6c:	b933      	cbnz	r3, 8008d7c <_free_r+0x2c>
 8008d6e:	6063      	str	r3, [r4, #4]
 8008d70:	6014      	str	r4, [r2, #0]
 8008d72:	4628      	mov	r0, r5
 8008d74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d78:	f7ff bf8c 	b.w	8008c94 <__malloc_unlock>
 8008d7c:	42a3      	cmp	r3, r4
 8008d7e:	d908      	bls.n	8008d92 <_free_r+0x42>
 8008d80:	6820      	ldr	r0, [r4, #0]
 8008d82:	1821      	adds	r1, r4, r0
 8008d84:	428b      	cmp	r3, r1
 8008d86:	bf01      	itttt	eq
 8008d88:	6819      	ldreq	r1, [r3, #0]
 8008d8a:	685b      	ldreq	r3, [r3, #4]
 8008d8c:	1809      	addeq	r1, r1, r0
 8008d8e:	6021      	streq	r1, [r4, #0]
 8008d90:	e7ed      	b.n	8008d6e <_free_r+0x1e>
 8008d92:	461a      	mov	r2, r3
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	b10b      	cbz	r3, 8008d9c <_free_r+0x4c>
 8008d98:	42a3      	cmp	r3, r4
 8008d9a:	d9fa      	bls.n	8008d92 <_free_r+0x42>
 8008d9c:	6811      	ldr	r1, [r2, #0]
 8008d9e:	1850      	adds	r0, r2, r1
 8008da0:	42a0      	cmp	r0, r4
 8008da2:	d10b      	bne.n	8008dbc <_free_r+0x6c>
 8008da4:	6820      	ldr	r0, [r4, #0]
 8008da6:	4401      	add	r1, r0
 8008da8:	1850      	adds	r0, r2, r1
 8008daa:	4283      	cmp	r3, r0
 8008dac:	6011      	str	r1, [r2, #0]
 8008dae:	d1e0      	bne.n	8008d72 <_free_r+0x22>
 8008db0:	6818      	ldr	r0, [r3, #0]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	6053      	str	r3, [r2, #4]
 8008db6:	4408      	add	r0, r1
 8008db8:	6010      	str	r0, [r2, #0]
 8008dba:	e7da      	b.n	8008d72 <_free_r+0x22>
 8008dbc:	d902      	bls.n	8008dc4 <_free_r+0x74>
 8008dbe:	230c      	movs	r3, #12
 8008dc0:	602b      	str	r3, [r5, #0]
 8008dc2:	e7d6      	b.n	8008d72 <_free_r+0x22>
 8008dc4:	6820      	ldr	r0, [r4, #0]
 8008dc6:	1821      	adds	r1, r4, r0
 8008dc8:	428b      	cmp	r3, r1
 8008dca:	bf04      	itt	eq
 8008dcc:	6819      	ldreq	r1, [r3, #0]
 8008dce:	685b      	ldreq	r3, [r3, #4]
 8008dd0:	6063      	str	r3, [r4, #4]
 8008dd2:	bf04      	itt	eq
 8008dd4:	1809      	addeq	r1, r1, r0
 8008dd6:	6021      	streq	r1, [r4, #0]
 8008dd8:	6054      	str	r4, [r2, #4]
 8008dda:	e7ca      	b.n	8008d72 <_free_r+0x22>
 8008ddc:	bd38      	pop	{r3, r4, r5, pc}
 8008dde:	bf00      	nop
 8008de0:	2000049c 	.word	0x2000049c

08008de4 <_malloc_usable_size_r>:
 8008de4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008de8:	1f18      	subs	r0, r3, #4
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	bfbc      	itt	lt
 8008dee:	580b      	ldrlt	r3, [r1, r0]
 8008df0:	18c0      	addlt	r0, r0, r3
 8008df2:	4770      	bx	lr

08008df4 <_init>:
 8008df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df6:	bf00      	nop
 8008df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dfa:	bc08      	pop	{r3}
 8008dfc:	469e      	mov	lr, r3
 8008dfe:	4770      	bx	lr

08008e00 <_fini>:
 8008e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e02:	bf00      	nop
 8008e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e06:	bc08      	pop	{r3}
 8008e08:	469e      	mov	lr, r3
 8008e0a:	4770      	bx	lr
