/*
 * NOTE: Autogenerated file by gen_soc_headers.py
 * for MK02FN128VFM10/signal_configuration.xml
 *
 * Copyright 2024, NXP
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef _ZEPHYR_DTS_BINDING_MK02FN128VFM10_
#define _ZEPHYR_DTS_BINDING_MK02FN128VFM10_

#define KINETIS_MUX(port, pin, mux)		\
	(((((port) - 'A') & 0xF) << 28) |	\
	(((pin) & 0x3F) << 22) |		\
	(((mux) & 0x7) << 8))

#define PTA0 KINETIS_MUX('A',0,1) /* PTA_0 */
#define UART0_CTS_b_PTA0 KINETIS_MUX('A',0,2) /* PTA_0 */
#define FTM0_CH5_PTA0 KINETIS_MUX('A',0,3) /* PTA_0 */
#define JTAG_TCLK_PTA0 KINETIS_MUX('A',0,7) /* PTA_0 */
#define PTA1 KINETIS_MUX('A',1,1) /* PTA_1 */
#define UART0_RX_PTA1 KINETIS_MUX('A',1,2) /* PTA_1 */
#define JTAG_TDI_PTA1 KINETIS_MUX('A',1,7) /* PTA_1 */
#define PTA2 KINETIS_MUX('A',2,1) /* PTA_2 */
#define UART0_TX_PTA2 KINETIS_MUX('A',2,2) /* PTA_2 */
#define JTAG_TDO_PTA2 KINETIS_MUX('A',2,7) /* PTA_2 */
#define TRACE_SWO_PTA2 KINETIS_MUX('A',2,7) /* PTA_2 */
#define PTA3 KINETIS_MUX('A',3,1) /* PTA_3 */
#define UART0_RTS_b_PTA3 KINETIS_MUX('A',3,2) /* PTA_3 */
#define FTM0_CH0_PTA3 KINETIS_MUX('A',3,3) /* PTA_3 */
#define JTAG_TMS_PTA3 KINETIS_MUX('A',3,7) /* PTA_3 */
#define PTA4 KINETIS_MUX('A',4,1) /* PTA_4 */
#define LLWU_P3_PTA4 KINETIS_MUX('A',4,1) /* PTA_4 */
#define FTM0_CH1_PTA4 KINETIS_MUX('A',4,3) /* PTA_4 */
#define NMI_b_PTA4 KINETIS_MUX('A',4,7) /* PTA_4 */
#define EXTAL0_PTA18 KINETIS_MUX('A',18,0) /* PTA_18 */
#define PTA18 KINETIS_MUX('A',18,1) /* PTA_18 */
#define FTM0_FLT2_PTA18 KINETIS_MUX('A',18,3) /* PTA_18 */
#define FTM_CLKIN0_PTA18 KINETIS_MUX('A',18,4) /* PTA_18 */
#define XTAL0_PTA19 KINETIS_MUX('A',19,0) /* PTA_19 */
#define PTA19 KINETIS_MUX('A',19,1) /* PTA_19 */
#define FTM1_FLT0_PTA19 KINETIS_MUX('A',19,3) /* PTA_19 */
#define FTM_CLKIN1_PTA19 KINETIS_MUX('A',19,4) /* PTA_19 */
#define LPTMR0_ALT1_PTA19 KINETIS_MUX('A',19,6) /* PTA_19 */
#define ADC0_SE8_PTB0 KINETIS_MUX('B',0,0) /* PTB_0 */
#define LLWU_P5_PTB0 KINETIS_MUX('B',0,1) /* PTB_0 */
#define PTB0 KINETIS_MUX('B',0,1) /* PTB_0 */
#define I2C0_SCL_PTB0 KINETIS_MUX('B',0,2) /* PTB_0 */
#define FTM1_CH0_PTB0 KINETIS_MUX('B',0,3) /* PTB_0 */
#define FTM1_QD_PHA_PTB0 KINETIS_MUX('B',0,6) /* PTB_0 */
#define ADC0_SE9_PTB1 KINETIS_MUX('B',1,0) /* PTB_1 */
#define PTB1 KINETIS_MUX('B',1,1) /* PTB_1 */
#define I2C0_SDA_PTB1 KINETIS_MUX('B',1,2) /* PTB_1 */
#define FTM1_CH1_PTB1 KINETIS_MUX('B',1,3) /* PTB_1 */
#define FTM1_QD_PHB_PTB1 KINETIS_MUX('B',1,6) /* PTB_1 */
#define ADC0_SE15_PTC1 KINETIS_MUX('C',1,0) /* PTC_1 */
#define LLWU_P6_PTC1 KINETIS_MUX('C',1,1) /* PTC_1 */
#define PTC1 KINETIS_MUX('C',1,1) /* PTC_1 */
#define SPI0_PCS3_PTC1 KINETIS_MUX('C',1,2) /* PTC_1 */
#define UART1_RTS_b_PTC1 KINETIS_MUX('C',1,3) /* PTC_1 */
#define FTM0_CH0_PTC1 KINETIS_MUX('C',1,4) /* PTC_1 */
#define CMP1_IN0_PTC2 KINETIS_MUX('C',2,0) /* PTC_2 */
#define ADC0_SE4b_PTC2 KINETIS_MUX('C',2,0) /* PTC_2 */
#define PTC2 KINETIS_MUX('C',2,1) /* PTC_2 */
#define SPI0_PCS2_PTC2 KINETIS_MUX('C',2,2) /* PTC_2 */
#define UART1_CTS_b_PTC2 KINETIS_MUX('C',2,3) /* PTC_2 */
#define FTM0_CH1_PTC2 KINETIS_MUX('C',2,4) /* PTC_2 */
#define CMP1_IN1_PTC3 KINETIS_MUX('C',3,0) /* PTC_3 */
#define PTC3 KINETIS_MUX('C',3,1) /* PTC_3 */
#define LLWU_P7_PTC3 KINETIS_MUX('C',3,1) /* PTC_3 */
#define SPI0_PCS1_PTC3 KINETIS_MUX('C',3,2) /* PTC_3 */
#define UART1_RX_PTC3 KINETIS_MUX('C',3,3) /* PTC_3 */
#define FTM0_CH2_PTC3 KINETIS_MUX('C',3,4) /* PTC_3 */
#define CLKOUT_PTC3 KINETIS_MUX('C',3,5) /* PTC_3 */
#define PTC4 KINETIS_MUX('C',4,1) /* PTC_4 */
#define LLWU_P8_PTC4 KINETIS_MUX('C',4,1) /* PTC_4 */
#define SPI0_PCS0_PTC4 KINETIS_MUX('C',4,2) /* PTC_4 */
#define UART1_TX_PTC4 KINETIS_MUX('C',4,3) /* PTC_4 */
#define FTM0_CH3_PTC4 KINETIS_MUX('C',4,4) /* PTC_4 */
#define CMP1_OUT_PTC4 KINETIS_MUX('C',4,6) /* PTC_4 */
#define PTC5 KINETIS_MUX('C',5,1) /* PTC_5 */
#define LLWU_P9_PTC5 KINETIS_MUX('C',5,1) /* PTC_5 */
#define SPI0_SCK_PTC5 KINETIS_MUX('C',5,2) /* PTC_5 */
#define LPTMR0_ALT2_PTC5 KINETIS_MUX('C',5,3) /* PTC_5 */
#define CMP0_OUT_PTC5 KINETIS_MUX('C',5,6) /* PTC_5 */
#define FTM0_CH2_PTC5 KINETIS_MUX('C',5,7) /* PTC_5 */
#define CMP0_IN0_PTC6 KINETIS_MUX('C',6,0) /* PTC_6 */
#define LLWU_P10_PTC6 KINETIS_MUX('C',6,1) /* PTC_6 */
#define PTC6 KINETIS_MUX('C',6,1) /* PTC_6 */
#define SPI0_SOUT_PTC6 KINETIS_MUX('C',6,2) /* PTC_6 */
#define PDB0_EXTRG_PTC6 KINETIS_MUX('C',6,3) /* PTC_6 */
#define CMP0_IN1_PTC7 KINETIS_MUX('C',7,0) /* PTC_7 */
#define PTC7 KINETIS_MUX('C',7,1) /* PTC_7 */
#define SPI0_SIN_PTC7 KINETIS_MUX('C',7,2) /* PTC_7 */
#define PTD4 KINETIS_MUX('D',4,1) /* PTD_4 */
#define LLWU_P14_PTD4 KINETIS_MUX('D',4,1) /* PTD_4 */
#define SPI0_PCS1_PTD4 KINETIS_MUX('D',4,2) /* PTD_4 */
#define UART0_RTS_b_PTD4 KINETIS_MUX('D',4,3) /* PTD_4 */
#define FTM0_CH4_PTD4 KINETIS_MUX('D',4,4) /* PTD_4 */
#define EWM_IN_PTD4 KINETIS_MUX('D',4,6) /* PTD_4 */
#define ADC0_SE6b_PTD5 KINETIS_MUX('D',5,0) /* PTD_5 */
#define PTD5 KINETIS_MUX('D',5,1) /* PTD_5 */
#define SPI0_PCS2_PTD5 KINETIS_MUX('D',5,2) /* PTD_5 */
#define UART0_CTS_b_PTD5 KINETIS_MUX('D',5,3) /* PTD_5 */
#define FTM0_CH5_PTD5 KINETIS_MUX('D',5,4) /* PTD_5 */
#define EWM_OUT_b_PTD5 KINETIS_MUX('D',5,6) /* PTD_5 */
#define ADC0_SE7b_PTD6 KINETIS_MUX('D',6,0) /* PTD_6 */
#define PTD6 KINETIS_MUX('D',6,1) /* PTD_6 */
#define LLWU_P15_PTD6 KINETIS_MUX('D',6,1) /* PTD_6 */
#define SPI0_PCS3_PTD6 KINETIS_MUX('D',6,2) /* PTD_6 */
#define UART0_RX_PTD6 KINETIS_MUX('D',6,3) /* PTD_6 */
#define FTM0_CH0_PTD6 KINETIS_MUX('D',6,4) /* PTD_6 */
#define FTM0_FLT0_PTD6 KINETIS_MUX('D',6,6) /* PTD_6 */
#define PTD7 KINETIS_MUX('D',7,1) /* PTD_7 */
#define UART0_TX_PTD7 KINETIS_MUX('D',7,3) /* PTD_7 */
#define FTM0_CH1_PTD7 KINETIS_MUX('D',7,4) /* PTD_7 */
#define FTM0_FLT1_PTD7 KINETIS_MUX('D',7,6) /* PTD_7 */
#define ADC0_SE4a_PTE16 KINETIS_MUX('E',16,0) /* PTE_16 */
#define ADC0_DP1_PTE16 KINETIS_MUX('E',16,0) /* PTE_16 */
#define PTE16 KINETIS_MUX('E',16,1) /* PTE_16 */
#define SPI0_PCS0_PTE16 KINETIS_MUX('E',16,2) /* PTE_16 */
#define UART1_TX_PTE16 KINETIS_MUX('E',16,3) /* PTE_16 */
#define FTM_CLKIN0_PTE16 KINETIS_MUX('E',16,4) /* PTE_16 */
#define FTM0_FLT3_PTE16 KINETIS_MUX('E',16,6) /* PTE_16 */
#define ADC0_DM1_PTE17 KINETIS_MUX('E',17,0) /* PTE_17 */
#define ADC0_SE5a_PTE17 KINETIS_MUX('E',17,0) /* PTE_17 */
#define PTE17 KINETIS_MUX('E',17,1) /* PTE_17 */
#define SPI0_SCK_PTE17 KINETIS_MUX('E',17,2) /* PTE_17 */
#define UART1_RX_PTE17 KINETIS_MUX('E',17,3) /* PTE_17 */
#define FTM_CLKIN1_PTE17 KINETIS_MUX('E',17,4) /* PTE_17 */
#define LPTMR0_ALT3_PTE17 KINETIS_MUX('E',17,6) /* PTE_17 */
#define ADC0_DP2_PTE18 KINETIS_MUX('E',18,0) /* PTE_18 */
#define ADC0_SE6a_PTE18 KINETIS_MUX('E',18,0) /* PTE_18 */
#define PTE18 KINETIS_MUX('E',18,1) /* PTE_18 */
#define SPI0_SOUT_PTE18 KINETIS_MUX('E',18,2) /* PTE_18 */
#define UART1_CTS_b_PTE18 KINETIS_MUX('E',18,3) /* PTE_18 */
#define I2C0_SDA_PTE18 KINETIS_MUX('E',18,4) /* PTE_18 */
#define ADC0_DM2_PTE19 KINETIS_MUX('E',19,0) /* PTE_19 */
#define ADC0_SE7a_PTE19 KINETIS_MUX('E',19,0) /* PTE_19 */
#define PTE19 KINETIS_MUX('E',19,1) /* PTE_19 */
#define SPI0_SIN_PTE19 KINETIS_MUX('E',19,2) /* PTE_19 */
#define UART1_RTS_b_PTE19 KINETIS_MUX('E',19,3) /* PTE_19 */
#define I2C0_SCL_PTE19 KINETIS_MUX('E',19,4) /* PTE_19 */
#define ADC0_SE17_PTE24 KINETIS_MUX('E',24,0) /* PTE_24 */
#define PTE24 KINETIS_MUX('E',24,1) /* PTE_24 */
#define I2C0_SCL_PTE24 KINETIS_MUX('E',24,5) /* PTE_24 */
#define EWM_OUT_b_PTE24 KINETIS_MUX('E',24,6) /* PTE_24 */
#define ADC0_SE18_PTE25 KINETIS_MUX('E',25,0) /* PTE_25 */
#define PTE25 KINETIS_MUX('E',25,1) /* PTE_25 */
#define I2C0_SDA_PTE25 KINETIS_MUX('E',25,5) /* PTE_25 */
#define EWM_IN_PTE25 KINETIS_MUX('E',25,6) /* PTE_25 */
#endif
