// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pointwise_conv_1d_cl_0_0_0_0_0_0_HH_
#define _pointwise_conv_1d_cl_0_0_0_0_0_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_8.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_7.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_6.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_5.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_4.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_3.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_2.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_9.h"
#include "pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_s.h"
#include "fifo_w9_d2_A.h"
#include "fifo_w16_d2_A_x.h"

namespace ap_rtl {

struct pointwise_conv_1d_cl_0_0_0_0_0_0 : public sc_module {
    // Port declarations 507
    sc_in< sc_lv<9> > p_read;
    sc_in< sc_lv<9> > p_read1;
    sc_in< sc_lv<9> > p_read2;
    sc_in< sc_lv<9> > p_read3;
    sc_in< sc_lv<9> > p_read4;
    sc_in< sc_lv<9> > p_read5;
    sc_in< sc_lv<9> > p_read6;
    sc_in< sc_lv<9> > p_read7;
    sc_in< sc_lv<9> > p_read8;
    sc_in< sc_lv<9> > p_read9;
    sc_in< sc_lv<9> > p_read10;
    sc_in< sc_lv<9> > p_read11;
    sc_in< sc_lv<9> > p_read12;
    sc_in< sc_lv<9> > p_read13;
    sc_in< sc_lv<9> > p_read14;
    sc_in< sc_lv<9> > p_read15;
    sc_in< sc_lv<9> > p_read16;
    sc_in< sc_lv<9> > p_read17;
    sc_in< sc_lv<9> > p_read18;
    sc_in< sc_lv<9> > p_read19;
    sc_in< sc_lv<9> > p_read20;
    sc_in< sc_lv<9> > p_read21;
    sc_in< sc_lv<9> > p_read22;
    sc_in< sc_lv<9> > p_read23;
    sc_in< sc_lv<9> > p_read24;
    sc_in< sc_lv<9> > p_read25;
    sc_in< sc_lv<9> > p_read26;
    sc_in< sc_lv<9> > p_read27;
    sc_in< sc_lv<9> > p_read28;
    sc_in< sc_lv<9> > p_read29;
    sc_in< sc_lv<9> > p_read30;
    sc_in< sc_lv<9> > p_read31;
    sc_in< sc_lv<9> > p_read32;
    sc_in< sc_lv<9> > p_read33;
    sc_in< sc_lv<9> > p_read34;
    sc_in< sc_lv<9> > p_read35;
    sc_in< sc_lv<9> > p_read36;
    sc_in< sc_lv<9> > p_read37;
    sc_in< sc_lv<9> > p_read38;
    sc_in< sc_lv<9> > p_read39;
    sc_in< sc_lv<9> > p_read40;
    sc_in< sc_lv<9> > p_read41;
    sc_in< sc_lv<9> > p_read42;
    sc_in< sc_lv<9> > p_read43;
    sc_in< sc_lv<9> > p_read44;
    sc_in< sc_lv<9> > p_read45;
    sc_in< sc_lv<9> > p_read46;
    sc_in< sc_lv<9> > p_read47;
    sc_in< sc_lv<9> > p_read48;
    sc_in< sc_lv<9> > p_read49;
    sc_in< sc_lv<9> > p_read50;
    sc_in< sc_lv<9> > p_read51;
    sc_in< sc_lv<9> > p_read52;
    sc_in< sc_lv<9> > p_read53;
    sc_in< sc_lv<9> > p_read54;
    sc_in< sc_lv<9> > p_read55;
    sc_in< sc_lv<9> > p_read56;
    sc_in< sc_lv<9> > p_read57;
    sc_in< sc_lv<9> > p_read58;
    sc_in< sc_lv<9> > p_read59;
    sc_in< sc_lv<9> > p_read60;
    sc_in< sc_lv<9> > p_read61;
    sc_in< sc_lv<9> > p_read62;
    sc_in< sc_lv<9> > p_read63;
    sc_in< sc_lv<9> > p_read64;
    sc_in< sc_lv<9> > p_read65;
    sc_in< sc_lv<9> > p_read66;
    sc_in< sc_lv<9> > p_read67;
    sc_in< sc_lv<9> > p_read68;
    sc_in< sc_lv<9> > p_read69;
    sc_in< sc_lv<9> > p_read70;
    sc_in< sc_lv<9> > p_read71;
    sc_in< sc_lv<9> > p_read72;
    sc_in< sc_lv<9> > p_read73;
    sc_in< sc_lv<9> > p_read74;
    sc_in< sc_lv<9> > p_read75;
    sc_in< sc_lv<9> > p_read76;
    sc_in< sc_lv<9> > p_read77;
    sc_in< sc_lv<9> > p_read78;
    sc_in< sc_lv<9> > p_read79;
    sc_in< sc_lv<9> > p_read80;
    sc_in< sc_lv<9> > p_read81;
    sc_in< sc_lv<9> > p_read82;
    sc_in< sc_lv<9> > p_read83;
    sc_in< sc_lv<9> > p_read84;
    sc_in< sc_lv<9> > p_read85;
    sc_in< sc_lv<9> > p_read86;
    sc_in< sc_lv<9> > p_read87;
    sc_in< sc_lv<9> > p_read88;
    sc_in< sc_lv<9> > p_read89;
    sc_in< sc_lv<9> > p_read90;
    sc_in< sc_lv<9> > p_read91;
    sc_in< sc_lv<9> > p_read92;
    sc_in< sc_lv<9> > p_read93;
    sc_in< sc_lv<9> > p_read94;
    sc_in< sc_lv<9> > p_read95;
    sc_in< sc_lv<9> > p_read96;
    sc_in< sc_lv<9> > p_read97;
    sc_in< sc_lv<9> > p_read98;
    sc_in< sc_lv<9> > p_read99;
    sc_in< sc_lv<9> > p_read100;
    sc_in< sc_lv<9> > p_read101;
    sc_in< sc_lv<9> > p_read102;
    sc_in< sc_lv<9> > p_read103;
    sc_in< sc_lv<9> > p_read104;
    sc_in< sc_lv<9> > p_read105;
    sc_in< sc_lv<9> > p_read106;
    sc_in< sc_lv<9> > p_read107;
    sc_in< sc_lv<9> > p_read108;
    sc_in< sc_lv<9> > p_read109;
    sc_in< sc_lv<9> > p_read110;
    sc_in< sc_lv<9> > p_read111;
    sc_in< sc_lv<9> > p_read112;
    sc_in< sc_lv<9> > p_read113;
    sc_in< sc_lv<9> > p_read114;
    sc_in< sc_lv<9> > p_read115;
    sc_in< sc_lv<9> > p_read116;
    sc_in< sc_lv<9> > p_read117;
    sc_in< sc_lv<9> > p_read118;
    sc_in< sc_lv<9> > p_read119;
    sc_in< sc_lv<9> > p_read120;
    sc_in< sc_lv<9> > p_read121;
    sc_in< sc_lv<9> > p_read122;
    sc_in< sc_lv<9> > p_read123;
    sc_in< sc_lv<9> > p_read124;
    sc_in< sc_lv<9> > p_read125;
    sc_in< sc_lv<9> > p_read126;
    sc_in< sc_lv<9> > p_read127;
    sc_in< sc_lv<9> > p_read128;
    sc_in< sc_lv<9> > p_read129;
    sc_in< sc_lv<9> > p_read130;
    sc_in< sc_lv<9> > p_read131;
    sc_in< sc_lv<9> > p_read132;
    sc_in< sc_lv<9> > p_read133;
    sc_in< sc_lv<9> > p_read134;
    sc_in< sc_lv<9> > p_read135;
    sc_in< sc_lv<9> > p_read136;
    sc_in< sc_lv<9> > p_read137;
    sc_in< sc_lv<9> > p_read138;
    sc_in< sc_lv<9> > p_read139;
    sc_in< sc_lv<9> > p_read140;
    sc_in< sc_lv<9> > p_read141;
    sc_in< sc_lv<9> > p_read142;
    sc_in< sc_lv<9> > p_read143;
    sc_in< sc_lv<9> > p_read144;
    sc_in< sc_lv<9> > p_read145;
    sc_in< sc_lv<9> > p_read146;
    sc_in< sc_lv<9> > p_read147;
    sc_in< sc_lv<9> > p_read148;
    sc_in< sc_lv<9> > p_read149;
    sc_in< sc_lv<9> > p_read150;
    sc_in< sc_lv<9> > p_read151;
    sc_in< sc_lv<9> > p_read152;
    sc_in< sc_lv<9> > p_read153;
    sc_in< sc_lv<9> > p_read154;
    sc_in< sc_lv<9> > p_read155;
    sc_in< sc_lv<9> > p_read156;
    sc_in< sc_lv<9> > p_read157;
    sc_in< sc_lv<9> > p_read158;
    sc_in< sc_lv<9> > p_read159;
    sc_in< sc_lv<9> > p_read160;
    sc_in< sc_lv<9> > p_read161;
    sc_in< sc_lv<9> > p_read162;
    sc_in< sc_lv<9> > p_read163;
    sc_in< sc_lv<9> > p_read164;
    sc_in< sc_lv<9> > p_read165;
    sc_in< sc_lv<9> > p_read166;
    sc_in< sc_lv<9> > p_read167;
    sc_in< sc_lv<9> > p_read168;
    sc_in< sc_lv<9> > p_read169;
    sc_in< sc_lv<9> > p_read170;
    sc_in< sc_lv<9> > p_read171;
    sc_in< sc_lv<9> > p_read172;
    sc_in< sc_lv<9> > p_read173;
    sc_in< sc_lv<9> > p_read174;
    sc_in< sc_lv<9> > p_read175;
    sc_in< sc_lv<9> > p_read176;
    sc_in< sc_lv<9> > p_read177;
    sc_in< sc_lv<9> > p_read178;
    sc_in< sc_lv<9> > p_read179;
    sc_in< sc_lv<9> > p_read180;
    sc_in< sc_lv<9> > p_read181;
    sc_in< sc_lv<9> > p_read182;
    sc_in< sc_lv<9> > p_read183;
    sc_in< sc_lv<9> > p_read184;
    sc_in< sc_lv<9> > p_read185;
    sc_in< sc_lv<9> > p_read186;
    sc_in< sc_lv<9> > p_read187;
    sc_in< sc_lv<9> > p_read188;
    sc_in< sc_lv<9> > p_read189;
    sc_in< sc_lv<9> > p_read190;
    sc_in< sc_lv<9> > p_read191;
    sc_in< sc_lv<9> > p_read192;
    sc_in< sc_lv<9> > p_read193;
    sc_in< sc_lv<9> > p_read194;
    sc_in< sc_lv<9> > p_read195;
    sc_in< sc_lv<9> > p_read196;
    sc_in< sc_lv<9> > p_read197;
    sc_in< sc_lv<9> > p_read198;
    sc_in< sc_lv<9> > p_read199;
    sc_out< sc_lv<16> > res_0_V;
    sc_out< sc_lv<16> > res_1_V;
    sc_out< sc_lv<16> > res_2_V;
    sc_out< sc_lv<16> > res_3_V;
    sc_out< sc_lv<16> > res_4_V;
    sc_out< sc_lv<16> > res_5_V;
    sc_out< sc_lv<16> > res_6_V;
    sc_out< sc_lv<16> > res_7_V;
    sc_out< sc_lv<16> > res_8_V;
    sc_out< sc_lv<16> > res_9_V;
    sc_out< sc_lv<16> > res_10_V;
    sc_out< sc_lv<16> > res_11_V;
    sc_out< sc_lv<16> > res_12_V;
    sc_out< sc_lv<16> > res_13_V;
    sc_out< sc_lv<16> > res_14_V;
    sc_out< sc_lv<16> > res_15_V;
    sc_out< sc_lv<16> > res_16_V;
    sc_out< sc_lv<16> > res_17_V;
    sc_out< sc_lv<16> > res_18_V;
    sc_out< sc_lv<16> > res_19_V;
    sc_out< sc_lv<16> > res_20_V;
    sc_out< sc_lv<16> > res_21_V;
    sc_out< sc_lv<16> > res_22_V;
    sc_out< sc_lv<16> > res_23_V;
    sc_out< sc_lv<16> > res_24_V;
    sc_out< sc_lv<16> > res_25_V;
    sc_out< sc_lv<16> > res_26_V;
    sc_out< sc_lv<16> > res_27_V;
    sc_out< sc_lv<16> > res_28_V;
    sc_out< sc_lv<16> > res_29_V;
    sc_out< sc_lv<16> > res_30_V;
    sc_out< sc_lv<16> > res_31_V;
    sc_out< sc_lv<16> > res_32_V;
    sc_out< sc_lv<16> > res_33_V;
    sc_out< sc_lv<16> > res_34_V;
    sc_out< sc_lv<16> > res_35_V;
    sc_out< sc_lv<16> > res_36_V;
    sc_out< sc_lv<16> > res_37_V;
    sc_out< sc_lv<16> > res_38_V;
    sc_out< sc_lv<16> > res_39_V;
    sc_out< sc_lv<16> > res_40_V;
    sc_out< sc_lv<16> > res_41_V;
    sc_out< sc_lv<16> > res_42_V;
    sc_out< sc_lv<16> > res_43_V;
    sc_out< sc_lv<16> > res_44_V;
    sc_out< sc_lv<16> > res_45_V;
    sc_out< sc_lv<16> > res_46_V;
    sc_out< sc_lv<16> > res_47_V;
    sc_out< sc_lv<16> > res_48_V;
    sc_out< sc_lv<16> > res_49_V;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > p_read184_ap_vld;
    sc_in< sc_logic > p_read164_ap_vld;
    sc_in< sc_logic > p_read144_ap_vld;
    sc_in< sc_logic > p_read124_ap_vld;
    sc_in< sc_logic > p_read104_ap_vld;
    sc_in< sc_logic > p_read84_ap_vld;
    sc_in< sc_logic > p_read64_ap_vld;
    sc_in< sc_logic > p_read44_ap_vld;
    sc_in< sc_logic > p_read24_ap_vld;
    sc_in< sc_logic > p_read4_ap_vld;
    sc_in< sc_logic > p_read183_ap_vld;
    sc_in< sc_logic > p_read163_ap_vld;
    sc_in< sc_logic > p_read143_ap_vld;
    sc_in< sc_logic > p_read123_ap_vld;
    sc_in< sc_logic > p_read103_ap_vld;
    sc_in< sc_logic > p_read83_ap_vld;
    sc_in< sc_logic > p_read63_ap_vld;
    sc_in< sc_logic > p_read43_ap_vld;
    sc_in< sc_logic > p_read23_ap_vld;
    sc_in< sc_logic > p_read3_ap_vld;
    sc_in< sc_logic > p_read182_ap_vld;
    sc_in< sc_logic > p_read162_ap_vld;
    sc_in< sc_logic > p_read142_ap_vld;
    sc_in< sc_logic > p_read122_ap_vld;
    sc_in< sc_logic > p_read102_ap_vld;
    sc_in< sc_logic > p_read82_ap_vld;
    sc_in< sc_logic > p_read62_ap_vld;
    sc_in< sc_logic > p_read42_ap_vld;
    sc_in< sc_logic > p_read22_ap_vld;
    sc_in< sc_logic > p_read2_ap_vld;
    sc_in< sc_logic > p_read181_ap_vld;
    sc_in< sc_logic > p_read161_ap_vld;
    sc_in< sc_logic > p_read141_ap_vld;
    sc_in< sc_logic > p_read121_ap_vld;
    sc_in< sc_logic > p_read101_ap_vld;
    sc_in< sc_logic > p_read81_ap_vld;
    sc_in< sc_logic > p_read61_ap_vld;
    sc_in< sc_logic > p_read41_ap_vld;
    sc_in< sc_logic > p_read21_ap_vld;
    sc_in< sc_logic > p_read1_ap_vld;
    sc_in< sc_logic > p_read180_ap_vld;
    sc_in< sc_logic > p_read160_ap_vld;
    sc_in< sc_logic > p_read140_ap_vld;
    sc_in< sc_logic > p_read120_ap_vld;
    sc_in< sc_logic > p_read100_ap_vld;
    sc_in< sc_logic > p_read80_ap_vld;
    sc_in< sc_logic > p_read60_ap_vld;
    sc_in< sc_logic > p_read40_ap_vld;
    sc_in< sc_logic > p_read20_ap_vld;
    sc_in< sc_logic > p_read_ap_vld;
    sc_in< sc_logic > p_read5_ap_vld;
    sc_in< sc_logic > p_read10_ap_vld;
    sc_in< sc_logic > p_read15_ap_vld;
    sc_in< sc_logic > p_read25_ap_vld;
    sc_in< sc_logic > p_read30_ap_vld;
    sc_in< sc_logic > p_read35_ap_vld;
    sc_in< sc_logic > p_read45_ap_vld;
    sc_in< sc_logic > p_read50_ap_vld;
    sc_in< sc_logic > p_read55_ap_vld;
    sc_in< sc_logic > p_read65_ap_vld;
    sc_in< sc_logic > p_read70_ap_vld;
    sc_in< sc_logic > p_read75_ap_vld;
    sc_in< sc_logic > p_read85_ap_vld;
    sc_in< sc_logic > p_read90_ap_vld;
    sc_in< sc_logic > p_read95_ap_vld;
    sc_in< sc_logic > p_read105_ap_vld;
    sc_in< sc_logic > p_read110_ap_vld;
    sc_in< sc_logic > p_read115_ap_vld;
    sc_in< sc_logic > p_read125_ap_vld;
    sc_in< sc_logic > p_read130_ap_vld;
    sc_in< sc_logic > p_read135_ap_vld;
    sc_in< sc_logic > p_read145_ap_vld;
    sc_in< sc_logic > p_read150_ap_vld;
    sc_in< sc_logic > p_read155_ap_vld;
    sc_in< sc_logic > p_read165_ap_vld;
    sc_in< sc_logic > p_read170_ap_vld;
    sc_in< sc_logic > p_read175_ap_vld;
    sc_in< sc_logic > p_read185_ap_vld;
    sc_in< sc_logic > p_read190_ap_vld;
    sc_in< sc_logic > p_read195_ap_vld;
    sc_in< sc_logic > p_read6_ap_vld;
    sc_in< sc_logic > p_read11_ap_vld;
    sc_in< sc_logic > p_read16_ap_vld;
    sc_in< sc_logic > p_read26_ap_vld;
    sc_in< sc_logic > p_read31_ap_vld;
    sc_in< sc_logic > p_read36_ap_vld;
    sc_in< sc_logic > p_read46_ap_vld;
    sc_in< sc_logic > p_read51_ap_vld;
    sc_in< sc_logic > p_read56_ap_vld;
    sc_in< sc_logic > p_read66_ap_vld;
    sc_in< sc_logic > p_read71_ap_vld;
    sc_in< sc_logic > p_read76_ap_vld;
    sc_in< sc_logic > p_read86_ap_vld;
    sc_in< sc_logic > p_read91_ap_vld;
    sc_in< sc_logic > p_read96_ap_vld;
    sc_in< sc_logic > p_read106_ap_vld;
    sc_in< sc_logic > p_read111_ap_vld;
    sc_in< sc_logic > p_read116_ap_vld;
    sc_in< sc_logic > p_read126_ap_vld;
    sc_in< sc_logic > p_read131_ap_vld;
    sc_in< sc_logic > p_read136_ap_vld;
    sc_in< sc_logic > p_read146_ap_vld;
    sc_in< sc_logic > p_read151_ap_vld;
    sc_in< sc_logic > p_read156_ap_vld;
    sc_in< sc_logic > p_read166_ap_vld;
    sc_in< sc_logic > p_read171_ap_vld;
    sc_in< sc_logic > p_read176_ap_vld;
    sc_in< sc_logic > p_read186_ap_vld;
    sc_in< sc_logic > p_read191_ap_vld;
    sc_in< sc_logic > p_read196_ap_vld;
    sc_in< sc_logic > p_read7_ap_vld;
    sc_in< sc_logic > p_read12_ap_vld;
    sc_in< sc_logic > p_read17_ap_vld;
    sc_in< sc_logic > p_read27_ap_vld;
    sc_in< sc_logic > p_read32_ap_vld;
    sc_in< sc_logic > p_read37_ap_vld;
    sc_in< sc_logic > p_read47_ap_vld;
    sc_in< sc_logic > p_read52_ap_vld;
    sc_in< sc_logic > p_read57_ap_vld;
    sc_in< sc_logic > p_read67_ap_vld;
    sc_in< sc_logic > p_read72_ap_vld;
    sc_in< sc_logic > p_read77_ap_vld;
    sc_in< sc_logic > p_read87_ap_vld;
    sc_in< sc_logic > p_read92_ap_vld;
    sc_in< sc_logic > p_read97_ap_vld;
    sc_in< sc_logic > p_read107_ap_vld;
    sc_in< sc_logic > p_read112_ap_vld;
    sc_in< sc_logic > p_read117_ap_vld;
    sc_in< sc_logic > p_read127_ap_vld;
    sc_in< sc_logic > p_read132_ap_vld;
    sc_in< sc_logic > p_read137_ap_vld;
    sc_in< sc_logic > p_read147_ap_vld;
    sc_in< sc_logic > p_read152_ap_vld;
    sc_in< sc_logic > p_read157_ap_vld;
    sc_in< sc_logic > p_read167_ap_vld;
    sc_in< sc_logic > p_read172_ap_vld;
    sc_in< sc_logic > p_read177_ap_vld;
    sc_in< sc_logic > p_read187_ap_vld;
    sc_in< sc_logic > p_read192_ap_vld;
    sc_in< sc_logic > p_read197_ap_vld;
    sc_in< sc_logic > p_read8_ap_vld;
    sc_in< sc_logic > p_read13_ap_vld;
    sc_in< sc_logic > p_read18_ap_vld;
    sc_in< sc_logic > p_read28_ap_vld;
    sc_in< sc_logic > p_read33_ap_vld;
    sc_in< sc_logic > p_read38_ap_vld;
    sc_in< sc_logic > p_read48_ap_vld;
    sc_in< sc_logic > p_read53_ap_vld;
    sc_in< sc_logic > p_read58_ap_vld;
    sc_in< sc_logic > p_read68_ap_vld;
    sc_in< sc_logic > p_read73_ap_vld;
    sc_in< sc_logic > p_read78_ap_vld;
    sc_in< sc_logic > p_read88_ap_vld;
    sc_in< sc_logic > p_read93_ap_vld;
    sc_in< sc_logic > p_read98_ap_vld;
    sc_in< sc_logic > p_read108_ap_vld;
    sc_in< sc_logic > p_read113_ap_vld;
    sc_in< sc_logic > p_read118_ap_vld;
    sc_in< sc_logic > p_read128_ap_vld;
    sc_in< sc_logic > p_read133_ap_vld;
    sc_in< sc_logic > p_read138_ap_vld;
    sc_in< sc_logic > p_read148_ap_vld;
    sc_in< sc_logic > p_read153_ap_vld;
    sc_in< sc_logic > p_read158_ap_vld;
    sc_in< sc_logic > p_read168_ap_vld;
    sc_in< sc_logic > p_read173_ap_vld;
    sc_in< sc_logic > p_read178_ap_vld;
    sc_in< sc_logic > p_read188_ap_vld;
    sc_in< sc_logic > p_read193_ap_vld;
    sc_in< sc_logic > p_read198_ap_vld;
    sc_in< sc_logic > p_read9_ap_vld;
    sc_in< sc_logic > p_read14_ap_vld;
    sc_in< sc_logic > p_read19_ap_vld;
    sc_in< sc_logic > p_read29_ap_vld;
    sc_in< sc_logic > p_read34_ap_vld;
    sc_in< sc_logic > p_read39_ap_vld;
    sc_in< sc_logic > p_read49_ap_vld;
    sc_in< sc_logic > p_read54_ap_vld;
    sc_in< sc_logic > p_read59_ap_vld;
    sc_in< sc_logic > p_read69_ap_vld;
    sc_in< sc_logic > p_read74_ap_vld;
    sc_in< sc_logic > p_read79_ap_vld;
    sc_in< sc_logic > p_read89_ap_vld;
    sc_in< sc_logic > p_read94_ap_vld;
    sc_in< sc_logic > p_read99_ap_vld;
    sc_in< sc_logic > p_read109_ap_vld;
    sc_in< sc_logic > p_read114_ap_vld;
    sc_in< sc_logic > p_read119_ap_vld;
    sc_in< sc_logic > p_read129_ap_vld;
    sc_in< sc_logic > p_read134_ap_vld;
    sc_in< sc_logic > p_read139_ap_vld;
    sc_in< sc_logic > p_read149_ap_vld;
    sc_in< sc_logic > p_read154_ap_vld;
    sc_in< sc_logic > p_read159_ap_vld;
    sc_in< sc_logic > p_read169_ap_vld;
    sc_in< sc_logic > p_read174_ap_vld;
    sc_in< sc_logic > p_read179_ap_vld;
    sc_in< sc_logic > p_read189_ap_vld;
    sc_in< sc_logic > p_read194_ap_vld;
    sc_in< sc_logic > p_read199_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > res_0_V_ap_vld;
    sc_out< sc_logic > res_1_V_ap_vld;
    sc_out< sc_logic > res_2_V_ap_vld;
    sc_out< sc_logic > res_3_V_ap_vld;
    sc_out< sc_logic > res_4_V_ap_vld;
    sc_out< sc_logic > res_5_V_ap_vld;
    sc_out< sc_logic > res_6_V_ap_vld;
    sc_out< sc_logic > res_7_V_ap_vld;
    sc_out< sc_logic > res_8_V_ap_vld;
    sc_out< sc_logic > res_9_V_ap_vld;
    sc_out< sc_logic > res_10_V_ap_vld;
    sc_out< sc_logic > res_11_V_ap_vld;
    sc_out< sc_logic > res_12_V_ap_vld;
    sc_out< sc_logic > res_13_V_ap_vld;
    sc_out< sc_logic > res_14_V_ap_vld;
    sc_out< sc_logic > res_15_V_ap_vld;
    sc_out< sc_logic > res_16_V_ap_vld;
    sc_out< sc_logic > res_17_V_ap_vld;
    sc_out< sc_logic > res_18_V_ap_vld;
    sc_out< sc_logic > res_19_V_ap_vld;
    sc_out< sc_logic > res_20_V_ap_vld;
    sc_out< sc_logic > res_21_V_ap_vld;
    sc_out< sc_logic > res_22_V_ap_vld;
    sc_out< sc_logic > res_23_V_ap_vld;
    sc_out< sc_logic > res_24_V_ap_vld;
    sc_out< sc_logic > res_25_V_ap_vld;
    sc_out< sc_logic > res_26_V_ap_vld;
    sc_out< sc_logic > res_27_V_ap_vld;
    sc_out< sc_logic > res_28_V_ap_vld;
    sc_out< sc_logic > res_29_V_ap_vld;
    sc_out< sc_logic > res_30_V_ap_vld;
    sc_out< sc_logic > res_31_V_ap_vld;
    sc_out< sc_logic > res_32_V_ap_vld;
    sc_out< sc_logic > res_33_V_ap_vld;
    sc_out< sc_logic > res_34_V_ap_vld;
    sc_out< sc_logic > res_35_V_ap_vld;
    sc_out< sc_logic > res_36_V_ap_vld;
    sc_out< sc_logic > res_37_V_ap_vld;
    sc_out< sc_logic > res_38_V_ap_vld;
    sc_out< sc_logic > res_39_V_ap_vld;
    sc_out< sc_logic > res_40_V_ap_vld;
    sc_out< sc_logic > res_41_V_ap_vld;
    sc_out< sc_logic > res_42_V_ap_vld;
    sc_out< sc_logic > res_43_V_ap_vld;
    sc_out< sc_logic > res_44_V_ap_vld;
    sc_out< sc_logic > res_45_V_ap_vld;
    sc_out< sc_logic > res_46_V_ap_vld;
    sc_out< sc_logic > res_47_V_ap_vld;
    sc_out< sc_logic > res_48_V_ap_vld;
    sc_out< sc_logic > res_49_V_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pointwise_conv_1d_cl_0_0_0_0_0_0(sc_module_name name);
    SC_HAS_PROCESS(pointwise_conv_1d_cl_0_0_0_0_0_0);

    ~pointwise_conv_1d_cl_0_0_0_0_0_0();

    sc_trace_file* mVcdFile;

    pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc* pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_8* dense_resource_rf_leq_nin_0_1_0_1_0_8_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_7* dense_resource_rf_leq_nin_0_1_0_1_0_7_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_6* dense_resource_rf_leq_nin_0_1_0_1_0_6_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_5* dense_resource_rf_leq_nin_0_1_0_1_0_5_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_4* dense_resource_rf_leq_nin_0_1_0_1_0_4_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_3* dense_resource_rf_leq_nin_0_1_0_1_0_3_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_2* dense_resource_rf_leq_nin_0_1_0_1_0_2_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1* dense_resource_rf_leq_nin_0_1_0_1_0_1_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0* dense_resource_rf_leq_nin_0_1_0_1_0_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_9* dense_resource_rf_leq_nin_0_1_0_1_0_9_U0;
    pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_s* pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0;
    fifo_w9_d2_A* dense_data_10_4_V_channel_U;
    fifo_w9_d2_A* dense_data_9_4_V_channel_U;
    fifo_w9_d2_A* dense_data_8_4_V_channel_U;
    fifo_w9_d2_A* dense_data_7_4_V_channel_U;
    fifo_w9_d2_A* dense_data_6_4_V_channel_U;
    fifo_w9_d2_A* dense_data_5_4_V_channel_U;
    fifo_w9_d2_A* dense_data_4_4_V_channel_U;
    fifo_w9_d2_A* dense_data_3_4_V_channel_U;
    fifo_w9_d2_A* dense_data_2_4_V_channel_U;
    fifo_w9_d2_A* dense_data_1_4_V_channel_U;
    fifo_w9_d2_A* dense_data_1_0_V_channel_U;
    fifo_w9_d2_A* dense_data_1_1_V_channel_U;
    fifo_w9_d2_A* dense_data_1_2_V_channel_U;
    fifo_w9_d2_A* dense_data_1_3_V_channel_U;
    fifo_w9_d2_A* dense_data_1_5_V_channel_U;
    fifo_w9_d2_A* dense_data_1_6_V_channel_U;
    fifo_w9_d2_A* dense_data_1_7_V_channel_U;
    fifo_w9_d2_A* dense_data_1_8_V_channel_U;
    fifo_w9_d2_A* dense_data_1_9_V_channel_U;
    fifo_w9_d2_A* dense_data_1_10_V_channel_U;
    fifo_w9_d2_A* dense_data_1_11_V_channel_U;
    fifo_w9_d2_A* dense_data_1_12_V_channel_U;
    fifo_w9_d2_A* dense_data_1_13_V_channel_U;
    fifo_w9_d2_A* dense_data_1_14_V_channel_U;
    fifo_w9_d2_A* dense_data_1_15_V_channel_U;
    fifo_w9_d2_A* dense_data_1_16_V_channel_U;
    fifo_w9_d2_A* dense_data_1_17_V_channel_U;
    fifo_w9_d2_A* dense_data_1_18_V_channel_U;
    fifo_w9_d2_A* dense_data_1_19_V_channel_U;
    fifo_w9_d2_A* dense_data_2_0_V_channel_U;
    fifo_w9_d2_A* dense_data_2_1_V_channel_U;
    fifo_w9_d2_A* dense_data_2_2_V_channel_U;
    fifo_w9_d2_A* dense_data_2_3_V_channel_U;
    fifo_w9_d2_A* dense_data_2_5_V_channel_U;
    fifo_w9_d2_A* dense_data_2_6_V_channel_U;
    fifo_w9_d2_A* dense_data_2_7_V_channel_U;
    fifo_w9_d2_A* dense_data_2_8_V_channel_U;
    fifo_w9_d2_A* dense_data_2_9_V_channel_U;
    fifo_w9_d2_A* dense_data_2_10_V_channel_U;
    fifo_w9_d2_A* dense_data_2_11_V_channel_U;
    fifo_w9_d2_A* dense_data_2_12_V_channel_U;
    fifo_w9_d2_A* dense_data_2_13_V_channel_U;
    fifo_w9_d2_A* dense_data_2_14_V_channel_U;
    fifo_w9_d2_A* dense_data_2_15_V_channel_U;
    fifo_w9_d2_A* dense_data_2_16_V_channel_U;
    fifo_w9_d2_A* dense_data_2_17_V_channel_U;
    fifo_w9_d2_A* dense_data_2_18_V_channel_U;
    fifo_w9_d2_A* dense_data_2_19_V_channel_U;
    fifo_w9_d2_A* dense_data_3_0_V_channel_U;
    fifo_w9_d2_A* dense_data_3_1_V_channel_U;
    fifo_w9_d2_A* dense_data_3_2_V_channel_U;
    fifo_w9_d2_A* dense_data_3_3_V_channel_U;
    fifo_w9_d2_A* dense_data_3_5_V_channel_U;
    fifo_w9_d2_A* dense_data_3_6_V_channel_U;
    fifo_w9_d2_A* dense_data_3_7_V_channel_U;
    fifo_w9_d2_A* dense_data_3_8_V_channel_U;
    fifo_w9_d2_A* dense_data_3_9_V_channel_U;
    fifo_w9_d2_A* dense_data_3_10_V_channel_U;
    fifo_w9_d2_A* dense_data_3_11_V_channel_U;
    fifo_w9_d2_A* dense_data_3_12_V_channel_U;
    fifo_w9_d2_A* dense_data_3_13_V_channel_U;
    fifo_w9_d2_A* dense_data_3_14_V_channel_U;
    fifo_w9_d2_A* dense_data_3_15_V_channel_U;
    fifo_w9_d2_A* dense_data_3_16_V_channel_U;
    fifo_w9_d2_A* dense_data_3_17_V_channel_U;
    fifo_w9_d2_A* dense_data_3_18_V_channel_U;
    fifo_w9_d2_A* dense_data_3_19_V_channel_U;
    fifo_w9_d2_A* dense_data_4_0_V_channel_U;
    fifo_w9_d2_A* dense_data_4_1_V_channel_U;
    fifo_w9_d2_A* dense_data_4_2_V_channel_U;
    fifo_w9_d2_A* dense_data_4_3_V_channel_U;
    fifo_w9_d2_A* dense_data_4_5_V_channel_U;
    fifo_w9_d2_A* dense_data_4_6_V_channel_U;
    fifo_w9_d2_A* dense_data_4_7_V_channel_U;
    fifo_w9_d2_A* dense_data_4_8_V_channel_U;
    fifo_w9_d2_A* dense_data_4_9_V_channel_U;
    fifo_w9_d2_A* dense_data_4_10_V_channel_U;
    fifo_w9_d2_A* dense_data_4_11_V_channel_U;
    fifo_w9_d2_A* dense_data_4_12_V_channel_U;
    fifo_w9_d2_A* dense_data_4_13_V_channel_U;
    fifo_w9_d2_A* dense_data_4_14_V_channel_U;
    fifo_w9_d2_A* dense_data_4_15_V_channel_U;
    fifo_w9_d2_A* dense_data_4_16_V_channel_U;
    fifo_w9_d2_A* dense_data_4_17_V_channel_U;
    fifo_w9_d2_A* dense_data_4_18_V_channel_U;
    fifo_w9_d2_A* dense_data_4_19_V_channel_U;
    fifo_w9_d2_A* dense_data_5_0_V_channel_U;
    fifo_w9_d2_A* dense_data_5_1_V_channel_U;
    fifo_w9_d2_A* dense_data_5_2_V_channel_U;
    fifo_w9_d2_A* dense_data_5_3_V_channel_U;
    fifo_w9_d2_A* dense_data_5_5_V_channel_U;
    fifo_w9_d2_A* dense_data_5_6_V_channel_U;
    fifo_w9_d2_A* dense_data_5_7_V_channel_U;
    fifo_w9_d2_A* dense_data_5_8_V_channel_U;
    fifo_w9_d2_A* dense_data_5_9_V_channel_U;
    fifo_w9_d2_A* dense_data_5_10_V_channel_U;
    fifo_w9_d2_A* dense_data_5_11_V_channel_U;
    fifo_w9_d2_A* dense_data_5_12_V_channel_U;
    fifo_w9_d2_A* dense_data_5_13_V_channel_U;
    fifo_w9_d2_A* dense_data_5_14_V_channel_U;
    fifo_w9_d2_A* dense_data_5_15_V_channel_U;
    fifo_w9_d2_A* dense_data_5_16_V_channel_U;
    fifo_w9_d2_A* dense_data_5_17_V_channel_U;
    fifo_w9_d2_A* dense_data_5_18_V_channel_U;
    fifo_w9_d2_A* dense_data_5_19_V_channel_U;
    fifo_w9_d2_A* dense_data_6_0_V_channel_U;
    fifo_w9_d2_A* dense_data_6_1_V_channel_U;
    fifo_w9_d2_A* dense_data_6_2_V_channel_U;
    fifo_w9_d2_A* dense_data_6_3_V_channel_U;
    fifo_w9_d2_A* dense_data_6_5_V_channel_U;
    fifo_w9_d2_A* dense_data_6_6_V_channel_U;
    fifo_w9_d2_A* dense_data_6_7_V_channel_U;
    fifo_w9_d2_A* dense_data_6_8_V_channel_U;
    fifo_w9_d2_A* dense_data_6_9_V_channel_U;
    fifo_w9_d2_A* dense_data_6_10_V_channel_U;
    fifo_w9_d2_A* dense_data_6_11_V_channel_U;
    fifo_w9_d2_A* dense_data_6_12_V_channel_U;
    fifo_w9_d2_A* dense_data_6_13_V_channel_U;
    fifo_w9_d2_A* dense_data_6_14_V_channel_U;
    fifo_w9_d2_A* dense_data_6_15_V_channel_U;
    fifo_w9_d2_A* dense_data_6_16_V_channel_U;
    fifo_w9_d2_A* dense_data_6_17_V_channel_U;
    fifo_w9_d2_A* dense_data_6_18_V_channel_U;
    fifo_w9_d2_A* dense_data_6_19_V_channel_U;
    fifo_w9_d2_A* dense_data_7_0_V_channel_U;
    fifo_w9_d2_A* dense_data_7_1_V_channel_U;
    fifo_w9_d2_A* dense_data_7_2_V_channel_U;
    fifo_w9_d2_A* dense_data_7_3_V_channel_U;
    fifo_w9_d2_A* dense_data_7_5_V_channel_U;
    fifo_w9_d2_A* dense_data_7_6_V_channel_U;
    fifo_w9_d2_A* dense_data_7_7_V_channel_U;
    fifo_w9_d2_A* dense_data_7_8_V_channel_U;
    fifo_w9_d2_A* dense_data_7_9_V_channel_U;
    fifo_w9_d2_A* dense_data_7_10_V_channel_U;
    fifo_w9_d2_A* dense_data_7_11_V_channel_U;
    fifo_w9_d2_A* dense_data_7_12_V_channel_U;
    fifo_w9_d2_A* dense_data_7_13_V_channel_U;
    fifo_w9_d2_A* dense_data_7_14_V_channel_U;
    fifo_w9_d2_A* dense_data_7_15_V_channel_U;
    fifo_w9_d2_A* dense_data_7_16_V_channel_U;
    fifo_w9_d2_A* dense_data_7_17_V_channel_U;
    fifo_w9_d2_A* dense_data_7_18_V_channel_U;
    fifo_w9_d2_A* dense_data_7_19_V_channel_U;
    fifo_w9_d2_A* dense_data_8_0_V_channel_U;
    fifo_w9_d2_A* dense_data_8_1_V_channel_U;
    fifo_w9_d2_A* dense_data_8_2_V_channel_U;
    fifo_w9_d2_A* dense_data_8_3_V_channel_U;
    fifo_w9_d2_A* dense_data_8_5_V_channel_U;
    fifo_w9_d2_A* dense_data_8_6_V_channel_U;
    fifo_w9_d2_A* dense_data_8_7_V_channel_U;
    fifo_w9_d2_A* dense_data_8_8_V_channel_U;
    fifo_w9_d2_A* dense_data_8_9_V_channel_U;
    fifo_w9_d2_A* dense_data_8_10_V_channel_U;
    fifo_w9_d2_A* dense_data_8_11_V_channel_U;
    fifo_w9_d2_A* dense_data_8_12_V_channel_U;
    fifo_w9_d2_A* dense_data_8_13_V_channel_U;
    fifo_w9_d2_A* dense_data_8_14_V_channel_U;
    fifo_w9_d2_A* dense_data_8_15_V_channel_U;
    fifo_w9_d2_A* dense_data_8_16_V_channel_U;
    fifo_w9_d2_A* dense_data_8_17_V_channel_U;
    fifo_w9_d2_A* dense_data_8_18_V_channel_U;
    fifo_w9_d2_A* dense_data_8_19_V_channel_U;
    fifo_w9_d2_A* dense_data_9_0_V_channel_U;
    fifo_w9_d2_A* dense_data_9_1_V_channel_U;
    fifo_w9_d2_A* dense_data_9_2_V_channel_U;
    fifo_w9_d2_A* dense_data_9_3_V_channel_U;
    fifo_w9_d2_A* dense_data_9_5_V_channel_U;
    fifo_w9_d2_A* dense_data_9_6_V_channel_U;
    fifo_w9_d2_A* dense_data_9_7_V_channel_U;
    fifo_w9_d2_A* dense_data_9_8_V_channel_U;
    fifo_w9_d2_A* dense_data_9_9_V_channel_U;
    fifo_w9_d2_A* dense_data_9_10_V_channel_U;
    fifo_w9_d2_A* dense_data_9_11_V_channel_U;
    fifo_w9_d2_A* dense_data_9_12_V_channel_U;
    fifo_w9_d2_A* dense_data_9_13_V_channel_U;
    fifo_w9_d2_A* dense_data_9_14_V_channel_U;
    fifo_w9_d2_A* dense_data_9_15_V_channel_U;
    fifo_w9_d2_A* dense_data_9_16_V_channel_U;
    fifo_w9_d2_A* dense_data_9_17_V_channel_U;
    fifo_w9_d2_A* dense_data_9_18_V_channel_U;
    fifo_w9_d2_A* dense_data_9_19_V_channel_U;
    fifo_w9_d2_A* dense_data_10_0_V_channel_U;
    fifo_w9_d2_A* dense_data_10_1_V_channel_U;
    fifo_w9_d2_A* dense_data_10_2_V_channel_U;
    fifo_w9_d2_A* dense_data_10_3_V_channel_U;
    fifo_w9_d2_A* dense_data_10_5_V_channel_U;
    fifo_w9_d2_A* dense_data_10_6_V_channel_U;
    fifo_w9_d2_A* dense_data_10_7_V_channel_U;
    fifo_w9_d2_A* dense_data_10_8_V_channel_U;
    fifo_w9_d2_A* dense_data_10_9_V_channel_U;
    fifo_w9_d2_A* dense_data_10_10_V_channel_U;
    fifo_w9_d2_A* dense_data_10_11_V_channel_U;
    fifo_w9_d2_A* dense_data_10_12_V_channel_U;
    fifo_w9_d2_A* dense_data_10_13_V_channel_U;
    fifo_w9_d2_A* dense_data_10_14_V_channel_U;
    fifo_w9_d2_A* dense_data_10_15_V_channel_U;
    fifo_w9_d2_A* dense_data_10_16_V_channel_U;
    fifo_w9_d2_A* dense_data_10_17_V_channel_U;
    fifo_w9_d2_A* dense_data_10_18_V_channel_U;
    fifo_w9_d2_A* dense_data_10_19_V_channel_U;
    fifo_w16_d2_A_x* dense_res_1_0_channel_U;
    fifo_w16_d2_A_x* dense_res_1_1_channel_U;
    fifo_w16_d2_A_x* dense_res_1_2_channel_U;
    fifo_w16_d2_A_x* dense_res_1_3_channel_U;
    fifo_w16_d2_A_x* dense_res_1_4_channel_U;
    fifo_w16_d2_A_x* dense_res_2_0_channel_U;
    fifo_w16_d2_A_x* dense_res_2_1_channel_U;
    fifo_w16_d2_A_x* dense_res_2_2_channel_U;
    fifo_w16_d2_A_x* dense_res_2_3_channel_U;
    fifo_w16_d2_A_x* dense_res_2_4_channel_U;
    fifo_w16_d2_A_x* dense_res_3_0_channel_U;
    fifo_w16_d2_A_x* dense_res_3_1_channel_U;
    fifo_w16_d2_A_x* dense_res_3_2_channel_U;
    fifo_w16_d2_A_x* dense_res_3_3_channel_U;
    fifo_w16_d2_A_x* dense_res_3_4_channel_U;
    fifo_w16_d2_A_x* dense_res_4_0_channel_U;
    fifo_w16_d2_A_x* dense_res_4_1_channel_U;
    fifo_w16_d2_A_x* dense_res_4_2_channel_U;
    fifo_w16_d2_A_x* dense_res_4_3_channel_U;
    fifo_w16_d2_A_x* dense_res_4_4_channel_U;
    fifo_w16_d2_A_x* dense_res_5_0_channel_U;
    fifo_w16_d2_A_x* dense_res_5_1_channel_U;
    fifo_w16_d2_A_x* dense_res_5_2_channel_U;
    fifo_w16_d2_A_x* dense_res_5_3_channel_U;
    fifo_w16_d2_A_x* dense_res_5_4_channel_U;
    fifo_w16_d2_A_x* dense_res_6_0_channel_U;
    fifo_w16_d2_A_x* dense_res_6_1_channel_U;
    fifo_w16_d2_A_x* dense_res_6_2_channel_U;
    fifo_w16_d2_A_x* dense_res_6_3_channel_U;
    fifo_w16_d2_A_x* dense_res_6_4_channel_U;
    fifo_w16_d2_A_x* dense_res_7_0_channel_U;
    fifo_w16_d2_A_x* dense_res_7_1_channel_U;
    fifo_w16_d2_A_x* dense_res_7_2_channel_U;
    fifo_w16_d2_A_x* dense_res_7_3_channel_U;
    fifo_w16_d2_A_x* dense_res_7_4_channel_U;
    fifo_w16_d2_A_x* dense_res_8_0_channel_U;
    fifo_w16_d2_A_x* dense_res_8_1_channel_U;
    fifo_w16_d2_A_x* dense_res_8_2_channel_U;
    fifo_w16_d2_A_x* dense_res_8_3_channel_U;
    fifo_w16_d2_A_x* dense_res_8_4_channel_U;
    fifo_w16_d2_A_x* dense_res_9_0_channel_U;
    fifo_w16_d2_A_x* dense_res_9_1_channel_U;
    fifo_w16_d2_A_x* dense_res_9_2_channel_U;
    fifo_w16_d2_A_x* dense_res_9_3_channel_U;
    fifo_w16_d2_A_x* dense_res_9_4_channel_U;
    fifo_w16_d2_A_x* dense_res_10_0_channel_U;
    fifo_w16_d2_A_x* dense_res_10_1_channel_U;
    fifo_w16_d2_A_x* dense_res_10_2_channel_U;
    fifo_w16_d2_A_x* dense_res_10_3_channel_U;
    fifo_w16_d2_A_x* dense_res_10_4_channel_U;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_ap_ready;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_4_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_1_19_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_2_19_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_3_19_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_4_19_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_5_19_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_6_19_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_7_19_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_8_19_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_9_19_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_0_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_1_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_2_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_3_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_5_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_6_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_7_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_8_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_9_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_10_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_11_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_12_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_13_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_14_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_15_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_16_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_17_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_18_V_ap_vld;
    sc_signal< sc_lv<9> > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_dense_data_10_19_V_ap_vld;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_19_V_channel;
    sc_signal< sc_logic > dense_data_10_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_18_V_channel;
    sc_signal< sc_logic > dense_data_10_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_17_V_channel;
    sc_signal< sc_logic > dense_data_10_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_16_V_channel;
    sc_signal< sc_logic > dense_data_10_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_15_V_channel;
    sc_signal< sc_logic > dense_data_10_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_14_V_channel;
    sc_signal< sc_logic > dense_data_10_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_13_V_channel;
    sc_signal< sc_logic > dense_data_10_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_12_V_channel;
    sc_signal< sc_logic > dense_data_10_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_11_V_channel;
    sc_signal< sc_logic > dense_data_10_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_10_V_channel;
    sc_signal< sc_logic > dense_data_10_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_9_V_channel;
    sc_signal< sc_logic > dense_data_10_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_8_V_channel;
    sc_signal< sc_logic > dense_data_10_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_7_V_channel;
    sc_signal< sc_logic > dense_data_10_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_6_V_channel;
    sc_signal< sc_logic > dense_data_10_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_5_V_channel;
    sc_signal< sc_logic > dense_data_10_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_3_V_channel;
    sc_signal< sc_logic > dense_data_10_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_2_V_channel;
    sc_signal< sc_logic > dense_data_10_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_1_V_channel;
    sc_signal< sc_logic > dense_data_10_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_0_V_channel;
    sc_signal< sc_logic > dense_data_10_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_19_V_channel;
    sc_signal< sc_logic > dense_data_9_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_18_V_channel;
    sc_signal< sc_logic > dense_data_9_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_17_V_channel;
    sc_signal< sc_logic > dense_data_9_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_16_V_channel;
    sc_signal< sc_logic > dense_data_9_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_15_V_channel;
    sc_signal< sc_logic > dense_data_9_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_14_V_channel;
    sc_signal< sc_logic > dense_data_9_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_13_V_channel;
    sc_signal< sc_logic > dense_data_9_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_12_V_channel;
    sc_signal< sc_logic > dense_data_9_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_11_V_channel;
    sc_signal< sc_logic > dense_data_9_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_10_V_channel;
    sc_signal< sc_logic > dense_data_9_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_9_V_channel;
    sc_signal< sc_logic > dense_data_9_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_8_V_channel;
    sc_signal< sc_logic > dense_data_9_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_7_V_channel;
    sc_signal< sc_logic > dense_data_9_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_6_V_channel;
    sc_signal< sc_logic > dense_data_9_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_5_V_channel;
    sc_signal< sc_logic > dense_data_9_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_3_V_channel;
    sc_signal< sc_logic > dense_data_9_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_2_V_channel;
    sc_signal< sc_logic > dense_data_9_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_1_V_channel;
    sc_signal< sc_logic > dense_data_9_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_0_V_channel;
    sc_signal< sc_logic > dense_data_9_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_19_V_channel;
    sc_signal< sc_logic > dense_data_8_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_18_V_channel;
    sc_signal< sc_logic > dense_data_8_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_17_V_channel;
    sc_signal< sc_logic > dense_data_8_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_16_V_channel;
    sc_signal< sc_logic > dense_data_8_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_15_V_channel;
    sc_signal< sc_logic > dense_data_8_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_14_V_channel;
    sc_signal< sc_logic > dense_data_8_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_13_V_channel;
    sc_signal< sc_logic > dense_data_8_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_12_V_channel;
    sc_signal< sc_logic > dense_data_8_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_11_V_channel;
    sc_signal< sc_logic > dense_data_8_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_10_V_channel;
    sc_signal< sc_logic > dense_data_8_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_9_V_channel;
    sc_signal< sc_logic > dense_data_8_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_8_V_channel;
    sc_signal< sc_logic > dense_data_8_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_7_V_channel;
    sc_signal< sc_logic > dense_data_8_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_6_V_channel;
    sc_signal< sc_logic > dense_data_8_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_5_V_channel;
    sc_signal< sc_logic > dense_data_8_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_3_V_channel;
    sc_signal< sc_logic > dense_data_8_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_2_V_channel;
    sc_signal< sc_logic > dense_data_8_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_1_V_channel;
    sc_signal< sc_logic > dense_data_8_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_0_V_channel;
    sc_signal< sc_logic > dense_data_8_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_19_V_channel;
    sc_signal< sc_logic > dense_data_7_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_18_V_channel;
    sc_signal< sc_logic > dense_data_7_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_17_V_channel;
    sc_signal< sc_logic > dense_data_7_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_16_V_channel;
    sc_signal< sc_logic > dense_data_7_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_15_V_channel;
    sc_signal< sc_logic > dense_data_7_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_14_V_channel;
    sc_signal< sc_logic > dense_data_7_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_13_V_channel;
    sc_signal< sc_logic > dense_data_7_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_12_V_channel;
    sc_signal< sc_logic > dense_data_7_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_11_V_channel;
    sc_signal< sc_logic > dense_data_7_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_10_V_channel;
    sc_signal< sc_logic > dense_data_7_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_9_V_channel;
    sc_signal< sc_logic > dense_data_7_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_8_V_channel;
    sc_signal< sc_logic > dense_data_7_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_7_V_channel;
    sc_signal< sc_logic > dense_data_7_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_6_V_channel;
    sc_signal< sc_logic > dense_data_7_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_5_V_channel;
    sc_signal< sc_logic > dense_data_7_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_3_V_channel;
    sc_signal< sc_logic > dense_data_7_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_2_V_channel;
    sc_signal< sc_logic > dense_data_7_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_1_V_channel;
    sc_signal< sc_logic > dense_data_7_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_0_V_channel;
    sc_signal< sc_logic > dense_data_7_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_19_V_channel;
    sc_signal< sc_logic > dense_data_6_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_18_V_channel;
    sc_signal< sc_logic > dense_data_6_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_17_V_channel;
    sc_signal< sc_logic > dense_data_6_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_16_V_channel;
    sc_signal< sc_logic > dense_data_6_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_15_V_channel;
    sc_signal< sc_logic > dense_data_6_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_14_V_channel;
    sc_signal< sc_logic > dense_data_6_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_13_V_channel;
    sc_signal< sc_logic > dense_data_6_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_12_V_channel;
    sc_signal< sc_logic > dense_data_6_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_11_V_channel;
    sc_signal< sc_logic > dense_data_6_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_10_V_channel;
    sc_signal< sc_logic > dense_data_6_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_9_V_channel;
    sc_signal< sc_logic > dense_data_6_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_8_V_channel;
    sc_signal< sc_logic > dense_data_6_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_7_V_channel;
    sc_signal< sc_logic > dense_data_6_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_6_V_channel;
    sc_signal< sc_logic > dense_data_6_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_5_V_channel;
    sc_signal< sc_logic > dense_data_6_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_3_V_channel;
    sc_signal< sc_logic > dense_data_6_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_2_V_channel;
    sc_signal< sc_logic > dense_data_6_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_1_V_channel;
    sc_signal< sc_logic > dense_data_6_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_0_V_channel;
    sc_signal< sc_logic > dense_data_6_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_19_V_channel;
    sc_signal< sc_logic > dense_data_5_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_18_V_channel;
    sc_signal< sc_logic > dense_data_5_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_17_V_channel;
    sc_signal< sc_logic > dense_data_5_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_16_V_channel;
    sc_signal< sc_logic > dense_data_5_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_15_V_channel;
    sc_signal< sc_logic > dense_data_5_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_14_V_channel;
    sc_signal< sc_logic > dense_data_5_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_13_V_channel;
    sc_signal< sc_logic > dense_data_5_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_12_V_channel;
    sc_signal< sc_logic > dense_data_5_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_11_V_channel;
    sc_signal< sc_logic > dense_data_5_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_10_V_channel;
    sc_signal< sc_logic > dense_data_5_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_9_V_channel;
    sc_signal< sc_logic > dense_data_5_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_8_V_channel;
    sc_signal< sc_logic > dense_data_5_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_7_V_channel;
    sc_signal< sc_logic > dense_data_5_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_6_V_channel;
    sc_signal< sc_logic > dense_data_5_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_5_V_channel;
    sc_signal< sc_logic > dense_data_5_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_3_V_channel;
    sc_signal< sc_logic > dense_data_5_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_2_V_channel;
    sc_signal< sc_logic > dense_data_5_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_1_V_channel;
    sc_signal< sc_logic > dense_data_5_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_0_V_channel;
    sc_signal< sc_logic > dense_data_5_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_19_V_channel;
    sc_signal< sc_logic > dense_data_4_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_18_V_channel;
    sc_signal< sc_logic > dense_data_4_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_17_V_channel;
    sc_signal< sc_logic > dense_data_4_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_16_V_channel;
    sc_signal< sc_logic > dense_data_4_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_15_V_channel;
    sc_signal< sc_logic > dense_data_4_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_14_V_channel;
    sc_signal< sc_logic > dense_data_4_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_13_V_channel;
    sc_signal< sc_logic > dense_data_4_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_12_V_channel;
    sc_signal< sc_logic > dense_data_4_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_11_V_channel;
    sc_signal< sc_logic > dense_data_4_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_10_V_channel;
    sc_signal< sc_logic > dense_data_4_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_9_V_channel;
    sc_signal< sc_logic > dense_data_4_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_8_V_channel;
    sc_signal< sc_logic > dense_data_4_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_7_V_channel;
    sc_signal< sc_logic > dense_data_4_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_6_V_channel;
    sc_signal< sc_logic > dense_data_4_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_5_V_channel;
    sc_signal< sc_logic > dense_data_4_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_3_V_channel;
    sc_signal< sc_logic > dense_data_4_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_2_V_channel;
    sc_signal< sc_logic > dense_data_4_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_1_V_channel;
    sc_signal< sc_logic > dense_data_4_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_0_V_channel;
    sc_signal< sc_logic > dense_data_4_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_19_V_channel;
    sc_signal< sc_logic > dense_data_3_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_18_V_channel;
    sc_signal< sc_logic > dense_data_3_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_17_V_channel;
    sc_signal< sc_logic > dense_data_3_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_16_V_channel;
    sc_signal< sc_logic > dense_data_3_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_15_V_channel;
    sc_signal< sc_logic > dense_data_3_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_14_V_channel;
    sc_signal< sc_logic > dense_data_3_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_13_V_channel;
    sc_signal< sc_logic > dense_data_3_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_12_V_channel;
    sc_signal< sc_logic > dense_data_3_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_11_V_channel;
    sc_signal< sc_logic > dense_data_3_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_10_V_channel;
    sc_signal< sc_logic > dense_data_3_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_9_V_channel;
    sc_signal< sc_logic > dense_data_3_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_8_V_channel;
    sc_signal< sc_logic > dense_data_3_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_7_V_channel;
    sc_signal< sc_logic > dense_data_3_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_6_V_channel;
    sc_signal< sc_logic > dense_data_3_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_5_V_channel;
    sc_signal< sc_logic > dense_data_3_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_3_V_channel;
    sc_signal< sc_logic > dense_data_3_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_2_V_channel;
    sc_signal< sc_logic > dense_data_3_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_1_V_channel;
    sc_signal< sc_logic > dense_data_3_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_0_V_channel;
    sc_signal< sc_logic > dense_data_3_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_19_V_channel;
    sc_signal< sc_logic > dense_data_2_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_18_V_channel;
    sc_signal< sc_logic > dense_data_2_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_17_V_channel;
    sc_signal< sc_logic > dense_data_2_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_16_V_channel;
    sc_signal< sc_logic > dense_data_2_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_15_V_channel;
    sc_signal< sc_logic > dense_data_2_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_14_V_channel;
    sc_signal< sc_logic > dense_data_2_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_13_V_channel;
    sc_signal< sc_logic > dense_data_2_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_12_V_channel;
    sc_signal< sc_logic > dense_data_2_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_11_V_channel;
    sc_signal< sc_logic > dense_data_2_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_10_V_channel;
    sc_signal< sc_logic > dense_data_2_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_9_V_channel;
    sc_signal< sc_logic > dense_data_2_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_8_V_channel;
    sc_signal< sc_logic > dense_data_2_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_7_V_channel;
    sc_signal< sc_logic > dense_data_2_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_6_V_channel;
    sc_signal< sc_logic > dense_data_2_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_5_V_channel;
    sc_signal< sc_logic > dense_data_2_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_3_V_channel;
    sc_signal< sc_logic > dense_data_2_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_2_V_channel;
    sc_signal< sc_logic > dense_data_2_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_1_V_channel;
    sc_signal< sc_logic > dense_data_2_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_0_V_channel;
    sc_signal< sc_logic > dense_data_2_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_19_V_channel;
    sc_signal< sc_logic > dense_data_1_19_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_19_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_19_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_18_V_channel;
    sc_signal< sc_logic > dense_data_1_18_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_18_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_18_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_17_V_channel;
    sc_signal< sc_logic > dense_data_1_17_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_17_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_17_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_16_V_channel;
    sc_signal< sc_logic > dense_data_1_16_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_16_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_16_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_15_V_channel;
    sc_signal< sc_logic > dense_data_1_15_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_15_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_15_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_14_V_channel;
    sc_signal< sc_logic > dense_data_1_14_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_14_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_14_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_13_V_channel;
    sc_signal< sc_logic > dense_data_1_13_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_13_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_13_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_12_V_channel;
    sc_signal< sc_logic > dense_data_1_12_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_12_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_12_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_11_V_channel;
    sc_signal< sc_logic > dense_data_1_11_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_11_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_11_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_10_V_channel;
    sc_signal< sc_logic > dense_data_1_10_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_10_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_10_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_9_V_channel;
    sc_signal< sc_logic > dense_data_1_9_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_9_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_9_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_8_V_channel;
    sc_signal< sc_logic > dense_data_1_8_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_8_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_8_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_7_V_channel;
    sc_signal< sc_logic > dense_data_1_7_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_7_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_7_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_6_V_channel;
    sc_signal< sc_logic > dense_data_1_6_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_6_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_6_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_5_V_channel;
    sc_signal< sc_logic > dense_data_1_5_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_5_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_5_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_3_V_channel;
    sc_signal< sc_logic > dense_data_1_3_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_3_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_3_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_2_V_channel;
    sc_signal< sc_logic > dense_data_1_2_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_2_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_2_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_1_V_channel;
    sc_signal< sc_logic > dense_data_1_1_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_1_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_1_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_0_V_channel;
    sc_signal< sc_logic > dense_data_1_0_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_0_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_0_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_4_V_channel;
    sc_signal< sc_logic > dense_data_1_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_4_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_4_V_channel;
    sc_signal< sc_logic > dense_data_2_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_4_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_4_V_channel;
    sc_signal< sc_logic > dense_data_3_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_4_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_4_V_channel;
    sc_signal< sc_logic > dense_data_4_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_4_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_4_V_channel;
    sc_signal< sc_logic > dense_data_5_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_4_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_4_V_channel;
    sc_signal< sc_logic > dense_data_6_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_4_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_4_V_channel;
    sc_signal< sc_logic > dense_data_7_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_4_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_4_V_channel;
    sc_signal< sc_logic > dense_data_8_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_4_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_4_V_channel;
    sc_signal< sc_logic > dense_data_9_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_4_V_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_4_V_channel;
    sc_signal< sc_logic > dense_data_10_4_V_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_4_V_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_4_V_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_4_channel;
    sc_signal< sc_logic > dense_res_1_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_3_channel;
    sc_signal< sc_logic > dense_res_1_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_2_channel;
    sc_signal< sc_logic > dense_res_1_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_1_channel;
    sc_signal< sc_logic > dense_res_1_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_0_channel;
    sc_signal< sc_logic > dense_res_1_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_0_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_4_channel;
    sc_signal< sc_logic > dense_res_2_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_3_channel;
    sc_signal< sc_logic > dense_res_2_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_2_channel;
    sc_signal< sc_logic > dense_res_2_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_1_channel;
    sc_signal< sc_logic > dense_res_2_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_0_channel;
    sc_signal< sc_logic > dense_res_2_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_0_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_4_channel;
    sc_signal< sc_logic > dense_res_3_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_3_channel;
    sc_signal< sc_logic > dense_res_3_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_2_channel;
    sc_signal< sc_logic > dense_res_3_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_1_channel;
    sc_signal< sc_logic > dense_res_3_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_0_channel;
    sc_signal< sc_logic > dense_res_3_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_0_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_4_channel;
    sc_signal< sc_logic > dense_res_4_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_3_channel;
    sc_signal< sc_logic > dense_res_4_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_2_channel;
    sc_signal< sc_logic > dense_res_4_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_1_channel;
    sc_signal< sc_logic > dense_res_4_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_0_channel;
    sc_signal< sc_logic > dense_res_4_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_0_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_4_channel;
    sc_signal< sc_logic > dense_res_5_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_3_channel;
    sc_signal< sc_logic > dense_res_5_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_2_channel;
    sc_signal< sc_logic > dense_res_5_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_1_channel;
    sc_signal< sc_logic > dense_res_5_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_0_channel;
    sc_signal< sc_logic > dense_res_5_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_0_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_4_channel;
    sc_signal< sc_logic > dense_res_6_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_3_channel;
    sc_signal< sc_logic > dense_res_6_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_2_channel;
    sc_signal< sc_logic > dense_res_6_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_1_channel;
    sc_signal< sc_logic > dense_res_6_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_0_channel;
    sc_signal< sc_logic > dense_res_6_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_0_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_4_channel;
    sc_signal< sc_logic > dense_res_7_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_3_channel;
    sc_signal< sc_logic > dense_res_7_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_2_channel;
    sc_signal< sc_logic > dense_res_7_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_1_channel;
    sc_signal< sc_logic > dense_res_7_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_0_channel;
    sc_signal< sc_logic > dense_res_7_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_0_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_4_channel;
    sc_signal< sc_logic > dense_res_8_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_3_channel;
    sc_signal< sc_logic > dense_res_8_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_2_channel;
    sc_signal< sc_logic > dense_res_8_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_1_channel;
    sc_signal< sc_logic > dense_res_8_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_0_channel;
    sc_signal< sc_logic > dense_res_8_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_0_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_4_channel;
    sc_signal< sc_logic > dense_res_9_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_3_channel;
    sc_signal< sc_logic > dense_res_9_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_2_channel;
    sc_signal< sc_logic > dense_res_9_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_1_channel;
    sc_signal< sc_logic > dense_res_9_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_0_channel;
    sc_signal< sc_logic > dense_res_9_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_0_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_4_channel;
    sc_signal< sc_logic > dense_res_10_4_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_4_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_4_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_3_channel;
    sc_signal< sc_logic > dense_res_10_3_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_3_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_3_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_2_channel;
    sc_signal< sc_logic > dense_res_10_2_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_2_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_2_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_1_channel;
    sc_signal< sc_logic > dense_res_10_1_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_1_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_1_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_0_channel;
    sc_signal< sc_logic > dense_res_10_0_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_0_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_0_channel;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_ap_ready;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_0_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_1_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_3_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_4_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_4_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_5_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_5_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_6_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_6_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_7_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_7_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_8_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_8_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_9_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_9_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_10_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_10_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_11_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_11_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_12_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_12_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_13_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_13_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_14_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_14_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_15_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_15_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_16_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_16_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_17_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_17_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_18_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_18_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_19_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_19_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_20_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_20_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_21_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_21_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_22_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_22_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_23_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_23_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_24_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_24_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_25_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_25_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_26_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_26_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_27_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_27_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_28_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_28_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_29_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_29_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_30_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_30_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_31_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_31_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_32_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_32_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_33_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_33_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_34_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_34_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_35_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_35_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_36_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_36_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_37_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_37_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_38_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_38_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_39_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_39_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_40_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_40_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_41_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_41_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_42_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_42_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_43_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_43_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_44_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_44_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_45_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_45_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_46_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_46_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_47_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_47_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_48_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_48_V_ap_vld;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_49_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_res_49_V_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_lv<9> > dense_data_10_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_4_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_4_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_1_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_1_19_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_2_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_2_19_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_3_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_3_19_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_4_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_4_19_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_5_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_5_19_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_6_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_6_19_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_7_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_7_19_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_8_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_8_19_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_9_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_9_19_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_0_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_0_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_1_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_1_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_2_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_2_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_3_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_3_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_5_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_5_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_6_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_6_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_7_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_7_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_8_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_8_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_9_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_9_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_10_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_10_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_11_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_11_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_12_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_12_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_13_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_13_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_14_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_14_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_15_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_15_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_16_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_16_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_17_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_17_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_18_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_18_V_channel_empty_n;
    sc_signal< sc_lv<9> > dense_data_10_19_V_channel_dout;
    sc_signal< sc_logic > dense_data_10_19_V_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_0_channel_dout;
    sc_signal< sc_logic > dense_res_1_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_1_channel_dout;
    sc_signal< sc_logic > dense_res_1_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_2_channel_dout;
    sc_signal< sc_logic > dense_res_1_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_3_channel_dout;
    sc_signal< sc_logic > dense_res_1_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_4_channel_dout;
    sc_signal< sc_logic > dense_res_1_4_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_0_channel_dout;
    sc_signal< sc_logic > dense_res_2_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_1_channel_dout;
    sc_signal< sc_logic > dense_res_2_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_2_channel_dout;
    sc_signal< sc_logic > dense_res_2_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_3_channel_dout;
    sc_signal< sc_logic > dense_res_2_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_4_channel_dout;
    sc_signal< sc_logic > dense_res_2_4_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_0_channel_dout;
    sc_signal< sc_logic > dense_res_3_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_1_channel_dout;
    sc_signal< sc_logic > dense_res_3_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_2_channel_dout;
    sc_signal< sc_logic > dense_res_3_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_3_channel_dout;
    sc_signal< sc_logic > dense_res_3_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_4_channel_dout;
    sc_signal< sc_logic > dense_res_3_4_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_0_channel_dout;
    sc_signal< sc_logic > dense_res_4_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_1_channel_dout;
    sc_signal< sc_logic > dense_res_4_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_2_channel_dout;
    sc_signal< sc_logic > dense_res_4_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_3_channel_dout;
    sc_signal< sc_logic > dense_res_4_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_4_channel_dout;
    sc_signal< sc_logic > dense_res_4_4_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_0_channel_dout;
    sc_signal< sc_logic > dense_res_5_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_1_channel_dout;
    sc_signal< sc_logic > dense_res_5_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_2_channel_dout;
    sc_signal< sc_logic > dense_res_5_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_3_channel_dout;
    sc_signal< sc_logic > dense_res_5_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_4_channel_dout;
    sc_signal< sc_logic > dense_res_5_4_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_0_channel_dout;
    sc_signal< sc_logic > dense_res_6_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_1_channel_dout;
    sc_signal< sc_logic > dense_res_6_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_2_channel_dout;
    sc_signal< sc_logic > dense_res_6_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_3_channel_dout;
    sc_signal< sc_logic > dense_res_6_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_4_channel_dout;
    sc_signal< sc_logic > dense_res_6_4_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_0_channel_dout;
    sc_signal< sc_logic > dense_res_7_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_1_channel_dout;
    sc_signal< sc_logic > dense_res_7_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_2_channel_dout;
    sc_signal< sc_logic > dense_res_7_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_3_channel_dout;
    sc_signal< sc_logic > dense_res_7_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_4_channel_dout;
    sc_signal< sc_logic > dense_res_7_4_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_0_channel_dout;
    sc_signal< sc_logic > dense_res_8_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_1_channel_dout;
    sc_signal< sc_logic > dense_res_8_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_2_channel_dout;
    sc_signal< sc_logic > dense_res_8_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_3_channel_dout;
    sc_signal< sc_logic > dense_res_8_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_4_channel_dout;
    sc_signal< sc_logic > dense_res_8_4_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_0_channel_dout;
    sc_signal< sc_logic > dense_res_9_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_1_channel_dout;
    sc_signal< sc_logic > dense_res_9_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_2_channel_dout;
    sc_signal< sc_logic > dense_res_9_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_3_channel_dout;
    sc_signal< sc_logic > dense_res_9_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_4_channel_dout;
    sc_signal< sc_logic > dense_res_9_4_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_0_channel_dout;
    sc_signal< sc_logic > dense_res_10_0_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_1_channel_dout;
    sc_signal< sc_logic > dense_res_10_1_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_2_channel_dout;
    sc_signal< sc_logic > dense_res_10_2_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_3_channel_dout;
    sc_signal< sc_logic > dense_res_10_3_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_4_channel_dout;
    sc_signal< sc_logic > dense_res_10_4_channel_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_start_full_n;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_start_write;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_start_full_n;
    sc_signal< sc_logic > pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_start_write;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_channel_done_dense_data_10_0_V_channel();
    void thread_ap_channel_done_dense_data_10_10_V_channel();
    void thread_ap_channel_done_dense_data_10_11_V_channel();
    void thread_ap_channel_done_dense_data_10_12_V_channel();
    void thread_ap_channel_done_dense_data_10_13_V_channel();
    void thread_ap_channel_done_dense_data_10_14_V_channel();
    void thread_ap_channel_done_dense_data_10_15_V_channel();
    void thread_ap_channel_done_dense_data_10_16_V_channel();
    void thread_ap_channel_done_dense_data_10_17_V_channel();
    void thread_ap_channel_done_dense_data_10_18_V_channel();
    void thread_ap_channel_done_dense_data_10_19_V_channel();
    void thread_ap_channel_done_dense_data_10_1_V_channel();
    void thread_ap_channel_done_dense_data_10_2_V_channel();
    void thread_ap_channel_done_dense_data_10_3_V_channel();
    void thread_ap_channel_done_dense_data_10_4_V_channel();
    void thread_ap_channel_done_dense_data_10_5_V_channel();
    void thread_ap_channel_done_dense_data_10_6_V_channel();
    void thread_ap_channel_done_dense_data_10_7_V_channel();
    void thread_ap_channel_done_dense_data_10_8_V_channel();
    void thread_ap_channel_done_dense_data_10_9_V_channel();
    void thread_ap_channel_done_dense_data_1_0_V_channel();
    void thread_ap_channel_done_dense_data_1_10_V_channel();
    void thread_ap_channel_done_dense_data_1_11_V_channel();
    void thread_ap_channel_done_dense_data_1_12_V_channel();
    void thread_ap_channel_done_dense_data_1_13_V_channel();
    void thread_ap_channel_done_dense_data_1_14_V_channel();
    void thread_ap_channel_done_dense_data_1_15_V_channel();
    void thread_ap_channel_done_dense_data_1_16_V_channel();
    void thread_ap_channel_done_dense_data_1_17_V_channel();
    void thread_ap_channel_done_dense_data_1_18_V_channel();
    void thread_ap_channel_done_dense_data_1_19_V_channel();
    void thread_ap_channel_done_dense_data_1_1_V_channel();
    void thread_ap_channel_done_dense_data_1_2_V_channel();
    void thread_ap_channel_done_dense_data_1_3_V_channel();
    void thread_ap_channel_done_dense_data_1_4_V_channel();
    void thread_ap_channel_done_dense_data_1_5_V_channel();
    void thread_ap_channel_done_dense_data_1_6_V_channel();
    void thread_ap_channel_done_dense_data_1_7_V_channel();
    void thread_ap_channel_done_dense_data_1_8_V_channel();
    void thread_ap_channel_done_dense_data_1_9_V_channel();
    void thread_ap_channel_done_dense_data_2_0_V_channel();
    void thread_ap_channel_done_dense_data_2_10_V_channel();
    void thread_ap_channel_done_dense_data_2_11_V_channel();
    void thread_ap_channel_done_dense_data_2_12_V_channel();
    void thread_ap_channel_done_dense_data_2_13_V_channel();
    void thread_ap_channel_done_dense_data_2_14_V_channel();
    void thread_ap_channel_done_dense_data_2_15_V_channel();
    void thread_ap_channel_done_dense_data_2_16_V_channel();
    void thread_ap_channel_done_dense_data_2_17_V_channel();
    void thread_ap_channel_done_dense_data_2_18_V_channel();
    void thread_ap_channel_done_dense_data_2_19_V_channel();
    void thread_ap_channel_done_dense_data_2_1_V_channel();
    void thread_ap_channel_done_dense_data_2_2_V_channel();
    void thread_ap_channel_done_dense_data_2_3_V_channel();
    void thread_ap_channel_done_dense_data_2_4_V_channel();
    void thread_ap_channel_done_dense_data_2_5_V_channel();
    void thread_ap_channel_done_dense_data_2_6_V_channel();
    void thread_ap_channel_done_dense_data_2_7_V_channel();
    void thread_ap_channel_done_dense_data_2_8_V_channel();
    void thread_ap_channel_done_dense_data_2_9_V_channel();
    void thread_ap_channel_done_dense_data_3_0_V_channel();
    void thread_ap_channel_done_dense_data_3_10_V_channel();
    void thread_ap_channel_done_dense_data_3_11_V_channel();
    void thread_ap_channel_done_dense_data_3_12_V_channel();
    void thread_ap_channel_done_dense_data_3_13_V_channel();
    void thread_ap_channel_done_dense_data_3_14_V_channel();
    void thread_ap_channel_done_dense_data_3_15_V_channel();
    void thread_ap_channel_done_dense_data_3_16_V_channel();
    void thread_ap_channel_done_dense_data_3_17_V_channel();
    void thread_ap_channel_done_dense_data_3_18_V_channel();
    void thread_ap_channel_done_dense_data_3_19_V_channel();
    void thread_ap_channel_done_dense_data_3_1_V_channel();
    void thread_ap_channel_done_dense_data_3_2_V_channel();
    void thread_ap_channel_done_dense_data_3_3_V_channel();
    void thread_ap_channel_done_dense_data_3_4_V_channel();
    void thread_ap_channel_done_dense_data_3_5_V_channel();
    void thread_ap_channel_done_dense_data_3_6_V_channel();
    void thread_ap_channel_done_dense_data_3_7_V_channel();
    void thread_ap_channel_done_dense_data_3_8_V_channel();
    void thread_ap_channel_done_dense_data_3_9_V_channel();
    void thread_ap_channel_done_dense_data_4_0_V_channel();
    void thread_ap_channel_done_dense_data_4_10_V_channel();
    void thread_ap_channel_done_dense_data_4_11_V_channel();
    void thread_ap_channel_done_dense_data_4_12_V_channel();
    void thread_ap_channel_done_dense_data_4_13_V_channel();
    void thread_ap_channel_done_dense_data_4_14_V_channel();
    void thread_ap_channel_done_dense_data_4_15_V_channel();
    void thread_ap_channel_done_dense_data_4_16_V_channel();
    void thread_ap_channel_done_dense_data_4_17_V_channel();
    void thread_ap_channel_done_dense_data_4_18_V_channel();
    void thread_ap_channel_done_dense_data_4_19_V_channel();
    void thread_ap_channel_done_dense_data_4_1_V_channel();
    void thread_ap_channel_done_dense_data_4_2_V_channel();
    void thread_ap_channel_done_dense_data_4_3_V_channel();
    void thread_ap_channel_done_dense_data_4_4_V_channel();
    void thread_ap_channel_done_dense_data_4_5_V_channel();
    void thread_ap_channel_done_dense_data_4_6_V_channel();
    void thread_ap_channel_done_dense_data_4_7_V_channel();
    void thread_ap_channel_done_dense_data_4_8_V_channel();
    void thread_ap_channel_done_dense_data_4_9_V_channel();
    void thread_ap_channel_done_dense_data_5_0_V_channel();
    void thread_ap_channel_done_dense_data_5_10_V_channel();
    void thread_ap_channel_done_dense_data_5_11_V_channel();
    void thread_ap_channel_done_dense_data_5_12_V_channel();
    void thread_ap_channel_done_dense_data_5_13_V_channel();
    void thread_ap_channel_done_dense_data_5_14_V_channel();
    void thread_ap_channel_done_dense_data_5_15_V_channel();
    void thread_ap_channel_done_dense_data_5_16_V_channel();
    void thread_ap_channel_done_dense_data_5_17_V_channel();
    void thread_ap_channel_done_dense_data_5_18_V_channel();
    void thread_ap_channel_done_dense_data_5_19_V_channel();
    void thread_ap_channel_done_dense_data_5_1_V_channel();
    void thread_ap_channel_done_dense_data_5_2_V_channel();
    void thread_ap_channel_done_dense_data_5_3_V_channel();
    void thread_ap_channel_done_dense_data_5_4_V_channel();
    void thread_ap_channel_done_dense_data_5_5_V_channel();
    void thread_ap_channel_done_dense_data_5_6_V_channel();
    void thread_ap_channel_done_dense_data_5_7_V_channel();
    void thread_ap_channel_done_dense_data_5_8_V_channel();
    void thread_ap_channel_done_dense_data_5_9_V_channel();
    void thread_ap_channel_done_dense_data_6_0_V_channel();
    void thread_ap_channel_done_dense_data_6_10_V_channel();
    void thread_ap_channel_done_dense_data_6_11_V_channel();
    void thread_ap_channel_done_dense_data_6_12_V_channel();
    void thread_ap_channel_done_dense_data_6_13_V_channel();
    void thread_ap_channel_done_dense_data_6_14_V_channel();
    void thread_ap_channel_done_dense_data_6_15_V_channel();
    void thread_ap_channel_done_dense_data_6_16_V_channel();
    void thread_ap_channel_done_dense_data_6_17_V_channel();
    void thread_ap_channel_done_dense_data_6_18_V_channel();
    void thread_ap_channel_done_dense_data_6_19_V_channel();
    void thread_ap_channel_done_dense_data_6_1_V_channel();
    void thread_ap_channel_done_dense_data_6_2_V_channel();
    void thread_ap_channel_done_dense_data_6_3_V_channel();
    void thread_ap_channel_done_dense_data_6_4_V_channel();
    void thread_ap_channel_done_dense_data_6_5_V_channel();
    void thread_ap_channel_done_dense_data_6_6_V_channel();
    void thread_ap_channel_done_dense_data_6_7_V_channel();
    void thread_ap_channel_done_dense_data_6_8_V_channel();
    void thread_ap_channel_done_dense_data_6_9_V_channel();
    void thread_ap_channel_done_dense_data_7_0_V_channel();
    void thread_ap_channel_done_dense_data_7_10_V_channel();
    void thread_ap_channel_done_dense_data_7_11_V_channel();
    void thread_ap_channel_done_dense_data_7_12_V_channel();
    void thread_ap_channel_done_dense_data_7_13_V_channel();
    void thread_ap_channel_done_dense_data_7_14_V_channel();
    void thread_ap_channel_done_dense_data_7_15_V_channel();
    void thread_ap_channel_done_dense_data_7_16_V_channel();
    void thread_ap_channel_done_dense_data_7_17_V_channel();
    void thread_ap_channel_done_dense_data_7_18_V_channel();
    void thread_ap_channel_done_dense_data_7_19_V_channel();
    void thread_ap_channel_done_dense_data_7_1_V_channel();
    void thread_ap_channel_done_dense_data_7_2_V_channel();
    void thread_ap_channel_done_dense_data_7_3_V_channel();
    void thread_ap_channel_done_dense_data_7_4_V_channel();
    void thread_ap_channel_done_dense_data_7_5_V_channel();
    void thread_ap_channel_done_dense_data_7_6_V_channel();
    void thread_ap_channel_done_dense_data_7_7_V_channel();
    void thread_ap_channel_done_dense_data_7_8_V_channel();
    void thread_ap_channel_done_dense_data_7_9_V_channel();
    void thread_ap_channel_done_dense_data_8_0_V_channel();
    void thread_ap_channel_done_dense_data_8_10_V_channel();
    void thread_ap_channel_done_dense_data_8_11_V_channel();
    void thread_ap_channel_done_dense_data_8_12_V_channel();
    void thread_ap_channel_done_dense_data_8_13_V_channel();
    void thread_ap_channel_done_dense_data_8_14_V_channel();
    void thread_ap_channel_done_dense_data_8_15_V_channel();
    void thread_ap_channel_done_dense_data_8_16_V_channel();
    void thread_ap_channel_done_dense_data_8_17_V_channel();
    void thread_ap_channel_done_dense_data_8_18_V_channel();
    void thread_ap_channel_done_dense_data_8_19_V_channel();
    void thread_ap_channel_done_dense_data_8_1_V_channel();
    void thread_ap_channel_done_dense_data_8_2_V_channel();
    void thread_ap_channel_done_dense_data_8_3_V_channel();
    void thread_ap_channel_done_dense_data_8_4_V_channel();
    void thread_ap_channel_done_dense_data_8_5_V_channel();
    void thread_ap_channel_done_dense_data_8_6_V_channel();
    void thread_ap_channel_done_dense_data_8_7_V_channel();
    void thread_ap_channel_done_dense_data_8_8_V_channel();
    void thread_ap_channel_done_dense_data_8_9_V_channel();
    void thread_ap_channel_done_dense_data_9_0_V_channel();
    void thread_ap_channel_done_dense_data_9_10_V_channel();
    void thread_ap_channel_done_dense_data_9_11_V_channel();
    void thread_ap_channel_done_dense_data_9_12_V_channel();
    void thread_ap_channel_done_dense_data_9_13_V_channel();
    void thread_ap_channel_done_dense_data_9_14_V_channel();
    void thread_ap_channel_done_dense_data_9_15_V_channel();
    void thread_ap_channel_done_dense_data_9_16_V_channel();
    void thread_ap_channel_done_dense_data_9_17_V_channel();
    void thread_ap_channel_done_dense_data_9_18_V_channel();
    void thread_ap_channel_done_dense_data_9_19_V_channel();
    void thread_ap_channel_done_dense_data_9_1_V_channel();
    void thread_ap_channel_done_dense_data_9_2_V_channel();
    void thread_ap_channel_done_dense_data_9_3_V_channel();
    void thread_ap_channel_done_dense_data_9_4_V_channel();
    void thread_ap_channel_done_dense_data_9_5_V_channel();
    void thread_ap_channel_done_dense_data_9_6_V_channel();
    void thread_ap_channel_done_dense_data_9_7_V_channel();
    void thread_ap_channel_done_dense_data_9_8_V_channel();
    void thread_ap_channel_done_dense_data_9_9_V_channel();
    void thread_ap_channel_done_dense_res_10_0_channel();
    void thread_ap_channel_done_dense_res_10_1_channel();
    void thread_ap_channel_done_dense_res_10_2_channel();
    void thread_ap_channel_done_dense_res_10_3_channel();
    void thread_ap_channel_done_dense_res_10_4_channel();
    void thread_ap_channel_done_dense_res_1_0_channel();
    void thread_ap_channel_done_dense_res_1_1_channel();
    void thread_ap_channel_done_dense_res_1_2_channel();
    void thread_ap_channel_done_dense_res_1_3_channel();
    void thread_ap_channel_done_dense_res_1_4_channel();
    void thread_ap_channel_done_dense_res_2_0_channel();
    void thread_ap_channel_done_dense_res_2_1_channel();
    void thread_ap_channel_done_dense_res_2_2_channel();
    void thread_ap_channel_done_dense_res_2_3_channel();
    void thread_ap_channel_done_dense_res_2_4_channel();
    void thread_ap_channel_done_dense_res_3_0_channel();
    void thread_ap_channel_done_dense_res_3_1_channel();
    void thread_ap_channel_done_dense_res_3_2_channel();
    void thread_ap_channel_done_dense_res_3_3_channel();
    void thread_ap_channel_done_dense_res_3_4_channel();
    void thread_ap_channel_done_dense_res_4_0_channel();
    void thread_ap_channel_done_dense_res_4_1_channel();
    void thread_ap_channel_done_dense_res_4_2_channel();
    void thread_ap_channel_done_dense_res_4_3_channel();
    void thread_ap_channel_done_dense_res_4_4_channel();
    void thread_ap_channel_done_dense_res_5_0_channel();
    void thread_ap_channel_done_dense_res_5_1_channel();
    void thread_ap_channel_done_dense_res_5_2_channel();
    void thread_ap_channel_done_dense_res_5_3_channel();
    void thread_ap_channel_done_dense_res_5_4_channel();
    void thread_ap_channel_done_dense_res_6_0_channel();
    void thread_ap_channel_done_dense_res_6_1_channel();
    void thread_ap_channel_done_dense_res_6_2_channel();
    void thread_ap_channel_done_dense_res_6_3_channel();
    void thread_ap_channel_done_dense_res_6_4_channel();
    void thread_ap_channel_done_dense_res_7_0_channel();
    void thread_ap_channel_done_dense_res_7_1_channel();
    void thread_ap_channel_done_dense_res_7_2_channel();
    void thread_ap_channel_done_dense_res_7_3_channel();
    void thread_ap_channel_done_dense_res_7_4_channel();
    void thread_ap_channel_done_dense_res_8_0_channel();
    void thread_ap_channel_done_dense_res_8_1_channel();
    void thread_ap_channel_done_dense_res_8_2_channel();
    void thread_ap_channel_done_dense_res_8_3_channel();
    void thread_ap_channel_done_dense_res_8_4_channel();
    void thread_ap_channel_done_dense_res_9_0_channel();
    void thread_ap_channel_done_dense_res_9_1_channel();
    void thread_ap_channel_done_dense_res_9_2_channel();
    void thread_ap_channel_done_dense_res_9_3_channel();
    void thread_ap_channel_done_dense_res_9_4_channel();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_dense_data_10_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_10_9_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_1_9_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_2_9_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_3_9_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_4_9_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_5_9_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_6_9_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_7_9_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_8_9_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_0_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_10_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_11_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_12_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_13_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_14_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_15_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_16_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_17_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_18_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_19_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_1_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_2_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_3_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_4_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_5_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_6_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_7_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_8_V_channel();
    void thread_ap_sync_channel_write_dense_data_9_9_V_channel();
    void thread_ap_sync_channel_write_dense_res_10_0_channel();
    void thread_ap_sync_channel_write_dense_res_10_1_channel();
    void thread_ap_sync_channel_write_dense_res_10_2_channel();
    void thread_ap_sync_channel_write_dense_res_10_3_channel();
    void thread_ap_sync_channel_write_dense_res_10_4_channel();
    void thread_ap_sync_channel_write_dense_res_1_0_channel();
    void thread_ap_sync_channel_write_dense_res_1_1_channel();
    void thread_ap_sync_channel_write_dense_res_1_2_channel();
    void thread_ap_sync_channel_write_dense_res_1_3_channel();
    void thread_ap_sync_channel_write_dense_res_1_4_channel();
    void thread_ap_sync_channel_write_dense_res_2_0_channel();
    void thread_ap_sync_channel_write_dense_res_2_1_channel();
    void thread_ap_sync_channel_write_dense_res_2_2_channel();
    void thread_ap_sync_channel_write_dense_res_2_3_channel();
    void thread_ap_sync_channel_write_dense_res_2_4_channel();
    void thread_ap_sync_channel_write_dense_res_3_0_channel();
    void thread_ap_sync_channel_write_dense_res_3_1_channel();
    void thread_ap_sync_channel_write_dense_res_3_2_channel();
    void thread_ap_sync_channel_write_dense_res_3_3_channel();
    void thread_ap_sync_channel_write_dense_res_3_4_channel();
    void thread_ap_sync_channel_write_dense_res_4_0_channel();
    void thread_ap_sync_channel_write_dense_res_4_1_channel();
    void thread_ap_sync_channel_write_dense_res_4_2_channel();
    void thread_ap_sync_channel_write_dense_res_4_3_channel();
    void thread_ap_sync_channel_write_dense_res_4_4_channel();
    void thread_ap_sync_channel_write_dense_res_5_0_channel();
    void thread_ap_sync_channel_write_dense_res_5_1_channel();
    void thread_ap_sync_channel_write_dense_res_5_2_channel();
    void thread_ap_sync_channel_write_dense_res_5_3_channel();
    void thread_ap_sync_channel_write_dense_res_5_4_channel();
    void thread_ap_sync_channel_write_dense_res_6_0_channel();
    void thread_ap_sync_channel_write_dense_res_6_1_channel();
    void thread_ap_sync_channel_write_dense_res_6_2_channel();
    void thread_ap_sync_channel_write_dense_res_6_3_channel();
    void thread_ap_sync_channel_write_dense_res_6_4_channel();
    void thread_ap_sync_channel_write_dense_res_7_0_channel();
    void thread_ap_sync_channel_write_dense_res_7_1_channel();
    void thread_ap_sync_channel_write_dense_res_7_2_channel();
    void thread_ap_sync_channel_write_dense_res_7_3_channel();
    void thread_ap_sync_channel_write_dense_res_7_4_channel();
    void thread_ap_sync_channel_write_dense_res_8_0_channel();
    void thread_ap_sync_channel_write_dense_res_8_1_channel();
    void thread_ap_sync_channel_write_dense_res_8_2_channel();
    void thread_ap_sync_channel_write_dense_res_8_3_channel();
    void thread_ap_sync_channel_write_dense_res_8_4_channel();
    void thread_ap_sync_channel_write_dense_res_9_0_channel();
    void thread_ap_sync_channel_write_dense_res_9_1_channel();
    void thread_ap_sync_channel_write_dense_res_9_2_channel();
    void thread_ap_sync_channel_write_dense_res_9_3_channel();
    void thread_ap_sync_channel_write_dense_res_9_4_channel();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_2_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_3_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_4_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_5_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_6_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_7_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_8_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_9_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_U0_start_write();
    void thread_pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_ap_continue();
    void thread_pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_ap_start();
    void thread_pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_start_full_n();
    void thread_pointwise_conv_1d_cl_0_0_0_0_0_0_Block_pointwise_conv_1d_cl_U0_start_write();
    void thread_pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_ap_continue();
    void thread_pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_ap_start();
    void thread_pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_start_full_n();
    void thread_pointwise_conv_1d_cl_0_0_0_0_0_0_Loop_FillData_proc_U0_start_write();
    void thread_res_0_V();
    void thread_res_0_V_ap_vld();
    void thread_res_10_V();
    void thread_res_10_V_ap_vld();
    void thread_res_11_V();
    void thread_res_11_V_ap_vld();
    void thread_res_12_V();
    void thread_res_12_V_ap_vld();
    void thread_res_13_V();
    void thread_res_13_V_ap_vld();
    void thread_res_14_V();
    void thread_res_14_V_ap_vld();
    void thread_res_15_V();
    void thread_res_15_V_ap_vld();
    void thread_res_16_V();
    void thread_res_16_V_ap_vld();
    void thread_res_17_V();
    void thread_res_17_V_ap_vld();
    void thread_res_18_V();
    void thread_res_18_V_ap_vld();
    void thread_res_19_V();
    void thread_res_19_V_ap_vld();
    void thread_res_1_V();
    void thread_res_1_V_ap_vld();
    void thread_res_20_V();
    void thread_res_20_V_ap_vld();
    void thread_res_21_V();
    void thread_res_21_V_ap_vld();
    void thread_res_22_V();
    void thread_res_22_V_ap_vld();
    void thread_res_23_V();
    void thread_res_23_V_ap_vld();
    void thread_res_24_V();
    void thread_res_24_V_ap_vld();
    void thread_res_25_V();
    void thread_res_25_V_ap_vld();
    void thread_res_26_V();
    void thread_res_26_V_ap_vld();
    void thread_res_27_V();
    void thread_res_27_V_ap_vld();
    void thread_res_28_V();
    void thread_res_28_V_ap_vld();
    void thread_res_29_V();
    void thread_res_29_V_ap_vld();
    void thread_res_2_V();
    void thread_res_2_V_ap_vld();
    void thread_res_30_V();
    void thread_res_30_V_ap_vld();
    void thread_res_31_V();
    void thread_res_31_V_ap_vld();
    void thread_res_32_V();
    void thread_res_32_V_ap_vld();
    void thread_res_33_V();
    void thread_res_33_V_ap_vld();
    void thread_res_34_V();
    void thread_res_34_V_ap_vld();
    void thread_res_35_V();
    void thread_res_35_V_ap_vld();
    void thread_res_36_V();
    void thread_res_36_V_ap_vld();
    void thread_res_37_V();
    void thread_res_37_V_ap_vld();
    void thread_res_38_V();
    void thread_res_38_V_ap_vld();
    void thread_res_39_V();
    void thread_res_39_V_ap_vld();
    void thread_res_3_V();
    void thread_res_3_V_ap_vld();
    void thread_res_40_V();
    void thread_res_40_V_ap_vld();
    void thread_res_41_V();
    void thread_res_41_V_ap_vld();
    void thread_res_42_V();
    void thread_res_42_V_ap_vld();
    void thread_res_43_V();
    void thread_res_43_V_ap_vld();
    void thread_res_44_V();
    void thread_res_44_V_ap_vld();
    void thread_res_45_V();
    void thread_res_45_V_ap_vld();
    void thread_res_46_V();
    void thread_res_46_V_ap_vld();
    void thread_res_47_V();
    void thread_res_47_V_ap_vld();
    void thread_res_48_V();
    void thread_res_48_V_ap_vld();
    void thread_res_49_V();
    void thread_res_49_V_ap_vld();
    void thread_res_4_V();
    void thread_res_4_V_ap_vld();
    void thread_res_5_V();
    void thread_res_5_V_ap_vld();
    void thread_res_6_V();
    void thread_res_6_V_ap_vld();
    void thread_res_7_V();
    void thread_res_7_V_ap_vld();
    void thread_res_8_V();
    void thread_res_8_V_ap_vld();
    void thread_res_9_V();
    void thread_res_9_V_ap_vld();
};

}

using namespace ap_rtl;

#endif
