

================================================================
== Vitis HLS Report for 'Cipher_Pipeline_VITIS_LOOP_304_1'
================================================================
* Date:           Mon Mar  3 00:05:50 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_304_1  |       16|       16|         4|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    180|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    130|    -|
|Register         |        -|    -|      50|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      50|    310|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln304_fu_111_p2     |         +|   0|  0|  11|           3|           1|
    |icmp_ln304_fu_105_p2    |      icmp|   0|  0|  13|           3|           4|
    |select_ln308_fu_206_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln309_fu_250_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln310_fu_295_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln311_fu_341_p3  |    select|   0|  0|   5|           1|           5|
    |Tm_1_fu_231_p2          |       xor|   0|  0|   8|           8|           8|
    |Tm_2_fu_275_p2          |       xor|   0|  0|   8|           8|           8|
    |Tm_3_fu_322_p2          |       xor|   0|  0|   8|           8|           8|
    |Tm_fu_176_p2            |       xor|   0|  0|   8|           8|           8|
    |Tmp_fu_186_p2           |       xor|   0|  0|   8|           8|           8|
    |xor_ln307_1_fu_180_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln308_1_fu_219_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln308_2_fu_225_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln308_fu_214_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln309_1_fu_263_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln309_2_fu_269_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln309_fu_258_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln310_1_fu_309_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln310_2_fu_315_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln310_fu_303_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln311_1_fu_355_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln311_fu_349_p2     |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 180|         146|         161|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  25|          5|    1|          5|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    3|          6|
    |buf_r_address0_local  |  25|          5|    4|         20|
    |buf_r_address1_local  |  25|          5|    4|         20|
    |buf_r_d0_local        |  14|          3|    8|         24|
    |buf_r_d1_local        |  14|          3|    8|         24|
    |i_fu_52               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 130|         27|   32|        107|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  4|   0|    4|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |buf_r_addr_1_reg_383  |  2|   0|    4|          2|
    |buf_r_addr_2_reg_388  |  2|   0|    4|          2|
    |buf_r_addr_3_reg_393  |  2|   0|    4|          2|
    |buf_r_addr_reg_378    |  2|   0|    4|          2|
    |buf_r_load_reg_405    |  8|   0|    8|          0|
    |i_fu_52               |  3|   0|    3|          0|
    |t_reg_398             |  8|   0|    8|          0|
    |trunc_ln304_reg_372   |  2|   0|    2|          0|
    |xor_ln308_2_reg_412   |  8|   0|    8|          0|
    |xor_ln309_2_reg_417   |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 50|   0|   58|          8|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|buf_r_address0  |  out|    4|   ap_memory|                             buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                             buf_r|         array|
|buf_r_we0       |  out|    1|   ap_memory|                             buf_r|         array|
|buf_r_d0        |  out|    8|   ap_memory|                             buf_r|         array|
|buf_r_q0        |   in|    8|   ap_memory|                             buf_r|         array|
|buf_r_address1  |  out|    4|   ap_memory|                             buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                             buf_r|         array|
|buf_r_we1       |  out|    1|   ap_memory|                             buf_r|         array|
|buf_r_d1        |  out|    8|   ap_memory|                             buf_r|         array|
|buf_r_q1        |   in|    8|   ap_memory|                             buf_r|         array|
+----------------+-----+-----+------------+----------------------------------+--------------+

