# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw4_9816603/Q1/Q1.mpf
# Loading project Q1
# Compile of Correlation.v was successful.
# Compile of TestCorrelation.v was successful.
# Compile of TestWinner.v was successful.
# Compile of Winner.v was successful.
# Compile of Decision.v was successful.
# Compile of TestDecision.v was successful.
# Compile of Game.v was successful.
# Compile of TestGame.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.TestGame
# vsim -voptargs="+acc" work.TestGame 
# Start time: 22:53:07 on Jun 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.TestGame(fast)
# Loading work.Game(fast)
# Loading work.Correlation(fast)
# Loading work.Winner(fast)
# Loading work.Decision(fast)
run
#                    0	First_Num = xxxxxxxx, Second_Num = xxxxxxxx, Target_Num = 11001100, Reset = 0, Result = xx
#                    5	First_Num = 00001111, Second_Num = 11100011, Target_Num = 11001100, Reset = 0, Result = xx
#                   15	First_Num = 10101000, Second_Num = 11000000, Target_Num = 11001100, Reset = 0, Result = 00
#                   25	First_Num = 10110000, Second_Num = 00111111, Target_Num = 11001100, Reset = 0, Result = 00
#                   35	First_Num = 00000000, Second_Num = 00000001, Target_Num = 11001100, Reset = 0, Result = 00
#                   45	First_Num = 11001101, Second_Num = 00100101, Target_Num = 11001100, Reset = 0, Result = 00
#                   55	First_Num = 11100111, Second_Num = 00001111, Target_Num = 11001100, Reset = 0, Result = 00
#                   65	First_Num = 01111111, Second_Num = 10101111, Target_Num = 11001100, Reset = 0, Result = 00
#                   75	First_Num = 00101111, Second_Num = 00101111, Target_Num = 11001100, Reset = 0, Result = 00
#                   85	First_Num = 11111110, Second_Num = 10000001, Target_Num = 11001100, Reset = 0, Result = 00
#                   95	First_Num = 00000001, Second_Num = 01010111, Target_Num = 11001100, Reset = 0, Result = 01
#                  105	First_Num = 00000001, Second_Num = 01010111, Target_Num = 11001100, Reset = 0, Result = 00
#                  185	First_Num = 00000001, Second_Num = 01010111, Target_Num = 11001100, Reset = 0, Result = 11
#                  195	First_Num = 00000001, Second_Num = 01010111, Target_Num = 11001100, Reset = 0, Result = 00
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw4_9816603/Q1/Q1.do
quit -sim
# End time: 22:55:58 on Jun 29,2021, Elapsed time: 0:02:51
# Errors: 0, Warnings: 2
