
*** Running vivado
    with args -log system_mdm_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mdm_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_mdm_0_0.tcl -notrace
Command: synth_design -top system_mdm_0_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1239.547 ; gain = 85.000 ; free physical = 125 ; free virtual = 10895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_mdm_0_0' [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/synth/system_mdm_0_0.vhd:144]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 1 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100892857 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:12362' bound to instance 'U0' of component 'MDM' [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/synth/system_mdm_0_0.vhd:1799]
INFO: [Synth 8-638] synthesizing module 'MDM' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:14013]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 1 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100892857 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:15517]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (1#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 1 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'MB_BUFGCTRL' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:355' bound to instance 'BUFGCTRL_DRCK' of component 'MB_BUFGCTRL' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:15668]
INFO: [Synth 8-638] synthesizing module 'MB_BUFGCTRL' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:386]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 1 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 1 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFGCTRL' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFGCTRL' (2#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:386]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 1 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'MB_BUFGCTRL' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:355' bound to instance 'BUFGCTRL_UPDATE' of component 'MB_BUFGCTRL' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:15691]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 1 - type: integer 
	Parameter C_REG_NUM_CE bound to: 8 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100892857 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:5413' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:15821]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:6649]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 1 - type: integer 
	Parameter C_REG_NUM_CE bound to: 8 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100892857 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:7553]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:479]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE' (3#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:7914]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:7915]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:7916]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:7917]
INFO: [Synth 8-226] default block is never used [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:7943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 1 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:9985]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3117]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 1 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (4#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3476]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (5#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3617]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E' (6#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001011100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3634]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized1' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001011100111 
	Parameter INIT bound to: 16'b0100001011100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized1' (6#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000100011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_3' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3653]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized3' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000100011 
	Parameter INIT bound to: 16'b0000000000100011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized3' (6#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3703]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized5' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized5' (6#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3720]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized7' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized7' (6#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3879]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4117]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4118]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4131]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4132]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:816' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4143]
INFO: [Synth 8-638] synthesizing module 'MB_FDRSE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRSE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:898]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRSE' (7#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4267]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1899]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:954]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:961]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY_XORCY' (8#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1023' bound to instance 'XORCY_I' of component 'MB_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'MB_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1047]
INFO: [Synth 8-256] done synthesizing module 'MB_XORCY' (9#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized9' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized9' (9#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (10#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4289]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4331]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4332]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4335]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4336]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (11#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3117]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (12#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:6649]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_HAS_FIFO_PORTS bound to: 1 - type: bool 
	Parameter C_HAS_DIRECT_PORT bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'bus_master' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2076' bound to instance 'bus_master_I' of component 'bus_master' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:17088]
INFO: [Synth 8-638] synthesizing module 'bus_master' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2189]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_HAS_FIFO_PORTS bound to: 1 - type: bool 
	Parameter C_HAS_DIRECT_PORT bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'Read_FIFO' of component 'SRL_FIFO' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2296]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized2' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1023' bound to instance 'XORCY_I' of component 'MB_XORCY' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1913]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
INFO: [Synth 8-638] synthesizing module 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1088]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1128]
INFO: [Synth 8-256] done synthesizing module 'MB_SRLC32E' (13#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1088]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_SRLC32E' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1065' bound to instance 'SRLC32E_I' of component 'MB_SRLC32E' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1959]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized2' (13#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'Write_FIFO' of component 'SRL_FIFO' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2315]
INFO: [Synth 8-226] default block is never used [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2215]
INFO: [Synth 8-226] default block is never used [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2376]
INFO: [Synth 8-226] default block is never used [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2488]
INFO: [Synth 8-226] default block is never used [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2673]
WARNING: [Synth 8-6014] Unused sequential element Has_FIFO.axi_dwr_sel_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2360]
INFO: [Synth 8-256] done synthesizing module 'bus_master' (14#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2189]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (15#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (15#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (15#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (15#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (15#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (15#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (15#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (15#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (16#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (17#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (18#1) [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (19#1) [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:14013]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_0_0' (20#1) [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/synth/system_mdm_0_0.vhd:144]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[31]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[30]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[29]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[28]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[27]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[26]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[25]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[24]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[23]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[22]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[21]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[20]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[19]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[18]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[17]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[16]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[15]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[14]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[13]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[12]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[11]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[10]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[9]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[8]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[7]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[6]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[5]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[4]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[3]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[2]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[1]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Addr[0]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Len[4]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Len[3]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Len[2]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Len[1]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Len[0]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[31]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[30]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[29]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[28]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[27]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[26]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[25]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[24]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[23]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[22]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[21]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[20]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[19]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[18]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[17]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[16]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[15]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[14]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[13]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[12]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[11]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[10]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[9]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[8]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[7]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[6]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[5]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[4]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[3]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[2]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[1]
WARNING: [Synth 8-3331] design bus_master has unconnected port Direct_Wr_Data[0]
WARNING: [Synth 8-3331] design bus_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design bus_master has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Rst
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_DRCK
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_UPDATE
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port AXI_Transaction
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port AXI_Instr_Overrun
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port AXI_Data_Overrun
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port RESET
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_exists
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_dwr_done
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_dwr_resp[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_dwr_resp[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1305.078 ; gain = 150.531 ; free physical = 280 ; free virtual = 10873
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1305.078 ; gain = 150.531 ; free physical = 276 ; free virtual = 10876
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0_ooc_trace.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0_ooc_trace.xdc] for cell 'U0'
Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:23 . Memory (MB): peak = 1624.688 ; gain = 7.000 ; free physical = 258 ; free virtual = 9432
Finished Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/ectf_master/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_mdm_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_mdm_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/system_mdm_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/system_mdm_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1 instances
  MUXCY_L => MUXCY: 14 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:01 . Memory (MB): peak = 1624.688 ; gain = 0.000 ; free physical = 217 ; free virtual = 9426
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:03:13 . Memory (MB): peak = 1624.688 ; gain = 470.141 ; free physical = 426 ; free virtual = 9746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:03:13 . Memory (MB): peak = 1624.688 ; gain = 470.141 ; free physical = 426 ; free virtual = 9746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /ectf_master/pl/proj/test/test.runs/system_mdm_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:03:13 . Memory (MB): peak = 1624.688 ; gain = 470.141 ; free physical = 428 ; free virtual = 9749
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Master_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Master_data_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Master_wr_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "master_error" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element shift_Count_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3602]
WARNING: [Synth 8-6014] Unused sequential element Use_Serial_Unified_Completion.count_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3971]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:7766]
INFO: [Synth 8-802] inferred FSM for state register 'Use_Dbg_Reg_Access.state_reg' in module 'MDM_Core'
INFO: [Synth 8-5544] ROM "dbgreg_force_lock" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "buffer_Full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_Empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'M_AXI_WVALID_reg' into 'axi_wvalid_reg' [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2659]
WARNING: [Synth 8-6014] Unused sequential element M_AXI_WVALID_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:2659]
INFO: [Synth 8-5544] ROM "M_AXI_BREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_wvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_AXI_WLAST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lmb_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Calc_WSTRB1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Calc_WSTRB1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lmb_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lmb_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                       0000000001 |                             0000
               select_dr |                       0000000010 |                             0001
              capture_dr |                       0000000100 |                             0010
                shift_dr |                       0000001000 |                             0100
                   exit1 |                       0000010000 |                             0101
                   pause |                       0000100000 |                             0110
                   exit2 |                       0001000000 |                             0111
               update_dr |                       0010000000 |                             1000
               data_done |                       0100000000 |                             1010
                cmd_done |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Use_Dbg_Reg_Access.state_reg' using encoding 'one-hot' in module 'MDM_Core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:03:16 . Memory (MB): peak = 1624.688 ; gain = 470.141 ; free physical = 369 ; free virtual = 9711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 118   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	  10 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	  14 Input     10 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  10 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 107   
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 24    
	   8 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  10 Input     32 Bit        Muxes := 2     
	  14 Input     10 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_FIFO__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bus_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 23    
	   8 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module MDM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "master_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Master_data_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Master_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Use_Serial_Unified_Completion.count_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3971]
WARNING: [Synth 8-6014] Unused sequential element shift_Count_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3602]
WARNING: [Synth 8-6014] Unused sequential element Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/master_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/Master_data_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/Master_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3971]
WARNING: [Synth 8-6014] Unused sequential element MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg was removed.  [/ectf_master/pl/src/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3602]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.lmb_wr_resp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.lmb_rd_resp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MDM_Core_I1/Use_Dbg_Reg_Access.dbgreg_RESET_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARSIZE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Use_Bus_MASTER.bus_master_I/M_AXI_AWSIZE_reg[2] )
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Use_Dbg_Reg_Access.dbgreg_RESET_reg) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_Bus_MASTER.bus_master_I/Has_FIFO.lmb_rd_resp_reg[0]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_Bus_MASTER.bus_master_I/Has_FIFO.lmb_wr_resp_reg[0]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_Bus_MASTER.bus_master_I/M_AXI_AWSIZE_reg[2]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARSIZE_reg[2]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module MDM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:03:27 . Memory (MB): peak = 1624.688 ; gain = 470.141 ; free physical = 189 ; free virtual = 9539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:03:54 . Memory (MB): peak = 1624.688 ; gain = 470.141 ; free physical = 130 ; free virtual = 9071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:03:59 . Memory (MB): peak = 1668.703 ; gain = 514.156 ; free physical = 140 ; free virtual = 9037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module MDM.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:04:00 . Memory (MB): peak = 1676.711 ; gain = 522.164 ; free physical = 300 ; free virtual = 9203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:04:01 . Memory (MB): peak = 1676.711 ; gain = 522.164 ; free physical = 290 ; free virtual = 9200
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:04:01 . Memory (MB): peak = 1676.711 ; gain = 522.164 ; free physical = 286 ; free virtual = 9197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:04:02 . Memory (MB): peak = 1676.711 ; gain = 522.164 ; free physical = 251 ; free virtual = 9165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:04:02 . Memory (MB): peak = 1676.711 ; gain = 522.164 ; free physical = 251 ; free virtual = 9165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:04:02 . Memory (MB): peak = 1676.711 ; gain = 522.164 ; free physical = 249 ; free virtual = 9164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:04:02 . Memory (MB): peak = 1676.711 ; gain = 522.164 ; free physical = 249 ; free virtual = 9164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BSCANE2  |     1|
|2     |BUFGCTRL |     2|
|3     |LUT1     |     7|
|4     |LUT2     |    40|
|5     |LUT3     |    94|
|6     |LUT4     |   127|
|7     |LUT5     |   106|
|8     |LUT6     |   319|
|9     |MUXCY_L  |    14|
|10    |MUXF7    |     7|
|11    |MUXF8    |     1|
|12    |SRL16E   |    24|
|13    |SRLC32E  |    64|
|14    |XORCY    |    18|
|15    |FDCE     |   202|
|16    |FDC_1    |     1|
|17    |FDPE     |    10|
|18    |FDRE     |   359|
|19    |FDRE_1   |     1|
|20    |FDSE     |    15|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------+------------------------------+------+
|      |Instance                                                                  |Module                        |Cells |
+------+--------------------------------------------------------------------------+------------------------------+------+
|1     |top                                                                       |                              |  1412|
|2     |  U0                                                                      |MDM                           |  1412|
|3     |    MDM_Core_I1                                                           |MDM_Core                      |   897|
|4     |      JTAG_CONTROL_I                                                      |JTAG_CONTROL                  |   462|
|5     |        \Use_BSCAN.FDC_I                                                  |MB_FDC_1                      |    52|
|6     |        \Use_BSCAN.SYNC_FDRE                                              |MB_FDRE_1                     |     1|
|7     |        \Use_Config_SRL16E.SRL16E_1                                       |MB_SRL16E                     |     1|
|8     |        \Use_Config_SRL16E.SRL16E_2                                       |MB_SRL16E__parameterized1     |     1|
|9     |        \Use_Config_SRL16E.Use_Ext_Config.SRL16E_3                        |MB_SRL16E__parameterized3     |     2|
|10    |        \Use_ID_SRL16E.SRL16E_ID_1                                        |MB_SRL16E__parameterized5     |     1|
|11    |        \Use_ID_SRL16E.SRL16E_ID_2                                        |MB_SRL16E__parameterized7     |    37|
|12    |        \Use_UART.Ext_BRK_FDRSE                                           |MB_FDRSE                      |     2|
|13    |        \Use_UART.RX_FIFO_I                                               |SRL_FIFO                      |    28|
|14    |          \Addr_Counters[0].FDRE_I                                        |MB_FDRE_99                    |     2|
|15    |          \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_100            |     2|
|16    |          \Addr_Counters[1].FDRE_I                                        |MB_FDRE_101                   |     1|
|17    |          \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_102            |     2|
|18    |          \Addr_Counters[2].FDRE_I                                        |MB_FDRE_103                   |     1|
|19    |          \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_104            |     2|
|20    |          \Addr_Counters[3].FDRE_I                                        |MB_FDRE_105                   |     8|
|21    |          \Addr_Counters[3].No_MuxCY.XORCY_I                              |MB_XORCY_106                  |     1|
|22    |          \FIFO_RAM[0].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_107 |     1|
|23    |          \FIFO_RAM[1].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_108 |     1|
|24    |          \FIFO_RAM[2].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_109 |     1|
|25    |          \FIFO_RAM[3].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_110 |     1|
|26    |          \FIFO_RAM[4].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_111 |     1|
|27    |          \FIFO_RAM[5].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_112 |     1|
|28    |          \FIFO_RAM[6].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_113 |     1|
|29    |          \FIFO_RAM[7].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_114 |     1|
|30    |        \Use_UART.TX_FIFO_I                                               |SRL_FIFO_83                   |    38|
|31    |          \Addr_Counters[0].FDRE_I                                        |MB_FDRE_84                    |     1|
|32    |          \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_85             |     2|
|33    |          \Addr_Counters[1].FDRE_I                                        |MB_FDRE_86                    |     1|
|34    |          \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_87             |     2|
|35    |          \Addr_Counters[2].FDRE_I                                        |MB_FDRE_88                    |     1|
|36    |          \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_89             |     2|
|37    |          \Addr_Counters[3].FDRE_I                                        |MB_FDRE_90                    |     9|
|38    |          \Addr_Counters[3].No_MuxCY.XORCY_I                              |MB_XORCY_91                   |     1|
|39    |          \FIFO_RAM[0].D16.SRL16E_I                                       |MB_SRL16E__parameterized9     |     2|
|40    |          \FIFO_RAM[1].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_92  |     2|
|41    |          \FIFO_RAM[2].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_93  |     2|
|42    |          \FIFO_RAM[3].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_94  |     2|
|43    |          \FIFO_RAM[4].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_95  |     2|
|44    |          \FIFO_RAM[5].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_96  |     2|
|45    |          \FIFO_RAM[6].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_97  |     2|
|46    |          \FIFO_RAM[7].D16.SRL16E_I                                       |MB_SRL16E__parameterized9_98  |     2|
|47    |      \Use_Uart.TX_Buffer_Empty_FDRE                                      |MB_FDRE_82                    |     1|
|48    |    \Use_AXI_IPIF.AXI_LITE_IPIF_I                                         |axi_lite_ipif                 |   104|
|49    |      I_SLAVE_ATTACHMENT                                                  |slave_attachment              |   104|
|50    |        I_DECODER                                                         |address_decoder               |    52|
|51    |          \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f                     |     1|
|52    |          \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1     |     1|
|53    |          \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized2     |     1|
|54    |          \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized3     |     1|
|55    |          \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized4     |     1|
|56    |          \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized5     |     1|
|57    |    \Use_Bus_MASTER.bus_master_I                                          |bus_master                    |   365|
|58    |      \Has_FIFO.Read_FIFO                                                 |SRL_FIFO__parameterized2      |    95|
|59    |        \Addr_Counters[0].FDRE_I                                          |MB_FDRE_40                    |     9|
|60    |        \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                            |MB_MUXCY_XORCY_41             |     2|
|61    |        \Addr_Counters[1].FDRE_I                                          |MB_FDRE_42                    |     3|
|62    |        \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                            |MB_MUXCY_XORCY_43             |     2|
|63    |        \Addr_Counters[2].FDRE_I                                          |MB_FDRE_44                    |     1|
|64    |        \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                            |MB_MUXCY_XORCY_45             |     2|
|65    |        \Addr_Counters[3].FDRE_I                                          |MB_FDRE_46                    |     1|
|66    |        \Addr_Counters[3].Used_MuxCY.MUXCY_L_I                            |MB_MUXCY_XORCY_47             |     2|
|67    |        \Addr_Counters[4].FDRE_I                                          |MB_FDRE_48                    |     2|
|68    |        \Addr_Counters[4].No_MuxCY.XORCY_I                                |MB_XORCY_49                   |     1|
|69    |        \FIFO_RAM[0].D32.SRLC32E_I                                        |MB_SRLC32E_50                 |     2|
|70    |        \FIFO_RAM[10].D32.SRLC32E_I                                       |MB_SRLC32E_51                 |     2|
|71    |        \FIFO_RAM[11].D32.SRLC32E_I                                       |MB_SRLC32E_52                 |     2|
|72    |        \FIFO_RAM[12].D32.SRLC32E_I                                       |MB_SRLC32E_53                 |     2|
|73    |        \FIFO_RAM[13].D32.SRLC32E_I                                       |MB_SRLC32E_54                 |     2|
|74    |        \FIFO_RAM[14].D32.SRLC32E_I                                       |MB_SRLC32E_55                 |     2|
|75    |        \FIFO_RAM[15].D32.SRLC32E_I                                       |MB_SRLC32E_56                 |     2|
|76    |        \FIFO_RAM[16].D32.SRLC32E_I                                       |MB_SRLC32E_57                 |     2|
|77    |        \FIFO_RAM[17].D32.SRLC32E_I                                       |MB_SRLC32E_58                 |     2|
|78    |        \FIFO_RAM[18].D32.SRLC32E_I                                       |MB_SRLC32E_59                 |     2|
|79    |        \FIFO_RAM[19].D32.SRLC32E_I                                       |MB_SRLC32E_60                 |     2|
|80    |        \FIFO_RAM[1].D32.SRLC32E_I                                        |MB_SRLC32E_61                 |     2|
|81    |        \FIFO_RAM[20].D32.SRLC32E_I                                       |MB_SRLC32E_62                 |     2|
|82    |        \FIFO_RAM[21].D32.SRLC32E_I                                       |MB_SRLC32E_63                 |     2|
|83    |        \FIFO_RAM[22].D32.SRLC32E_I                                       |MB_SRLC32E_64                 |     2|
|84    |        \FIFO_RAM[23].D32.SRLC32E_I                                       |MB_SRLC32E_65                 |     2|
|85    |        \FIFO_RAM[24].D32.SRLC32E_I                                       |MB_SRLC32E_66                 |     3|
|86    |        \FIFO_RAM[25].D32.SRLC32E_I                                       |MB_SRLC32E_67                 |     3|
|87    |        \FIFO_RAM[26].D32.SRLC32E_I                                       |MB_SRLC32E_68                 |     3|
|88    |        \FIFO_RAM[27].D32.SRLC32E_I                                       |MB_SRLC32E_69                 |     2|
|89    |        \FIFO_RAM[28].D32.SRLC32E_I                                       |MB_SRLC32E_70                 |     3|
|90    |        \FIFO_RAM[29].D32.SRLC32E_I                                       |MB_SRLC32E_71                 |     2|
|91    |        \FIFO_RAM[2].D32.SRLC32E_I                                        |MB_SRLC32E_72                 |     2|
|92    |        \FIFO_RAM[30].D32.SRLC32E_I                                       |MB_SRLC32E_73                 |     2|
|93    |        \FIFO_RAM[31].D32.SRLC32E_I                                       |MB_SRLC32E_74                 |     2|
|94    |        \FIFO_RAM[3].D32.SRLC32E_I                                        |MB_SRLC32E_75                 |     2|
|95    |        \FIFO_RAM[4].D32.SRLC32E_I                                        |MB_SRLC32E_76                 |     2|
|96    |        \FIFO_RAM[5].D32.SRLC32E_I                                        |MB_SRLC32E_77                 |     2|
|97    |        \FIFO_RAM[6].D32.SRLC32E_I                                        |MB_SRLC32E_78                 |     2|
|98    |        \FIFO_RAM[7].D32.SRLC32E_I                                        |MB_SRLC32E_79                 |     2|
|99    |        \FIFO_RAM[8].D32.SRLC32E_I                                        |MB_SRLC32E_80                 |     2|
|100   |        \FIFO_RAM[9].D32.SRLC32E_I                                        |MB_SRLC32E_81                 |     2|
|101   |      \Has_FIFO.Write_FIFO                                                |SRL_FIFO__parameterized2_1    |    58|
|102   |        \Addr_Counters[0].FDRE_I                                          |MB_FDRE                       |     3|
|103   |        \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                            |MB_MUXCY_XORCY                |     2|
|104   |        \Addr_Counters[1].FDRE_I                                          |MB_FDRE_2                     |     1|
|105   |        \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                            |MB_MUXCY_XORCY_3              |     2|
|106   |        \Addr_Counters[2].FDRE_I                                          |MB_FDRE_4                     |     8|
|107   |        \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                            |MB_MUXCY_XORCY_5              |     2|
|108   |        \Addr_Counters[3].FDRE_I                                          |MB_FDRE_6                     |     1|
|109   |        \Addr_Counters[3].Used_MuxCY.MUXCY_L_I                            |MB_MUXCY_XORCY_7              |     2|
|110   |        \Addr_Counters[4].FDRE_I                                          |MB_FDRE_8                     |     2|
|111   |        \Addr_Counters[4].No_MuxCY.XORCY_I                                |MB_XORCY                      |     1|
|112   |        \FIFO_RAM[0].D32.SRLC32E_I                                        |MB_SRLC32E                    |     1|
|113   |        \FIFO_RAM[10].D32.SRLC32E_I                                       |MB_SRLC32E_9                  |     1|
|114   |        \FIFO_RAM[11].D32.SRLC32E_I                                       |MB_SRLC32E_10                 |     1|
|115   |        \FIFO_RAM[12].D32.SRLC32E_I                                       |MB_SRLC32E_11                 |     1|
|116   |        \FIFO_RAM[13].D32.SRLC32E_I                                       |MB_SRLC32E_12                 |     1|
|117   |        \FIFO_RAM[14].D32.SRLC32E_I                                       |MB_SRLC32E_13                 |     1|
|118   |        \FIFO_RAM[15].D32.SRLC32E_I                                       |MB_SRLC32E_14                 |     1|
|119   |        \FIFO_RAM[16].D32.SRLC32E_I                                       |MB_SRLC32E_15                 |     1|
|120   |        \FIFO_RAM[17].D32.SRLC32E_I                                       |MB_SRLC32E_16                 |     1|
|121   |        \FIFO_RAM[18].D32.SRLC32E_I                                       |MB_SRLC32E_17                 |     1|
|122   |        \FIFO_RAM[19].D32.SRLC32E_I                                       |MB_SRLC32E_18                 |     1|
|123   |        \FIFO_RAM[1].D32.SRLC32E_I                                        |MB_SRLC32E_19                 |     1|
|124   |        \FIFO_RAM[20].D32.SRLC32E_I                                       |MB_SRLC32E_20                 |     1|
|125   |        \FIFO_RAM[21].D32.SRLC32E_I                                       |MB_SRLC32E_21                 |     1|
|126   |        \FIFO_RAM[22].D32.SRLC32E_I                                       |MB_SRLC32E_22                 |     1|
|127   |        \FIFO_RAM[23].D32.SRLC32E_I                                       |MB_SRLC32E_23                 |     1|
|128   |        \FIFO_RAM[24].D32.SRLC32E_I                                       |MB_SRLC32E_24                 |     1|
|129   |        \FIFO_RAM[25].D32.SRLC32E_I                                       |MB_SRLC32E_25                 |     1|
|130   |        \FIFO_RAM[26].D32.SRLC32E_I                                       |MB_SRLC32E_26                 |     1|
|131   |        \FIFO_RAM[27].D32.SRLC32E_I                                       |MB_SRLC32E_27                 |     1|
|132   |        \FIFO_RAM[28].D32.SRLC32E_I                                       |MB_SRLC32E_28                 |     1|
|133   |        \FIFO_RAM[29].D32.SRLC32E_I                                       |MB_SRLC32E_29                 |     1|
|134   |        \FIFO_RAM[2].D32.SRLC32E_I                                        |MB_SRLC32E_30                 |     1|
|135   |        \FIFO_RAM[30].D32.SRLC32E_I                                       |MB_SRLC32E_31                 |     1|
|136   |        \FIFO_RAM[31].D32.SRLC32E_I                                       |MB_SRLC32E_32                 |     1|
|137   |        \FIFO_RAM[3].D32.SRLC32E_I                                        |MB_SRLC32E_33                 |     1|
|138   |        \FIFO_RAM[4].D32.SRLC32E_I                                        |MB_SRLC32E_34                 |     1|
|139   |        \FIFO_RAM[5].D32.SRLC32E_I                                        |MB_SRLC32E_35                 |     1|
|140   |        \FIFO_RAM[6].D32.SRLC32E_I                                        |MB_SRLC32E_36                 |     1|
|141   |        \FIFO_RAM[7].D32.SRLC32E_I                                        |MB_SRLC32E_37                 |     1|
|142   |        \FIFO_RAM[8].D32.SRLC32E_I                                        |MB_SRLC32E_38                 |     1|
|143   |        \FIFO_RAM[9].D32.SRLC32E_I                                        |MB_SRLC32E_39                 |     1|
|144   |    \Use_Dbg_Reg_Access.BUFGCTRL_DRCK                                     |MB_BUFGCTRL                   |     1|
|145   |    \Use_Dbg_Reg_Access.BUFGCTRL_UPDATE                                   |MB_BUFGCTRL_0                 |     1|
|146   |    \Use_E2.BSCAN_I                                                       |MB_BSCANE2                    |     5|
+------+--------------------------------------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:04:02 . Memory (MB): peak = 1676.711 ; gain = 522.164 ; free physical = 249 ; free virtual = 9164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4201 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:42 . Memory (MB): peak = 1676.711 ; gain = 202.555 ; free physical = 306 ; free virtual = 9223
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:04:02 . Memory (MB): peak = 1676.719 ; gain = 522.164 ; free physical = 306 ; free virtual = 9223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
246 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:04:41 . Memory (MB): peak = 1676.719 ; gain = 541.270 ; free physical = 388 ; free virtual = 9119
INFO: [Common 17-1381] The checkpoint '/ectf_master/pl/proj/test/test.runs/system_mdm_0_0_synth_1/system_mdm_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /ectf_master/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.xci
INFO: [Coretcl 2-1174] Renamed 145 cell refs.
INFO: [Common 17-1381] The checkpoint '/ectf_master/pl/proj/test/test.runs/system_mdm_0_0_synth_1/system_mdm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_mdm_0_0_utilization_synth.rpt -pb system_mdm_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1700.723 ; gain = 0.000 ; free physical = 341 ; free virtual = 9120
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 20:27:57 2020...
