#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12b705d20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12b70be50 .scope module, "edge_detection_tb" "edge_detection_tb" 3 4;
 .timescale -9 -12;
v0x12b617e90_0 .var "clk_in", 0 0;
v0x12b617f20_0 .var "rst_in", 0 0;
v0x12b617fb0_0 .var "tabulate_in", 0 0;
v0x12b618060_0 .var "valid_in", 0 0;
v0x12b6180f0_0 .net "valid_out", 0 0, v0x12b6175f0_0;  1 drivers
v0x12b6181c0_0 .var "x_in", 10 0;
v0x12b618250_0 .net "x_out", 10 0, v0x12b6179a0_0;  1 drivers
v0x12b618300_0 .var "y_in", 9 0;
v0x12b6183b0_0 .net "y_out", 9 0, v0x12b617d00_0;  1 drivers
S_0x12b606a70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 46, 3 46 0, S_0x12b70be50;
 .timescale -9 -12;
v0x12b606be0_0 .var/2s "i", 31 0;
S_0x12b616c70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 58, 3 58 0, S_0x12b70be50;
 .timescale -9 -12;
v0x12b616e40_0 .var/2s "i", 31 0;
S_0x12b616ef0 .scope module, "uut" "edge_detection" 3 17, 4 4 0, S_0x12b70be50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 10 "y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 11 "x_out";
    .port_info 7 /OUTPUT 10 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
enum0x12b715a70 .enum2/s (32)
   "DETECTING" 0,
   "CENTERING" 1,
   "OUTPUTTING" 2
 ;
v0x12b617260_0 .net "clk_in", 0 0, v0x12b617e90_0;  1 drivers
v0x12b617310_0 .net "rst_in", 0 0, v0x12b617f20_0;  1 drivers
v0x12b6173b0_0 .var/2s "state", 31 0;
v0x12b617470_0 .net "tabulate_in", 0 0, v0x12b617fb0_0;  1 drivers
v0x12b617510_0 .net "valid_in", 0 0, v0x12b618060_0;  1 drivers
v0x12b6175f0_0 .var "valid_out", 0 0;
v0x12b617690_0 .var "x_done", 0 0;
v0x12b617730_0 .net "x_in", 10 0, v0x12b6181c0_0;  1 drivers
v0x12b6177e0_0 .var "x_max", 31 0;
v0x12b6178f0_0 .var "x_min", 31 0;
v0x12b6179a0_0 .var "x_out", 10 0;
v0x12b617a50_0 .var "y_done", 0 0;
v0x12b617af0_0 .net "y_in", 9 0, v0x12b618300_0;  1 drivers
v0x12b617ba0_0 .var "y_max", 31 0;
v0x12b617c50_0 .var "y_min", 31 0;
v0x12b617d00_0 .var "y_out", 9 0;
E_0x12b617200 .event posedge, v0x12b617260_0;
    .scope S_0x12b616ef0;
T_0 ;
    %wait E_0x12b617200;
    %load/vec4 v0x12b617310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b6177e0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x12b6178f0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x12b6179a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b617ba0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x12b617c50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x12b617d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b6175f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b617690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b617a50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12b6173b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x12b617510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x12b6177e0_0;
    %load/vec4 v0x12b617730_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x12b617730_0;
    %pad/u 32;
    %assign/vec4 v0x12b6177e0_0, 0;
T_0.8 ;
    %load/vec4 v0x12b617730_0;
    %pad/u 32;
    %load/vec4 v0x12b6178f0_0;
    %cmp/u;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v0x12b617730_0;
    %pad/u 32;
    %assign/vec4 v0x12b6178f0_0, 0;
T_0.10 ;
    %load/vec4 v0x12b617ba0_0;
    %load/vec4 v0x12b617af0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x12b617af0_0;
    %pad/u 32;
    %assign/vec4 v0x12b617ba0_0, 0;
T_0.12 ;
    %load/vec4 v0x12b617af0_0;
    %pad/u 32;
    %load/vec4 v0x12b617c50_0;
    %cmp/u;
    %jmp/0xz  T_0.14, 5;
    %load/vec4 v0x12b617af0_0;
    %pad/u 32;
    %assign/vec4 v0x12b617c50_0, 0;
T_0.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b6175f0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b6175f0_0, 0;
T_0.7 ;
    %load/vec4 v0x12b617470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.18, 9;
    %load/vec4 v0x12b6177e0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v0x12b617ba0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.19;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x12b6173b0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x12b617470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b6175f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b6177e0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x12b6178f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b617ba0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x12b617c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b6173b0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b6173b0_0, 0;
T_0.21 ;
T_0.17 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x12b6177e0_0;
    %load/vec4 v0x12b6178f0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 11;
    %assign/vec4 v0x12b6179a0_0, 0;
    %load/vec4 v0x12b617ba0_0;
    %load/vec4 v0x12b617c50_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 10;
    %assign/vec4 v0x12b617d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b6175f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x12b6173b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12b6175f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b6177e0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x12b6178f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b617ba0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x12b617c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b6173b0_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12b70be50;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x12b617e90_0;
    %nor/r;
    %store/vec4 v0x12b617e90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12b70be50;
T_2 ;
    %vpi_call/w 3 32 "$dumpfile", "com.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12b70be50 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b617e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b617f20_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x12b6181c0_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x12b618300_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b618060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b617fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b617f20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b617f20_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_0x12b606a70;
    %jmp t_0;
    .scope S_0x12b606a70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b606be0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x12b606be0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x12b606be0_0;
    %pad/s 11;
    %store/vec4 v0x12b6181c0_0, 0, 11;
    %load/vec4 v0x12b606be0_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v0x12b618300_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b618060_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x12b606be0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12b606be0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x12b70be50;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b618060_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b617fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b617fb0_0, 0, 1;
    %delay 100000000, 0;
    %fork t_3, S_0x12b616c70;
    %jmp t_2;
    .scope S_0x12b616c70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b616e40_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x12b616e40_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x12b616e40_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 11;
    %store/vec4 v0x12b6181c0_0, 0, 11;
    %load/vec4 v0x12b616e40_0;
    %pad/s 10;
    %store/vec4 v0x12b618300_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b618060_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x12b616e40_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12b616e40_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x12b70be50;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b618060_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b617fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b617fb0_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 71 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/edge_detection_tb.sv";
    "hdl/edge_detection.sv";
