
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'nh15775' on host 'it063576' (Windows NT_amd64 version 6.2) on Tue Feb 19 11:49:29 +0000 2019
INFO: [HLS 200-10] In directory 'C:/Users/nh15775/workspace/lab_2/Release/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/nh15775/workspace/lab_2/Release/_sds/vhls/mmult'.
INFO: [HLS 200-10] Adding design file 'C:/Users/nh15775/workspace/lab_2/src/mmult.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/nh15775/workspace/lab_2/Release/_sds/vhls/mmult/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/nh15775/workspace/lab_2/src/mmult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.254 ; gain = 45.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.254 ; gain = 45.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.418 ; gain = 46.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.473 ; gain = 46.938
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67) in function 'mmult' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:70) in function 'mmult' completely.
INFO: [XFORM 203-101] Partitioning array 'Abuf' (C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55) in dimension 2 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'Bbuf' (C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55) in dimension 1 with a block factor 16.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.078 ; gain = 68.543
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:58:13) in function 'mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:66:20) in function 'mmult'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 126.082 ; gain = 68.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 167.
WARNING: [SCHED 204-71] Latency directive discarded for region mmult since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.598 seconds; current allocated memory: 80.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 83.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' to 'mmult_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' to 'mmult_fmul_32ns_3cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult' is 18678 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mmult_fadd_32ns_3bkb': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_fmul_32ns_3cud': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [HLS 200-111]  Elapsed time: 1.708 seconds; current allocated memory: 89.986 MB.
INFO: [RTMG 210-278] Implementing memory 'a1_mmult_Abuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 151.039 ; gain = 93.504
INFO: [SYSC 207-301] Generating SystemC RTL for mmult with prefix a1_.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult with prefix a1_.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult with prefix a1_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'a1_mmult_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'a1_mmult_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'a1_mmult_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'a1_mmult_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'a1_mmult_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'a1_mmult_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 11:50:02 2019...
INFO: [HLS 200-112] Total elapsed time: 34.309 seconds; peak allocated memory: 89.986 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Feb 19 11:50:02 2019...
