;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT 0, 90
	MOV 121, 100
	SUB #0, -70
	MOV -4, <-20
	SLT 0, @700
	DJN @30, 0
	SLT 0, @700
	SUB @121, 106
	SLT 0, @700
	SLT 0, @700
	SLT 4, 30
	SLT 4, 30
	SUB -0, 7
	ADD 210, 60
	JMP 3, 132
	SUB 3, 132
	MOV -1, <-20
	JMN 3, 132
	MOV -1, <-20
	SLT 509, 94
	SUB 3, 132
	CMP 0, @700
	MOV -1, <-20
	SUB #0, 81
	SUB <4, 81
	SUB -10, 1
	SLT 0, 90
	SUB #0, 81
	SLT 0, 90
	SUB 3, 132
	SLT 0, 90
	CMP #0, 81
	JMP 0, #2
	SPL 0, 381
	SLT 0, @700
	SUB #0, 81
	SLT 0, 90
	SLT 0, 90
	SUB #0, 81
	SUB #0, 81
	CMP -277, <-126
	SUB @121, 106
	SPL 0, <402
	MOV -4, <-20
	SPL 0, <402
