>Dmel_RG2
CTCCGTTGCGGGGCACTGCCATCCCCCGA
>Dmel_RG3
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dmel_RG5
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dmel_RG9
CTCCGTTGCGGGGCACTGCCATCCCCCGA
>Dmel_RG18N
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dmel_RG19
CTCCGTTGCGGGGCACTGCCATCCCCCGA
>Dmel_RG22
CTCCGTTGCGGGGCACTGCCATCCCCCGA
>Dmel_RG24
CTCCGTTGCGGGGCACTGCCATCCCCCGA
>Dmel_RG25
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dmel_RG28
CTCCGTTGCGGGGCACTGCCATCCCCCGA
>Dmel_RG32N
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dmel_RG34
CTCCGTTGCGGGGCACTGCCATCCCCCGA
>Dmel_RG36
CTCCGTTGCGGGGCACTGCCATCCCCCGA
>Dmel_RG38N
CTCCGTTGCGGGGCACTACCATCCCCCGA
>Dsim_MD03
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD06
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD105
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD106
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD146
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD15
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD197
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD199
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD201
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD221
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD224
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD225
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD233
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD235
CTCCGTCGCGGGGCACTGTCATCCCCCGA
>Dsim_MD238
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD243
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD251
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD255
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD63
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD72
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dsim_MD73
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dyak_528_16194
CTCCGTCGCGGGGCACTGCCATCCCCCGA
>Dere_528_16194
CTCCGTCGCGAGGCACTGCCATCCCCCGA
