Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 20:55:52 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.808 ns                        ; Controle:inst4|ALUControl[0]   ; S[27]                           ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 74.18 MHz ( period = 13.480 ns ) ; LS:inst14|LSOut[29]            ; Banco_reg:Reg_Control|Reg30[29] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B_Control|Saida[2] ; SS:inst15|toWriteData[2]        ; clk        ; clk      ; 184          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                                 ;            ;          ; 184          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 74.18 MHz ( period = 13.480 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg30[29] ; clk        ; clk      ; None                        ; None                      ; 2.845 ns                ;
; N/A                                     ; 75.93 MHz ( period = 13.170 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg26[29] ; clk        ; clk      ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 76.64 MHz ( period = 13.048 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg8[28]  ; clk        ; clk      ; None                        ; None                      ; 2.636 ns                ;
; N/A                                     ; 77.02 MHz ( period = 12.984 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg8[29]  ; clk        ; clk      ; None                        ; None                      ; 2.605 ns                ;
; N/A                                     ; 77.12 MHz ( period = 12.966 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg7[29]  ; clk        ; clk      ; None                        ; None                      ; 2.594 ns                ;
; N/A                                     ; 77.24 MHz ( period = 12.946 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg24[28] ; clk        ; clk      ; None                        ; None                      ; 2.599 ns                ;
; N/A                                     ; 77.82 MHz ( period = 12.850 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg31[29] ; clk        ; clk      ; None                        ; None                      ; 2.535 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg30[15] ; clk        ; clk      ; None                        ; None                      ; 2.510 ns                ;
; N/A                                     ; 78.04 MHz ( period = 12.814 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg14[15] ; clk        ; clk      ; None                        ; None                      ; 2.506 ns                ;
; N/A                                     ; 78.14 MHz ( period = 12.798 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg15[29] ; clk        ; clk      ; None                        ; None                      ; 2.519 ns                ;
; N/A                                     ; 78.26 MHz ( period = 12.778 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg11[29] ; clk        ; clk      ; None                        ; None                      ; 2.506 ns                ;
; N/A                                     ; 78.33 MHz ( period = 12.766 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg13[29] ; clk        ; clk      ; None                        ; None                      ; 2.503 ns                ;
; N/A                                     ; 78.38 MHz ( period = 12.758 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg24[27] ; clk        ; clk      ; None                        ; None                      ; 2.522 ns                ;
; N/A                                     ; 78.38 MHz ( period = 12.758 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg7[15]  ; clk        ; clk      ; None                        ; None                      ; 2.455 ns                ;
; N/A                                     ; 78.42 MHz ( period = 12.752 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg9[29]  ; clk        ; clk      ; None                        ; None                      ; 2.496 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg23[27] ; clk        ; clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; 78.59 MHz ( period = 12.724 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg23[15] ; clk        ; clk      ; None                        ; None                      ; 2.460 ns                ;
; N/A                                     ; 78.84 MHz ( period = 12.684 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg2[28]  ; clk        ; clk      ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 78.84 MHz ( period = 12.684 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg10[28] ; clk        ; clk      ; None                        ; None                      ; 2.455 ns                ;
; N/A                                     ; 78.86 MHz ( period = 12.680 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg18[28] ; clk        ; clk      ; None                        ; None                      ; 2.440 ns                ;
; N/A                                     ; 78.90 MHz ( period = 12.674 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg26[28] ; clk        ; clk      ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 78.93 MHz ( period = 12.670 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg28[28] ; clk        ; clk      ; None                        ; None                      ; 2.445 ns                ;
; N/A                                     ; 78.93 MHz ( period = 12.670 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg2[9]   ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 79.09 MHz ( period = 12.644 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg6[15]  ; clk        ; clk      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; 79.10 MHz ( period = 12.642 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg11[28] ; clk        ; clk      ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 79.10 MHz ( period = 12.642 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg22[15] ; clk        ; clk      ; None                        ; None                      ; 2.417 ns                ;
; N/A                                     ; 79.19 MHz ( period = 12.628 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg0[29]  ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg16[29] ; clk        ; clk      ; None                        ; None                      ; 2.419 ns                ;
; N/A                                     ; 79.33 MHz ( period = 12.606 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg19[29] ; clk        ; clk      ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg5[29]  ; clk        ; clk      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; 79.38 MHz ( period = 12.598 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg14[29] ; clk        ; clk      ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 79.42 MHz ( period = 12.592 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg21[29] ; clk        ; clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 79.43 MHz ( period = 12.590 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg23[29] ; clk        ; clk      ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; 79.50 MHz ( period = 12.578 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg17[9]  ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 79.68 MHz ( period = 12.550 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg19[9]  ; clk        ; clk      ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg31[15] ; clk        ; clk      ; None                        ; None                      ; 2.367 ns                ;
; N/A                                     ; 79.71 MHz ( period = 12.546 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg20[15] ; clk        ; clk      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 79.80 MHz ( period = 12.532 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg19[28] ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 79.83 MHz ( period = 12.526 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg12[28] ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 79.94 MHz ( period = 12.510 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg3[9]   ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 79.94 MHz ( period = 12.510 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg19[15] ; clk        ; clk      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 79.97 MHz ( period = 12.504 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg22[28] ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 79.99 MHz ( period = 12.502 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg12[27] ; clk        ; clk      ; None                        ; None                      ; 2.377 ns                ;
; N/A                                     ; 79.99 MHz ( period = 12.502 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg9[9]   ; clk        ; clk      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg13[9]  ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 80.04 MHz ( period = 12.494 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg30[28] ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 80.04 MHz ( period = 12.494 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg8[9]   ; clk        ; clk      ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; 80.05 MHz ( period = 12.492 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg20[27] ; clk        ; clk      ; None                        ; None                      ; 2.372 ns                ;
; N/A                                     ; 80.05 MHz ( period = 12.492 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg5[15]  ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 80.06 MHz ( period = 12.490 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg21[9]  ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg6[28]  ; clk        ; clk      ; None                        ; None                      ; 2.347 ns                ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg3[15]  ; clk        ; clk      ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 80.10 MHz ( period = 12.484 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg0[27]  ; clk        ; clk      ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; 80.10 MHz ( period = 12.484 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg1[15]  ; clk        ; clk      ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 80.13 MHz ( period = 12.480 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg16[27] ; clk        ; clk      ; None                        ; None                      ; 2.359 ns                ;
; N/A                                     ; 80.13 MHz ( period = 12.480 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg18[27] ; clk        ; clk      ; None                        ; None                      ; 2.360 ns                ;
; N/A                                     ; 80.15 MHz ( period = 12.476 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg26[27] ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 80.15 MHz ( period = 12.476 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg17[15] ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg21[15] ; clk        ; clk      ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 80.18 MHz ( period = 12.472 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg3[29]  ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 80.18 MHz ( period = 12.472 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg2[27]  ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 80.27 MHz ( period = 12.458 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg18[29] ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 80.27 MHz ( period = 12.458 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg2[15]  ; clk        ; clk      ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; 80.28 MHz ( period = 12.456 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg12[15] ; clk        ; clk      ; None                        ; None                      ; 2.327 ns                ;
; N/A                                     ; 80.37 MHz ( period = 12.442 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg10[29] ; clk        ; clk      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 80.39 MHz ( period = 12.440 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg2[29]  ; clk        ; clk      ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; 80.40 MHz ( period = 12.438 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg8[15]  ; clk        ; clk      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; 80.42 MHz ( period = 12.434 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg10[27] ; clk        ; clk      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 80.42 MHz ( period = 12.434 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg15[27] ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 80.53 MHz ( period = 12.418 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg0[15]  ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A                                     ; 80.57 MHz ( period = 12.412 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg9[15]  ; clk        ; clk      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 80.58 MHz ( period = 12.410 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg16[15] ; clk        ; clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A                                     ; 80.59 MHz ( period = 12.408 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg6[27]  ; clk        ; clk      ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; 80.59 MHz ( period = 12.408 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg13[15] ; clk        ; clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A                                     ; 80.61 MHz ( period = 12.406 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg28[29] ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A                                     ; 80.62 MHz ( period = 12.404 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg20[29] ; clk        ; clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A                                     ; 80.62 MHz ( period = 12.404 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg30[27] ; clk        ; clk      ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg14[3]  ; clk        ; clk      ; None                        ; None                      ; 2.325 ns                ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg15[9]  ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 80.66 MHz ( period = 12.398 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg22[27] ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg30[4]  ; clk        ; clk      ; None                        ; None                      ; 2.312 ns                ;
; N/A                                     ; 80.74 MHz ( period = 12.386 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg4[29]  ; clk        ; clk      ; None                        ; None                      ; 2.304 ns                ;
; N/A                                     ; 80.74 MHz ( period = 12.386 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg24[15] ; clk        ; clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A                                     ; 80.81 MHz ( period = 12.374 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg28[27] ; clk        ; clk      ; None                        ; None                      ; 2.317 ns                ;
; N/A                                     ; 80.91 MHz ( period = 12.360 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg8[13]  ; clk        ; clk      ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; 81.04 MHz ( period = 12.340 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg22[29] ; clk        ; clk      ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; 81.04 MHz ( period = 12.340 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg1[9]   ; clk        ; clk      ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg5[9]   ; clk        ; clk      ; None                        ; None                      ; 2.252 ns                ;
; N/A                                     ; 81.06 MHz ( period = 12.336 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg20[9]  ; clk        ; clk      ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; 81.06 MHz ( period = 12.336 ns )                    ; LS:inst14|LSOut[11] ; Banco_reg:Reg_Control|Reg1[11]  ; clk        ; clk      ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 81.08 MHz ( period = 12.334 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg2[26]  ; clk        ; clk      ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 81.08 MHz ( period = 12.334 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg26[26] ; clk        ; clk      ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg18[26] ; clk        ; clk      ; None                        ; None                      ; 2.261 ns                ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg11[9]  ; clk        ; clk      ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; LS:inst14|LSOut[11] ; Banco_reg:Reg_Control|Reg5[11]  ; clk        ; clk      ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; 81.17 MHz ( period = 12.320 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg18[3]  ; clk        ; clk      ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 81.17 MHz ( period = 12.320 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg2[3]   ; clk        ; clk      ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 81.17 MHz ( period = 12.320 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg17[28] ; clk        ; clk      ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 81.17 MHz ( period = 12.320 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg28[9]  ; clk        ; clk      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 81.18 MHz ( period = 12.318 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg21[28] ; clk        ; clk      ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; 81.18 MHz ( period = 12.318 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg19[26] ; clk        ; clk      ; None                        ; None                      ; 2.259 ns                ;
; N/A                                     ; 81.22 MHz ( period = 12.312 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg1[0]   ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 81.27 MHz ( period = 12.304 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg15[26] ; clk        ; clk      ; None                        ; None                      ; 2.268 ns                ;
; N/A                                     ; 81.41 MHz ( period = 12.284 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg15[28] ; clk        ; clk      ; None                        ; None                      ; 2.261 ns                ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg30[13] ; clk        ; clk      ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; 81.54 MHz ( period = 12.264 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg18[9]  ; clk        ; clk      ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg0[28]  ; clk        ; clk      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg16[28] ; clk        ; clk      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 81.58 MHz ( period = 12.258 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg26[9]  ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 81.59 MHz ( period = 12.256 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg27[14] ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg29[0]  ; clk        ; clk      ; None                        ; None                      ; 2.235 ns                ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg31[0]  ; clk        ; clk      ; None                        ; None                      ; 2.235 ns                ;
; N/A                                     ; 81.67 MHz ( period = 12.244 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg25[0]  ; clk        ; clk      ; None                        ; None                      ; 2.234 ns                ;
; N/A                                     ; 81.67 MHz ( period = 12.244 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg30[26] ; clk        ; clk      ; None                        ; None                      ; 2.223 ns                ;
; N/A                                     ; 81.67 MHz ( period = 12.244 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg10[9]  ; clk        ; clk      ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 81.73 MHz ( period = 12.236 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg4[28]  ; clk        ; clk      ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 81.73 MHz ( period = 12.236 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg20[28] ; clk        ; clk      ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 81.82 MHz ( period = 12.222 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg7[0]   ; clk        ; clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 81.89 MHz ( period = 12.212 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg20[0]  ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 81.91 MHz ( period = 12.208 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg4[0]   ; clk        ; clk      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 81.94 MHz ( period = 12.204 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg27[0]  ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A                                     ; 81.98 MHz ( period = 12.198 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg28[0]  ; clk        ; clk      ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 81.98 MHz ( period = 12.198 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg11[3]  ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; 82.02 MHz ( period = 12.192 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg12[0]  ; clk        ; clk      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 82.05 MHz ( period = 12.188 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg24[29] ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg28[3]  ; clk        ; clk      ; None                        ; None                      ; 2.214 ns                ;
; N/A                                     ; 82.07 MHz ( period = 12.184 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg3[13]  ; clk        ; clk      ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 82.12 MHz ( period = 12.178 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg27[29] ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; 82.13 MHz ( period = 12.176 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg6[29]  ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; 82.16 MHz ( period = 12.172 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg8[0]   ; clk        ; clk      ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 82.17 MHz ( period = 12.170 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg3[4]   ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 82.18 MHz ( period = 12.168 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg26[4]  ; clk        ; clk      ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 82.20 MHz ( period = 12.166 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg14[9]  ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; 82.20 MHz ( period = 12.166 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg14[14] ; clk        ; clk      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 82.21 MHz ( period = 12.164 ns )                    ; LS:inst14|LSOut[11] ; Banco_reg:Reg_Control|Reg26[11] ; clk        ; clk      ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; 82.21 MHz ( period = 12.164 ns )                    ; LS:inst14|LSOut[11] ; Banco_reg:Reg_Control|Reg28[11] ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 82.24 MHz ( period = 12.160 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg10[4]  ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg18[4]  ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg7[9]   ; clk        ; clk      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; LS:inst14|LSOut[11] ; Banco_reg:Reg_Control|Reg11[11] ; clk        ; clk      ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 82.32 MHz ( period = 12.148 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg27[28] ; clk        ; clk      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 82.35 MHz ( period = 12.144 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg22[13] ; clk        ; clk      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; 82.37 MHz ( period = 12.140 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg23[0]  ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 82.37 MHz ( period = 12.140 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg6[13]  ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 82.39 MHz ( period = 12.138 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg19[0]  ; clk        ; clk      ; None                        ; None                      ; 2.163 ns                ;
; N/A                                     ; 82.40 MHz ( period = 12.136 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg21[0]  ; clk        ; clk      ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 82.40 MHz ( period = 12.136 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg10[15] ; clk        ; clk      ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; 82.41 MHz ( period = 12.134 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg26[15] ; clk        ; clk      ; None                        ; None                      ; 2.166 ns                ;
; N/A                                     ; 82.43 MHz ( period = 12.132 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg3[3]   ; clk        ; clk      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 82.43 MHz ( period = 12.132 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg12[29] ; clk        ; clk      ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 82.45 MHz ( period = 12.128 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg0[4]   ; clk        ; clk      ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 82.45 MHz ( period = 12.128 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg3[27]  ; clk        ; clk      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 82.47 MHz ( period = 12.126 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg31[28] ; clk        ; clk      ; None                        ; None                      ; 2.170 ns                ;
; N/A                                     ; 82.47 MHz ( period = 12.126 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg25[27] ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A                                     ; 82.47 MHz ( period = 12.126 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg29[27] ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A                                     ; 82.48 MHz ( period = 12.124 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg16[4]  ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 82.48 MHz ( period = 12.124 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg26[14] ; clk        ; clk      ; None                        ; None                      ; 2.147 ns                ;
; N/A                                     ; 82.49 MHz ( period = 12.122 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg19[14] ; clk        ; clk      ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; 82.51 MHz ( period = 12.120 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg10[14] ; clk        ; clk      ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 82.55 MHz ( period = 12.114 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg25[28] ; clk        ; clk      ; None                        ; None                      ; 2.178 ns                ;
; N/A                                     ; 82.56 MHz ( period = 12.112 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg3[28]  ; clk        ; clk      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; 82.56 MHz ( period = 12.112 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg29[28] ; clk        ; clk      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; 82.58 MHz ( period = 12.110 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg29[9]  ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 82.58 MHz ( period = 12.110 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg4[13]  ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; 82.59 MHz ( period = 12.108 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg31[9]  ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 82.66 MHz ( period = 12.098 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg27[15] ; clk        ; clk      ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 82.73 MHz ( period = 12.088 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg16[26] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 82.75 MHz ( period = 12.084 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg0[26]  ; clk        ; clk      ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; 82.77 MHz ( period = 12.082 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg29[8]  ; clk        ; clk      ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; 82.78 MHz ( period = 12.080 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg17[29] ; clk        ; clk      ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; 82.82 MHz ( period = 12.074 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg23[28] ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 82.86 MHz ( period = 12.068 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg9[13]  ; clk        ; clk      ; None                        ; None                      ; 2.119 ns                ;
; N/A                                     ; 82.86 MHz ( period = 12.068 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg16[13] ; clk        ; clk      ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg25[8]  ; clk        ; clk      ; None                        ; None                      ; 2.130 ns                ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg13[13] ; clk        ; clk      ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg21[13] ; clk        ; clk      ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg23[16] ; clk        ; clk      ; None                        ; None                      ; 2.128 ns                ;
; N/A                                     ; 82.89 MHz ( period = 12.064 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg17[13] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; 82.92 MHz ( period = 12.060 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg22[26] ; clk        ; clk      ; None                        ; None                      ; 2.121 ns                ;
; N/A                                     ; 82.92 MHz ( period = 12.060 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg23[9]  ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg20[13] ; clk        ; clk      ; None                        ; None                      ; 2.105 ns                ;
; N/A                                     ; 82.97 MHz ( period = 12.052 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg13[28] ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 83.00 MHz ( period = 12.048 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg1[8]   ; clk        ; clk      ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; 83.02 MHz ( period = 12.046 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg17[27] ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 83.02 MHz ( period = 12.046 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg2[8]   ; clk        ; clk      ; None                        ; None                      ; 2.123 ns                ;
; N/A                                     ; 83.03 MHz ( period = 12.044 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg21[27] ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 83.03 MHz ( period = 12.044 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg27[9]  ; clk        ; clk      ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; 83.04 MHz ( period = 12.042 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg19[27] ; clk        ; clk      ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 83.07 MHz ( period = 12.038 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg22[9]  ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A                                     ; 83.11 MHz ( period = 12.032 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg4[15]  ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg11[15] ; clk        ; clk      ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 83.14 MHz ( period = 12.028 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg9[28]  ; clk        ; clk      ; None                        ; None                      ; 2.134 ns                ;
; N/A                                     ; 83.22 MHz ( period = 12.016 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg8[27]  ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 83.22 MHz ( period = 12.016 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg11[27] ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 83.25 MHz ( period = 12.012 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg9[14]  ; clk        ; clk      ; None                        ; None                      ; 2.083 ns                ;
; N/A                                     ; 83.26 MHz ( period = 12.010 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg4[9]   ; clk        ; clk      ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 83.26 MHz ( period = 12.010 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg25[9]  ; clk        ; clk      ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 83.32 MHz ( period = 12.002 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg6[4]   ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 83.32 MHz ( period = 12.002 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg8[4]   ; clk        ; clk      ; None                        ; None                      ; 2.131 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                   ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]  ; SS:inst15|toWriteData[2]  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]  ; SS:inst15|toWriteData[1]  ; clk        ; clk      ; None                       ; None                       ; 0.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]     ; LS:inst14|LSOut[0]        ; clk        ; clk      ; None                       ; None                       ; 0.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]  ; SS:inst15|toWriteData[5]  ; clk        ; clk      ; None                       ; None                       ; 0.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]  ; SS:inst15|toWriteData[6]  ; clk        ; clk      ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]  ; SS:inst15|toWriteData[3]  ; clk        ; clk      ; None                       ; None                       ; 0.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 0.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 0.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 0.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]     ; LS:inst14|LSOut[4]        ; clk        ; clk      ; None                       ; None                       ; 0.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]     ; LS:inst14|LSOut[3]        ; clk        ; clk      ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 0.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 0.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10] ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 1.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]  ; SS:inst15|toWriteData[0]  ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25] ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 1.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14] ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17] ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 1.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]     ; LS:inst14|LSOut[2]        ; clk        ; clk      ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24] ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16] ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 1.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12] ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]     ; LS:inst14|LSOut[7]        ; clk        ; clk      ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 1.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18] ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 1.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 1.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]  ; SS:inst15|toWriteData[7]  ; clk        ; clk      ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31] ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]  ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15] ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]     ; LS:inst14|LSOut[1]        ; clk        ; clk      ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30] ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20] ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28] ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27] ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]     ; LS:inst14|LSOut[5]        ; clk        ; clk      ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]  ; SS:inst15|toWriteData[4]  ; clk        ; clk      ; None                       ; None                       ; 2.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23] ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21] ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29] ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19] ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11] ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]  ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22] ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26] ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]     ; LS:inst14|LSOut[6]        ; clk        ; clk      ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13] ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.518 ns                 ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                   ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 16.808 ns  ; Controle:inst4|ALUControl[0]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.678 ns  ; Controle:inst4|ALUControl[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.662 ns  ; Controle:inst4|ALUSrcA[1]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.636 ns  ; Controle:inst4|ALUControl[1]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.620 ns  ; Controle:inst4|ALUControl[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.532 ns  ; Controle:inst4|ALUSrcA[1]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.518 ns  ; Controle:inst4|ALUControl[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.506 ns  ; Controle:inst4|ALUControl[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.474 ns  ; Controle:inst4|ALUSrcA[1]              ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.448 ns  ; Controle:inst4|ALUControl[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.440 ns  ; Registrador:B_Control|Saida[5]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.427 ns  ; Registrador:PCWrite|Saida[0]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.400 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.372 ns  ; Controle:inst4|ALUSrcA[1]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.365 ns  ; Registrador:B_Control|Saida[2]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.346 ns  ; Controle:inst4|ALUControl[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.310 ns  ; Registrador:B_Control|Saida[5]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.297 ns  ; Registrador:PCWrite|Saida[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.280 ns  ; Registrador:PCWrite|Saida[3]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.270 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.268 ns  ; Controle:inst4|ALUSrcA[0]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.252 ns  ; Registrador:B_Control|Saida[5]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.239 ns  ; Registrador:PCWrite|Saida[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.235 ns  ; Registrador:B_Control|Saida[2]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.228 ns  ; Registrador:A_Control|Saida[5]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.224 ns  ; Controle:inst4|ALUSrcB[1]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.212 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.204 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.189 ns  ; Registrador:B_Control|Saida[0]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.177 ns  ; Registrador:B_Control|Saida[2]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.174 ns  ; Registrador:B_Control|Saida[6]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.168 ns  ; Registrador:A_Control|Saida[1]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.164 ns  ; Registrador:A_Control|Saida[6]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.150 ns  ; Registrador:PCWrite|Saida[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.150 ns  ; Registrador:B_Control|Saida[5]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.138 ns  ; Controle:inst4|ALUSrcA[0]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.137 ns  ; Registrador:PCWrite|Saida[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.110 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.098 ns  ; Registrador:A_Control|Saida[5]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.094 ns  ; Controle:inst4|ALUSrcB[1]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.092 ns  ; Registrador:PCWrite|Saida[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.080 ns  ; Controle:inst4|ALUSrcA[0]              ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.075 ns  ; Registrador:B_Control|Saida[2]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.074 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.059 ns  ; Registrador:B_Control|Saida[0]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.044 ns  ; Registrador:B_Control|Saida[6]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.040 ns  ; Registrador:A_Control|Saida[5]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.038 ns  ; Registrador:A_Control|Saida[1]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.036 ns  ; Controle:inst4|ALUSrcB[1]              ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.034 ns  ; Registrador:A_Control|Saida[6]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.016 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.009 ns  ; Controle:inst4|ALUControl[0]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 16.005 ns  ; Registrador:MDRReg|Saida[0]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.001 ns  ; Registrador:B_Control|Saida[0]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.995 ns  ; Registrador:A_Control|Saida[7]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.990 ns  ; Registrador:A_Control|Saida[2]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.990 ns  ; Registrador:PCWrite|Saida[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.986 ns  ; Registrador:B_Control|Saida[6]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.980 ns  ; Registrador:A_Control|Saida[1]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.978 ns  ; Registrador:PCWrite|Saida[5]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.978 ns  ; Controle:inst4|ALUSrcA[0]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.976 ns  ; Registrador:A_Control|Saida[6]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.951 ns  ; Controle:inst4|ALUSrcB[0]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.938 ns  ; Registrador:A_Control|Saida[5]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.934 ns  ; Controle:inst4|ALUSrcB[1]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.919 ns  ; Registrador:PCWrite|Saida[6]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.914 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.899 ns  ; Registrador:B_Control|Saida[0]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.884 ns  ; Registrador:B_Control|Saida[6]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.878 ns  ; Registrador:A_Control|Saida[1]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.876 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.875 ns  ; Registrador:MDRReg|Saida[0]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.874 ns  ; Registrador:A_Control|Saida[6]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.868 ns  ; Registrador:A_Control|Saida[0]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.865 ns  ; Registrador:A_Control|Saida[7]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.863 ns  ; Controle:inst4|ALUSrcA[1]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.860 ns  ; Registrador:A_Control|Saida[2]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.848 ns  ; Registrador:PCWrite|Saida[5]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.837 ns  ; Controle:inst4|ALUControl[1]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.821 ns  ; Controle:inst4|ALUSrcB[0]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.817 ns  ; Registrador:MDRReg|Saida[0]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.807 ns  ; Registrador:A_Control|Saida[7]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.802 ns  ; Registrador:A_Control|Saida[2]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.791 ns  ; Controle:inst4|ALUControl[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.790 ns  ; Registrador:PCWrite|Saida[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.789 ns  ; Registrador:PCWrite|Saida[6]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.763 ns  ; Controle:inst4|ALUSrcB[0]              ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.746 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.738 ns  ; Registrador:A_Control|Saida[0]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.735 ns  ; Registrador:B_Control|Saida[1]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.732 ns  ; Instr_Reg:IRWrite|Instr15_0[4]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.731 ns  ; Registrador:PCWrite|Saida[6]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.715 ns  ; Registrador:MDRReg|Saida[0]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.705 ns  ; Registrador:A_Control|Saida[7]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.700 ns  ; Registrador:A_Control|Saida[2]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.688 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.688 ns  ; Registrador:PCWrite|Saida[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.680 ns  ; Registrador:A_Control|Saida[0]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.661 ns  ; Controle:inst4|ALUSrcB[0]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.645 ns  ; Controle:inst4|ALUSrcA[1]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.641 ns  ; Registrador:B_Control|Saida[5]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.629 ns  ; Registrador:PCWrite|Saida[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.628 ns  ; Registrador:PCWrite|Saida[0]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.619 ns  ; Controle:inst4|ALUControl[1]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.605 ns  ; Registrador:B_Control|Saida[1]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.604 ns  ; Instr_Reg:IRWrite|Instr15_0[0]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.602 ns  ; Instr_Reg:IRWrite|Instr15_0[4]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.601 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.586 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.578 ns  ; Registrador:A_Control|Saida[0]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.573 ns  ; Registrador:A_Control|Saida[8]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.566 ns  ; Registrador:B_Control|Saida[2]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.547 ns  ; Registrador:B_Control|Saida[1]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.544 ns  ; Instr_Reg:IRWrite|Instr15_0[4]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.523 ns  ; Registrador:PCWrite|Saida[7]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.508 ns  ; Registrador:B_Control|Saida[8]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.502 ns  ; Instr_Reg:IRWrite|Instr15_0[7]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.481 ns  ; Registrador:PCWrite|Saida[3]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.474 ns  ; Instr_Reg:IRWrite|Instr15_0[0]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.469 ns  ; Controle:inst4|ALUSrcA[0]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.466 ns  ; Registrador:B_Control|Saida[17]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.452 ns  ; Registrador:B_Control|Saida[3]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.445 ns  ; Registrador:B_Control|Saida[1]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.443 ns  ; Registrador:A_Control|Saida[8]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.442 ns  ; Instr_Reg:IRWrite|Instr15_0[4]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.429 ns  ; Registrador:A_Control|Saida[5]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.425 ns  ; Controle:inst4|ALUSrcB[1]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.423 ns  ; Registrador:B_Control|Saida[5]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.416 ns  ; Instr_Reg:IRWrite|Instr15_0[0]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.410 ns  ; Registrador:PCWrite|Saida[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.405 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.393 ns  ; Registrador:PCWrite|Saida[7]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.390 ns  ; Registrador:B_Control|Saida[0]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.385 ns  ; Registrador:A_Control|Saida[8]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.383 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.380 ns  ; Registrador:B_Control|Saida[4]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.378 ns  ; Registrador:B_Control|Saida[8]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.375 ns  ; Registrador:B_Control|Saida[6]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.372 ns  ; Instr_Reg:IRWrite|Instr15_0[7]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.370 ns  ; Registrador:B_Control|Saida[14]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.369 ns  ; Registrador:A_Control|Saida[1]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.365 ns  ; Registrador:A_Control|Saida[6]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.348 ns  ; Registrador:B_Control|Saida[2]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.336 ns  ; Registrador:B_Control|Saida[17]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.335 ns  ; Registrador:PCWrite|Saida[7]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.322 ns  ; Registrador:B_Control|Saida[3]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.320 ns  ; Instr_Reg:IRWrite|Instr15_0[8]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.320 ns  ; Registrador:B_Control|Saida[8]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.314 ns  ; Instr_Reg:IRWrite|Instr15_0[7]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.314 ns  ; Instr_Reg:IRWrite|Instr15_0[0]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.312 ns  ; Instr_Reg:IRWrite|Instr15_0[2]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.311 ns  ; Instr_Reg:IRWrite|Instr15_0[1]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.299 ns  ; Registrador:PCWrite|Saida[1]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.285 ns  ; Instr_Reg:IRWrite|Instr15_0[9]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.283 ns  ; Registrador:A_Control|Saida[8]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.278 ns  ; Registrador:B_Control|Saida[17]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.277 ns  ; Registrador:MDRReg|Saida[3]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.264 ns  ; Registrador:B_Control|Saida[3]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.263 ns  ; Registrador:PCWrite|Saida[3]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.251 ns  ; Controle:inst4|ALUSrcA[0]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.250 ns  ; Registrador:B_Control|Saida[4]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.240 ns  ; Registrador:B_Control|Saida[14]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.233 ns  ; Registrador:PCWrite|Saida[7]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.223 ns  ; Controle:inst4|ALUControl[0]           ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 15.222 ns  ; Controle:inst4|ALUControl[0]           ; S[19]     ; clk        ;
; N/A                                     ; None                                                ; 15.218 ns  ; Registrador:B_Control|Saida[8]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.212 ns  ; Instr_Reg:IRWrite|Instr15_0[7]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.211 ns  ; Registrador:A_Control|Saida[5]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.207 ns  ; Controle:inst4|ALUSrcB[1]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.206 ns  ; Registrador:MDRReg|Saida[0]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.196 ns  ; Registrador:A_Control|Saida[7]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.192 ns  ; Registrador:B_Control|Saida[4]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.191 ns  ; Registrador:A_Control|Saida[2]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.190 ns  ; Instr_Reg:IRWrite|Instr15_0[8]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.187 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.182 ns  ; Instr_Reg:IRWrite|Instr15_0[2]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.182 ns  ; Registrador:B_Control|Saida[14]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.181 ns  ; Instr_Reg:IRWrite|Instr15_0[1]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.179 ns  ; Registrador:PCWrite|Saida[5]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.176 ns  ; Registrador:B_Control|Saida[17]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.172 ns  ; Registrador:B_Control|Saida[0]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.169 ns  ; Registrador:PCWrite|Saida[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.168 ns  ; Registrador:PCWrite|Saida[2]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.162 ns  ; Registrador:B_Control|Saida[3]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.157 ns  ; Registrador:B_Control|Saida[6]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.155 ns  ; Instr_Reg:IRWrite|Instr15_0[9]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.152 ns  ; Controle:inst4|ALUSrcB[0]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.151 ns  ; Registrador:A_Control|Saida[1]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.147 ns  ; Registrador:A_Control|Saida[6]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.147 ns  ; Registrador:MDRReg|Saida[3]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.132 ns  ; Instr_Reg:IRWrite|Instr15_0[8]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.124 ns  ; Instr_Reg:IRWrite|Instr15_0[2]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.123 ns  ; Instr_Reg:IRWrite|Instr15_0[1]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.120 ns  ; Registrador:PCWrite|Saida[6]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.111 ns  ; Registrador:PCWrite|Saida[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.097 ns  ; Instr_Reg:IRWrite|Instr15_0[9]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.090 ns  ; Registrador:B_Control|Saida[4]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.089 ns  ; Registrador:MDRReg|Saida[3]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.080 ns  ; Registrador:B_Control|Saida[14]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.077 ns  ; Controle:inst4|ALUSrcA[1]              ; S[22]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                        ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 20:55:51 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
Info: Clock "clk" has Internal fmax of 74.18 MHz between source register "LS:inst14|LSOut[29]" and destination register "Banco_reg:Reg_Control|Reg30[29]" (period= 13.48 ns)
    Info: + Longest register to register delay is 2.845 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y15_N14; Fanout = 2; REG Node = 'LS:inst14|LSOut[29]'
        Info: 2: + IC(0.318 ns) + CELL(0.053 ns) = 0.371 ns; Loc. = LCCOMB_X19_Y15_N4; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux2~1'
        Info: 3: + IC(0.908 ns) + CELL(0.053 ns) = 1.332 ns; Loc. = LCCOMB_X20_Y20_N20; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux2~2'
        Info: 4: + IC(1.204 ns) + CELL(0.309 ns) = 2.845 ns; Loc. = LCFF_X19_Y21_N17; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg30[29]'
        Info: Total cell delay = 0.415 ns ( 14.59 % )
        Info: Total interconnect delay = 2.430 ns ( 85.41 % )
    Info: - Smallest clock skew is -3.805 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.615 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1806; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.810 ns) + CELL(0.618 ns) = 2.615 ns; Loc. = LCFF_X19_Y21_N17; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg30[29]'
            Info: Total cell delay = 1.462 ns ( 55.91 % )
            Info: Total interconnect delay = 1.153 ns ( 44.09 % )
        Info: - Longest clock path from clock "clk" to source register is 6.420 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.512 ns) + CELL(0.712 ns) = 3.068 ns; Loc. = LCFF_X16_Y16_N3; Fanout = 25; REG Node = 'Controle:inst4|LSControl[0]'
            Info: 3: + IC(0.522 ns) + CELL(0.228 ns) = 3.818 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.501 ns) + CELL(0.000 ns) = 5.319 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.048 ns) + CELL(0.053 ns) = 6.420 ns; Loc. = LCCOMB_X20_Y15_N14; Fanout = 2; REG Node = 'LS:inst14|LSOut[29]'
            Info: Total cell delay = 1.837 ns ( 28.61 % )
            Info: Total interconnect delay = 4.583 ns ( 71.39 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B_Control|Saida[2]" and destination pin or register "SS:inst15|toWriteData[2]" for clock "clk" (Hold time is 3.406 ns)
    Info: + Largest clock skew is 3.988 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.615 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.307 ns) + CELL(0.712 ns) = 2.863 ns; Loc. = LCFF_X16_Y15_N5; Fanout = 25; REG Node = 'Controle:inst4|SSControl[0]'
            Info: 3: + IC(1.061 ns) + CELL(0.228 ns) = 4.152 ns; Loc. = LCCOMB_X25_Y19_N30; Fanout = 1; COMB Node = 'SS:inst15|toWriteData[31]~0'
            Info: 4: + IC(1.348 ns) + CELL(0.000 ns) = 5.500 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'SS:inst15|toWriteData[31]~0clkctrl'
            Info: 5: + IC(1.062 ns) + CELL(0.053 ns) = 6.615 ns; Loc. = LCCOMB_X23_Y17_N10; Fanout = 1; REG Node = 'SS:inst15|toWriteData[2]'
            Info: Total cell delay = 1.837 ns ( 27.77 % )
            Info: Total interconnect delay = 4.778 ns ( 72.23 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.627 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1806; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.822 ns) + CELL(0.618 ns) = 2.627 ns; Loc. = LCFF_X23_Y17_N19; Fanout = 9; REG Node = 'Registrador:B_Control|Saida[2]'
            Info: Total cell delay = 1.462 ns ( 55.65 % )
            Info: Total interconnect delay = 1.165 ns ( 44.35 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y17_N19; Fanout = 9; REG Node = 'Registrador:B_Control|Saida[2]'
        Info: 2: + IC(0.263 ns) + CELL(0.225 ns) = 0.488 ns; Loc. = LCCOMB_X23_Y17_N10; Fanout = 1; REG Node = 'SS:inst15|toWriteData[2]'
        Info: Total cell delay = 0.225 ns ( 46.11 % )
        Info: Total interconnect delay = 0.263 ns ( 53.89 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "S[27]" through register "Controle:inst4|ALUControl[0]" is 16.808 ns
    Info: + Longest clock path from clock "clk" to source register is 2.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1806; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.618 ns) = 2.632 ns; Loc. = LCFF_X14_Y19_N3; Fanout = 87; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: Total cell delay = 1.462 ns ( 55.55 % )
        Info: Total interconnect delay = 1.170 ns ( 44.45 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 14.082 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N3; Fanout = 87; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: 2: + IC(1.097 ns) + CELL(0.225 ns) = 1.322 ns; Loc. = LCCOMB_X16_Y24_N30; Fanout = 48; COMB Node = 'Ula32:ALUControl|Mux59~0'
        Info: 3: + IC(1.064 ns) + CELL(0.225 ns) = 2.611 ns; Loc. = LCCOMB_X17_Y17_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux57~0'
        Info: 4: + IC(0.247 ns) + CELL(0.272 ns) = 3.130 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[7]~28'
        Info: 5: + IC(0.929 ns) + CELL(0.053 ns) = 4.112 ns; Loc. = LCCOMB_X16_Y24_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~9'
        Info: 6: + IC(0.259 ns) + CELL(0.228 ns) = 4.599 ns; Loc. = LCCOMB_X16_Y24_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~10'
        Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 4.871 ns; Loc. = LCCOMB_X16_Y24_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~11'
        Info: 8: + IC(0.246 ns) + CELL(0.228 ns) = 5.345 ns; Loc. = LCCOMB_X16_Y24_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~12'
        Info: 9: + IC(0.314 ns) + CELL(0.053 ns) = 5.712 ns; Loc. = LCCOMB_X17_Y24_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~13'
        Info: 10: + IC(0.232 ns) + CELL(0.053 ns) = 5.997 ns; Loc. = LCCOMB_X17_Y24_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~14'
        Info: 11: + IC(0.230 ns) + CELL(0.053 ns) = 6.280 ns; Loc. = LCCOMB_X17_Y24_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~15'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 6.551 ns; Loc. = LCCOMB_X17_Y24_N22; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~16'
        Info: 13: + IC(0.331 ns) + CELL(0.053 ns) = 6.935 ns; Loc. = LCCOMB_X17_Y24_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~17'
        Info: 14: + IC(1.197 ns) + CELL(0.053 ns) = 8.185 ns; Loc. = LCCOMB_X15_Y18_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~18'
        Info: 15: + IC(0.653 ns) + CELL(0.053 ns) = 8.891 ns; Loc. = LCCOMB_X16_Y22_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux4~2'
        Info: 16: + IC(3.027 ns) + CELL(2.164 ns) = 14.082 ns; Loc. = PIN_AB2; Fanout = 0; PIN Node = 'S[27]'
        Info: Total cell delay = 3.819 ns ( 27.12 % )
        Info: Total interconnect delay = 10.263 ns ( 72.88 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4406 megabytes
    Info: Processing ended: Fri Oct 18 20:55:52 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


