// Seed: 3919040407
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    output uwire id_12,
    input uwire id_13,
    input wire id_14,
    input tri0 id_15,
    output supply0 id_16,
    output tri1 id_17,
    output wor id_18,
    input tri1 id_19,
    input tri1 id_20,
    input wand id_21,
    output uwire id_22,
    output supply1 id_23
);
  wire id_25;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd36,
    parameter id_5 = 32'd5
) (
    output supply0 id_0,
    input tri0 id_1,
    input tri1 _id_2,
    output wand id_3
);
  wire _id_5;
  wire [1 'b0 ==  id_2  -  id_5 : 1 'b0] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0
  );
endmodule
