
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950371    5.950371 ^ rst_n (in)
                                                         rst_n (net)
                      3.392391    0.000000    5.950371 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950371   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129333   20.129333 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129333 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879333   clock uncertainty
                                  0.000000   19.879333   clock reconvergence pessimism
                                 -0.857305   19.022030   library recovery time
                                             19.022030   data required time
---------------------------------------------------------------------------------------------
                                             19.022030   data required time
                                             -5.950371   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071658   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950367    5.950367 ^ rst_n (in)
                                                         rst_n (net)
                      3.392391    0.000000    5.950367 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950367   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129317   20.129318 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129318 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879318   clock uncertainty
                                  0.000000   19.879318   clock reconvergence pessimism
                                 -0.857305   19.022013   library recovery time
                                             19.022013   data required time
---------------------------------------------------------------------------------------------
                                             19.022013   data required time
                                             -5.950367   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071646   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950325    5.950325 ^ rst_n (in)
                                                         rst_n (net)
                      3.392390    0.000000    5.950325 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950325   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129361   20.129362 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129362 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879362   clock uncertainty
                                  0.000000   19.879362   clock reconvergence pessimism
                                 -0.857305   19.022057   library recovery time
                                             19.022057   data required time
---------------------------------------------------------------------------------------------
                                             19.022057   data required time
                                             -5.950325   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071733   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950282    5.950282 ^ rst_n (in)
                                                         rst_n (net)
                      3.392390    0.000000    5.950282 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950282   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129392   20.129393 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129393 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879393   clock uncertainty
                                  0.000000   19.879393   clock reconvergence pessimism
                                 -0.857305   19.022087   library recovery time
                                             19.022087   data required time
---------------------------------------------------------------------------------------------
                                             19.022087   data required time
                                             -5.950282   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071805   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950201    5.950202 ^ rst_n (in)
                                                         rst_n (net)
                      3.392389    0.000000    5.950202 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950202   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129424   20.129423 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129423 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879425   clock uncertainty
                                  0.000000   19.879425   clock reconvergence pessimism
                                 -0.857305   19.022120   library recovery time
                                             19.022120   data required time
---------------------------------------------------------------------------------------------
                                             19.022120   data required time
                                             -5.950202   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071918   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950089    5.950089 ^ rst_n (in)
                                                         rst_n (net)
                      3.392388    0.000000    5.950089 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950089   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129448   20.129450 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129450 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879450   clock uncertainty
                                  0.000000   19.879450   clock reconvergence pessimism
                                 -0.857304   19.022146   library recovery time
                                             19.022146   data required time
---------------------------------------------------------------------------------------------
                                             19.022146   data required time
                                             -5.950089   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072058   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949951    5.949951 ^ rst_n (in)
                                                         rst_n (net)
                      3.392387    0.000000    5.949951 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949951   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129461   20.129461 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129461 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879461   clock uncertainty
                                  0.000000   19.879461   clock reconvergence pessimism
                                 -0.857304   19.022158   library recovery time
                                             19.022158   data required time
---------------------------------------------------------------------------------------------
                                             19.022158   data required time
                                             -5.949951   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072206   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949803    5.949803 ^ rst_n (in)
                                                         rst_n (net)
                      3.392385    0.000000    5.949803 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949803   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129525   20.129526 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129526 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879526   clock uncertainty
                                  0.000000   19.879526   clock reconvergence pessimism
                                 -0.857303   19.022223   library recovery time
                                             19.022223   data required time
---------------------------------------------------------------------------------------------
                                             19.022223   data required time
                                             -5.949803   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072419   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949778    5.949778 ^ rst_n (in)
                                                         rst_n (net)
                      3.392385    0.000000    5.949778 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949778   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129551   20.129553 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129553 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879553   clock uncertainty
                                  0.000000   19.879553   clock reconvergence pessimism
                                 -0.857303   19.022249   library recovery time
                                             19.022249   data required time
---------------------------------------------------------------------------------------------
                                             19.022249   data required time
                                             -5.949778   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072472   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949625    5.949625 ^ rst_n (in)
                                                         rst_n (net)
                      3.392384    0.000000    5.949625 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949625   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129452   20.129452 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129452 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879454   clock uncertainty
                                  0.000000   19.879454   clock reconvergence pessimism
                                 -0.857303   19.022152   library recovery time
                                             19.022152   data required time
---------------------------------------------------------------------------------------------
                                             19.022152   data required time
                                             -5.949625   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072527   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949661    5.949660 ^ rst_n (in)
                                                         rst_n (net)
                      3.392384    0.000000    5.949660 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949660   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129567   20.129568 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129568 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879568   clock uncertainty
                                  0.000000   19.879568   clock reconvergence pessimism
                                 -0.857303   19.022266   library recovery time
                                             19.022266   data required time
---------------------------------------------------------------------------------------------
                                             19.022266   data required time
                                             -5.949660   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072606   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949596    5.949595 ^ rst_n (in)
                                                         rst_n (net)
                      3.392384    0.000000    5.949595 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949595   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129498   20.129499 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129499 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879499   clock uncertainty
                                  0.000000   19.879499   clock reconvergence pessimism
                                 -0.857302   19.022198   library recovery time
                                             19.022198   data required time
---------------------------------------------------------------------------------------------
                                             19.022198   data required time
                                             -5.949595   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072602   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949562    5.949562 ^ rst_n (in)
                                                         rst_n (net)
                      3.392383    0.000000    5.949562 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949562   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129507   20.129507 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129507 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879509   clock uncertainty
                                  0.000000   19.879509   clock reconvergence pessimism
                                 -0.857302   19.022207   library recovery time
                                             19.022207   data required time
---------------------------------------------------------------------------------------------
                                             19.022207   data required time
                                             -5.949562   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072644   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000164    4.462863 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003167    0.372963    0.312588    4.775451 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.372963    0.000002    4.775453 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775453   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129567   20.129568 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129568 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879568   clock uncertainty
                                  0.000000   19.879568   clock reconvergence pessimism
                                 -0.318516   19.561052   library setup time
                                             19.561052   data required time
---------------------------------------------------------------------------------------------
                                             19.561052   data required time
                                             -4.775453   data arrival time
---------------------------------------------------------------------------------------------
                                             14.785599   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000094    4.462792 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003068    0.368882    0.310192    4.772985 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.368882    0.000000    4.772986 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.772986   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129551   20.129553 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129553 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879553   clock uncertainty
                                  0.000000   19.879553   clock reconvergence pessimism
                                 -0.317925   19.561628   library setup time
                                             19.561628   data required time
---------------------------------------------------------------------------------------------
                                             19.561628   data required time
                                             -4.772986   data arrival time
---------------------------------------------------------------------------------------------
                                             14.788642   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000241    4.462940 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003221    0.261268    0.252596    4.715536 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.261268    0.000003    4.715539 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.715539   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129461   20.129461 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129461 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879461   clock uncertainty
                                  0.000000   19.879461   clock reconvergence pessimism
                                 -0.298331   19.581133   library setup time
                                             19.581133   data required time
---------------------------------------------------------------------------------------------
                                             19.581133   data required time
                                             -4.715539   data arrival time
---------------------------------------------------------------------------------------------
                                             14.865594   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000311    4.463010 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003177    0.260113    0.251759    4.714769 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.260113    0.000002    4.714771 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.714771   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129392   20.129393 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129393 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879393   clock uncertainty
                                  0.000000   19.879393   clock reconvergence pessimism
                                 -0.298094   19.581299   library setup time
                                             19.581299   data required time
---------------------------------------------------------------------------------------------
                                             19.581299   data required time
                                             -4.714771   data arrival time
---------------------------------------------------------------------------------------------
                                             14.866528   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000302    4.463000 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003143    0.259242    0.251127    4.714128 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.259242    0.000002    4.714129 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.714129   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129424   20.129423 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129423 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879425   clock uncertainty
                                  0.000000   19.879425   clock reconvergence pessimism
                                 -0.297916   19.581509   library setup time
                                             19.581509   data required time
---------------------------------------------------------------------------------------------
                                             19.581509   data required time
                                             -4.714129   data arrival time
---------------------------------------------------------------------------------------------
                                             14.867379   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000278    4.462976 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003274    0.269370    0.233803    4.696780 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.269370    0.000004    4.696783 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.696783   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129448   20.129450 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129450 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879450   clock uncertainty
                                  0.000000   19.879450   clock reconvergence pessimism
                                 -0.299990   19.579458   library setup time
                                             19.579458   data required time
---------------------------------------------------------------------------------------------
                                             19.579458   data required time
                                             -4.696783   data arrival time
---------------------------------------------------------------------------------------------
                                             14.882675   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004145    0.383669    0.168731    4.280463 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.383669    0.000003    4.280466 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003125    0.328172    0.277673    4.558139 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.328172    0.000002    4.558141 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.558141   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129525   20.129526 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129526 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879526   clock uncertainty
                                  0.000000   19.879526   clock reconvergence pessimism
                                 -0.312026   19.567501   library setup time
                                             19.567501   data required time
---------------------------------------------------------------------------------------------
                                             19.567501   data required time
                                             -4.558141   data arrival time
---------------------------------------------------------------------------------------------
                                             15.009359   slack (MET)



