

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s'
================================================================
* Date:           Thu Oct 14 16:41:04 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.687 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     75|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|      37|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      37|     84|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1496_10_fu_78_p2  |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln1496_9_fu_64_p2   |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln1496_fu_42_p2     |   icmp   |      0|  0|  13|          12|          12|
    |select_ln85_10_fu_82_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln85_9_fu_70_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln85_fu_48_p3     |  select  |      0|  0|  12|           1|          12|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  75|          39|          72|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_ce_reg             |   1|   0|    1|          0|
    |ap_return_int_reg     |  12|   0|   12|          0|
    |select_ln85_9_reg_94  |  12|   0|   12|          0|
    |select_ln85_reg_88    |  12|   0|   12|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  37|   0|   37|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> | return value |
|ap_return  | out |   12| ap_ctrl_hs | reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> | return value |
|x_0_V      |  in |   16|   ap_none  |                      x_0_V                      |    pointer   |
|x_1_V      |  in |   16|   ap_none  |                      x_1_V                      |    pointer   |
|x_2_V      |  in |   16|   ap_none  |                      x_2_V                      |    pointer   |
|x_3_V      |  in |   16|   ap_none  |                      x_3_V                      |    pointer   |
+-----------+-----+-----+------------+-------------------------------------------------+--------------+

