// Seed: 701868618
module module_0;
  tri1 id_1;
  assign id_1 = 1'b0;
  wire id_2;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri0 id_6
    , id_13,
    input tri1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    output supply0 id_11
);
  wire id_14;
  wire id_15 = id_13;
  assign id_1 = 1;
  wire id_16;
  wire id_17;
  assign id_5 = 1;
  module_0();
endmodule
