<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr18xx_mss.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sys_common_xwr18xx_mss.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sys__common__xwr18xx__mss_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; <span class="comment">/*  \par</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  NOTE:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *      (C) Copyright 2017 Texas Instruments, Inc.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef SYS_COMMON_XWR18XX_MSS_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SYS_COMMON_XWR18XX_MSS_H</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#if (defined(SOC_XWR18XX) &amp;&amp; defined(SUBSYS_MSS) )</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">   52</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="sys__common__xwr18xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keyword">asm</span>(<span class="stringliteral">&quot; dsb &quot;</span>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * MSS - Memory Map</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* MSS System Memory */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5e9be667ecc452342ce820b91059d6b1">   67</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMA_BASE_ADDRESS            0x00000000U    </span><span class="comment">/* TCM RAM-A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab8d91511107c068bf2f8d826a597ea69">   68</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHMEM_TCMA_NUM_BANK          MMWAVE_SHMEM_TCMA_NUM_BANK</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9a31a251de99f61d19dda4b549c18198">   69</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHMEM_TCMA_SIZE              MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE          </span><span class="comment">/* Extended on Share Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga21dab43e2cc2888a15e7a913d752efe6">   70</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMA_SIZE                    MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x80000U </span><span class="comment">/* Extended on Share Memory + Default 512KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;       </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1b9bedc1b77369b1d9ea2a6603690471">   72</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMB_BASE_ADDRESS            0x08000000U    </span><span class="comment">/* TCM RAM-B */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7d3206fc5bdfd123198869bce68143dd">   73</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHMEM_TCMB_NUM_BANK          MMWAVE_SHMEM_TCMB_NUM_BANK</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga013f14606c2a59fb0e3a1848eea989e0">   74</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHMEM_TCMB_SIZE              MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE          </span><span class="comment">/* Extended on Share Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaaa0d6b76854f65a642fc4080cb9b774f">   75</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMB_SIZE                    MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x30000U </span><span class="comment">/* Extended on Share Memory + Default 192KB */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                   </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3b7790bfef91f38196a6672f12e1e5b5">   77</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SW_BUFFER_BASE_ADDRESS       0x0C200000U    </span><span class="comment">/* Software Buffer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5c7bb19e15fa413628f22da79577acda">   78</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SW_BUFFER_SIZE               0x2000U        </span><span class="comment">/* Size: 8KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* EDMA defines */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga70c7d3a56fa18dcf12f67c18fa87cb86">   81</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPCC0_BASE_ADDRESS     0x50010000U    </span><span class="comment">/* EDMA TPCC0 memory space: 0x5001:0000-0x5001:3FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b5824a898fe4dd065307eb49ba141b0">   82</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPCC1_BASE_ADDRESS     0x500A0000U    </span><span class="comment">/* EDMA TPCC1 memory space: 0x500A:0000-0x500A:3FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2fcd7cce60a8c7fd979dbfaeda83f9d8">   83</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPTC0_BASE_ADDRESS     0x50000000U    </span><span class="comment">/* EDMA TPTC0 memory space: 0x5000:0000-0x5000:03FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3edbb22bc43eb05642f8bcb58dd9e5f5">   84</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPTC1_BASE_ADDRESS     0x50000800U    </span><span class="comment">/* EDMA TPTC1 memory space: 0x5000:0800-0x5000:0BFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5b76dee080b378c4c1df27a923b1487c">   85</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPTC2_BASE_ADDRESS     0x50090000U    </span><span class="comment">/* EDMA TPTC2 memory space: 0x5009:0000-0x5009:03FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2862a38896c0fa04be252f9877a58e0f">   86</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPTC3_BASE_ADDRESS     0x50090400U    </span><span class="comment">/* EDMA TPTC3 memory space: 0x5009:0400-0x5009:07FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* CC0 defines */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">   89</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_BASE_ADDRESS                       SOC_XWR18XX_MSS_EDMA_TPCC0_BASE_ADDRESS</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96038a3b3348d575f0a98012c0e43462">   90</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_BASE_ADDRESS                   SOC_XWR18XX_MSS_EDMA_TPTC0_BASE_ADDRESS</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">   91</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_BASE_ADDRESS                   SOC_XWR18XX_MSS_EDMA_TPTC1_BASE_ADDRESS</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* CC1 defines */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c01863c115d2d8bb1c22f382af74b0b">   94</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_BASE_ADDRESS                       SOC_XWR18XX_MSS_EDMA_TPCC1_BASE_ADDRESS</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea5b6b6c3f2d1398c6950966ba231130">   95</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC0_BASE_ADDRESS                   SOC_XWR18XX_MSS_EDMA_TPTC2_BASE_ADDRESS</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga09399b85a110fc78acc6637cff6de5b1">   96</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC1_BASE_ADDRESS                   SOC_XWR18XX_MSS_EDMA_TPTC3_BASE_ADDRESS</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* DSS Controller Register */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaca58809e810122d4d3acb6f1b6118433">   99</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSSREG_BASE_ADDRESS          0x50000400U</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa477aff51eec2dadb9d20f0bf55a0b5f">  100</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSSREG2_BASE_ADDRESS         0x50000C00U</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* CBUFF */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga435a5be6afdd03c69af088406854ed65">  103</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CBUFF_BASE_ADDRESS           0x50070000U</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* HWA */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga507ca28d303f2d5428f8d82bd832cb1c">  106</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_HWA_1_COMMON_BASE_ADDRESS     0x50080800U</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf451015ef91e91ead1e4490ac4a5ccec">  107</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_HWA_1_PARAM_BASE_ADDRESS      0x50080000U</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7ab9e4e9fcc673f26e12b8d6e857c2f2">  108</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_HWA_1_RAM_BASE_ADDRESS        0x50081000U</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* L3 RAM, size and num bank definition in sys_common_18xx.h */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0ad1ae2f3b463b6368d8e3a0875234fb">  111</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_L3RAM_BASE_ADDRESS           0x51000000U</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* ADC Buffer, size definition in sys_common_18xx.h */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga87141afeaaa1c302ba3ac567e727d14a">  114</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_ADCBUF_BASE_ADDRESS          0x52000000U</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* CQ Buffer, size definition in sys_common_18xx.h  */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga27f879ef332eaebfd8e607a8bec62af4">  117</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CHIRPINFO_BASE_ADDRESS       0x52028000U</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* HWA Memory, size, num banks, window ram size, num param sets</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">   definitions in sys_common_18xx.h */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga39d04fb30bfaa1a8a0f7e9eae12a196e">  121</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_HWA_MEM0_BASE_ADDRESS        0x52030000U</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad18f2b5f43bca46562c4195b26c2cce8">  122</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_HWA_MEM2_BASE_ADDRESS        0x52038000U</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* HSRAM, size definition in sys_common_18xx.h  */</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga61f982e2a57c7dd7631ed91a17561afd">  125</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_HSRAM_BASE_ADDRESS           0x52080000U</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* EXT FLASH */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga226e161ab09b7b561cc7c1ae81917f67">  128</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EXT_FLASH_BASE_ADDRESS       0xC0000000U</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* System Peripheral Registers */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2e7dfccd72df7b71b6b741ff528e4b0b">  131</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_QSPI_BASE_ADDRESS             0xC0800000U</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga626bbbdbb6e8c666e7dd61a841248962">  132</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA_2_PKT_BASE_ADDRESS        0xFCF81000U</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gacb3a0df327c12562eaeef793fd97c08e">  133</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA_2_CTRL_BASE_ADDRESS       0xFCFFF800U</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga82749ccddb30589467f884897b0d8296">  134</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DTHE_BASE_ADDRESS             0xFD000000U</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga781842549ec6e9708dce073466fd8cc4">  135</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHA_BASE_ADDRESS              0xFD004000U</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gae0a1bee20a8e233563248aca19e74d30">  136</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_AES_BASE_ADDRESS              0xFD006000U</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac780abd2948fac1f8b66a8e6adf475e7">  137</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CRC_BASE_ADDRESS              0xFE000000U</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga63bdbdaae17d084068a695299b43aefd">  138</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MIBSPIA_RAM_BASE_ADDRESS      0xFF0E0000U</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gafd0a82bd8058fbec4eb3f13bc7a2cdc6">  139</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MIBSPIB_RAM_BASE_ADDRESS      0xFF0C0000U</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf95a9827fa15e7ea96ec9ac13a60fa84">  140</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCAN_MEM_BASE_ADDRESS         0xFF1E0000U</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9824848015322f1a5cb34766d74e3179">  141</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_MEM_BASE_ADDRESS         0xFF500000U</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga14a33ccdf61ac405822148a9eabfbc40">  142</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GIO_BASE_ADDRESS              0xFFF7BC00U</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac6d8113e42df344f223fecf4e3c5965f">  143</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_BASE_ADDRESS             0xFFF7C800U</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga80143580f68745200500e350888bd6fb">  144</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_I2C_BASE_ADDRESS              0xFFF7D400U</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga64e9e96c1a9ce1dd8ab5057abac710d5">  145</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCAN_BASE_ADDRESS             0xFFF7DC00U</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga83ebb05920457bbc8f00608ad74ae65b">  146</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCI_A_BASE_ADDRESS            0xFFF7E500U</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaee72833fd8dd1d65509d4014ced3a319">  147</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCI_B_BASE_ADDRESS            0xFFF7E700U</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6fd3ad7de0649b10074f25d59796b934">  148</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MIBSPIA_BASE_ADDRESS          0xFFF7F400U</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6a09a6539f665c7ca923795463e97f9d">  149</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MIBSPIB_BASE_ADDRESS          0xFFF7F600U</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga40eadfd67b72df72364692f5def78430">  150</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GPIO_BASE_ADDRESS             0xFFF7BC00U</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2240c0c85373dbf3afad4b277006be10">  151</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA_1_PKT_BASE_ADDRESS        0xFFF80000U</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga91102c362d4ca3685c67f8f06b8c7168">  152</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TOP_RCM_BASE_ADDRESS          0xFFFFE100U</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga01d856b351c0a6fcbd2caf3dda1fd5b1">  153</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_PINMUX_BASE_ADDRESS           0xFFFFEA00U</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga58fcd7eba806df8b261c5dbd0aecbfd2">  154</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTIB_BASE_ADDRESS             0xFFFFEE00U</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2a12632b337b06f22c0454c149980d6e">  155</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_ESM_BASE_ADDRESS              0xFFFFF500U</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga26ec4a1b95b0d764b496fea52c98eaef">  156</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GPCFG_BASE_ADDRESS            0xFFFFF800U</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga627769ad46db5015a7ff3032658bb5ef">  157</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA_1_CTRL_BASE_ADDRESS       0xFFFFF000U</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga657b5f0366fb5e97788d291c38fe453d">  158</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RCM_BASE_ADDRESS              0xFFFFFF00U</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/*Next 4 defines: MSS mailbox base addresses to communicate with BSS*/</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaad4b403aed2ddaf204f1d8c95e7ec7fe">  160</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_MSS_BSS_REG_BASE_ADDRESS 0xF0608000U</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac4a6408afe3b5bae77fd4bd6ae66f60c">  161</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_MSS_BSS_MEM_BASE_ADDRESS 0xF0602000U</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaeaa00236278901446ed0d3c794db8f67">  162</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_BSS_MSS_REG_BASE_ADDRESS 0xF0608600U</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga31fcdd9146888598df35525ecb7167e2">  163</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_BSS_MSS_MEM_BASE_ADDRESS 0xF0601000U</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/*Next 4 defines: MSS mailbox base addresses to communicate with DSS*/</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gafd7524e733751b47f71d1b40ec73845d">  165</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_MSS_DSS_REG_BASE_ADDRESS 0xF0608400U</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga31ec5ee96321bf8116572e51526a9393">  166</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_MSS_DSS_MEM_BASE_ADDRESS 0xF0604000U</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga30f38676c92abdb5fc4119dbe43bf87b">  167</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_DSS_MSS_REG_BASE_ADDRESS 0xF0608300U</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac67d0b0e80a9a5402e85c82d7c7c7872">  168</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_DSS_MSS_MEM_BASE_ADDRESS 0xF0605000U</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; <span class="comment">//SOC_XWR18XX_MSS_BASE_ADDRESS</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * MSS DMA Request Line Mapping</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga1c8d07bc841cf0249d1dbce5b77218c4">  180</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIA_CHAN1_DMA_REQ           (0U)   </span><span class="comment">/* SPIA Channle-1 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga854763d98c9bc7db138164ad0c8146d4">  181</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIA_CHAN0_DMA_REQ           (1U)   </span><span class="comment">/* SPIA Channle-0 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf09cf2f50c99753926a8ebbab5f65d87">  182</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIB_CHAN1_DMA_REQ           (2U)   </span><span class="comment">/* SPIB Channle-1 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadc2496209b115ef680ee3e14a200e1c3">  183</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIB_CHAN0_DMA_REQ           (3U)   </span><span class="comment">/* SPIB Channle-0 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gacd30873eb8ca64a286c76df99d19e995">  184</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_QSPI_DMA_REQ                 (4U)   </span><span class="comment">/* QSPI DMA Request Line                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gab5635d2fd89fc2f1b7d110b466e340e0">  185</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIA_CHAN3_DMA_REQ           (5U)   </span><span class="comment">/* SPIA Channle-3 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4ea0215038dc35ab0bdc3ddd84822168">  186</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCAN_IF2_DMA_REQ             (6U)   </span><span class="comment">/* DCAN DMA request assignment For Interface Register 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf762145a6fd78ad02931bd78109a64f7">  187</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CBUFF_DMA_REQ                (7U)   </span><span class="comment">/* Common buffer DMA Request Line                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaacf0b858c282c1486e022fe425ccbc6c">  188</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCAN_IF1_DMA_REQ             (8U)   </span><span class="comment">/* DCAN DMA request assignment For Interface Register 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga758994a2216855c5d617615abf94e18e">  189</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIA_CHAN5_DMA_REQ           (9U)   </span><span class="comment">/* SPIA Channle-5 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5932595e4b39a9939abe0b9513d15f3f">  190</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_I2C_RX_DMA_REQ               (10U)  </span><span class="comment">/* Channel ID for I2C RX DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga28f1bd038305edd2166be8144e7b70ae">  191</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_I2C_TX_DMA_REQ               (11U)  </span><span class="comment">/* Channel ID for I2C TX DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf77aee68ad656cd1bdd9669852bd3171">  192</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_COMP0_DMA_REQ            (12U)  </span><span class="comment">/* RTI DMA request  for Compare 0                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga0f80c310f64b4238a316acd40abeab34">  193</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_COMP1_DMA_REQ            (13U)  </span><span class="comment">/* RTI DMA request  for Compare 1                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7c2c37f5c8b0e0ae84de8945e123c21b">  194</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCAN_IF3_DMA_REQ             (16U)  </span><span class="comment">/* DCAN DMA request assignment For Interface Register 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7c1beda5eb95ede7271ca8d1aef4855d">  195</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIA_CHAN2_DMA_REQ           (17U)  </span><span class="comment">/* SPIA Channle-2 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4637046ddbaea84b95dedb5082ac01d3">  196</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_COMP2_DMA_REQ            (18U)  </span><span class="comment">/* RTI DMA request for Compare 2                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga94a89b791a805bbf38cedec00d6472f1">  197</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_COMP3_DMA_REQ            (19U)  </span><span class="comment">/* RTI DMA request for Compare 3                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa7e6960df964c4ca2216e618ace13247">  198</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_DMA_REQ0                 (20U)  </span><span class="comment">/* WatchDog DMA Request 0                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2f5e982aeca158f321efb4eafff9d368">  199</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_DMA_REQ1                 (21U)  </span><span class="comment">/* WatchDog DMA Request 1                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa22dc1608b7d06a8ee06ada153cb5768">  200</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIA_CHAN4_DMA_REQ           (22U)  </span><span class="comment">/* SPIA Channle-4 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5d259f8ac0a3e82cc7423b04128c36d4">  201</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM3_DMA_REQ0               (23U)  </span><span class="comment">/* ePWM3 DMA Request Line-0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2e063d0f599bbf7a6e49e383a624ee93">  202</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_DMA_REQ2                 (24U)  </span><span class="comment">/* WatchDog DMA Request 2                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6abc2a13c52e2c9a873477ce78a34e3e">  203</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_DMA_REQ3                 (25U)  </span><span class="comment">/* WatchDog DMA Request 3                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga56312c3a37af7c74e114d4222a32161e">  204</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CRC_CH1_DMA_REQ              (26U)  </span><span class="comment">/* MCRC DMA Request For Channel 1                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaad657d284dc93066b0d8a4177d6fa12f">  205</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CRC_CH2_DMA_REQ              (27U)  </span><span class="comment">/* MCRC DMA Request For Channel 2                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga836487cdb547e626161c94e6f48c62df">  206</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCIB_RX_DMA_REQ              (28U)  </span><span class="comment">/* Channel ID for SCI2-B RX DMA Request                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac19b283ec2a5ac6626978d8606e4b5ad">  207</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCIB_TX_DMA_REQ              (29U)  </span><span class="comment">/* Channel ID for SCI-B TX DMA Request                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7bd36ddf124e3a8e97dbaf7e6f45c58d">  208</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCIA_RX_DMA_REQ              (30U)  </span><span class="comment">/* Channel ID for SCI-A RX DMA Request                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac4ebb429a2bf34152c697aa4f45f1862">  209</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCIA_TX_DMA_REQ              (31U)  </span><span class="comment">/* Channel ID for SCI-A TX DMA Request                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6e85e8fbce9ae563676c29bf12c7fdf9">  211</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GIO0_DMA_REQ                 (32U)  </span><span class="comment">/* GIO-0 DMA Request                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5fb781abc62029933f068c0f1522b1db">  212</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GIO1_DMA_REQ                 (33U)  </span><span class="comment">/* GIO-1 DMA Request                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga14207fc0deb2bb48fbb3631b71fbe919">  213</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GIO2_DMA_REQ                 (34U)  </span><span class="comment">/* GIO-2 DMA Request                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga01fc491de98063a02b1a078b37682bc5">  214</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM1_DMA_REQ0               (35U)  </span><span class="comment">/* ePWM1 DMA Request Line-0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3cabaf6a0cf83efba28dd5ddce4ddf4d">  215</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIB_CHAN2_DMA_REQ           (37U)  </span><span class="comment">/* SPIB Channle-2 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga176b0ea2a8d17e169de2d5ae7ddac326">  216</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIB_CHAN3_DMA_REQ           (38U)  </span><span class="comment">/* SPIB Channle-3 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga82563fc7a4d2a5f4314ef11a85e39f83">  217</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM1_DMA_REQ1               (39U)  </span><span class="comment">/* ePWM1 DMA Request Line-1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadfaf85fa62a8dd79ee6491d9c840ed99">  218</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM2_DMA_REQ1               (40U)  </span><span class="comment">/* ePWM2 DMA Request Line-1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2cb1ba8e0607fadf06ae372e4cde5637">  219</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM2_DMA_REQ2               (41U)  </span><span class="comment">/* ePWM2 DMA Request Line-2                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9737efc8ff356de1effa0bb9d911f487">  220</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIB_CHAN4_DMA_REQ           (42U)  </span><span class="comment">/* SPIB Channle-4 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gacafa502854a3c947568038311f09c86c">  221</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIB_CHAN5_DMA_REQ           (43U)  </span><span class="comment">/* SPIB Channle-5 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga008338fc491b53e8333b99f469402357">  222</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM1_DMA_REQ2               (45U)  </span><span class="comment">/* ePWM1 DMA Request Line-2                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad0ed63524f1dcba735ea88a0bf3d16e2">  223</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GIO14_DMA_REQ                (46U)  </span><span class="comment">/* GIO-14 DMA Request                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2867eac77bec6613d6f43f16eeda1d5c">  224</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GIO15_DMA_REQ                (47U)  </span><span class="comment">/* GIO-15 DMA Request                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga95fb5fbc9cfa0e5d1a34e5c9c78e7e8c">  226</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHA0_DMA_REQ                 (48U)  </span><span class="comment">/* CRYPTO SHA-0 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae765f20418186b6aee27594bad3cd9fb">  227</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHA1_DMA_REQ                 (49U)  </span><span class="comment">/* CRYPTO SHA-1 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8ab11bfed20d8680411eab993bc27f5d">  228</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHA2_DMA_REQ                 (50U)  </span><span class="comment">/* CRYPTO SHA-2 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9d90d0c7210deaea3a22f9aa0d519829">  229</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHA3_DMA_REQ                 (51U)  </span><span class="comment">/* CRYPTO SHA-3 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga539c728ae00ed51fa79bc19b8f86aad0">  230</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHA4_DMA_REQ                 (52U)  </span><span class="comment">/* CRYPTO SHA-4 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga000c802bd6f462f7af833b360840db9b">  231</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SHA5_DMA_REQ                 (53U)  </span><span class="comment">/* CRYPTO SHA-5 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6f538096227b8b1b98ad26284daafda4">  232</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_AES0_DMA_REQ                 (54U)  </span><span class="comment">/* CRYPTO AES-0 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga81e1d45f2b77a614dc22a5146e19ff9e">  233</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_AES1_DMA_REQ                 (55U)  </span><span class="comment">/* CRYPTO AES-1 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gafb42ccfe5e0a22fd7fc1356bcf108715">  234</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_AES2_DMA_REQ                 (56U)  </span><span class="comment">/* CRYPTO AES-2 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga904e0893f268ee8b1fe41a8bdbaf888e">  235</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_AES3_DMA_REQ                 (57U)  </span><span class="comment">/* CRYPTO AES-3 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga27ec3fb6a2f1146ebada29a6edc47624">  236</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_AES4_DMA_REQ                 (58U)  </span><span class="comment">/* CRYPTO AES-4 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8ab2869a7305415f2dee558d9f09b310">  237</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_AES5_DMA_REQ                 (59U)  </span><span class="comment">/* CRYPTO AES-5 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9a526973b1dbac938f4ef88db1889ad8">  238</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_AES6_DMA_REQ                 (60U)  </span><span class="comment">/* CRYPTO AES-6 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gab32b569ef21c4720a6d752e5488dc163">  239</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_AES7_DMA_REQ                 (61U)  </span><span class="comment">/* CRYPTO AES-7 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad4bdd6dfcf15e77ef8d816a77ea1ae7b">  241</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MACN_CHAN0_DMA_REQ           (62U)  </span><span class="comment">/* MCAN/CAN-FD Channel-0 DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6e1b0b2cb7d874383a80768d89834942">  242</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MACN_CHAN1_DMA_REQ           (63U)  </span><span class="comment">/* MCAN/CAN-FD Channel-1 DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga294274d06df1a707bad991b36bd3d160">  244</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_NUM_DMA_CHANNELS_PER_INSTANCE    (32U)  </span><span class="comment">/* Number of DMA channels per DMA instance              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf52503aaa4e85be6945553a8997b6806">  245</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_NUM_DMA_REQLINES_PER_INSTANCE    (64U)  </span><span class="comment">/* Number of DMA REQ Lines per DMA instance             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; <span class="comment">//SOC_XWR18XX_DMA_REQLINES</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * MSS VIM Interrupt Mapping</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac22e52a993b8fdd1170b41164d18827a">  260</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_ESM_HIGH_PRIORITY_INT      (0U)      </span><span class="comment">/* VIM Line for ESM High Priority Interrupt         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaefb34d49b37f312cc744399182de9ee4">  261</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_COMPARE0_INT           (2U)      </span><span class="comment">/* RTI Interrupt 0                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9b5c6e701715ff68e31c87f0e89e5379">  262</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_COMPARE1_INT           (3U)      </span><span class="comment">/* RTI Interrupt 1                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga040840088417f23f84b9143bf7dda031">  263</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_COMPARE2_INT           (4U)      </span><span class="comment">/* RTI Interrupt 2                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5c3b35d5ceb51267c6924036111a207d">  264</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_COMPARE3_INT           (5U)      </span><span class="comment">/* RTI Interrupt 3                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac5ed08c4a9b2573f771109060c397552">  265</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_OVRFLW0_INT            (6U)      </span><span class="comment">/* RTI OverFlow Interrupt 0                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga65c7d22dca5f20e3c34d2959f9f4fbc1">  266</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_OVRFLW1_INT            (7U)      </span><span class="comment">/* RTI OverFlow Interrupt 1                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga03c86be26b2a358d0533efdbaca80485">  267</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_RTI_TIMEBASE_INT           (8U)      </span><span class="comment">/* Timebase Interrupt Channel                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3d927bc11506d4d8635b025d207ad781">  268</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GIO_LVL0_INT               (9U)      </span><span class="comment">/* GIO high level Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab6bc1e8323ce3f5116dc956318fbc83c">  269</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_REQ0_INT               (10U)     </span><span class="comment">/* WDT Interrupt 0                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacd600113ddb34f4018087e31b2a195ab">  270</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_REQ1_INT               (11U)     </span><span class="comment">/* WDT Interrupt 1                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaefecb5d33e03d071fc8e71b165236def">  271</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIA_LVL0_INT              (12U)     </span><span class="comment">/* SPIA Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga84292a6bca261ccad1bddbb050d6d89d">  272</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_REQ2_INT               (13U)     </span><span class="comment">/* WDT Interrupt 2                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab42375d64f4171c8582eee76d9e1593e">  273</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_REQ3_INT               (14U)     </span><span class="comment">/* WDT Interrupt 3                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7a628cefce62073a34626f6375036851">  274</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_OVRFLW0_INT            (15U)     </span><span class="comment">/* WDT OverFlow Interrupt 0                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaad420fe78882545f813e010c0993f21f">  275</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCAN_LVL0_INT              (16U)     </span><span class="comment">/* DCAN Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaafc79c0eeaec94dae96f95d1d28a1b9b">  276</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIB_LVL0_INT              (17U)     </span><span class="comment">/* SPIB Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6fbbac8ca655678dd34430a393119b41">  277</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GPIO0_INT                  (18U)     </span><span class="comment">/* GPIO Interrupt Req0                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga257ad2fc3f7a7ca8009b596041887d50">  278</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCRC_REQ_INT               (19U)     </span><span class="comment">/* MCRC Interrupt Req                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf67fbcd014a1c067bdd18c0d2c9df0cf">  279</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_ESM_LOW_PRIORITY_INT       (20U)     </span><span class="comment">/* VIM Line for ESM Low Priority Interrupt          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabe7f2b914041ec0e7fd035cc074c5606">  280</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SYS_SW4_INT                (21U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga913df2e2506ad3915874a7ddbd202a9d">  281</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_PMU_IRQ_INT                (22U)     </span><span class="comment">/* PMUIRQ - PMU IRQ interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1b35147d3f457dbf49da3c044a03f204">  282</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GIO_LVL1_INT               (23U)     </span><span class="comment">/* GIO high level Interrupt Req                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadbcb427f5b0b63f0ea390c5571ceb7d1">  283</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_OVRFLW1_INT            (24U)     </span><span class="comment">/* WDT OverFlow Interrupt Req1                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8ab198dcb591ebb28a725bcea9e04927">  284</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_TB_INT                 (25U)     </span><span class="comment">/* WDT TB Interrupt Req                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab302ef715eb9e53f04154bbf348450fa">  285</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIA_LVL1_INT              (26U)     </span><span class="comment">/* SPIA Interrupt Level 1                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3758820d5af37600825d82695516d1de">  286</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_QSPI_INT_REQ               (27U)     </span><span class="comment">/* QSPI Interrupt                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab7c19faf72baec3f038157bc9c56eb8c">  287</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_38_INT                 (28U)     </span><span class="comment">/* DMM-38 Software Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f0fa5280bc55aed9800bb403af2c3d6">  288</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCAN_LVL1_INT              (29U)     </span><span class="comment">/* CAN Interrupt Req1                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1b287d1b0320eceff51dc77226942acc">  289</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SPIB_LVL1_INT              (30U)     </span><span class="comment">/* SPIB Interrupt Level 1                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga330875a6c9aa6753d027eb9e89753eee">  290</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CRYPTO_SHAS_INT            (31U)     </span><span class="comment">/* CRYPTO SHA-S Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga12e340072d5171e5b8426be79c630bd4">  291</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GPIO1_INT                  (32U)     </span><span class="comment">/* GPIO Interrupt Req1                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabf9cd23256baca2d5ed80ee0f7f3fa58">  292</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA1_FTC_INT               (33U)     </span><span class="comment">/* DMA FTC (Frame Transfer Complete) Interrupt      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga637cbd8c399c3753a3a9b7b42d570b4b">  293</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA1_LFS_INT               (34U)     </span><span class="comment">/* DMA LFS (Last Frame Transfer Started) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad08a27d23d8f4fbab3d18d143361a205">  294</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_LVL0_INT              (35U)     </span><span class="comment">/* MCAN/CAN-FD interrupt 0                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3e59565911d4013958718f7bf6403c56">  295</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_LVL0_INT               (36U)     </span><span class="comment">/* DMM level0 Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac13faa824f5badbdf71ee9f87a419b7a">  296</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CRYPTO_SHAP_INT            (37U)     </span><span class="comment">/* CRYPTO SHA-P Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5e14bb1afc397fcdf76603b247aad7d9">  297</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CRYPTO_TRNG_INT            (38U)     </span><span class="comment">/* CRYPTO TRNG Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0c2ef1d0ccc4053f0fab5a22f0cad929">  298</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA1_HBC_INT               (39U)     </span><span class="comment">/* DMA1 HBC (First Half of Block Complete) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaba14491b185070f73b919cc5b7bebe34">  299</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA1_BTC_INT               (40U)     </span><span class="comment">/* DMA1 BTC (Block Transfer Complete) Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac345cc74bf2f0662e9bb3a4e6159c131">  300</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA2_FTC_INT               (41U)     </span><span class="comment">/* DMA2 FTC (Frame Transfer Complete) Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacb731174e4e28c3905a21473ab7253d2">  301</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_LVL1_INT              (42U)     </span><span class="comment">/* MCAN CAN-FD interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab167c905c6463132e1b16297afb33a52">  302</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM1_LVL1_INT              (43U)     </span><span class="comment">/* DMM1 level1 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3b9aa4558a11ad0abbc98c200f104ef8">  303</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_MSG0_INT              (44U)     </span><span class="comment">/* MCAN/CAN-FD Message filter interrupt-0           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga77fff1a5d6a4653f2956177bea72769a">  304</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA2_LFS_INT               (45U)     </span><span class="comment">/* DMA2 Last Frame Complete Interrupt               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab130202c23a834e87fad06dd378887d4">  305</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_MSG1_INT              (46U)     </span><span class="comment">/* MCAN/CAN-FD Message filter interrupt-1           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5f2ce9299997c44d1f9f5fe4dbb484d5">  306</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_FPU_INT                    (47U)     </span><span class="comment">/* Floating point unit Interrupt                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7680f9b247b8ed95e4d7fb035b4bb4bb">  307</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GPIO2_INT                  (48U)     </span><span class="comment">/* GPIO Interrupt Req2                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac8c40274effaee4a5016676a570c3db1">  308</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA2_HBC_INT               (49U)     </span><span class="comment">/* DMA2 HBC (First Half of Block Complete) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5fe93308bc54c60737bad9683d280915">  309</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA2_BTC_INT               (50U)     </span><span class="comment">/* DMA2 BTC (Block Transfer Complete) Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab0932b7dfe575e651bcb886115bd298d">  310</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA2_BUS_ERR_INT           (51U)     </span><span class="comment">/* DMA2 Bus Error Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga48e4b03a1019491095e5f4288c381e53">  311</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSS2MSS_SW1_INT            (52U)     </span><span class="comment">/* DSS to MSS Software triggered Interrupt-2        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9321297d994f8e5494ee1f86992362da">  312</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CRYPTO_PKA_INT             (53U)     </span><span class="comment">/* PKA module interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafd19e1ffac92ec2086e5e06d943b533f">  313</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CRYPTO_AESS_INT            (54U)     </span><span class="comment">/* AES-S module interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2ce1fb288f56b901909b4e3292ab1ea7">  314</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_MSG2_INT              (55U)     </span><span class="comment">/* MCAN/CAN-FD Message filter interrupt-2           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabbd3d3638b02199347397ccf7be11dca">  315</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CRYPTO_AESP_INT            (56U)     </span><span class="comment">/* AES-P module interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaddbfd827f12d77efc9aab5f4906b531a">  316</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM2_LVL0_INT              (57U)     </span><span class="comment">/* DMM2 level0 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6cfe1cd751f34a13df0762d51b54170c">  317</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM2_LVL1_INT              (58U)     </span><span class="comment">/* DMM2 level1 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6bfbced6ad118328806852e9f595bcd2">  318</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT  (59U)     </span><span class="comment">/* DSS to MSS Mailbox full Interrupt                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabadce191489cf9e4267665357f9ac019">  319</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT (60U)     </span><span class="comment">/* DSS to MSS Mailbox empty Interrupt               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6bf7d86927357f2829a1f5c52f7dc90f">  320</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSS2MSS_SW2_INT            (61U)     </span><span class="comment">/* DSS to MSS Software triggered Interrupt-2        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga46f7b7003bf4963dc541e92bb52702cd">  321</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DEBUGSS_INT                (62U)     </span><span class="comment">/* DebugSS Interrupt                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac3296a3e38177ddc99307d73a85a1629">  322</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_GEM_STC_INT                (63U)     </span><span class="comment">/* GEM STC done Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7b19c7fcbb40ecd78aa4ff8033b67615">  323</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCIA_LVL0_INT              (64U)     </span><span class="comment">/* UARTA Interrupt Req0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga856b2d9633a995a5d8d2258a3139453e">  324</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCIB_LVL0_INT              (65U)     </span><span class="comment">/* UARTB Interrupt Req0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga187469a2ecd752448652f8c6662eeccb">  325</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_I2C_LVL0_INT               (66U)     </span><span class="comment">/* I2C Level 0 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga63f19912668b02c88e4d33e835354417">  326</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_34_INT                 (67U)     </span><span class="comment">/* DMM interrupt 34                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7b9640e5d87d84f8810d1ef0c1f3685b">  327</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_35_INT                 (68U)     </span><span class="comment">/* DMM interrupt 35                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6f4da1cf0188ce24045f597ab7bc4b0d">  328</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_36_INT                 (69U)     </span><span class="comment">/* DMM interrupt 36                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga373f68b341ef963310f2bf0767b6bd4a">  329</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA1_BUS_ERR_INT           (70U)     </span><span class="comment">/* DMA1 BUS error Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae48e7e9244ec3821807067f75ee2ec67">  330</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_30_INT                 (71U)     </span><span class="comment">/* DMM interrupt 30                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4dca6346b2a86cbe3e9428080586209e">  331</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_33_INT                 (73U)     </span><span class="comment">/* DMM interrupt 33                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga47ce8af31fb86e776bdd5777418cc8bc">  332</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCIA_LVL1_INT              (74U)     </span><span class="comment">/* UARTA Interrupt Req1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9bd2bb65312d3cbb3921c72e79e8b2c2">  333</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SCIB_LVL1_INT              (75U)     </span><span class="comment">/* UARTB Interrupt Req1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9b12234c98ee0be0cf7288ea87e7fc85">  334</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SYS_SW0_INT                (76U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2bcfd846ad5e51b3b65d806e786e3b60">  335</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SYS_SW1_INT                (77U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga55dac20c7150933b950c9190fc56e237">  336</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SYS_SW2_INT                (78U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac69583f3ca26d056998144edf32644aa">  337</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SYS_SW3_INT                (79U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacb3bf6ac959fa6dcb78c827e696757ca">  338</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CCCA_DONE_INT              (80U)     </span><span class="comment">/* CCC-A Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga746d2d01f17b2fe8188b78c24de82293">  339</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CCCB_DONE_INT              (81U)     </span><span class="comment">/* CCC-B Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5dac5ded220a0ddf5282e7cf6e7a2f22">  340</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCCA_DONE_INT              (82U)     </span><span class="comment">/* DCC-A Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4d3b288b9831679f2b78cd70ed5e0b70">  341</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCCB_DONE_INT              (83U)     </span><span class="comment">/* DCC-B Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga76691b76775d7bdc39cf11b075c7ea2e">  342</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SYS_SW5_INT                (84U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9387b92acc1632ac9ab816f9207a417b">  343</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_PBIST_IRQ_INT              (85U)     </span><span class="comment">/* PBIST IRQ Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafce5546024ed51c61ed29a6b7c608d3e">  344</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_32_INT                 (86U)     </span><span class="comment">/* DMM interrupt 32                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf626a255ae07e9d7c13774c1e1569531">  346</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT  (95U)     </span><span class="comment">/* software Interrupt request-0 from BSS to MSS       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga23c1f99c3121826f37704052aff77469">  347</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT (96U)     </span><span class="comment">/* software Interrupt request-1 from BSS to MSS     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4c608f828216ef8d33b495128c98bad4">  348</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_ADC_VALID_INT              (97U)     </span><span class="comment">/* ADC valid Fall Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* The following share same interrupt line */</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7b90c2de947a4e0224271e24cebdf46a">  351</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_29_INT                 (98U)     </span><span class="comment">/* DMM Interrupt 29 Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga740e042c3b179de2b5a6140dc99dc88d">  352</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_FRAME_START_INT            (98U)     </span><span class="comment">/* Frame Start Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4933b242649aa1d3aad2c0e3983e2405">  354</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CHIRP_START_INT            (99U)     </span><span class="comment">/* Chirp Start Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga28bcf3117d1263dd3fddfa643b8be78e">  355</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CHIRP_END_INT              (100U)    </span><span class="comment">/* Chirp End Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga72a35349c49e38185ee9a9ac1e223e0d">  356</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_FRAME_END_INT              (101U)    </span><span class="comment">/* Frame End Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga78974c06dd3a82091df3aa2f34339f24">  357</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM1_1_INT                (104U)    </span><span class="comment">/* ePWM1 interrupt-1                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac8948546d84c05cf949bd09fccbcff39">  358</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_STC_DONE_INT               (105U)    </span><span class="comment">/* STC Done Interrupt                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga444d0a9d2e15b035fa272aad1781292c">  359</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM1_2_INT                (107U)    </span><span class="comment">/* ePWM1 interrupt-2                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga41c21b66c8a27e177ff479944c9e055b">  360</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM2_1_INT                (108U)    </span><span class="comment">/* ePWM2 interrupt-1                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1c4ccf69985864833c0cc4e500d9d0bf">  361</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM2_2_INT                (109U)    </span><span class="comment">/* ePWM2 interrupt-2                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad95fb472e0f9627abe7307a47effe775">  362</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM3_1_INT                (110U)    </span><span class="comment">/* ePWM3 interrupt-1                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae955add1970bf62f4db911ef2f0c069b">  363</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EPWM3_2_INT                (111U)    </span><span class="comment">/* ePWM3 interrupt-2                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf0e913e41b1cdd1877d192ae32e7057d">  364</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPTC0_DONE_INT        (112U)    </span><span class="comment">/* TPTC-0 Interrupt                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9ae84e76d9aa4624a3ea01c85cbb1ce1">  365</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPTC0_ERROR_INT       (113U)    </span><span class="comment">/* TPTC-0 Error  Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga048322be622deddc27809350d9fd599f">  366</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPTC1_DONE_INT        (114U)    </span><span class="comment">/* TPTC-1 Interrupt                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga607e3f92658e052810f3fa98993de233">  367</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPTC1_ERROR_INT       (115U)    </span><span class="comment">/* TPTC-1 Error Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2b2c4d6aa52d8339d76958575c617aae">  368</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPCC0_DONE_INT        (116U)    </span><span class="comment">/* TPCC-0 Interrupt                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga729318fbe09cec8802380baaeb980721">  369</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EDMA_TPCC0_ERROR_INT       (117U)    </span><span class="comment">/* TPCC-0 Error Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga33ca09213d0e25c2438279150f90ba51">  370</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CBUFF_INT                  (118U)    </span><span class="comment">/* Common Buffer Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6c13ee8b3947a3f4343dde84310bf049">  371</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CBUFF_ERR_INT              (120U)    </span><span class="comment">/* Common Buffer Error Interrupt                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa8982354bc51784e5749bce4822956a0">  372</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMM_37_INT                 (121U)    </span><span class="comment">/* DMM interrupt 37                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga507784b1d6a9fa5da034f9ce540d4a0f">  373</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_DSPSS_FRAME_START_INT          (122U)    </span><span class="comment">/* Frame start Interrupt routed to DSPSS            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa5d54a6c3cfa9dc3b2febf4cae03649a">  374</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CHIRP_AVAIL_IRQ            (123U)    </span><span class="comment">/* Chirp Available Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab4730353cbcc839b131594ce042327d7">  375</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_DSPSS_PBIST_DONE_INT           (124U)    </span><span class="comment">/* DSPSS PBIST done Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf1dadf45d5bd0a52a5cf56971ba5fecd">  377</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_DSS_HW_ACC_PARAM_DONE_IRQ  (125U)        </span><span class="comment">/* HWA param done interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae2e1edf9ff8ed91ab14163cd331e4311">  378</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_DSS_HW_ACC_DONE_IRQ            (126U)    </span><span class="comment">/* HWA done Interrupt                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga46d3d6a34d1dc41b303385fd0b7df8f8">  379</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_DSS_HW_ACC_ERR_IRQ             (127U)    </span><span class="comment">/* HWA access error Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; <span class="comment">//SOC_XWR18XX_MSS_INTERRUPTS_MAP</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> * MSS ESM Interrupt mapping</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* Group 1 Errors */</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a3c12bc8b3ef70d17911d9be1689d62f9">  387</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_ANA_LIMP_MODE_ESM                   (63U)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a4e9230bfe425bc5ede5f601a5386669b">  388</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCCB_ERR_ESM                        (62U)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aa2249c1508d13952aa6c1307a8f638c3">  389</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_BSS2MSS_FATAL_ERR_ESM       (61U)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a7b7f374135b40553368d44eb3018202f">  390</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_BSS2MSS_REPAIR_ERR_ESM      (60U)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a9b80b421852929c3824393472af0fa00">  391</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_MSS2BSS_FATAL_ERR_ESM       (59U)</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aa3d7903c6690a849048e4f9bbdb07a39">  392</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_MSS2BSS_REPAIR_ERR_ESM      (58U)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#abe9869f56b0532277a2842029ee3c895">  393</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_BSS_CRITICAL_ERR_ESM                (57U)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a9ed0ac6a0cc3b9b61c6fa25cf6540c79">  394</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_BSS_TO_MSS_HI_ESM                   (56U)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#ab6f4ad49826263b7bc51ef3387d3d7f6">  395</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CLOCK_SUPPLY_ERR_ESM                (55U)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a910e323cbe252e484156e5484dc04e07">  396</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_BSS_TO_MSS_LO_ESM                   (54U)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a3de5e531f8e9cd539ff13ae6cebc3ef6">  397</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_DSS2MSS_FATAL_ESM           (53U)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a89fc270e1f32b59e482d56c36f65b19f">  398</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_DSS2MSS_REPAIR_ESM          (52U)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a8f7c100676203cd4a6b383303d79907c">  399</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_MEM_FATAL_ERR_ESM              (51U)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#af0bb91f1ed8edfea4b40200420b0b610">  400</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_MEM_REPAIR_ERR_ESM             (50U)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a7e26a5278dcb787c726a1204d2a14102">  401</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MIBSPIB_MEM_FATAL_ERR_ESM           (49U)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#ad721244245b9c21c38cbc3dee862ce3d">  402</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCRC_ERR_ESM                        (48U)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a78e1dc8f292791809f608e5e008fc3d2">  403</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MCAN_EXT_TIMESTAMP_ERR_ESM          (47U)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a92a9dfc59d939e34dcc0c51c69ac12fb">  404</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MIBSPIB_MEM_REPAIR_ERR              (45U)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a100fea045289ccfc4fb7597c99128819">  405</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_MSS2DSS_FATAL_ERR           (43U)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a524bce8465e2ed950e8567867817aa3a">  406</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_MSS2DSS_REPAIR_ERR          (42U)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a2e4e92b350ec39c75f173b268dd4bdd5">  407</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSS_ESM_GP1_ERR_ESM                 (41U)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#ac706dcb96042a52a8b1d07d7a15bf362">  408</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSS_CBUFF_SAFETY_ERR_ESM            (38U)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a9a6c89d6441a3e9c2016087e869aa4c1">  409</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSS_GP2_ERR_ESM                     (37U)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aa4aa2c1498e4a36a228338a4c48b430f">  410</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSS_TPTC1_WR_MPU_ERR_ESM            (36U)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aebd690f22755bdb4f1f3bbbe67ebb2bf">  411</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSS_TPTC1_RD_MPU_ERR_ESM            (35U)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a2f6c555f527a5450530bded6b018b195">  412</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_HVMODE_ERR_ESM                      (34U)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a8bd448b1c6ec314757b52870fd81178e">  413</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCAN_RAM_REPAIR_ERR_ESM             (33U)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a4b877ec5ca4243d7b5e4c83e03c319f3">  414</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMA_REPAIR_ERR_ESM                 (32U)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a36e75fbcb4e57a9cc6cd486237815dae">  415</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCCA_ERR_ESM                        (30U)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#adf80e61447217058d557812946a757b8">  416</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DSS_TPTC0_WR_MPU_ERR_ESM            (29U)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a35fc88b41aa02cc2819da63e799de141">  417</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMB1_REPAIR_ESM                    (28U)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a3b35884a244ebfb03de63a89581925db">  418</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_STC_ERR_ESM                         (27U)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#ac3c7fd45633bc55b10527135f5a4abdd">  419</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMB0_REPAIR_ESM                    (26U)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a5f7831dea9921ce3ed5d7298ac28ca16">  420</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MIBSPIA_MEM_REPAIR_ERR_ESM          (25U)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#ab8f5d5991a098506b0b79b57a6fe7439">  421</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA2_MEM_PARITY_ERR_ESM             (24U)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aec37f1d509d8c27cc65fcbb9828b7571">  422</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA2_MPU_ERR_ESM                    (23U)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#adb9d8093f4f24552100dbf1e39440e80">  423</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_FRC_COMP_ERR_ESM                    (22U)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a94574b68c816526f488ad7e1e83eec96">  424</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DCAN_RAM_FATAL_ERR_ESM              (21U)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#abc6b3568fcbc377ee01cf75eb50acaff">  425</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_VIM_RAM_REPAIR_ERR_ESM              (20U)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a8591963e98f03b3ccb6b601de03f81f8">  426</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_DSS_TPTC0_RD_MPU_ERR_ESM                (18U)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aa7150214c6e9b64b336e95caea2f1389">  427</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MIBSPIA_MEM_FATAL_ERR_ESM           (17U)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a713b8f94e7e1369f1283bb4f867edc5f">  428</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SECURE_RAM_FATAL_ERR_ESM            (16U)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#afd1d70d7c5362147e36c413b1cf7159f">  429</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_VIM_RAM_FATAL_ERR_ESM               (15U)</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a4ceba4761dee0cb9524786c8e7374cef">  430</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_SECURE_RAM_REPAIR_ERR_ESM           (14U)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aed4712c36f9895069e070bdc1bd52b5c">  431</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_BSS2DSS_FATAL_ERR_ESM       (12U)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#ac2609d27c7a41ff7b2c789aff3cc31ae">  432</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_BSS2DSS_REPAIR_ERR_ESM      (11U)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#ae2445786f0947d88da37b5056ee16d90">  433</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_DSS2BSS_FATAL_ESM           (10U)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aaa23d6525de8e1ea5332dfc85503b492">  434</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CBUFF_ECC_FATAL_ERR_ESM             (9U)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aa6bbb9c0cf3d6f6e287d6f6a297419cf">  435</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CBUFF_ECC_REPAIR_ERR_ESM            (8U)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#acae16aff87bd1b11df28a9e2feb1b4ea">  436</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TPCC_PARITY_ERR_ESM                 (7U)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a6d5700368366f84031550bb1b99b4fba">  437</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MAILBOX_DSS2BSS_REPAIR_ERR_ESM      (5U)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a25a97f05f3bd06bc6c5353a60b29d71b">  438</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CCCB_ERR_ESM                        (4U)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a4bf9cf597340c2e4b56da266b71d9752">  439</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA_MEM_PARITY_ERR_ESM              (3U)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#ac4d9af330a2e44f340a231f46586b114">  440</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_DMA_MPU_ERR_ESM                     (2U)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a23422910a29071014b0fc25f562f7a71">  441</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_CCCA_ERR_ESM                        (1U)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#aa69d65b32aa9c36beb137cd97ab1d665">  442</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_NERROR_PAD_IN_ESM                   (0U)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* Group 2 Errors */</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#af2be2a9d216210662c702314e5ec42c1">  445</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_WDT_NMI_REQ_ESM              (24U)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#afc16a8305c05dd4a6c323ca8765adbb2">  446</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_MSS_CR4_LIVELOCK_ESM         (16U)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a8116a4bfc097f85cfa904b7b8343640f">  447</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMB1_PARITY_ERR_ESM         (8U )</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#af3e12ac67017d33b0b078f1eace92a57">  448</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMB0_PARITY_ERR_ESM         (6U )</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a713a66a48ec461baa4d5125930fdfe03">  449</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMA_PARITY_ERR_ESM          (4U )</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* Group 3 Errors */</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a395536709b25e1c31d8af4b6327b21d0">  452</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMA_UNCORR_ERR_ESM          (7U )</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#ab887d887ef50f729a23adcbc5bbe7904">  453</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMB1_UNCORR_ERR_ESM         (5U )</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a64beb7e50ffcb38426b3f07b89c62e76">  454</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_TCMB0_UNCORR_ERR_ESM         (3U )</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a28bcfc4601c50b5978ff733062f7cf58">  455</a></span>&#160;<span class="preprocessor">#define SOC_XWR18XX_MSS_EFC_AUTOLOAD_ERROR_ESM       (1U )</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * MSS - CLOCK settings</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; <span class="comment">/* Sys_vclk : 200MHz */</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a55a85c62a1ecff16de2b2e5294f7a40a">  462</a></span>&#160;<span class="preprocessor">#define MSS_SYS_VCLK                  200000000U</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a3899c00b64c780821465179f7edfb6f2">  463</a></span>&#160;<span class="preprocessor">#define R4F_CLOCK_MHZ                 200U</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * MSS - Peripheral number of instance definition</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a3da9b32242127e8e21da90d828801328">  468</a></span>&#160;<span class="preprocessor">#define DMA_NUM_INSTANCES            (2U)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="sys__common__xwr18xx__mss_8h.html#a7e17e5c621cdece329a0c68832d7d97e">  472</a></span>&#160;<span class="preprocessor">#define ADDR_TRANSLATE_CPU_TO_HWA(x)  (uint16_t)(((uint32_t)(x) - SOC_XWR18XX_MSS_HWA_MEM0_BASE_ADDRESS) &amp; 0x0000FFFFU)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* Note: Number of instances of CC, TC, param sets are defined in sys_common_xwr18xx.h */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">  485</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TRANSFER_COMPLETE_INTR_ID   SOC_XWR18XX_MSS_EDMA_TPCC0_DONE_INT</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">  486</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_ERRROR_INTR_ID              SOC_XWR18XX_MSS_EDMA_TPCC0_ERROR_INT</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">  487</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_ERRROR_INTR_ID          SOC_XWR18XX_MSS_EDMA_TPTC0_ERROR_INT</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">  488</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_ERRROR_INTR_ID          SOC_XWR18XX_MSS_EDMA_TPTC1_ERROR_INT</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; <span class="comment">/* end defgroup EDMA_HW_DEFS */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #if (defined(SOC_XWR18XX) &amp;&amp; defined(SUBSYS_MSS) ) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;}</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYS_COMMON_XWR18XX_MSS_H */</span><span class="preprocessor"></span></div><div class="ttc" id="sys__common__xwr18xx__mss_8h_html_adff5131d83e9897accd683c66b633b48"><div class="ttname"><a href="sys__common__xwr18xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a></div><div class="ttdeci">static void MEM_BARRIER(void)</div><div class="ttdoc">Ensures that data transfer has finished. </div><div class="ttdef"><b>Definition:</b> <a href="sys__common__xwr18xx__mss_8h_source.html#l00052">sys_common_xwr18xx_mss.h:52</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
