{"titles": ["A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT", "A Performance Analysis Framework for Optimizing OpenCL Applications on FPGAs", "Melia: A MapReduce Framwork on OpenCL-based FPGAs", "A study of data partitioning on OpenCL-based FPGAs", "A pipelined architecture for normal I/O order FFT", "Relational Query Processing on OpenCL-based FPGAs", "Design and FPGA Implementation of High-Speed, Fixed-Latency Serial Transceivers", "Accelerating Generalized Linear Models with MLWeaving: A One-Size-Fits-All System for Any-precision Learning (Technical Report)", "G-NET: Effective GPU Sharing in NFV Systems", "Multikernel Data Partitioning With Channel on OpenCL-Based FPGAs", "Accelerating Generalized Linear Models with MLWeaving: A One-Size-Fits-All System for Any-precision Learning", "DPI: The Data Processing Interface for Modern Networks", "Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application", "Design and FPGA implementation of a reconfigurable digital down converter for wideband applications", "doppioDB 2.0: Hardware Techniques for Improved Integration of Machine Learning into Databases", "Hebe: An Order-obliviousness and High-performance Execution Scheme for Conjunctive Predicates", "Improving Data Partitioning Performance on OpenCL-Based FPGAs", "An efficient radix-2 fast Fourier transform processor with ganged butterfly engines on field programmable gate arrays", "BiS-KM: Enabling Any-Precision K-Means on FPGAs", "FPGA implementation of a reconfigurable channelization for simultaneous multichannel DRM30/FM receiver", "Accelerating database query processing on opencl-based fpgas", "High-speed, fixed-latency serial links with Xilinx FPGAs", "StRoM: smart remote memory", "Block Processor: A resource-distributed architecture", "Efficient Utilization of Vector Registers to Improve FFT Performance on SIMD Microprocessors", "Shuhai: Benchmarking High Bandwidth Memory On FPGAS", "Boyi: A Systematic Framework for Automatically Deciding the Right Execution Model of OpenCL Applications on FPGAs", "Tackling Hardware/Software Co-design from a Database Perspective", "Tackling Hardware/Software co-design from a database perspective.", "Novel algorithm for complex bit reversal: employing vector permutation and branch reduction methods", "Benchmarking High Bandwidth Memory on FPGAs", "Understanding and Optimizing Conjunctive Predicates under Memory-efficient Storage Layouts", "Accelerating Database Query Processing on OpenCL-based FPGAs", "Multi-kernel Data Partitioning with Channel on OpenCL-based FPGAs (Technical Report)", "Bridging Reconfigurable Computing and HPC: An OpenCL-based MapReduce Framework on FPGA"], "ids": ["4f392784-8c72-440d-92c4-411b2e5e5c86", "38477e52-6cdf-4cad-9557-18a56e34d003", "3dfa9525-b37a-4d88-b30e-f6494baf4665", "8bbb417e-1f27-4a28-b0c2-70f27787f722", "e8e8f15a-8f95-4e6c-9eaf-68ab87723d84", "52aaee91-b677-4eec-9a10-364ed1da6a6a", "3a8744d6-28eb-4692-b6d8-df6b47f8a8cc", "04775058-c437-4f8b-98d2-6f5fdc220801", "be884137-31c5-450e-97de-c980c27306a5", "04764c31-5017-4878-a1fa-0e6339e70522", "be8652bb-52d9-4df2-90fd-13cec29685f1", "29ff9307-1f6b-40bf-9660-ca70d7f3e932", "a5cb0df7-635a-474e-a65b-524d6371abba", "661fb86c-5065-4667-a5af-e39c8fc576d7", "1b915b64-a09e-4c55-a4d4-3dae39bf69ba", "29ff9307-1f6b-40bf-9660-ca70d7f3e932"]}