
---------- Begin Simulation Statistics ----------
final_tick                               5274453870800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170915                       # Simulator instruction rate (inst/s)
host_mem_usage                               17025232                       # Number of bytes of host memory used
host_op_rate                                   174645                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.85                       # Real time elapsed on the host
host_tick_rate                              201854133                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000024                       # Number of instructions simulated
sim_ops                                       1021855                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001181                       # Number of seconds simulated
sim_ticks                                  1181061200                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          21                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    25                       # Number of integer alu accesses
system.cpu.num_int_insts                           25                       # number of integer instructions
system.cpu.num_int_register_reads                  38                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          6                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        17     68.00%     68.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2      8.00%     76.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       6     24.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        66966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        142236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            374910                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           376782                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1021830                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.952619                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.952619                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         6809                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           216565                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   296                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.497320                       # Inst execution rate
system.switch_cpus.iew.exec_refs               714991                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              71255                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          152509                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        573379                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        86697                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1559553                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        643736                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         8692                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1468400                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           281                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6276                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           587                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1467596                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1300843                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.576411                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            845938                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.440571                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1303906                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1787269                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1022371                       # number of integer regfile writes
system.switch_cpus.ipc                       0.338682                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.338682                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        754370     51.07%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           22      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       649452     43.97%     95.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        73246      4.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1477093                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              565296                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.382708                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          125316     22.17%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         405093     71.66%     93.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34884      6.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2042387                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6485822                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1300843                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2096603                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1559253                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1477093                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       537334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        17098                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       431337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2949243                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.500838                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.897568                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2044888     69.34%     69.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       538165     18.25%     87.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       199698      6.77%     94.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       126436      4.29%     98.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        40056      1.36%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2949243                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.500264                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads         8218                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         2491                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       573379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        86697                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2780704                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  2952628                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       129221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          363                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       258746                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            363                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       317394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           317398                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       317394                       # number of overall hits
system.cpu.dcache.overall_hits::total          317398                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       219271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         219275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       219271                       # number of overall misses
system.cpu.dcache.overall_misses::total        219275                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   9222589129                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9222589129                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   9222589129                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9222589129                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       536665                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       536665                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536673                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.408581                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.408582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.408581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.408582                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 42060.231991                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42059.464732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42060.231991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42059.464732                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1001321                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       119432                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             65806                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             935                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.216257                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.734759                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       129220                       # number of writebacks
system.cpu.dcache.writebacks::total            129220                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        89797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        89797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        89797                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        89797                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       129474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       129474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       129474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       129474                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4923188392                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4923188392                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4923188392                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4923188392                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.241257                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.241253                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.241257                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.241253                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 38024.533049                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38024.533049                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 38024.533049                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38024.533049                       # average overall mshr miss latency
system.cpu.dcache.replacements                 129220                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       280766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          280766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       208171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        208173                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8473614000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8473614000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       488937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       488939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.425762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.425765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 40705.064586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40704.673517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        80729                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80729                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       127442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       127442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4766866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4766866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.260651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.260650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 37404.199557                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37404.199557                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        36628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    748975129                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    748975129                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        47728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47734                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.232568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.232581                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67475.236847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67463.081337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         9068                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9068                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    156322392                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    156322392                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.042575                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76930.311024                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76930.311024                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.299892                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              442929                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            129220                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.427712                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5273272810000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.309128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.990764                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.996058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4422860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4422860                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       237467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           237485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       237467                       # number of overall hits
system.cpu.icache.overall_hits::total          237485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total            69                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4670799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4670799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4670799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4670799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           21                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       237533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       237554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           21                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       237533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       237554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000278                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000290                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000278                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000290                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70769.681818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67692.739130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70769.681818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67692.739130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2177                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   136.062500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           41                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3492399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3492399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3492399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3492399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79372.704545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79372.704545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79372.704545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79372.704545                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       237467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          237485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4670799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4670799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       237533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       237554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000290                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70769.681818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67692.739130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3492399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3492399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79372.704545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79372.704545                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            41.212856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5273272810000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    38.212867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.074635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.080494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1900479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1900479                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5273272819600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1181051200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        76978                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76978                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        76978                       # number of overall hits
system.l2.overall_hits::total                   76978                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        52496                       # number of demand (read+write) misses
system.l2.demand_misses::total                  52547                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        52496                       # number of overall misses
system.l2.overall_misses::total                 52547                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3456800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   4255243600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4258700400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3456800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   4255243600                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4258700400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       129474                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129525                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       129474                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129525                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.405456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.405690                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.405456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.405690                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78563.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81058.434928                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81045.547795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78563.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81058.434928                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81045.547795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 62                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         5                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.400000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     42363                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2947                       # number of writebacks
system.l2.writebacks::total                      2947                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        19678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               19678                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        19678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              19678                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        32818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32862                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        42741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        32818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            75603                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3240600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3236939200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3240179800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3991404381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3240600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3236939200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7231584181                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.253472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.253712                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.253472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.583694                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        73650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 98633.042842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98599.592234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93385.844529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        73650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 98633.042842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95652.079693                       # average overall mshr miss latency
system.l2.replacements                          66967                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       125879                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           125879                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       125879                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       125879                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        42741                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          42741                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3991404381                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3991404381                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93385.844529                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93385.844529                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   206                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1826                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1828                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    152260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     152260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         2032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.898622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.898722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83384.446878                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83293.216630                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    143293200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    143293200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.898622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.897738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78473.822563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78473.822563                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3456800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3456800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78563.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73548.936170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3240600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3240600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.936170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        73650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73650                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        76772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             76772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        50670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4102983600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4102983600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       127442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        127444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.397593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.397602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80974.612197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80971.416167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        19678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        19678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        30992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3093646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3093646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.243185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.243181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 99820.792463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99820.792463                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  264332                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              273319                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 5418                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 60105                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7281.793955                       # Cycle average of tags in use
system.l2.tags.total_refs                      240601                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    163623                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.470460                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5273273467000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7269.874740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.919215                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.887436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.888891                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1398                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         6505                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001831                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.974487                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4311541                       # Number of tag accesses
system.l2.tags.data_accesses                  4311541                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     84756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        88.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     65660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000078204426                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              189694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5545                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       75263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2947                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150526                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5894                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      10.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150526                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5894                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   11292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   11113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   1138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     413.618785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    269.309743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    801.790423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           261     72.10%     72.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           89     24.59%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           11      3.04%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.193370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.179624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              331     91.44%     91.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.66%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17      4.70%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.10%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.83%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 9633664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               377216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   8156.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    319.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1180988000                       # Total gap between requests
system.mem_ctrls.avgGap                      15100.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      5424384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      4202240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       375168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 4592805182.322473526001                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4768592.855306736194                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3558020532.720912456512                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 317653310.429637312889                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        84756                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           88                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        65682                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5894                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   4853497760                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3121396                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   3718874184                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  24652438823                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     57264.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     35470.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     56619.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4182632.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      5424384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      4203520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       9634432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       377216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       377216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        42378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        32840                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          75269                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2947                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2947                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       325131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       433508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   4592805182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4768593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3559104304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       8157436719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       325131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4768593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5093724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    319387344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       319387344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    319387344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       325131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       433508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   4592805182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4768593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3559104304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      8476824063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               150504                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5862                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        10628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         8838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        10404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          375                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6040704972                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             564691008                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8575493340                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                40136.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           56978.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              136720                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4325                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        15305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   653.481607                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   497.950330                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   378.358583                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          112      0.73%      0.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3058     19.98%     20.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1520      9.93%     30.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1140      7.45%     38.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          900      5.88%     43.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          693      4.53%     48.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          570      3.72%     52.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          497      3.25%     55.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6815     44.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        15305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9632256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             375168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             8155.594308                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              317.653310                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   49.68                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               47.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    76351609.152000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    37644769.008000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   495264450.240000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  13253489.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 97335899.808000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 605981752.992000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 14786421.888000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1340618392.848001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1135.096465                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     28256761                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     39260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1113534439                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    85064563.584000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    41945393.952000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   500837250.816000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  16570677.984000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 97335899.808000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 607586903.616001                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 13437052.608000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1362777742.368000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1153.858701                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     24037397                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     39260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1117753803                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73440                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2947                       # Transaction distribution
system.membus.trans_dist::CleanEvict            64019                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1828                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1828                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73442                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       217504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 217504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10011520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10011520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75270                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75270    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               75270                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           205583763                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          686021054                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             58.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          325393                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       299409                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         6282                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       126329                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          126289                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.968337                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed            8609                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       528379                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         6264                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      2805012                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.364287                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.054049                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2427629     86.55%     86.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       128666      4.59%     91.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        46225      1.65%     92.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         9254      0.33%     93.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       193238      6.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      2805012                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000003                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1021830                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              433023                       # Number of memory references committed
system.switch_cpus.commit.loads                385295                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             177070                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              906626                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls          3410                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       588785     57.62%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult           22      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       385295     37.71%     95.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        47728      4.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1021830                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       193238                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            69822                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2641992                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            153802                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         77349                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           6276                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       108383                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            23                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1637592                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         17687                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         6269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1857638                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              325393                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       134898                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               2936224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           12592                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          321                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            237535                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            46                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      2949243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.648039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     1.869228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2577277     87.39%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1             8103      0.27%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            22552      0.76%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            22652      0.77%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           185388      6.29%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             1088      0.04%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             1926      0.07%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            10542      0.36%     95.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           119715      4.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      2949243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.110205                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.629147                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads                7277                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          188044                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           14                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          38969                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          55369                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1181061200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           6276                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           119605                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2471841                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         8855                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            176807                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        165857                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1571028                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          8017                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1251                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3999                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           5391                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       150143                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1714921                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             2445375                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1952402                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1136050                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           578750                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              35                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            470611                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  4161983                       # The number of ROB reads
system.switch_cpus.rob.writes                 3244837                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1021830                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            127489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       125879                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64020                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            61471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2034                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            47                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       127444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           94                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       388174                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                388268                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     33113088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               33119104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          128438                       # Total snoops (count)
system.tol2bus.snoopTraffic                    377216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           257963                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001407                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037486                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 257600     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    363      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             257963                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5274453870800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          310247799                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             88000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         258944000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            21.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5285915371600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189251                       # Simulator instruction rate (inst/s)
host_mem_usage                               17025232                       # Number of bytes of host memory used
host_op_rate                                   194842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.12                       # Real time elapsed on the host
host_tick_rate                              197190286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000022                       # Number of instructions simulated
sim_ops                                      11325026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011462                       # Number of seconds simulated
sim_ticks                                 11461500800                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       674053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1348209                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3734388                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3754962                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10303171                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.865376                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.865376                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts        72679                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2144210                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   177                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.527195                       # Inst execution rate
system.switch_cpus.iew.exec_refs              7264328                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1096526                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1742539                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5652887                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1386327                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     16401930                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       6167802                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       108395                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      15106117                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3549                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         14061                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          68255                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         18375                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           95                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        34787                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        37892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          15609925                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              13605590                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.561495                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8764892                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.474828                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               13638150                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         18815445                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10468622                       # number of integer regfile writes
system.switch_cpus.ipc                       0.348994                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.348994                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7853123     51.62%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          204      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      6232174     40.96%     92.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1129015      7.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       15214516                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             5997624                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.394204                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1497756     24.97%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             55      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3877779     64.66%     89.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        622034     10.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       21212140                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     65273482                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13605590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     22500425                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           16401753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          15214516                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6098579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       193078                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      4708291                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     28653752                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.530978                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.954954                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     19837359     69.23%     69.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4940200     17.24%     86.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1931439      6.74%     93.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1367586      4.77%     97.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       577160      2.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            8      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     28653752                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.530978                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       230468                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       131400                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5652887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1386327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29184069                       # number of misc regfile reads
system.switch_cpus.numCycles                 28653752                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1192588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3501                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2385169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3501                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3441118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3441118                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3441118                       # number of overall hits
system.cpu.dcache.overall_hits::total         3441118                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      2040174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2040174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2040174                       # number of overall misses
system.cpu.dcache.overall_misses::total       2040174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  85068306176                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  85068306176                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  85068306176                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  85068306176                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5481292                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5481292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5481292                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5481292                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.372207                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.372207                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.372207                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.372207                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41696.593612                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41696.593612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41696.593612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41696.593612                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8589351                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1541736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            583316                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11451                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.725039                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   134.637674                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1192580                       # number of writebacks
system.cpu.dcache.writebacks::total           1192580                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       847593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       847593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       847593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       847593                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1192581                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1192581                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1192581                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1192581                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  44386778759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44386778759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  44386778759                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44386778759                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.217573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.217573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.217573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.217573                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37219.089319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37219.089319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37219.089319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37219.089319                       # average overall mshr miss latency
system.cpu.dcache.replacements                1192580                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2865202                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2865202                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1909166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1909166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  76117709600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76117709600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4774368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4774368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.399878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.399878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 39869.613014                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39869.613014                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       740538                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       740538                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1168628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1168628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  42554071600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42554071600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.244771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.244771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 36413.701879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36413.701879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       575916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         575916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       131008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       131008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8950596576                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8950596576                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       706924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       706924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.185321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.185321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 68320.992428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68320.992428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       107055                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107055                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        23953                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        23953                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1832707159                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1832707159                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.033883                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033883                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76512.635536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76512.635536                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4637643                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1192836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.887913                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          45042916                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         45042916                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2526889                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2526889                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2526889                       # number of overall hits
system.cpu.icache.overall_hits::total         2526889                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst      2526889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2526889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2526889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2526889                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2526889                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2526889                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2526889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2526889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   47                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2764421                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                47                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          58817.468085                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            3                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst           44                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.085938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.091797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20215112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20215112                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  11461500800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       716012                       # number of demand (read+write) hits
system.l2.demand_hits::total                   716012                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       716012                       # number of overall hits
system.l2.overall_hits::total                  716012                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       476568                       # number of demand (read+write) misses
system.l2.demand_misses::total                 476568                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       476568                       # number of overall misses
system.l2.overall_misses::total                476568                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  38214755398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38214755398                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  38214755398                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38214755398                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1192580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1192580                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1192580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1192580                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.399611                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399611                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.399611                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399611                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 80187.413754                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80187.413754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80187.413754                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80187.413754                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                839                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        24                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.958333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    373454                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               36856                       # number of writebacks
system.l2.writebacks::total                     36856                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data       176064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              176064                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data       176064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             176064                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.data       300504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            300504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       376958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       300504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           677462                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  29049850600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29049850600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  34647712585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  29049850600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63697563185                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.251978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.251978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.568064                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 96670.429013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96670.429013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91913.986664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 96670.429013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94023.817107                       # average overall mshr miss latency
system.l2.replacements                         674052                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42174                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42174                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42174                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42174                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1150406                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1150406                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1150406                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1150406                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       376958                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         376958                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  34647712585                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  34647712585                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91913.986664                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91913.986664                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         2398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2398                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        21555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21555                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1784763600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1784763600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        23953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             23953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.899887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82800.445372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82800.445372                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1679045400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1679045400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.899887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77895.866388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77895.866388                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       713614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            713614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       455013                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455013                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  36429991798                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36429991798                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1168627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1168627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.389357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.389357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80063.628507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80063.628507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data       176064                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       176064                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       278949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       278949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  27370805200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27370805200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.238698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.238698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 98121.180574                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98121.180574                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 2414556                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             2496748                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                49966                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                549576                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8036.144965                       # Cycle average of tags in use
system.l2.tags.total_refs                     2290241                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1574229                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.454833                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8022.576402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.568564                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.979318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5021                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001953                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.986938                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39728791                       # Number of tag accesses
system.l2.tags.data_accesses                 39728791                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     73708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    746914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    601140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000102295794                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4418                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4418                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1722605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              69540                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      674156                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36856                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1348312                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73712                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    258                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1348312                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73712                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   75709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   87265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   96248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   98539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  104162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  100077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  101164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   91583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   88385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  76417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  58518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  53223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  40854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  36611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  22943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  15555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  13202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   7819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   6412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   3479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   2784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   1212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      2                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     305.301041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    171.738532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    324.504229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2161     48.91%     48.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          555     12.56%     61.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          302      6.84%     68.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          329      7.45%     75.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          330      7.47%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          251      5.68%     88.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          216      4.89%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          120      2.72%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66      1.49%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           34      0.77%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           20      0.45%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           13      0.29%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            7      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            8      0.18%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4418                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.686057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.629499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.470221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3356     75.96%     75.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              110      2.49%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              549     12.43%     90.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              106      2.40%     93.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              173      3.92%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      0.54%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               58      1.31%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.34%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.36%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.07%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4418                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   16512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                86291968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4717568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   7528.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    411.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   11461500800                       # Total gap between requests
system.mem_ctrls.avgGap                      16119.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     47802496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     38472960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4718016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 4170701275.002310276031                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3356712237.894709110260                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 411640332.477226734161                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       746914                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       601398                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        73712                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  41818417778                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  33053455606                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 278967127674                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     55988.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     54961.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3784555.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     47802496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     38489600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      86292096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4717568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4717568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       373457                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       300700                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         674157                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        36856                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         36856                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   4170701275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3358164055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       7528865330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    411601245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       411601245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    411601245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   4170701275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3358164055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      7940466575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1348054                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               73719                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        90526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        83022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        69915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       104098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        80040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        90056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        84398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        74978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        78293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        84320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        68106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        91552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        89228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        95468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        79498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        84556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4395                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52167947916                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5057898608                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        74871873384                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                38698.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           55540.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1218742                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              50184                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.41                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       152851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   595.323393                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   434.041815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   386.494812                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2184      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38451     25.16%     26.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17103     11.19%     37.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10866      7.11%     44.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8568      5.61%     50.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6648      4.35%     54.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5621      3.68%     58.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4965      3.25%     61.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        58445     38.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       152851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              86275456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4718016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             7527.413513                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              411.640332                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   46.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               44.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    780067544.256000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    385038539.424001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4480975104.480000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  184383770.592000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 948863870.976019                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 5924004750.048014                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 107356902.744001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  12810690482.519995                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1117.714923                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    193706906                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    382720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10885073894                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    830269754.496001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    409828236.048001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   4441171277.087997                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  190677270.336000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 948863870.976019                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 5950179452.448012                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 85346357.544001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  12856336218.936003                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1121.697450                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    136415433                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    382720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10942365367                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             652603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36856                       # Transaction distribution
system.membus.trans_dist::CleanEvict           637197                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21554                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21554                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         652602                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2022366                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2022366                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     91009664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                91009664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            674156                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  674156    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              674156                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2016936934                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6150055690                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             53.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3240938                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2947782                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        68179                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1302317                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1302229                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.993243                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          100152                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      5998629                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        68179                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     27040939                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.381021                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.077496                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     23269559     86.05%     86.05% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1258706      4.65%     90.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       451149      1.67%     92.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       103933      0.38%     92.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1957592      7.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     27040939                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      9999998                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10303171                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4385897                       # Number of memory references committed
system.switch_cpus.commit.loads               3678972                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1707866                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9184083                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         39226                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5917072     57.43%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult          202      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3678972     35.71%     93.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       706925      6.86%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10303171                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1957592                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           692583                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      25427715                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1714074                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        751125                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          68255                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1114330                       # Number of times decode resolved a  branch
system.switch_cpus.decode.decodedInsts       17230328                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        186766                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        49924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               19475896                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3240938                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1402381                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              28535573                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          136510                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           2526889                       # Number of cache lines fetched
system.switch_cpus.fetch.nisnDist::samples     28653752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.705107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     1.949042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         24707964     86.23%     86.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           130979      0.46%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           306017      1.07%     87.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           220324      0.77%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1815096      6.33%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            15742      0.05%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            18010      0.06%     94.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           164151      0.57%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1275469      4.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     28653752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.113107                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.679698                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               85762                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1973935                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           95                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         679383                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          101                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         490496                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  11461500800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          68255                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1188943                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        23557611                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        85099                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1925079                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1828765                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       16524073                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         85886                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         10801                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          71157                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents         306112                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1405022                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     17467215                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            25966737                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         21048968                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      11169309                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          6297927                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             212                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4556113                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 41385134                       # The number of ROB reads
system.switch_cpus.rob.writes                34217003                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999998                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10303171                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1168628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1150406                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          637196                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           542734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            23953                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           23952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1168627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3577740                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3577740                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    305300480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              305300480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1216786                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4717568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2409367                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001453                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2405866     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3501      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2409367                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11461500800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2862198191                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2385160000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
