 
cpldfit:  version L.70                              Xilinx Inc.
                                  Fitter Report
Design Name: cpld_ram512k_v110                   Date: 10- 6-2018,  5:32PM
Device Used: XC9536-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
30 /36  ( 83%) 134 /180  ( 74%) 61 /72  ( 85%)   15 /36  ( 42%) 32 /34  ( 94%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          13/18       32/36       32          87/90       7/17
FB2          17/18       29/36       29          47/90       6/17
             -----       -----                   -----       -----     
             30/36       61/72                  134/180     13/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   19          19    |  I/O              :    26      28
Output        :    9           9    |  GCK/IO           :     3       3
Bidirectional :    4           4    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     32          32

** Power Data **

There are 30 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'cpld_ram512k_v110.ise'.
INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 18 and input limit: 18
*************************  Summary of Mapped Logic  ************************

** 13 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
ramdis              11    11    FB1_5   6    GCK/I/O O       STD  FAST 
ramadrhi<4>         17    11    FB1_9   11   I/O     I/O     STD  FAST 
ramadrhi<3>         11    10    FB1_11  13   I/O     I/O     STD  FAST 
ramadrhi<2>         10    9     FB1_13  18   I/O     O       STD  FAST 
ramadrhi<1>         8     8     FB1_14  19   I/O     O       STD  FAST 
ramwe_b             1     1     FB1_16  22   I/O     O       STD  FAST 
ramadrhi<0>         6     8     FB1_17  24   I/O     O       STD  FAST 
rd_b_aux            1     3     FB2_2   44   I/O     O       STD  FAST 
rd_b                1     3     FB2_4   43   I/O     I/O     STD  FAST 
ramcs_b             12    13    FB2_14  28   I/O     O       STD  FAST 
ramoe_b             1     1     FB2_15  27   I/O     O       STD  FAST 
adr15_aux           1     7     FB2_16  26   I/O     O       STD  FAST 
adr15               1     7     FB2_17  25   I/O     I/O     STD  FAST 

** 17 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
ramblock_q<5>       3     4     FB1_1   STD  RESET
clken_lat_qb        2     7     FB1_2   STD  RESET
ramblock_q<4>       3     4     FB1_3   STD  RESET
$OpTx$FX_DC$14      4     6     FB1_6   STD  
mwr_cyc_q           5     9     FB1_15  STD  RESET
ramblock_q<3>       6     9     FB1_18  STD  RESET
$OpTx$INV$11__$INT  2     6     FB2_3   STD  
ramblock_q<2>       3     4     FB2_5   STD  RESET
ramblock_q<1>       3     4     FB2_6   STD  RESET
ramblock_q<0>       3     4     FB2_7   STD  RESET
mwr_cyc_f_q         3     3     FB2_8   STD  RESET
mreq_b_q            3     3     FB2_9   STD  RESET
mreq_b_f_q          3     3     FB2_10  STD  RESET
mode3_q             3     6     FB2_11  STD  RESET
dip_q<3>            2     2     FB2_12  STD  RESET
dip_q<2>            2     2     FB2_13  STD  RESET
adr15_q             3     3     FB2_18  STD  RESET

** 19 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
iorq_b              FB1_1   2    I/O     I
clk                 FB1_3   5    GCK/I/O I
ramrd_b             FB1_4   4    I/O     I
dip<1>              FB1_6   8    I/O     I
dip<0>              FB1_7   7    GCK/I/O I
m1_b                FB1_8   9    I/O     I
rfsh_b              FB1_10  12   I/O     I
adr14               FB1_12  14   I/O     I
mreq_b              FB2_1   1    I/O     I
data<0>             FB2_3   42   GTS/I/O I
wr_b                FB2_5   40   GTS/I/O I
reset_b             FB2_6   39   GSR/I/O I
data<1>             FB2_7   38   I/O     I
data<2>             FB2_8   37   I/O     I
data<3>             FB2_9   36   I/O     I
data<4>             FB2_10  35   I/O     I
data<5>             FB2_11  34   I/O     I
data<6>             FB2_12  33   I/O     I
data<7>             FB2_13  29   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               32/4
Number of signals used by logic mapping into function block:  32
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ramblock_q<5>         3       0   /\2   0     FB1_1   2     I/O     I
clken_lat_qb          2       0   \/1   2     FB1_2   3     I/O     (b)
ramblock_q<4>         3       1<- \/3   0     FB1_3   5     GCK/I/O I
(unused)              0       0   \/5   0     FB1_4   4     I/O     I
ramdis               11       8<- \/2   0     FB1_5   6     GCK/I/O O
$OpTx$FX_DC$14        4       2<- \/3   0     FB1_6   8     I/O     I
(unused)              0       0   \/5   0     FB1_7   7     GCK/I/O I
(unused)              0       0   \/5   0     FB1_8   9     I/O     I
ramadrhi<4>          17      13<- \/1   0     FB1_9   11    I/O     I/O
(unused)              0       0   \/5   0     FB1_10  12    I/O     I
ramadrhi<3>          11       6<-   0   0     FB1_11  13    I/O     I/O
(unused)              0       0   \/5   0     FB1_12  14    I/O     I
ramadrhi<2>          10       5<-   0   0     FB1_13  18    I/O     O
ramadrhi<1>           8       3<-   0   0     FB1_14  19    I/O     O
mwr_cyc_q             5       3<- /\3   0     FB1_15  20    I/O     (b)
ramwe_b               1       0   /\3   1     FB1_16  22    I/O     O
ramadrhi<0>           6       1<-   0   0     FB1_17  24    I/O     O
ramblock_q<3>         6       2<- /\1   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$11__$INT  12: data<7>           23: mwr_cyc_q 
  2: adr15.PIN           13: dip<0>            24: ramblock_q<0> 
  3: rd_b.PIN            14: dip<1>            25: ramblock_q<1> 
  4: adr14               15: dip_q<2>          26: ramblock_q<2> 
  5: adr15_q             16: dip_q<3>          27: ramblock_q<3> 
  6: clk                 17: iorq_b            28: ramblock_q<4> 
  7: clken_lat_qb        18: m1_b              29: ramblock_q<5> 
  8: data<3>             19: mreq_b            30: wr_b 
  9: data<4>             20: mreq_b_f_q        31: reset_b 
 10: data<5>             21: mreq_b_q          32: rfsh_b 
 11: data<6>             22: mwr_cyc_f_q      

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ramblock_q<5>        .....XX..X....................X......... 4       4
clken_lat_qb         XX...X....XX....X............X.......... 7       7
ramblock_q<4>        .....XX.X.....................X......... 4       4
ramdis               .X.XX.......XXX......XXXXX.............. 11      11
$OpTx$FX_DC$14       .X.XX..................XXX.............. 6       6
ramadrhi<4>          .X.XX.......XX.X.......XXX..X.X......... 11      11
ramadrhi<3>          .X.XX.......XX.........XXX.X..X......... 10      10
ramadrhi<2>          .X.XX.......XX.........XXXX............. 9       9
ramadrhi<1>          .X.XX.......XX.........XXX.............. 8       8
mwr_cyc_q            ..X..X...........XXXX.X.......XX........ 9       9
ramwe_b              .............................X.......... 1       1
ramadrhi<0>          .X.XX.......XX.........XXX.............. 8       8
ramblock_q<3>        .....XXXXX..XX.X..............X......... 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               29/7
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   1     I/O     I
rd_b_aux              1       0     0   4     FB2_2   44    I/O     O
$OpTx$INV$11__$INT    2       0     0   3     FB2_3   42    GTS/I/O I
rd_b                  1       0     0   4     FB2_4   43    I/O     I/O
ramblock_q<2>         3       0     0   2     FB2_5   40    GTS/I/O I
ramblock_q<1>         3       0     0   2     FB2_6   39    GSR/I/O I
ramblock_q<0>         3       0     0   2     FB2_7   38    I/O     I
mwr_cyc_f_q           3       0     0   2     FB2_8   37    I/O     I
mreq_b_q              3       0     0   2     FB2_9   36    I/O     I
mreq_b_f_q            3       0     0   2     FB2_10  35    I/O     I
mode3_q               3       0     0   2     FB2_11  34    I/O     I
dip_q<3>              2       0     0   3     FB2_12  33    I/O     I
dip_q<2>              2       0   \/2   1     FB2_13  29    I/O     I
ramcs_b              12       7<-   0   0     FB2_14  28    I/O     O
ramoe_b               1       1<- /\5   0     FB2_15  27    I/O     O
adr15_aux             1       0   /\1   3     FB2_16  26    I/O     O
adr15                 1       0     0   4     FB2_17  25    I/O     I/O
adr15_q               3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$14    11: data<2>           21: mwr_cyc_f_q 
  2: ramadrhi<3>.PIN   12: data<6>           22: mwr_cyc_q 
  3: ramadrhi<4>.PIN   13: data<7>           23: ramblock_q<0> 
  4: adr15.PIN         14: dip<0>            24: ramblock_q<1> 
  5: adr14             15: dip<1>            25: ramblock_q<2> 
  6: adr15_q           16: dip_q<2>          26: ramrd_b 
  7: clk               17: iorq_b            27: wr_b 
  8: clken_lat_qb      18: m1_b              28: reset_b 
  9: data<0>           19: mode3_q           29: rfsh_b 
 10: data<1>           20: mreq_b           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
rd_b_aux             X............X.......X.................. 3       3
$OpTx$INV$11__$INT   ...X..X....XX...X.........X............. 6       6
rd_b                 X............X.......X.................. 3       3
ramblock_q<2>        ......XX..X................X............ 4       4
ramblock_q<1>        ......XX.X.................X............ 4       4
ramblock_q<0>        ......XXX..................X............ 4       4
mwr_cyc_f_q          ......X..............X.....X............ 3       3
mreq_b_q             ......X............X.......X............ 3       3
mreq_b_f_q           ......X............X.......X............ 3       3
mode3_q              ......XXXXX................X............ 6       6
dip_q<3>             ..X........................X............ 2       2
dip_q<2>             .X.........................X............ 2       2
ramcs_b              ...XXX.......XXX...XXXXXX...X........... 13      13
ramoe_b              .........................X.............. 1       1
adr15_aux            ....X........X...XXX.X......X........... 7       7
adr15                ....X........X...XXX.X......X........... 7       7
adr15_q              ...X...............X.......X............ 3       3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$14 <= ((adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q)
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND adr15.PIN)
	OR (adr14 AND ramblock_q(2) AND NOT adr15.PIN)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0)));


$OpTx$INV$11__$INT <= ((NOT clk)
	OR (NOT adr15.PIN AND data(7) AND data(6) AND NOT wr_b AND NOT iorq_b));












adr15_I <= '1';
adr15 <= adr15_I when adr15_OE = '1' else 'Z';
adr15_OE <= (dip(0) AND adr14 AND NOT mreq_b AND mwr_cyc_q AND mode3_q AND 
	rfsh_b AND m1_b);


adr15_aux_I <= '1';
adr15_aux <= adr15_aux_I when adr15_aux_OE = '1' else 'Z';
adr15_aux_OE <= (dip(0) AND adr14 AND NOT mreq_b AND mwr_cyc_q AND mode3_q AND 
	rfsh_b AND m1_b);

FDCPE_adr15_q: FDCPE port map (adr15_q,adr15.PIN,NOT mreq_b,NOT reset_b,'0');

FDCPE_clken_lat_qb: FDCPE port map (clken_lat_qb,'0','0',clken_lat_qb_CLR,NOT $OpTx$INV$11__$INT);
clken_lat_qb_CLR <= (NOT adr15.PIN AND clk AND data(7) AND data(6) AND NOT wr_b AND 
	NOT iorq_b);

FDCPE_dip_q2: FDCPE port map (dip_q(2),'0','0',dip_q_CLR(2),dip_q_PRE(2));
dip_q_CLR(2) <= (NOT reset_b AND NOT ramadrhi(3).PIN);
dip_q_PRE(2) <= (NOT reset_b AND ramadrhi(3).PIN);

FDCPE_dip_q3: FDCPE port map (dip_q(3),'0','0',dip_q_CLR(3),dip_q_PRE(3));
dip_q_CLR(3) <= (NOT reset_b AND NOT ramadrhi(4).PIN);
dip_q_PRE(3) <= (NOT reset_b AND ramadrhi(4).PIN);

FDCPE_mode3_q: FDCPE port map (mode3_q,mode3_q_D,mode3_q_C,NOT reset_b,'0');
mode3_q_D <= (NOT data(2) AND data(1) AND data(0));
mode3_q_C <= (NOT clk AND NOT clken_lat_qb);

FDCPE_mreq_b_f_q: FDCPE port map (mreq_b_f_q,mreq_b,NOT clk,'0',NOT reset_b);

FDCPE_mreq_b_q: FDCPE port map (mreq_b_q,mreq_b,clk,'0',NOT reset_b);

FDCPE_mwr_cyc_f_q: FDCPE port map (mwr_cyc_f_q,mwr_cyc_q,NOT clk,NOT reset_b,'0');

FDCPE_mwr_cyc_q: FDCPE port map (mwr_cyc_q,mwr_cyc_q_D,clk,NOT reset_b,'0');
mwr_cyc_q_D <= ((NOT mreq_b AND mwr_cyc_q)
	OR (NOT mreq_b AND mreq_b_f_q AND rfsh_b AND m1_b AND rd_b.PIN)
	OR (NOT mreq_b AND mreq_b_q AND rfsh_b AND m1_b AND rd_b.PIN));


ramadrhi(0) <= NOT (((NOT adr14)
	OR (NOT dip(0) AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT adr15.PIN AND NOT dip(1))
	OR (ramblock_q(2) AND NOT ramblock_q(0) AND NOT adr15.PIN)
	OR (NOT dip(0) AND ramblock_q(2) AND adr15.PIN AND NOT dip(1))
	OR (NOT dip(0) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND NOT dip(1))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND NOT adr15_q AND NOT dip(1))));


ramadrhi(1) <= ((adr14 AND ramblock_q(1) AND ramblock_q(0) AND dip(1))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND adr15_q)
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND adr15.PIN)
	OR (dip(0) AND adr15.PIN)
	OR (adr15.PIN AND dip(1))
	OR (dip(0) AND adr14 AND ramblock_q(1) AND ramblock_q(0))
	OR (adr14 AND ramblock_q(2) AND ramblock_q(1) AND 
	NOT adr15.PIN)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	adr15.PIN));


ramadrhi(2) <= NOT (((NOT dip(0) AND NOT adr14 AND ramblock_q(2) AND NOT dip(1))
	OR (adr14 AND ramblock_q(2) AND NOT adr15.PIN AND 
	NOT ramblock_q(3))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	NOT ramblock_q(3))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT adr15.PIN AND NOT dip(1))
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND adr15.PIN AND NOT ramblock_q(3))
	OR (NOT dip(0) AND NOT adr14 AND ramblock_q(0) AND NOT dip(1))
	OR (NOT dip(0) AND ramblock_q(2) AND adr15.PIN AND NOT dip(1))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT ramblock_q(0) AND NOT dip(1))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q AND 
	NOT ramblock_q(3))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND NOT adr15_q AND NOT dip(1))));


ramadrhi_I(3) <= NOT (((ramadrhi_r(4).EXP)
	OR (NOT dip(0) AND NOT adr14 AND ramblock_q(2) AND NOT dip(1))
	OR (NOT dip(0) AND NOT adr14 AND ramblock_q(0) AND NOT dip(1))
	OR (adr14 AND ramblock_q(2) AND NOT adr15.PIN AND 
	NOT ramblock_q(4))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	NOT ramblock_q(4))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT adr15.PIN AND NOT dip(1))
	OR (NOT dip(0) AND ramblock_q(2) AND adr15.PIN AND NOT dip(1))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT ramblock_q(0) AND NOT dip(1))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q AND 
	NOT ramblock_q(4))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND NOT adr15_q AND NOT dip(1))));
ramadrhi(3) <= ramadrhi_I(3) when ramadrhi_OE(3) = '1' else 'Z';
ramadrhi_OE(3) <= reset_b;


ramadrhi_I(4) <= ((EXP1_.EXP)
	OR (dip(0) AND NOT adr14 AND ramblock_q(2) AND dip_q(3))
	OR (dip(0) AND NOT adr14 AND ramblock_q(0) AND dip_q(3))
	OR (dip(0) AND ramblock_q(2) AND adr15.PIN AND dip_q(3))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	dip(1) AND dip_q(3))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT adr15_q AND dip(1) AND dip_q(3))
	OR (dip(0) AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT ramblock_q(0) AND dip_q(3))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q AND 
	ramblock_q(5))
	OR (dip(0) AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND NOT adr15_q AND dip_q(3)));
ramadrhi(4) <= ramadrhi_I(4) when ramadrhi_OE(4) = '1' else 'Z';
ramadrhi_OE(4) <= reset_b;

FDCPE_ramblock_q0: FDCPE port map (ramblock_q(0),data(0),ramblock_q_C(0),NOT reset_b,'0');
ramblock_q_C(0) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_ramblock_q1: FDCPE port map (ramblock_q(1),data(1),ramblock_q_C(1),NOT reset_b,'0');
ramblock_q_C(1) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_ramblock_q2: FDCPE port map (ramblock_q(2),data(2),ramblock_q_C(2),NOT reset_b,'0');
ramblock_q_C(2) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_ramblock_q3: FDCPE port map (ramblock_q(3),ramblock_q_D(3),ramblock_q_C(3),NOT reset_b,'0');
ramblock_q_D(3) <= ((NOT dip(0) AND data(3) AND NOT dip(1))
	OR (data(3) AND NOT data(5) AND dip_q(3))
	OR (NOT data(4) AND data(3))
	OR (data(3) AND data(5) AND NOT dip_q(3)));
ramblock_q_C(3) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_ramblock_q4: FDCPE port map (ramblock_q(4),data(4),ramblock_q_C(4),NOT reset_b,'0');
ramblock_q_C(4) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_ramblock_q5: FDCPE port map (ramblock_q(5),data(5),ramblock_q_C(5),NOT reset_b,'0');
ramblock_q_C(5) <= (NOT clk AND NOT clken_lat_qb);


ramcs_b <= NOT (((NOT mreq_b AND rfsh_b AND dip(1) AND dip_q(2))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	NOT mreq_b AND rfsh_b)
	OR (adr14 AND ramblock_q(2) AND NOT adr15.PIN AND NOT mreq_b AND 
	rfsh_b)
	OR (dip(0) AND adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	NOT mreq_b AND rfsh_b)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND NOT mreq_b AND 
	adr15_q AND rfsh_b)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND NOT mreq_b AND 
	rfsh_b AND dip(1))
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND adr15.PIN AND NOT mreq_b AND rfsh_b)
	OR (dip(0) AND NOT mreq_b AND mwr_cyc_q AND rfsh_b)
	OR (dip(0) AND NOT mreq_b AND mwr_cyc_f_q AND rfsh_b)
	OR (dip(0) AND NOT mreq_b AND rfsh_b AND dip_q(2))
	OR (NOT mreq_b AND mwr_cyc_q AND rfsh_b AND dip(1))
	OR (NOT mreq_b AND mwr_cyc_f_q AND rfsh_b AND dip(1))));


ramdis <= NOT (((ramblock_q(4).EXP)
	OR (NOT dip(0) AND NOT adr14 AND ramblock_q(2) AND NOT dip(1))
	OR (NOT dip(0) AND NOT adr14 AND ramblock_q(0) AND NOT dip(1))
	OR (NOT dip(0) AND ramblock_q(2) AND adr15.PIN AND NOT dip(1))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT adr15.PIN AND NOT dip(1))
	OR (ramblock_q(2) AND adr15.PIN AND NOT mwr_cyc_q AND 
	NOT mwr_cyc_f_q AND NOT dip_q(2))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT ramblock_q(0) AND NOT dip(1))
	OR (NOT dip(0) AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND NOT adr15_q AND NOT dip(1))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	NOT mwr_cyc_q AND NOT mwr_cyc_f_q AND NOT dip_q(2))));


ramoe_b <= ramrd_b;


ramwe_b <= wr_b;


rd_b_I <= '0';
rd_b <= rd_b_I when rd_b_OE = '1' else 'Z';
rd_b_OE <= (dip(0) AND mwr_cyc_q AND $OpTx$FX_DC$14);


rd_b_aux_I <= '0';
rd_b_aux <= rd_b_aux_I when rd_b_aux_OE = '1' else 'Z';
rd_b_aux_OE <= (dip(0) AND mwr_cyc_q AND $OpTx$FX_DC$14);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9536-10-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 mreq_b                           23 GND                           
  2 iorq_b                           24 ramadrhi<0>                   
  3 TIE                              25 adr15                         
  4 ramrd_b                          26 adr15_aux                     
  5 clk                              27 ramoe_b                       
  6 ramdis                           28 ramcs_b                       
  7 dip<0>                           29 data<7>                       
  8 dip<1>                           30 TDO                           
  9 m1_b                             31 GND                           
 10 GND                              32 VCC                           
 11 ramadrhi<4>                      33 data<6>                       
 12 rfsh_b                           34 data<5>                       
 13 ramadrhi<3>                      35 data<4>                       
 14 adr14                            36 data<3>                       
 15 TDI                              37 data<2>                       
 16 TMS                              38 data<1>                       
 17 TCK                              39 reset_b                       
 18 ramadrhi<2>                      40 wr_b                          
 19 ramadrhi<1>                      41 VCC                           
 20 TIE                              42 data<0>                       
 21 VCC                              43 rd_b                          
 22 ramwe_b                          44 rd_b_aux                      


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : ON
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 18
Pterm Limit                                 : 18
