[2021-09-09 10:05:05,127]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-09 10:05:05,127]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:05:05,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; ".

Peak memory: 14082048 bytes

[2021-09-09 10:05:05,393]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:05:05,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34672640 bytes

[2021-09-09 10:05:05,552]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-09 10:05:05,552]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:05,584]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :35
score:100
	Report mapping result:
		klut_size()     :64
		klut.num_gates():36
		max delay       :3
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :22
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6897664 bytes

[2021-09-09 10:05:05,585]mapper_test.py:220:[INFO]: area: 36 level: 3
[2021-09-09 12:05:52,342]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-09 12:05:52,342]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:05:52,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; ".

Peak memory: 14569472 bytes

[2021-09-09 12:05:52,673]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:05:52,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34545664 bytes

[2021-09-09 12:05:52,850]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-09 12:05:52,850]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:05:54,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :64
		klut.num_gates():36
		max delay       :3
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :22
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 14020608 bytes

[2021-09-09 12:05:54,779]mapper_test.py:220:[INFO]: area: 36 level: 3
[2021-09-09 13:35:43,656]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-09 13:35:43,656]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:35:43,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; ".

Peak memory: 14282752 bytes

[2021-09-09 13:35:43,927]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:35:44,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34525184 bytes

[2021-09-09 13:35:44,051]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-09 13:35:44,052]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:35:45,810]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :64
		klut.num_gates():36
		max delay       :3
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :22
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 14073856 bytes

[2021-09-09 13:35:45,810]mapper_test.py:220:[INFO]: area: 36 level: 3
[2021-09-09 15:09:08,059]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-09 15:09:08,060]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:08,060]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:08,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34729984 bytes

[2021-09-09 15:09:08,194]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-09 15:09:08,195]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:10,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 13856768 bytes

[2021-09-09 15:09:10,149]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-09 15:38:12,105]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-09 15:38:12,105]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:12,105]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:12,275]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34668544 bytes

[2021-09-09 15:38:12,276]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-09 15:38:12,276]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:14,242]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 13979648 bytes

[2021-09-09 15:38:14,243]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-09 16:16:15,725]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-09 16:16:15,726]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:15,726]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:15,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34549760 bytes

[2021-09-09 16:16:15,860]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-09 16:16:15,860]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:17,817]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 14090240 bytes

[2021-09-09 16:16:17,818]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-09 16:50:59,793]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-09 16:50:59,793]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:50:59,793]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:50:59,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34598912 bytes

[2021-09-09 16:50:59,960]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-09 16:50:59,960]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:51:01,982]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 14110720 bytes

[2021-09-09 16:51:01,983]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-09 17:27:20,114]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-09 17:27:20,114]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:20,115]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:20,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34689024 bytes

[2021-09-09 17:27:20,249]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-09 17:27:20,249]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:22,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 13975552 bytes

[2021-09-09 17:27:22,246]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-13 23:31:58,821]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-13 23:31:58,822]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:58,822]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:58,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34447360 bytes

[2021-09-13 23:31:58,988]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-13 23:31:58,988]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:32:00,699]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 12341248 bytes

[2021-09-13 23:32:00,700]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-13 23:42:43,574]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-13 23:42:43,574]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:43,575]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:43,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34136064 bytes

[2021-09-13 23:42:43,743]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-13 23:42:43,743]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:43,773]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6705152 bytes

[2021-09-13 23:42:43,774]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-14 09:01:54,077]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-14 09:01:54,077]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:54,077]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:54,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34418688 bytes

[2021-09-14 09:01:54,245]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-14 09:01:54,245]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:55,988]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 14086144 bytes

[2021-09-14 09:01:55,989]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-14 09:21:41,764]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-14 09:21:41,764]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:41,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:41,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34390016 bytes

[2021-09-14 09:21:41,932]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-14 09:21:41,932]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:41,957]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6893568 bytes

[2021-09-14 09:21:41,958]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-15 15:35:04,912]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-15 15:35:04,913]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:04,913]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:05,029]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34316288 bytes

[2021-09-15 15:35:05,030]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-15 15:35:05,030]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:06,596]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 14835712 bytes

[2021-09-15 15:35:06,596]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-15 15:55:01,122]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-15 15:55:01,122]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:01,122]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:01,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34349056 bytes

[2021-09-15 15:55:01,232]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-15 15:55:01,233]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:01,268]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6492160 bytes

[2021-09-15 15:55:01,269]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-18 14:05:33,927]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-18 14:05:33,927]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:33,928]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:34,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34508800 bytes

[2021-09-18 14:05:34,049]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-18 14:05:34,049]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:35,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11767808 bytes

[2021-09-18 14:05:35,708]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-18 16:30:07,623]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-18 16:30:07,623]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:07,623]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:07,735]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34291712 bytes

[2021-09-18 16:30:07,736]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-18 16:30:07,736]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:09,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11718656 bytes

[2021-09-18 16:30:09,328]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-22 08:59:52,452]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-22 08:59:52,452]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:52,452]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:52,568]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34148352 bytes

[2021-09-22 08:59:52,569]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-22 08:59:52,570]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:53,368]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	Report mapping result:
		klut_size()     :67
		klut.num_gates():39
		max delay       :3
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-09-22 08:59:53,369]mapper_test.py:220:[INFO]: area: 39 level: 3
[2021-09-22 11:28:47,135]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-22 11:28:47,135]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:47,135]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:47,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34545664 bytes

[2021-09-22 11:28:47,306]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-22 11:28:47,306]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:48,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 12124160 bytes

[2021-09-22 11:28:48,888]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-23 16:47:54,950]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-23 16:47:54,951]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:54,951]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:55,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34258944 bytes

[2021-09-23 16:47:55,066]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-23 16:47:55,067]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:56,631]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11616256 bytes

[2021-09-23 16:47:56,632]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-23 17:10:51,255]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-23 17:10:51,255]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:51,255]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:51,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34533376 bytes

[2021-09-23 17:10:51,431]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-23 17:10:51,431]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:53,170]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 12140544 bytes

[2021-09-23 17:10:53,171]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-23 18:12:28,927]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-23 18:12:28,928]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:28,928]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:29,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34263040 bytes

[2021-09-23 18:12:29,039]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-23 18:12:29,039]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:30,620]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11517952 bytes

[2021-09-23 18:12:30,621]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-27 16:39:35,970]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-27 16:39:35,970]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:35,971]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:36,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34168832 bytes

[2021-09-27 16:39:36,145]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-27 16:39:36,145]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:37,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11993088 bytes

[2021-09-27 16:39:37,728]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-27 17:46:19,560]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-27 17:46:19,560]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:19,560]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:19,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34308096 bytes

[2021-09-27 17:46:19,677]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-27 17:46:19,677]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:21,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
balancing!
	current map manager:
		current min nodes:98
		current min depth:6
rewriting!
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 12197888 bytes

[2021-09-27 17:46:21,334]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-28 02:12:33,238]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-28 02:12:33,238]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:33,238]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:33,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34476032 bytes

[2021-09-28 02:12:33,411]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-28 02:12:33,411]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:35,051]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 12066816 bytes

[2021-09-28 02:12:35,052]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-28 16:51:55,034]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-28 16:51:55,034]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:55,034]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:55,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34217984 bytes

[2021-09-28 16:51:55,146]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-28 16:51:55,146]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:56,725]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 12017664 bytes

[2021-09-28 16:51:56,726]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-28 17:30:57,378]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-09-28 17:30:57,378]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:57,379]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:57,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34492416 bytes

[2021-09-28 17:30:57,490]mapper_test.py:156:[INFO]: area: 28 level: 3
[2021-09-28 17:30:57,491]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:59,051]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 12496896 bytes

[2021-09-28 17:30:59,052]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-10-09 10:43:08,397]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-09 10:43:08,397]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:08,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:08,508]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34349056 bytes

[2021-10-09 10:43:08,509]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-09 10:43:08,510]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:08,546]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6934528 bytes

[2021-10-09 10:43:08,546]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-09 11:25:40,709]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-09 11:25:40,709]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:40,710]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:40,873]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34328576 bytes

[2021-10-09 11:25:40,874]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-09 11:25:40,874]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:40,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6905856 bytes

[2021-10-09 11:25:40,917]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-09 16:33:44,908]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-09 16:33:44,909]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:44,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:45,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34234368 bytes

[2021-10-09 16:33:45,023]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-09 16:33:45,023]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:45,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:97
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :33
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-09 16:33:45,849]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-09 16:50:48,236]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-09 16:50:48,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:48,237]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:48,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34238464 bytes

[2021-10-09 16:50:48,349]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-09 16:50:48,349]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:49,231]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:97
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :33
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-09 16:50:49,232]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-12 11:02:21,611]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-12 11:02:21,612]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:21,612]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:21,766]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34553856 bytes

[2021-10-12 11:02:21,767]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-12 11:02:21,768]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:23,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11104256 bytes

[2021-10-12 11:02:23,460]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-12 11:19:58,325]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-12 11:19:58,326]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:58,326]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:58,442]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34324480 bytes

[2021-10-12 11:19:58,444]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-12 11:19:58,444]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:58,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6537216 bytes

[2021-10-12 11:19:58,485]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-12 13:37:50,379]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-12 13:37:50,379]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:50,379]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:50,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34443264 bytes

[2021-10-12 13:37:50,499]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-12 13:37:50,500]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:52,195]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-10-12 13:37:52,196]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-12 15:08:29,218]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-12 15:08:29,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:29,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:29,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34320384 bytes

[2021-10-12 15:08:29,340]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-12 15:08:29,341]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:31,040]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11075584 bytes

[2021-10-12 15:08:31,041]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-12 18:53:28,568]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-12 18:53:28,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:28,569]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:28,735]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 33996800 bytes

[2021-10-12 18:53:28,736]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-12 18:53:28,737]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:30,444]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11186176 bytes

[2021-10-12 18:53:30,445]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-18 11:47:00,014]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-18 11:47:00,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:00,015]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:00,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34258944 bytes

[2021-10-18 11:47:00,132]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-18 11:47:00,132]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:01,832]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11227136 bytes

[2021-10-18 11:47:01,833]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-18 12:04:31,923]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-18 12:04:31,923]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:31,923]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:32,091]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34070528 bytes

[2021-10-18 12:04:32,092]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-18 12:04:32,092]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:32,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6070272 bytes

[2021-10-18 12:04:32,120]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-19 14:12:27,839]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-19 14:12:27,839]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:27,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:27,957]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34406400 bytes

[2021-10-19 14:12:27,958]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-19 14:12:27,958]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:27,978]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6025216 bytes

[2021-10-19 14:12:27,978]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-22 13:35:05,223]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-22 13:35:05,224]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:05,224]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:05,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34238464 bytes

[2021-10-22 13:35:05,340]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-22 13:35:05,340]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:05,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 9023488 bytes

[2021-10-22 13:35:05,395]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-22 13:55:58,019]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-22 13:55:58,019]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:58,019]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:58,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34385920 bytes

[2021-10-22 13:55:58,135]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-22 13:55:58,136]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:58,196]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 8822784 bytes

[2021-10-22 13:55:58,196]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-22 14:02:49,000]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-22 14:02:49,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:49,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:49,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34365440 bytes

[2021-10-22 14:02:49,119]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-22 14:02:49,119]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:49,151]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 5984256 bytes

[2021-10-22 14:02:49,151]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-22 14:06:10,009]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-22 14:06:10,009]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:10,010]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:10,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34045952 bytes

[2021-10-22 14:06:10,170]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-22 14:06:10,170]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:10,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 6103040 bytes

[2021-10-22 14:06:10,199]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-23 13:36:24,748]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-23 13:36:24,749]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:24,749]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:24,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34242560 bytes

[2021-10-23 13:36:24,913]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-23 13:36:24,913]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:26,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :35
score:100
	Report mapping result:
		klut_size()     :64
		klut.num_gates():36
		max delay       :3
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :14
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11096064 bytes

[2021-10-23 13:36:26,566]mapper_test.py:224:[INFO]: area: 36 level: 3
[2021-10-24 17:48:06,463]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-24 17:48:06,463]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:06,463]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:06,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34545664 bytes

[2021-10-24 17:48:06,584]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-24 17:48:06,584]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:08,227]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :35
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-24 17:48:08,228]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-24 18:08:31,389]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-24 18:08:31,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:31,390]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:31,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34263040 bytes

[2021-10-24 18:08:31,507]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-24 18:08:31,507]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:33,193]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
	current map manager:
		current min nodes:98
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :32
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :38
score:100
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 11243520 bytes

[2021-10-24 18:08:33,194]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-26 10:26:02,853]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-26 10:26:02,854]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:02,854]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:03,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34086912 bytes

[2021-10-26 10:26:03,025]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-26 10:26:03,025]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:03,056]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	current map manager:
		current min nodes:98
		current min depth:7
	Report mapping result:
		klut_size()     :63
		klut.num_gates():35
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 5857280 bytes

[2021-10-26 10:26:03,057]mapper_test.py:224:[INFO]: area: 35 level: 3
[2021-10-26 11:06:28,279]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-26 11:06:28,279]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:28,280]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:28,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34254848 bytes

[2021-10-26 11:06:28,398]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-26 11:06:28,398]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:30,062]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :63
		klut.num_gates():35
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 10801152 bytes

[2021-10-26 11:06:30,063]mapper_test.py:224:[INFO]: area: 35 level: 3
[2021-10-26 11:27:03,883]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-26 11:27:03,883]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:03,883]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:04,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34607104 bytes

[2021-10-26 11:27:04,050]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-26 11:27:04,050]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:05,796]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :64
		klut.num_gates():36
		max delay       :3
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :14
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 10866688 bytes

[2021-10-26 11:27:05,797]mapper_test.py:224:[INFO]: area: 36 level: 3
[2021-10-26 12:25:09,783]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-26 12:25:09,784]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:09,784]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:09,901]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34119680 bytes

[2021-10-26 12:25:09,902]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-26 12:25:09,903]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:11,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 10919936 bytes

[2021-10-26 12:25:11,599]mapper_test.py:224:[INFO]: area: 33 level: 3
[2021-10-26 14:13:30,007]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-26 14:13:30,007]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:30,007]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:30,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34156544 bytes

[2021-10-26 14:13:30,127]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-26 14:13:30,127]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:30,159]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :63
		klut.num_gates():35
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 5693440 bytes

[2021-10-26 14:13:30,160]mapper_test.py:224:[INFO]: area: 35 level: 3
[2021-10-29 16:10:35,210]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-10-29 16:10:35,210]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:35,211]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:35,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34410496 bytes

[2021-10-29 16:10:35,326]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-10-29 16:10:35,326]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:35,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :85
		klut.num_gates():57
		max delay       :3
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
Peak memory: 5910528 bytes

[2021-10-29 16:10:35,348]mapper_test.py:224:[INFO]: area: 57 level: 3
[2021-11-03 09:52:32,299]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-03 09:52:32,299]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:32,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:32,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34627584 bytes

[2021-11-03 09:52:32,416]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-03 09:52:32,416]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:32,439]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :85
		klut.num_gates():57
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :13
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig_output.v
	Peak memory: 5971968 bytes

[2021-11-03 09:52:32,440]mapper_test.py:226:[INFO]: area: 57 level: 3
[2021-11-03 10:04:43,723]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-03 10:04:43,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:43,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:43,837]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 33992704 bytes

[2021-11-03 10:04:43,838]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-03 10:04:43,838]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:43,860]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :85
		klut.num_gates():57
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig_output.v
	Peak memory: 5971968 bytes

[2021-11-03 10:04:43,860]mapper_test.py:226:[INFO]: area: 57 level: 3
[2021-11-03 13:44:43,826]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-03 13:44:43,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:43,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:43,945]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34148352 bytes

[2021-11-03 13:44:43,946]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-03 13:44:43,946]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:43,970]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :85
		klut.num_gates():57
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig_output.v
	Peak memory: 5808128 bytes

[2021-11-03 13:44:43,971]mapper_test.py:226:[INFO]: area: 57 level: 3
[2021-11-03 13:50:58,855]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-03 13:50:58,855]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:58,855]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:58,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34209792 bytes

[2021-11-03 13:50:58,971]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-03 13:50:58,971]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:59,008]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :85
		klut.num_gates():57
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig_output.v
	Peak memory: 5857280 bytes

[2021-11-03 13:50:59,009]mapper_test.py:226:[INFO]: area: 57 level: 3
[2021-11-04 15:57:56,560]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-04 15:57:56,561]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:56,561]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:56,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34095104 bytes

[2021-11-04 15:57:56,680]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-04 15:57:56,680]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:56,703]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :64
		klut.num_gates():36
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :13
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig_output.v
	Peak memory: 5771264 bytes

[2021-11-04 15:57:56,704]mapper_test.py:226:[INFO]: area: 36 level: 3
[2021-11-16 12:28:41,093]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-16 12:28:41,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:41,093]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:41,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34516992 bytes

[2021-11-16 12:28:41,256]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-16 12:28:41,257]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:41,281]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.001138 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():36
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5775360 bytes

[2021-11-16 12:28:41,281]mapper_test.py:228:[INFO]: area: 36 level: 3
[2021-11-16 14:17:38,936]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-16 14:17:38,936]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:38,936]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:39,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34136064 bytes

[2021-11-16 14:17:39,050]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-16 14:17:39,050]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:39,080]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.001748 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():36
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-16 14:17:39,080]mapper_test.py:228:[INFO]: area: 36 level: 3
[2021-11-16 14:24:00,170]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-16 14:24:00,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:00,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:00,293]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34226176 bytes

[2021-11-16 14:24:00,294]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-16 14:24:00,294]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:00,326]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.001751 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():36
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5902336 bytes

[2021-11-16 14:24:00,327]mapper_test.py:228:[INFO]: area: 36 level: 3
[2021-11-17 16:36:38,062]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-17 16:36:38,062]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:38,063]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:38,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34275328 bytes

[2021-11-17 16:36:38,184]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-17 16:36:38,184]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:38,215]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.001837 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5795840 bytes

[2021-11-17 16:36:38,216]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-18 10:19:16,091]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-18 10:19:16,092]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:16,092]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:16,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34357248 bytes

[2021-11-18 10:19:16,255]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-18 10:19:16,256]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:16,285]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.00315 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :33
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-18 10:19:16,285]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-23 16:12:06,566]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-23 16:12:06,567]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:06,567]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:06,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34213888 bytes

[2021-11-23 16:12:06,684]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-23 16:12:06,684]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:06,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.002835 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :33
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 6004736 bytes

[2021-11-23 16:12:06,706]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-23 16:43:05,383]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-23 16:43:05,383]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:05,384]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:05,504]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34308096 bytes

[2021-11-23 16:43:05,505]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-23 16:43:05,505]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:05,527]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.003586 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :33
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-23 16:43:05,527]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-24 11:39:15,799]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-24 11:39:15,800]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:15,800]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:15,961]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34590720 bytes

[2021-11-24 11:39:15,963]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-24 11:39:15,963]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:15,987]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 9e-05 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 6057984 bytes

[2021-11-24 11:39:15,988]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-24 12:02:29,794]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-24 12:02:29,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:29,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:29,910]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34185216 bytes

[2021-11-24 12:02:29,911]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-24 12:02:29,911]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:29,937]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 7.6e-05 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-24 12:02:29,937]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-24 12:06:17,507]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-24 12:06:17,507]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:17,508]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:17,675]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34181120 bytes

[2021-11-24 12:06:17,676]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-24 12:06:17,676]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:17,700]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.001447 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-24 12:06:17,700]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-24 12:11:52,276]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-24 12:11:52,276]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:52,277]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:52,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34185216 bytes

[2021-11-24 12:11:52,395]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-24 12:11:52,396]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:52,420]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00034 secs
	Report mapping result:
		klut_size()     :56
		klut.num_gates():28
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5746688 bytes

[2021-11-24 12:11:52,421]mapper_test.py:228:[INFO]: area: 28 level: 3
[2021-11-24 12:58:16,099]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-24 12:58:16,099]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:16,099]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:16,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 12:58:16,221]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-24 12:58:16,222]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:16,241]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.00188 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 5754880 bytes

[2021-11-24 12:58:16,242]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-24 13:13:29,086]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-24 13:13:29,086]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:29,086]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:29,202]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34344960 bytes

[2021-11-24 13:13:29,203]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-24 13:13:29,203]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:30,918]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 0.001143 secs
Mapping time: 0.001213 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 10825728 bytes

[2021-11-24 13:13:30,919]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-24 13:36:17,438]mapper_test.py:79:[INFO]: run case "lal_comb"
[2021-11-24 13:36:17,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:17,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:17,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      71.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      32.0.  Edge =       94.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
P:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      300.  T =     0.00 sec
F:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       88.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
A:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
E:  Del =    3.00.  Ar =      27.0.  Edge =       87.  Cut =      256.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34209792 bytes

[2021-11-24 13:36:17,597]mapper_test.py:160:[INFO]: area: 28 level: 3
[2021-11-24 13:36:17,597]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:19,248]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
Mapping time: 7.5e-05 secs
Mapping time: 9.4e-05 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():33
		max delay       :3
		max area        :32
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v
	Peak memory: 10833920 bytes

[2021-11-24 13:36:19,249]mapper_test.py:228:[INFO]: area: 33 level: 3
