<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="listing4.17.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/stop_watch_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/stop_watch_translate.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="stop_watch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="stop_watch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="stop_watch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="stop_watch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="stop_watch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="stop_watch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stop_watch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="stop_watch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="stop_watch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="stop_watch.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stop_watch_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="stop_watch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stop_watch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stopwatch_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stopwatch_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="stopwatch_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stopwatch_testbench_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="stopwatch_testbench_isim_translate.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stopwatch_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stopwatch_testbench_stx_translate.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stopwatch_testbench_translate.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1395573188" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1395573188">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574756" xil_pn:in_ck="-3998701355820263368" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1395574756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="stop_watch.vhd"/>
      <outfile xil_pn:name="stopwatch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1395573359" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3052377271183939918" xil_pn:start_ts="1395573359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395573359" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5246811112018180458" xil_pn:start_ts="1395573359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395573188" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-758269089874785772" xil_pn:start_ts="1395573188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574758" xil_pn:in_ck="-3998701355820263368" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1395574758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="stop_watch.vhd"/>
      <outfile xil_pn:name="stopwatch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1395574759" xil_pn:in_ck="-3998701355820263368" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6876535184968327969" xil_pn:start_ts="1395574758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stopwatch_testbench_beh.prj"/>
      <outfile xil_pn:name="stopwatch_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1395574759" xil_pn:in_ck="-1830410036454754933" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6572164617342523832" xil_pn:start_ts="1395574759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stopwatch_testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1395574836" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1395574836">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574836" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7542123805721711643" xil_pn:start_ts="1395574836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574836" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-758269089874785772" xil_pn:start_ts="1395574836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574836" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1395574836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574836" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2967849965526020963" xil_pn:start_ts="1395574836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574836" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1395574836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574836" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8190146164419871970" xil_pn:start_ts="1395574836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574847" xil_pn:in_ck="-1245217701241260404" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-2043626672966981998" xil_pn:start_ts="1395574836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="stop_watch.lso"/>
      <outfile xil_pn:name="stop_watch.ngc"/>
      <outfile xil_pn:name="stop_watch.ngr"/>
      <outfile xil_pn:name="stop_watch.prj"/>
      <outfile xil_pn:name="stop_watch.stx"/>
      <outfile xil_pn:name="stop_watch.syr"/>
      <outfile xil_pn:name="stop_watch.xst"/>
      <outfile xil_pn:name="stop_watch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1395574847" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6718135673034814920" xil_pn:start_ts="1395574847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395574852" xil_pn:in_ck="-1245217701241269150" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3652507333361647356" xil_pn:start_ts="1395574847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="stop_watch.bld"/>
      <outfile xil_pn:name="stop_watch.ngd"/>
      <outfile xil_pn:name="stop_watch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1395574854" xil_pn:in_ck="-1245217701241269149" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="8555548458104392719" xil_pn:start_ts="1395574852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/stop_watch_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/stop_watch_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1395574854" xil_pn:in_ck="-958597448674453454" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1395574854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/translate/stop_watch_translate.vhd"/>
      <outfile xil_pn:name="stopwatch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1395574859" xil_pn:in_ck="-958597448674453454" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="-2226082609106481183" xil_pn:start_ts="1395574854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stopwatch_testbench_isim_translate.exe"/>
      <outfile xil_pn:name="stopwatch_testbench_translate.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1395574912" xil_pn:in_ck="3662302592422820234" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="4624837178123746644" xil_pn:start_ts="1395574912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stopwatch_testbench_isim_translate.wdb"/>
    </transform>
  </transforms>

</generated_project>
