// Seed: 4008237104
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_4 = 0;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_25;
endmodule
module module_1 #(
    parameter id_11 = 32'd5
) (
    input supply0 id_0,
    input wor id_1,
    input wire id_2
    , id_10,
    input supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply1 id_8
);
  wire [1 : -1] _id_11;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_10[id_11] = -1 >= 1'd0;
endmodule
