// Seed: 1016707737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    input tri id_3,
    input wire id_4,
    output wire id_5,
    input tri1 id_6,
    output tri id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input wor id_11,
    input supply1 id_12,
    input tri id_13,
    input wand id_14,
    input wire id_15,
    input supply1 id_16,
    output supply1 id_17
);
  wire id_19;
  xor primCall (
      id_5,
      id_9,
      id_4,
      id_16,
      id_2,
      id_11,
      id_15,
      id_6,
      id_3,
      id_10,
      id_19,
      id_13,
      id_8,
      id_14,
      id_12
  );
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
  wire id_20;
endmodule
