$date
	Sun Feb  2 14:51:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_sim $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module fa $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1!
1%
#200
1!
1$
0%
#300
1"
0!
1%
#400
0"
1!
0%
0$
1#
#500
1"
0!
1%
#600
1"
0!
1$
0%
#700
1!
1%
#800
