****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 14:48:33 2024
****************************************


  Startpoint: operand_a[17]
               (input port clocked by clk)
  Endpoint: product[41]
               (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  operand_a[17] (in)                       0.00       0.00 f
  U847/ZN (OR2_X2)                         0.06       0.06 f
  U1018/ZN (NOR2_X1)                       0.04       0.10 r
  U1019/ZN (NAND2_X1)                      0.04       0.14 f
  U922/ZN (INV_X1)                         0.06       0.20 r
  U751/ZN (NAND3_X1)                       0.05       0.25 f
  U1043/ZN (AND4_X2)                       0.06       0.31 f
  U1138/ZN (INV_X1)                        0.04       0.35 r
  U954/ZN (OR2_X2)                         0.07       0.42 r
  U1196/ZN (NOR2_X1)                       0.03       0.46 f
  U1197/ZN (OR2_X1)                        0.05       0.51 f
  U1198/ZN (NOR2_X1)                       0.05       0.56 r
  U906/Z (MUX2_X1)                         0.06       0.62 r
  U1200/ZN (NOR2_X1)                       0.03       0.64 f
  U1206/ZN (NOR2_X1)                       0.08       0.72 r
  U1252/ZN (OAI21_X1)                      0.05       0.77 f
  U1256/ZN (AOI21_X1)                      0.06       0.83 r
  U1257/ZN (OAI21_X1)                      0.05       0.88 f
  U729/ZN (AOI21_X1)                       0.08       0.96 r
  U1536/ZN (OAI21_X1)                      0.04       1.00 f
  U681/ZN (XNOR2_X1)                       0.10       1.10 r
  U1564/ZN (NAND2_X1)                      0.06       1.16 f
  U932/ZN (AND2_X1)                        0.05       1.21 f
  U1800/ZN (NAND2_X1)                      0.03       1.24 r
  U893/ZN (AND3_X1)                        0.05       1.29 r
  U953/ZN (OR2_X1)                         0.04       1.33 r
  U1810/ZN (OAI21_X1)                      0.02       1.35 f
  product[41] (out)                        0.00       1.35 f
  data arrival time                                   1.35

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock reconvergence pessimism            0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  ---------------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.35
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.35


1
