# EE312_Introduction_to_Computer_Architecture

## Lab1: ALU lab
Implemented an Arithmetic Logic Unit(ALU) by using verilog language

## Lab2: Vending Machine lab
Implemented vending machine in a Finite-State-Machine style

## Lab3: Single-cycle CPU lab
Implemented RISC-V single-cycle CPU

## Lab4: Multi-cycle CPU lab
Implemented RISC-V multi-cycle CPU

## Lab5: Pipelined CPU lab
Implemented RISC-V pipelined CPU

## Lab6: Cache lab
Implemented cache microarchitecture in RISC-V pipelined CPU
