# CTB Hackathon 2022 - Arpit Sharma Report
â–«ï¸ The verification environment is setup using Vyoma's UpTickPro provided for the hackathon.  
â–«ï¸ Gitpod screenshot ðŸ‘‡

![ss](https://user-images.githubusercontent.com/68592620/182046281-7a83b469-d9e3-48ce-86e9-59fcb49111a8.png)  
## Level 1 - Design 1  
**Multiplexer**  
In this given design we have a 31:1 multiplexer with 5 select lines. Each input & output line is two bit bus signal.  
The assert statement is used to check whether the observed outut is same as the expected output or not.  
The following errors ðŸ‘‡ are seen.

![bugs_mux](https://user-images.githubusercontent.com/68592620/182046801-56142189-f087-4744-9271-9bc77367fc8d.png)  

**Test Scenario 1**  
- Test Inputs: inp12= 0b00, inp13=0b11, sel=0b01101
- Expected Output: out= 0b11
- Observed Output in the DUT 0 (default case value ) is not equal to 0b11.  
  Since the observed output is not equal to the expected output therefore the given design has bugs.
  
**BUG 1**
```
5'b01011: out = inp11;   
5'b01101: out = inp12;  => bug [ for 12th input line, select vale corresponding to 13th input is selected ]
5'b01101: out = inp13;
 default: out = 0;
```
  To fix the bug replace ```5'b01101: out = inp12;``` with ```5'b01100: out = inp12;```  
  
**BUG 2**
```
5'b11101: out = inp29; 
 default: out = 0;      => bug [ 30th input not included in case statement ]
```
