0.7
2020.2
May 21 2025
22:59:56
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sim_1/new/control_unit_tb.sv,1760051105,systemVerilog,,,,control_unit_tb,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sim_1/new/light_controller_tb.sv,1760120907,systemVerilog,,,,light_controller_tb,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sim_1/new/register_file_tb.sv,1759872633,systemVerilog,,,,register_file_tb,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/alu.sv,1759992805,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/control_unit.sv,,alu,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/control_unit.sv,1760050574,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/register_file.sv,,control_unit,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/light_controller.sv,1760120495,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sim_1/new/light_controller_tb.sv,,light_controller,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/register_file.sv,1759872440,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sim_1/new/control_unit_tb.sv,,register_file,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
