#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul  9 05:31:29 2025
# Process ID: 132135
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.172 ; gain = 114.992 ; free physical = 351404 ; free virtual = 433975
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 132147
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2837.598 ; gain = 405.590 ; free physical = 353954 ; free virtual = 435103
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_60_6_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_60_6_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 3 - type: integer 
	Parameter din18_WIDTH bound to: 3 - type: integer 
	Parameter din19_WIDTH bound to: 3 - type: integer 
	Parameter din20_WIDTH bound to: 3 - type: integer 
	Parameter din21_WIDTH bound to: 3 - type: integer 
	Parameter din22_WIDTH bound to: 3 - type: integer 
	Parameter din23_WIDTH bound to: 3 - type: integer 
	Parameter din24_WIDTH bound to: 3 - type: integer 
	Parameter din25_WIDTH bound to: 3 - type: integer 
	Parameter din26_WIDTH bound to: 3 - type: integer 
	Parameter din27_WIDTH bound to: 3 - type: integer 
	Parameter din28_WIDTH bound to: 3 - type: integer 
	Parameter din29_WIDTH bound to: 3 - type: integer 
	Parameter din30_WIDTH bound to: 3 - type: integer 
	Parameter din31_WIDTH bound to: 3 - type: integer 
	Parameter din32_WIDTH bound to: 3 - type: integer 
	Parameter din33_WIDTH bound to: 3 - type: integer 
	Parameter din34_WIDTH bound to: 3 - type: integer 
	Parameter din35_WIDTH bound to: 3 - type: integer 
	Parameter din36_WIDTH bound to: 3 - type: integer 
	Parameter din37_WIDTH bound to: 3 - type: integer 
	Parameter din38_WIDTH bound to: 3 - type: integer 
	Parameter din39_WIDTH bound to: 3 - type: integer 
	Parameter din40_WIDTH bound to: 3 - type: integer 
	Parameter din41_WIDTH bound to: 3 - type: integer 
	Parameter din42_WIDTH bound to: 3 - type: integer 
	Parameter din43_WIDTH bound to: 3 - type: integer 
	Parameter din44_WIDTH bound to: 3 - type: integer 
	Parameter din45_WIDTH bound to: 3 - type: integer 
	Parameter din46_WIDTH bound to: 3 - type: integer 
	Parameter din47_WIDTH bound to: 3 - type: integer 
	Parameter din48_WIDTH bound to: 3 - type: integer 
	Parameter din49_WIDTH bound to: 3 - type: integer 
	Parameter din50_WIDTH bound to: 3 - type: integer 
	Parameter din51_WIDTH bound to: 3 - type: integer 
	Parameter din52_WIDTH bound to: 3 - type: integer 
	Parameter din53_WIDTH bound to: 3 - type: integer 
	Parameter din54_WIDTH bound to: 3 - type: integer 
	Parameter din55_WIDTH bound to: 3 - type: integer 
	Parameter din56_WIDTH bound to: 3 - type: integer 
	Parameter din57_WIDTH bound to: 3 - type: integer 
	Parameter din58_WIDTH bound to: 3 - type: integer 
	Parameter din59_WIDTH bound to: 3 - type: integer 
	Parameter din60_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_60_6_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_60_6_3_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_6_1_5_Pipeline_FillFlatArr' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_6_1_5_Pipeline_FillFlatArr.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe_sequential_init' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe_sequential_init' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_6_1_5_Pipeline_FillFlatArr' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_6_1_5_Pipeline_FillFlatArr.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p5-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w3_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3082.660 ; gain = 650.652 ; free physical = 353311 ; free virtual = 434477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3082.660 ; gain = 650.652 ; free physical = 353377 ; free virtual = 434550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3090.664 ; gain = 658.656 ; free physical = 353378 ; free virtual = 434551
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3489.039 ; gain = 1057.031 ; free physical = 352946 ; free virtual = 434123
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 5     
	   4 Input    6 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 40    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 180   
+---XORs : 
	   2 Input      1 Bit         XORs := 260   
+---Registers : 
	               12 Bit    Registers := 16    
	               10 Bit    Registers := 537   
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 68    
	                2 Bit    Registers := 90    
	                1 Bit    Registers := 378   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 111   
	   2 Input   10 Bit        Muxes := 1164  
	   3 Input   10 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 108   
	   5 Input    9 Bit        Muxes := 20    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 140   
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 93    
	   2 Input    1 Bit        Muxes := 646   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 351923 ; free virtual = 433114
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 351941 ; free virtual = 433133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 351903 ; free virtual = 433110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:08 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 348822 ; free virtual = 431152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:08 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 348823 ; free virtual = 431165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:09 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 348481 ; free virtual = 431161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:09 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 348425 ; free virtual = 431157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 351642 ; free virtual = 432877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 351713 ; free virtual = 432947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   214|
|3     |LUT1   |   130|
|4     |LUT2   |   219|
|5     |LUT3   |  1118|
|6     |LUT4   |  2448|
|7     |LUT5   |  1524|
|8     |LUT6   |  3921|
|9     |MUXF7  |     9|
|10    |FDRE   |  4977|
|11    |FDSE   |   276|
|12    |IBUF   |   604|
|13    |OBUF   |   663|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                                        |Module                                                                     |Cells |
+------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                             |                                                                           | 16104|
|2     |  Block_entry28_proc_U0                                                         |hls_dummy_Block_entry28_proc                                               |   470|
|3     |  flatten_out_43_U                                                              |hls_dummy_fifo_w10_d2_S_35                                                 |    10|
|4     |  flatten_out_44_U                                                              |hls_dummy_fifo_w10_d2_S_36                                                 |    10|
|5     |  flatten_out_47_U                                                              |hls_dummy_fifo_w10_d2_S_39                                                 |    10|
|6     |  flatten_out_48_U                                                              |hls_dummy_fifo_w10_d2_S_40                                                 |    10|
|7     |  flatten_out_49_U                                                              |hls_dummy_fifo_w10_d2_S_41                                                 |    10|
|8     |  flatten_out_50_U                                                              |hls_dummy_fifo_w10_d2_S_43                                                 |    10|
|9     |  flatten_out_52_U                                                              |hls_dummy_fifo_w10_d2_S_45                                                 |    10|
|10    |  flatten_out_53_U                                                              |hls_dummy_fifo_w10_d2_S_46                                                 |    10|
|11    |  flatten_out_54_U                                                              |hls_dummy_fifo_w10_d2_S_47                                                 |    10|
|12    |  flatten_out_10_U                                                              |hls_dummy_fifo_w10_d2_S                                                    |    49|
|13    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_181                                       |    40|
|14    |  flatten_out_11_U                                                              |hls_dummy_fifo_w10_d2_S_0                                                  |    49|
|15    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_180                                       |    40|
|16    |  flatten_out_12_U                                                              |hls_dummy_fifo_w10_d2_S_1                                                  |    51|
|17    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_179                                       |    40|
|18    |  flatten_out_13_U                                                              |hls_dummy_fifo_w10_d2_S_2                                                  |    49|
|19    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_178                                       |    40|
|20    |  flatten_out_14_U                                                              |hls_dummy_fifo_w10_d2_S_3                                                  |    50|
|21    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_177                                       |    40|
|22    |  flatten_out_15_U                                                              |hls_dummy_fifo_w10_d2_S_4                                                  |    49|
|23    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_176                                       |    40|
|24    |  flatten_out_16_U                                                              |hls_dummy_fifo_w10_d2_S_5                                                  |    50|
|25    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_175                                       |    40|
|26    |  flatten_out_17_U                                                              |hls_dummy_fifo_w10_d2_S_6                                                  |    52|
|27    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_174                                       |    40|
|28    |  flatten_out_18_U                                                              |hls_dummy_fifo_w10_d2_S_7                                                  |    49|
|29    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_173                                       |    40|
|30    |  flatten_out_19_U                                                              |hls_dummy_fifo_w10_d2_S_8                                                  |    49|
|31    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_172                                       |    40|
|32    |  flatten_out_1_U                                                               |hls_dummy_fifo_w10_d2_S_9                                                  |    50|
|33    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_171                                       |    40|
|34    |  flatten_out_20_U                                                              |hls_dummy_fifo_w10_d2_S_10                                                 |    49|
|35    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_170                                       |    40|
|36    |  flatten_out_21_U                                                              |hls_dummy_fifo_w10_d2_S_11                                                 |    49|
|37    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_169                                       |    40|
|38    |  flatten_out_22_U                                                              |hls_dummy_fifo_w10_d2_S_12                                                 |    51|
|39    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_168                                       |    40|
|40    |  flatten_out_23_U                                                              |hls_dummy_fifo_w10_d2_S_13                                                 |    49|
|41    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_167                                       |    40|
|42    |  flatten_out_24_U                                                              |hls_dummy_fifo_w10_d2_S_14                                                 |    49|
|43    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_166                                       |    40|
|44    |  flatten_out_25_U                                                              |hls_dummy_fifo_w10_d2_S_15                                                 |    49|
|45    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_165                                       |    40|
|46    |  flatten_out_26_U                                                              |hls_dummy_fifo_w10_d2_S_16                                                 |    49|
|47    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_164                                       |    40|
|48    |  flatten_out_27_U                                                              |hls_dummy_fifo_w10_d2_S_17                                                 |    49|
|49    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_163                                       |    40|
|50    |  flatten_out_28_U                                                              |hls_dummy_fifo_w10_d2_S_18                                                 |    49|
|51    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_162                                       |    40|
|52    |  flatten_out_29_U                                                              |hls_dummy_fifo_w10_d2_S_19                                                 |    51|
|53    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_161                                       |    40|
|54    |  flatten_out_2_U                                                               |hls_dummy_fifo_w10_d2_S_20                                                 |    49|
|55    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_160                                       |    40|
|56    |  flatten_out_30_U                                                              |hls_dummy_fifo_w10_d2_S_21                                                 |    49|
|57    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_159                                       |    40|
|58    |  flatten_out_31_U                                                              |hls_dummy_fifo_w10_d2_S_22                                                 |    49|
|59    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_158                                       |    40|
|60    |  flatten_out_32_U                                                              |hls_dummy_fifo_w10_d2_S_23                                                 |    50|
|61    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_157                                       |    40|
|62    |  flatten_out_33_U                                                              |hls_dummy_fifo_w10_d2_S_24                                                 |    49|
|63    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_156                                       |    40|
|64    |  flatten_out_34_U                                                              |hls_dummy_fifo_w10_d2_S_25                                                 |    49|
|65    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_155                                       |    40|
|66    |  flatten_out_35_U                                                              |hls_dummy_fifo_w10_d2_S_26                                                 |    50|
|67    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_154                                       |    40|
|68    |  flatten_out_36_U                                                              |hls_dummy_fifo_w10_d2_S_27                                                 |    49|
|69    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_153                                       |    40|
|70    |  flatten_out_37_U                                                              |hls_dummy_fifo_w10_d2_S_28                                                 |    49|
|71    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_152                                       |    40|
|72    |  flatten_out_38_U                                                              |hls_dummy_fifo_w10_d2_S_29                                                 |    50|
|73    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_151                                       |    40|
|74    |  flatten_out_39_U                                                              |hls_dummy_fifo_w10_d2_S_30                                                 |    50|
|75    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_150                                       |    40|
|76    |  flatten_out_3_U                                                               |hls_dummy_fifo_w10_d2_S_31                                                 |    49|
|77    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_149                                       |    40|
|78    |  flatten_out_40_U                                                              |hls_dummy_fifo_w10_d2_S_32                                                 |    51|
|79    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_148                                       |    40|
|80    |  flatten_out_41_U                                                              |hls_dummy_fifo_w10_d2_S_33                                                 |    49|
|81    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_147                                       |    40|
|82    |  flatten_out_42_U                                                              |hls_dummy_fifo_w10_d2_S_34                                                 |    49|
|83    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_146                                       |    40|
|84    |  flatten_out_45_U                                                              |hls_dummy_fifo_w10_d2_S_37                                                 |    11|
|85    |  flatten_out_46_U                                                              |hls_dummy_fifo_w10_d2_S_38                                                 |    13|
|86    |  flatten_out_4_U                                                               |hls_dummy_fifo_w10_d2_S_42                                                 |    50|
|87    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_145                                       |    40|
|88    |  flatten_out_51_U                                                              |hls_dummy_fifo_w10_d2_S_44                                                 |    12|
|89    |  flatten_out_55_U                                                              |hls_dummy_fifo_w10_d2_S_48                                                 |    12|
|90    |  flatten_out_56_U                                                              |hls_dummy_fifo_w10_d2_S_49                                                 |    51|
|91    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_144                                       |    40|
|92    |  flatten_out_57_U                                                              |hls_dummy_fifo_w10_d2_S_50                                                 |    49|
|93    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_143                                       |    40|
|94    |  flatten_out_58_U                                                              |hls_dummy_fifo_w10_d2_S_51                                                 |    49|
|95    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_142                                       |    40|
|96    |  flatten_out_59_U                                                              |hls_dummy_fifo_w10_d2_S_52                                                 |    49|
|97    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_141                                       |    40|
|98    |  flatten_out_5_U                                                               |hls_dummy_fifo_w10_d2_S_53                                                 |    49|
|99    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_140                                       |    40|
|100   |  flatten_out_6_U                                                               |hls_dummy_fifo_w10_d2_S_54                                                 |    50|
|101   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_139                                       |    40|
|102   |  flatten_out_7_U                                                               |hls_dummy_fifo_w10_d2_S_55                                                 |    49|
|103   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_138                                       |    40|
|104   |  flatten_out_8_U                                                               |hls_dummy_fifo_w10_d2_S_56                                                 |    50|
|105   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_137                                       |    40|
|106   |  flatten_out_9_U                                                               |hls_dummy_fifo_w10_d2_S_57                                                 |    49|
|107   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_136                                       |    40|
|108   |  flatten_out_U                                                                 |hls_dummy_fifo_w10_d2_S_58                                                 |    50|
|109   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_135                                       |    40|
|110   |  sparse_arr_feat_conv1_out_1_U                                                 |hls_dummy_fifo_w10_d2_S_59                                                 |    41|
|111   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_134                                       |    32|
|112   |  sparse_arr_feat_conv1_out_2_U                                                 |hls_dummy_fifo_w10_d2_S_60                                                 |   514|
|113   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_133                                       |   499|
|114   |  sparse_arr_feat_conv1_out_3_U                                                 |hls_dummy_fifo_w10_d2_S_61                                                 |    41|
|115   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_132                                       |    32|
|116   |  sparse_arr_feat_conv1_out_4_U                                                 |hls_dummy_fifo_w10_d2_S_62                                                 |    43|
|117   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_131                                       |    34|
|118   |  sparse_arr_feat_conv1_out_U                                                   |hls_dummy_fifo_w10_d2_S_63                                                 |    40|
|119   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_130                                       |    30|
|120   |  sparse_arr_feat_reduce_out_1_U                                                |hls_dummy_fifo_w10_d2_S_64                                                 |   388|
|121   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_129                                       |   379|
|122   |  sparse_arr_feat_reduce_out_2_U                                                |hls_dummy_fifo_w10_d2_S_65                                                 |   389|
|123   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_128                                       |   379|
|124   |  sparse_arr_feat_reduce_out_3_U                                                |hls_dummy_fifo_w10_d2_S_66                                                 |   394|
|125   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_127                                       |   385|
|126   |  sparse_arr_feat_reduce_out_4_U                                                |hls_dummy_fifo_w10_d2_S_67                                                 |   406|
|127   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_126                                       |   397|
|128   |  sparse_arr_feat_reduce_out_U                                                  |hls_dummy_fifo_w10_d2_S_68                                                 |   451|
|129   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |   442|
|130   |  sparse_arr_hash_reduce_out_1_c13_channel_U                                    |hls_dummy_fifo_w3_d2_S                                                     |    30|
|131   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_125                                        |    21|
|132   |  sparse_arr_hash_reduce_out_1_c_U                                              |hls_dummy_fifo_w3_d2_S_69                                                  |    19|
|133   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_124                                        |    10|
|134   |  sparse_arr_hash_reduce_out_2_c14_channel_U                                    |hls_dummy_fifo_w3_d2_S_70                                                  |    29|
|135   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_123                                        |    20|
|136   |  sparse_arr_hash_reduce_out_2_c_U                                              |hls_dummy_fifo_w3_d2_S_71                                                  |    19|
|137   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_122                                        |    10|
|138   |  sparse_arr_hash_reduce_out_3_c15_channel_U                                    |hls_dummy_fifo_w3_d2_S_72                                                  |    26|
|139   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_121                                        |    17|
|140   |  sparse_arr_hash_reduce_out_3_c_U                                              |hls_dummy_fifo_w3_d2_S_73                                                  |    21|
|141   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_120                                        |    10|
|142   |  sparse_arr_hash_reduce_out_4_c16_channel_U                                    |hls_dummy_fifo_w3_d2_S_74                                                  |    29|
|143   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_119                                        |    19|
|144   |  sparse_arr_hash_reduce_out_4_c_U                                              |hls_dummy_fifo_w3_d2_S_75                                                  |    20|
|145   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_118                                        |    10|
|146   |  sparse_arr_hash_reduce_out_5_c17_channel_U                                    |hls_dummy_fifo_w3_d2_S_76                                                  |    28|
|147   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_117                                        |    18|
|148   |  sparse_arr_hash_reduce_out_5_c_U                                              |hls_dummy_fifo_w3_d2_S_77                                                  |    19|
|149   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_116                                        |    10|
|150   |  sparse_arr_hash_reduce_out_6_c18_channel_U                                    |hls_dummy_fifo_w3_d2_S_78                                                  |    27|
|151   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_115                                        |    18|
|152   |  sparse_arr_hash_reduce_out_6_c_U                                              |hls_dummy_fifo_w3_d2_S_79                                                  |    19|
|153   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_114                                        |    10|
|154   |  sparse_arr_hash_reduce_out_7_c19_channel_U                                    |hls_dummy_fifo_w3_d2_S_80                                                  |    28|
|155   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_113                                        |    19|
|156   |  sparse_arr_hash_reduce_out_7_c_U                                              |hls_dummy_fifo_w3_d2_S_81                                                  |    20|
|157   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_112                                        |    10|
|158   |  sparse_arr_hash_reduce_out_8_c20_channel_U                                    |hls_dummy_fifo_w3_d2_S_82                                                  |    28|
|159   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_111                                        |    17|
|160   |  sparse_arr_hash_reduce_out_8_c_U                                              |hls_dummy_fifo_w3_d2_S_83                                                  |    19|
|161   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_110                                        |    10|
|162   |  sparse_arr_hash_reduce_out_9_c21_channel_U                                    |hls_dummy_fifo_w3_d2_S_84                                                  |    29|
|163   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_109                                        |    20|
|164   |  sparse_arr_hash_reduce_out_9_c_U                                              |hls_dummy_fifo_w3_d2_S_85                                                  |    19|
|165   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_108                                        |    10|
|166   |  sparse_arr_hash_reduce_out_c12_channel_U                                      |hls_dummy_fifo_w3_d2_S_86                                                  |    34|
|167   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg_107                                        |    21|
|168   |  sparse_arr_hash_reduce_out_c_U                                                |hls_dummy_fifo_w3_d2_S_87                                                  |    19|
|169   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                           |hls_dummy_fifo_w3_d2_S_ShiftReg                                            |    10|
|170   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_U0              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s  |  1609|
|171   |    mul_10s_10s_18_1_1_U10                                                      |hls_dummy_mul_10s_10s_18_1_1                                               |   110|
|172   |    mul_10s_10s_18_1_1_U11                                                      |hls_dummy_mul_10s_10s_18_1_1_88                                            |    95|
|173   |    mul_10s_10s_18_1_1_U12                                                      |hls_dummy_mul_10s_10s_18_1_1_89                                            |    95|
|174   |    mul_10s_10s_18_1_1_U13                                                      |hls_dummy_mul_10s_10s_18_1_1_90                                            |   100|
|175   |    mul_10s_10s_18_1_1_U14                                                      |hls_dummy_mul_10s_10s_18_1_1_91                                            |    52|
|176   |    mul_10s_10s_18_1_1_U15                                                      |hls_dummy_mul_10s_10s_18_1_1_92                                            |    42|
|177   |    mul_10s_10s_18_1_1_U16                                                      |hls_dummy_mul_10s_10s_18_1_1_93                                            |    42|
|178   |    mul_10s_10s_18_1_1_U17                                                      |hls_dummy_mul_10s_10s_18_1_1_94                                            |    42|
|179   |    mul_10s_10s_18_1_1_U18                                                      |hls_dummy_mul_10s_10s_18_1_1_95                                            |    52|
|180   |    mul_10s_10s_18_1_1_U19                                                      |hls_dummy_mul_10s_10s_18_1_1_96                                            |    42|
|181   |    mul_10s_10s_18_1_1_U20                                                      |hls_dummy_mul_10s_10s_18_1_1_97                                            |    42|
|182   |    mul_10s_10s_18_1_1_U21                                                      |hls_dummy_mul_10s_10s_18_1_1_98                                            |    42|
|183   |    mul_10s_10s_18_1_1_U22                                                      |hls_dummy_mul_10s_10s_18_1_1_99                                            |    52|
|184   |    mul_10s_10s_18_1_1_U23                                                      |hls_dummy_mul_10s_10s_18_1_1_100                                           |    42|
|185   |    mul_10s_10s_18_1_1_U24                                                      |hls_dummy_mul_10s_10s_18_1_1_101                                           |    42|
|186   |    mul_10s_10s_18_1_1_U25                                                      |hls_dummy_mul_10s_10s_18_1_1_102                                           |    42|
|187   |    mul_10s_10s_18_1_1_U26                                                      |hls_dummy_mul_10s_10s_18_1_1_103                                           |    52|
|188   |    mul_10s_10s_18_1_1_U27                                                      |hls_dummy_mul_10s_10s_18_1_1_104                                           |    42|
|189   |    mul_10s_10s_18_1_1_U28                                                      |hls_dummy_mul_10s_10s_18_1_1_105                                           |    42|
|190   |    mul_10s_10s_18_1_1_U29                                                      |hls_dummy_mul_10s_10s_18_1_1_106                                           |    42|
|191   |  sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_U0                     |hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_s         |  4437|
|192   |    grp_sparse_flatten_ap_fixed_ap_uint_10_10_6_1_5_Pipeline_FillFlatArr_fu_626 |hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_6_1_5_Pipeline_FillFlatArr |  3770|
|193   |      flow_control_loop_pipe_sequential_init_U                                  |hls_dummy_flow_control_loop_pipe_sequential_init                           |    10|
|194   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_4_U0              |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_5_4    |  2586|
+------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 351720 ; free virtual = 432954
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4322.914 ; gain = 1890.906 ; free physical = 351720 ; free virtual = 432957
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4322.922 ; gain = 1890.906 ; free physical = 351719 ; free virtual = 432956
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4322.922 ; gain = 0.000 ; free physical = 352006 ; free virtual = 433241
INFO: [Netlist 29-17] Analyzing 828 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4396.840 ; gain = 0.000 ; free physical = 352186 ; free virtual = 433421
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 605 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 604 instances

Synth Design complete | Checksum: e05a1eca
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:18 . Memory (MB): peak = 4396.840 ; gain = 1988.668 ; free physical = 352164 ; free virtual = 433399
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3972.620; main = 3704.944; forked = 369.069
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5290.277; main = 4396.844; forked = 967.359
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4460.871 ; gain = 64.031 ; free physical = 352072 ; free virtual = 433310

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12278221c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.449 ; gain = 39.578 ; free physical = 350407 ; free virtual = 431645

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e87120ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 349087 ; free virtual = 431425
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b5844325

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 348968 ; free virtual = 431422
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 857472ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 348816 ; free virtual = 431409
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 16e0c497a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 348699 ; free virtual = 431437
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 16e0c497a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 348699 ; free virtual = 431437
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               2  |                                              0  |
|  Constant propagation         |               3  |               6  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16e0c497a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 348698 ; free virtual = 431437

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16e0c497a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 348698 ; free virtual = 431436

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16e0c497a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 348698 ; free virtual = 431436

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 348698 ; free virtual = 431436
Ending Netlist Obfuscation Task | Checksum: 16e0c497a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4527.262 ; gain = 0.000 ; free physical = 348698 ; free virtual = 431436
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4527.262 ; gain = 130.422 ; free physical = 348698 ; free virtual = 431436
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 05:33:10 2025...
