Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 20398d727fee4f8e97a87aad7af48448 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_jaccard_sim_behav xil_defaultlib.cfg_tb_jaccard_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mult_2x2_pack
Compiling architecture behavioral of entity xil_defaultlib.mac_3x1_array [mac_3x1_array_default]
Compiling architecture behavioral of entity xil_defaultlib.mac_main [mac_main_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_main [adder_main_default]
Compiling architecture behavioral of entity xil_defaultlib.subtract_main [subtract_main_default]
Compiling architecture behavioral of entity xil_defaultlib.divider_main [divider_main_default]
Compiling architecture behavioral of entity xil_defaultlib.jaccard_sim [jaccard_sim_default]
Compiling architecture tb of entity xil_defaultlib.tb_jaccard_sim [tb_jaccard_sim]
Built simulation snapshot cfg_tb_jaccard_sim_behav
