Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 13:08:54 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MovingLed_Wrapper_timing_summary_routed.rpt -pb MovingLed_Wrapper_timing_summary_routed.pb -rpx MovingLed_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MovingLed_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.723        0.000                      0                   28        0.264        0.000                      0                   28        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.723        0.000                      0                   28        0.264        0.000                      0                   28        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.704ns (21.766%)  route 2.530ns (78.234%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621     5.142    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/Q
                         net (fo=3, routed)           1.270     6.868    MovingLed_inst/sevensegmentdriver_inst/count[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.992 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3/O
                         net (fo=18, routed)          1.261     8.253    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.377 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.377    MovingLed_inst/sevensegmentdriver_inst/count_0[16]
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.032    15.100    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.704ns (21.799%)  route 2.525ns (78.201%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621     5.142    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/Q
                         net (fo=3, routed)           1.270     6.868    MovingLed_inst/sevensegmentdriver_inst/count[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.992 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3/O
                         net (fo=18, routed)          1.256     8.248    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.372 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[15]_i_1/O
                         net (fo=1, routed)           0.000     8.372    MovingLed_inst/sevensegmentdriver_inst/count_0[15]
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.031    15.099    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.704ns (22.996%)  route 2.357ns (77.004%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621     5.142    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/Q
                         net (fo=3, routed)           1.270     6.868    MovingLed_inst/sevensegmentdriver_inst/count[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.992 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3/O
                         net (fo=18, routed)          1.088     8.080    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.204 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.204    MovingLed_inst/sevensegmentdriver_inst/count_0[14]
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.031    15.099    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.704ns (23.283%)  route 2.320ns (76.717%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/Q
                         net (fo=2, routed)           1.262     6.857    MovingLed_inst/sevensegmentdriver_inst/count[15]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.981 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3/O
                         net (fo=18, routed)          1.058     8.039    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.163 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[10]_i_1/O
                         net (fo=1, routed)           0.000     8.163    MovingLed_inst/sevensegmentdriver_inst/count_0[10]
    SLICE_X63Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 1.861ns (61.813%)  route 1.150ns (38.187%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621     5.142    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.053    MovingLed_inst/sevensegmentdriver_inst/count[1]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.709 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.709    MovingLed_inst/sevensegmentdriver_inst/count0_carry_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.823 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.823    MovingLed_inst/sevensegmentdriver_inst/count0_carry__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.937 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.946    MovingLed_inst/sevensegmentdriver_inst/count0_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.168 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__2/O[0]
                         net (fo=1, routed)           0.686     7.854    MovingLed_inst/sevensegmentdriver_inst/data0[13]
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.299     8.153 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.153    MovingLed_inst/sevensegmentdriver_inst/count_0[13]
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.029    15.097    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 1.731ns (57.766%)  route 1.266ns (42.234%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621     5.142    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.053    MovingLed_inst/sevensegmentdriver_inst/count[1]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.709 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.709    MovingLed_inst/sevensegmentdriver_inst/count0_carry_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.022 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__0/O[3]
                         net (fo=1, routed)           0.811     7.833    MovingLed_inst/sevensegmentdriver_inst/data0[8]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.306     8.139 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.139    MovingLed_inst/sevensegmentdriver_inst/count_0[8]
    SLICE_X61Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X61Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.031    15.100    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 1.653ns (56.687%)  route 1.263ns (43.313%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621     5.142    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.053    MovingLed_inst/sevensegmentdriver_inst/count[1]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.709 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.709    MovingLed_inst/sevensegmentdriver_inst/count0_carry_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__0/O[2]
                         net (fo=1, routed)           0.808     7.756    MovingLed_inst/sevensegmentdriver_inst/data0[7]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.302     8.058 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.058    MovingLed_inst/sevensegmentdriver_inst/count_0[7]
    SLICE_X61Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X61Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.031    15.100    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.704ns (24.653%)  route 2.152ns (75.347%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/Q
                         net (fo=2, routed)           1.262     6.857    MovingLed_inst/sevensegmentdriver_inst/count[15]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.981 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3/O
                         net (fo=18, routed)          0.890     7.871    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.995 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.995    MovingLed_inst/sevensegmentdriver_inst/count_0[9]
    SLICE_X63Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.704ns (24.661%)  route 2.151ns (75.339%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/Q
                         net (fo=2, routed)           1.262     6.857    MovingLed_inst/sevensegmentdriver_inst/count[15]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.981 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3/O
                         net (fo=18, routed)          0.889     7.870    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.994 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.994    MovingLed_inst/sevensegmentdriver_inst/count_0[6]
    SLICE_X63Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.031    15.101    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.696%)  route 2.147ns (75.304%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/Q
                         net (fo=2, routed)           1.262     6.857    MovingLed_inst/sevensegmentdriver_inst/count[15]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.981 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3/O
                         net (fo=18, routed)          0.885     7.866    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.990 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[12]_i_1/O
                         net (fo=1, routed)           0.000     7.990    MovingLed_inst/sevensegmentdriver_inst/count_0[12]
    SLICE_X63Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  7.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.554     1.437    MovingLed_inst/CLK
    SLICE_X54Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/Q
                         net (fo=2, routed)           0.175     1.776    MovingLed_inst/stillActive[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  MovingLed_inst/LED_POSITION.stillActive[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    MovingLed_inst/LED_POSITION.stillActive[0]_i_1_n_0
    SLICE_X54Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X54Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.120     1.557    MovingLed_inst/LED_POSITION.stillActive_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.location_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.453%)  route 0.203ns (52.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.554     1.437    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=28, routed)          0.203     1.781    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X55Y23         LUT3 (Prop_lut3_I2_O)        0.042     1.823 r  MovingLed_inst/LED_POSITION.location[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    MovingLed_inst/LED_POSITION.location[1]_i_1_n_0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.107     1.544    MovingLed_inst/LED_POSITION.location_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.location_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.344%)  route 0.205ns (52.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.554     1.437    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=28, routed)          0.205     1.783    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.043     1.826 r  MovingLed_inst/LED_POSITION.location[3]_i_2/O
                         net (fo=1, routed)           0.000     1.826    MovingLed_inst/LED_POSITION.location[3]_i_2_n_0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.107     1.544    MovingLed_inst/LED_POSITION.location_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.198     1.829    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]_i_1_n_0
    SLICE_X64Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.120     1.586    MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.location_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.554     1.437    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=28, routed)          0.203     1.781    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X55Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  MovingLed_inst/LED_POSITION.location[0]_i_1/O
                         net (fo=1, routed)           0.000     1.826    MovingLed_inst/LED_POSITION.location[0]_i_1_n_0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.091     1.528    MovingLed_inst/LED_POSITION.location_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.location_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.614%)  route 0.205ns (52.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.554     1.437    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=28, routed)          0.205     1.783    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X55Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  MovingLed_inst/LED_POSITION.location[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    MovingLed_inst/LED_POSITION.location[2]_i_1_n_0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.092     1.529    MovingLed_inst/LED_POSITION.location_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.801%)  route 0.258ns (55.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.258     1.887    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]_i_1_n_0
    SLICE_X64Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.977    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.121     1.586    MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.231ns (47.798%)  route 0.252ns (52.202%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/Q
                         net (fo=2, routed)           0.123     1.730    MovingLed_inst/sevensegmentdriver_inst/count[9]
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.775 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_5/O
                         net (fo=18, routed)          0.129     1.903    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.948 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.948    MovingLed_inst/sevensegmentdriver_inst/count_0[8]
    SLICE_X61Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.849     1.976    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X61Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092     1.590    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.231ns (44.724%)  route 0.286ns (55.276%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/Q
                         net (fo=2, routed)           0.146     1.752    MovingLed_inst/sevensegmentdriver_inst/count[14]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_4/O
                         net (fo=18, routed)          0.140     1.937    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_4_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.982 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.982    MovingLed_inst/sevensegmentdriver_inst/count_0[10]
    SLICE_X63Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.977    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.092     1.591    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.231ns (46.459%)  route 0.266ns (53.541%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]/Q
                         net (fo=2, routed)           0.148     1.755    MovingLed_inst/sevensegmentdriver_inst/count[4]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.800 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_2/O
                         net (fo=18, routed)          0.118     1.918    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_2_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.963 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.963    MovingLed_inst/sevensegmentdriver_inst/count_0[6]
    SLICE_X63Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.405    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   MovingLed_inst/LED_POSITION.location_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.736ns  (logic 4.462ns (41.567%)  route 6.273ns (58.433%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 f  MovingLed_inst/LED_POSITION.location_reg[1]/Q
                         net (fo=27, routed)          2.063     7.556    MovingLed_inst/LED_POSITION.location_reg[1]
    SLICE_X58Y31         LUT4 (Prop_lut4_I1_O)        0.327     7.883 r  MovingLed_inst/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.210    12.093    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    15.810 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.810    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.103ns  (logic 4.491ns (44.454%)  route 5.612ns (55.546%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  MovingLed_inst/LED_POSITION.location_reg[1]/Q
                         net (fo=27, routed)          1.967     7.460    MovingLed_inst/LED_POSITION.location_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I0_O)        0.327     7.787 r  MovingLed_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.645    11.432    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.745    15.178 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.178    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.029ns  (logic 4.248ns (42.355%)  route 5.781ns (57.645%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 f  MovingLed_inst/LED_POSITION.location_reg[1]/Q
                         net (fo=27, routed)          2.066     7.559    MovingLed_inst/LED_POSITION.location_reg[1]
    SLICE_X58Y31         LUT4 (Prop_lut4_I0_O)        0.299     7.858 r  MovingLed_inst/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.715    11.573    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.103 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.103    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 4.225ns (45.309%)  route 5.100ns (54.691%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 f  MovingLed_inst/LED_POSITION.location_reg[1]/Q
                         net (fo=27, routed)          2.063     7.556    MovingLed_inst/LED_POSITION.location_reg[1]
    SLICE_X58Y31         LUT4 (Prop_lut4_I0_O)        0.299     7.855 r  MovingLed_inst/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.037    10.893    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.400 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.400    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.319ns (46.820%)  route 4.905ns (53.180%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  MovingLed_inst/LED_POSITION.location_reg[2]/Q
                         net (fo=26, routed)          1.238     6.769    MovingLed_inst/LED_POSITION.location_reg[2]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.921 r  MovingLed_inst/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.667    10.588    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.711    14.298 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.298    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 4.445ns (48.521%)  route 4.716ns (51.479%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  MovingLed_inst/LED_POSITION.location_reg[1]/Q
                         net (fo=27, routed)          1.046     6.539    MovingLed_inst/LED_POSITION.location_reg[1]
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.321     6.860 r  MovingLed_inst/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.670    10.530    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.705    14.235 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.235    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 4.098ns (46.084%)  route 4.795ns (53.916%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  MovingLed_inst/LED_POSITION.location_reg[2]/Q
                         net (fo=26, routed)          1.238     6.769    MovingLed_inst/LED_POSITION.location_reg[2]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  MovingLed_inst/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.556    10.449    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.967 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.967    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 4.321ns (48.638%)  route 4.563ns (51.362%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=28, routed)          0.875     6.405    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X54Y22         LUT4 (Prop_lut4_I0_O)        0.153     6.558 r  MovingLed_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.688    10.246    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.712    13.958 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.958    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 4.219ns (48.303%)  route 4.515ns (51.697%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  MovingLed_inst/LED_POSITION.location_reg[1]/Q
                         net (fo=27, routed)          1.046     6.539    MovingLed_inst/LED_POSITION.location_reg[1]
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.299     6.838 r  MovingLed_inst/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.470    10.308    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.809 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.809    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.707ns  (logic 4.233ns (48.622%)  route 4.473ns (51.378%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.553     5.074    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  MovingLed_inst/LED_POSITION.location_reg[1]/Q
                         net (fo=27, routed)          1.967     7.460    MovingLed_inst/LED_POSITION.location_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.299     7.759 r  MovingLed_inst/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.506    10.266    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.781 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.781    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.421ns (72.643%)  route 0.535ns (27.357%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.198     1.829    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.210    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.422 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.422    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.420ns (71.232%)  route 0.574ns (28.768%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.241     1.870    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.915 r  MovingLed_inst/sevensegmentdriver_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.248    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.459 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.459    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.413ns (69.914%)  route 0.608ns (30.086%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.245     1.874    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  MovingLed_inst/sevensegmentdriver_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.282    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.486 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.486    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.445ns (70.999%)  route 0.590ns (29.001%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.258     1.888    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.933 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.265    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.501 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.501    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.445ns (70.971%)  route 0.591ns (29.029%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.257     1.887    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.266    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.503 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.503    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.430ns (70.113%)  route 0.610ns (29.887%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.256     1.886    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.285    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.506 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.506    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.439ns (70.418%)  route 0.605ns (29.582%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.273     1.903    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.948 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.279    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.509 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.509    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.415ns (68.416%)  route 0.653ns (31.584%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.240     1.870    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.915 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.328    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.534 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.534    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.478ns (69.807%)  route 0.639ns (30.193%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.241     1.870    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.048     1.918 r  MovingLed_inst/sevensegmentdriver_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.317    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.583 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.583    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.441ns (65.911%)  route 0.745ns (34.089%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.244     1.875    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.920 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     2.421    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.653 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.653    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.483ns  (logic 1.699ns (30.991%)  route 3.784ns (69.009%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           3.233     4.684    MovingLed_inst/btnR_IBUF
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  MovingLed_inst/LED_POSITION.location[3]_i_3/O
                         net (fo=2, routed)           0.172     4.980    MovingLed_inst/LED_POSITION.location[3]_i_3_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=4, routed)           0.379     5.483    MovingLed_inst/location0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.437     4.778    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.483ns  (logic 1.699ns (30.991%)  route 3.784ns (69.009%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           3.233     4.684    MovingLed_inst/btnR_IBUF
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  MovingLed_inst/LED_POSITION.location[3]_i_3/O
                         net (fo=2, routed)           0.172     4.980    MovingLed_inst/LED_POSITION.location[3]_i_3_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=4, routed)           0.379     5.483    MovingLed_inst/location0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.437     4.778    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.483ns  (logic 1.699ns (30.991%)  route 3.784ns (69.009%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           3.233     4.684    MovingLed_inst/btnR_IBUF
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  MovingLed_inst/LED_POSITION.location[3]_i_3/O
                         net (fo=2, routed)           0.172     4.980    MovingLed_inst/LED_POSITION.location[3]_i_3_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=4, routed)           0.379     5.483    MovingLed_inst/location0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.437     4.778    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.483ns  (logic 1.699ns (30.991%)  route 3.784ns (69.009%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           3.233     4.684    MovingLed_inst/btnR_IBUF
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  MovingLed_inst/LED_POSITION.location[3]_i_3/O
                         net (fo=2, routed)           0.172     4.980    MovingLed_inst/LED_POSITION.location[3]_i_3_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=4, routed)           0.379     5.483    MovingLed_inst/location0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.437     4.778    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.395ns  (logic 1.699ns (31.496%)  route 3.696ns (68.504%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           3.233     4.684    MovingLed_inst/btnR_IBUF
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  MovingLed_inst/LED_POSITION.location[3]_i_3/O
                         net (fo=2, routed)           0.463     5.271    MovingLed_inst/LED_POSITION.location[3]_i_3_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.395 r  MovingLed_inst/LED_POSITION.stillActive[0]_i_1/O
                         net (fo=1, routed)           0.000     5.395    MovingLed_inst/LED_POSITION.stillActive[0]_i_1_n_0
    SLICE_X54Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.437     4.778    MovingLed_inst/CLK
    SLICE_X54Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.123ns  (logic 1.454ns (28.377%)  route 3.669ns (71.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          3.669     5.123    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X64Y24         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[11]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.123ns  (logic 1.454ns (28.377%)  route 3.669ns (71.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          3.669     5.123    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X64Y24         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X64Y24         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 1.454ns (29.011%)  route 3.557ns (70.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          3.557     5.011    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X61Y23         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503     4.844    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X61Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 1.454ns (29.011%)  route 3.557ns (70.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          3.557     5.011    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X61Y23         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503     4.844    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X61Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.454ns (29.062%)  route 3.548ns (70.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          3.548     5.002    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X63Y25         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y25         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.264ns (17.900%)  route 1.213ns (82.100%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.213     1.432    MovingLed_inst/btnL_IBUF
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.477 r  MovingLed_inst/LED_POSITION.stillActive[0]_i_1/O
                         net (fo=1, routed)           0.000     1.477    MovingLed_inst/LED_POSITION.stillActive[0]_i_1_n_0
    SLICE_X54Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X54Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.264ns (16.991%)  route 1.292ns (83.009%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.292     1.511    MovingLed_inst/btnL_IBUF
    SLICE_X55Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.556 r  MovingLed_inst/LED_POSITION.location[2]_i_1/O
                         net (fo=1, routed)           0.000     1.556    MovingLed_inst/LED_POSITION.location[2]_i_1_n_0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.264ns (16.991%)  route 1.292ns (83.009%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.292     1.511    MovingLed_inst/btnL_IBUF
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.556 r  MovingLed_inst/LED_POSITION.location[3]_i_2/O
                         net (fo=1, routed)           0.000     1.556    MovingLed_inst/LED_POSITION.location[3]_i_2_n_0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.263ns (16.070%)  route 1.376ns (83.930%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.376     1.595    MovingLed_inst/btnL_IBUF
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.044     1.639 r  MovingLed_inst/LED_POSITION.location[1]_i_1/O
                         net (fo=1, routed)           0.000     1.639    MovingLed_inst/LED_POSITION.location[1]_i_1_n_0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.309ns (18.190%)  route 1.391ns (81.810%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.211     1.430    MovingLed_inst/btnL_IBUF
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.475 r  MovingLed_inst/LED_POSITION.location[3]_i_3/O
                         net (fo=2, routed)           0.065     1.540    MovingLed_inst/LED_POSITION.location[3]_i_3_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.585 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=4, routed)           0.116     1.701    MovingLed_inst/location0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.309ns (18.190%)  route 1.391ns (81.810%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.211     1.430    MovingLed_inst/btnL_IBUF
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.475 r  MovingLed_inst/LED_POSITION.location[3]_i_3/O
                         net (fo=2, routed)           0.065     1.540    MovingLed_inst/LED_POSITION.location[3]_i_3_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.585 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=4, routed)           0.116     1.701    MovingLed_inst/location0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.309ns (18.190%)  route 1.391ns (81.810%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.211     1.430    MovingLed_inst/btnL_IBUF
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.475 r  MovingLed_inst/LED_POSITION.location[3]_i_3/O
                         net (fo=2, routed)           0.065     1.540    MovingLed_inst/LED_POSITION.location[3]_i_3_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.585 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=4, routed)           0.116     1.701    MovingLed_inst/location0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.309ns (18.190%)  route 1.391ns (81.810%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.211     1.430    MovingLed_inst/btnL_IBUF
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.475 r  MovingLed_inst/LED_POSITION.location[3]_i_3/O
                         net (fo=2, routed)           0.065     1.540    MovingLed_inst/LED_POSITION.location[3]_i_3_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.585 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=4, routed)           0.116     1.701    MovingLed_inst/location0
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.822     1.949    MovingLed_inst/CLK
    SLICE_X55Y23         FDRE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.222ns (12.448%)  route 1.561ns (87.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          1.561     1.782    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X63Y23         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.222ns (12.448%)  route 1.561ns (87.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          1.561     1.782    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X63Y23         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X63Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/C





