axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_if.sv,
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/clk_vip_if.sv,
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/rst_vip_if.sv,
xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xil_defaultlib,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_9,../../../ipstatic/mult_32_20_lm/hdl/xbip_utils_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_5,../../../ipstatic/mult_32_20_lm/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_5,../../../ipstatic/mult_32_20_lm/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_14,../../../ipstatic/mult_32_20_lm/hdl/mult_gen_v12_0_vh_rfs.vhd,
mult_32_20_lm.vhd,vhdl,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,
divider_32_20.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v,
divider_32_20_0.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/src/divider_32_20_0/sim/divider_32_20_0.v,
modul_puz.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/sim/modul_puz.v,
puz.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/sim/puz.v,
centroid.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/sim/centroid.v,
centroid_0.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/sim/centroid_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
