Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:10:49 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_d/post_route_timing.rpt
| Design       : generic_fifo_sc_d
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
wp_reg[2]/C                    empty_r_reg/D                  7.472         
rp_reg[1]/C                    gb_reg/D                       7.639         
rp_reg[1]/C                    ram1/ram_reg_0/ADDRARDADDR[6]  7.727         
rp_reg[3]/C                    full_r_reg/D                   7.784         
wp_reg[2]/C                    gb2_reg/D                      7.814         
rp_reg[1]/C                    ram1/ram_reg_3/ADDRARDADDR[6]  7.837         
rp_reg[1]/C                    ram1/ram_reg_1/ADDRARDADDR[6]  8.007         
rp_reg[0]/C                    ram1/ram_reg_0/ADDRARDADDR[5]  8.055         
cnt_reg[2]/C                   empty_n_r_reg/D                8.078         
rp_reg[1]/C                    ram1/ram_reg_2/ADDRARDADDR[6]  8.117         
wp_reg[0]/C                    ram1/ram_reg_3/ADDRBWRADDR[5]  8.162         
rp_reg[0]/C                    ram1/ram_reg_3/ADDRARDADDR[5]  8.175         
wp_reg[1]/C                    ram1/ram_reg_0/ADDRBWRADDR[6]  8.197         
wp_reg[1]/C                    ram1/ram_reg_3/ADDRBWRADDR[6]  8.213         
wp_reg[0]/C                    ram1/ram_reg_0/ADDRBWRADDR[5]  8.277         
rp_reg[0]/C                    ram1/ram_reg_1/ADDRARDADDR[5]  8.335         
rp_reg[0]/C                    rp_reg[3]/D                    8.346         
wp_reg[0]/C                    ram1/ram_reg_2/ADDRBWRADDR[5]  8.442         
rp_reg[0]/C                    ram1/ram_reg_2/ADDRARDADDR[5]  8.455         
wp_reg[1]/C                    ram1/ram_reg_1/ADDRBWRADDR[6]  8.477         
rp_reg[0]/C                    rp_reg[2]/D                    8.487         
wp_reg[1]/C                    ram1/ram_reg_2/ADDRBWRADDR[6]  8.493         
wp_reg[0]/C                    ram1/ram_reg_1/ADDRBWRADDR[5]  8.557         
wp_reg[2]/C                    wp_reg[2]/D                    8.643         
cnt_reg[2]/C                   cnt_reg[3]/D                   8.778         
cnt_reg[2]/C                   cnt_reg[2]/D                   8.817         
rp_reg[1]/C                    rp_reg[1]/D                    8.838         
wp_reg[0]/C                    wp_reg[3]/D                    8.849         
cnt_reg[1]/C                   cnt_reg[1]/D                   8.909         
cnt_reg[1]/C                   cnt_reg[4]/D                   8.912         
wp_reg[0]/C                    wp_reg[0]/D                    8.972         
cnt_reg[0]/C                   cnt_reg[0]/D                   9.007         
wp_reg[1]/C                    wp_reg[1]/D                    9.120         
rp_reg[0]/C                    rp_reg[0]/D                    9.128         



