Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/lab/Desktop/xristos/ergasia4502/schema_isim_beh.exe -prj C:/Users/lab/Desktop/xristos/ergasia4502/schema_beh.prj work.schema 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/lab/Desktop/xristos/ergasia4502/schema.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture obuf_v of entity OBUF [\OBUF("DONT_CARE",12,"DEFAULT","...]
Compiling architecture ibuf_v of entity IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture behavioral of entity schema
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/lab/Desktop/xristos/ergasia4502/schema_isim_beh.exe
Fuse Memory Usage: 46492 KB
Fuse CPU Usage: 826 ms
