<stg><name>writeData</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:0 %n_samples_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n_samples

]]></Node>
<StgValue><ssdm name="n_samples_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph:1 %curr_n_samples_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %curr_n_samples

]]></Node>
<StgValue><ssdm name="curr_n_samples_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph:2 %channel_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %channel

]]></Node>
<StgValue><ssdm name="channel_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="4">
<![CDATA[
.lr.ph:3 %channel_cast = zext i4 %channel_read

]]></Node>
<StgValue><ssdm name="channel_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="11">
<![CDATA[
.lr.ph:6 %trunc_ln114 = trunc i11 %curr_n_samples_read

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.lr.ph:7 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %trunc_ln114, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.lr.ph:8 %shl_ln114_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %curr_n_samples_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln114_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.lr.ph:9 %sub_ln114 = sub i13 %shl_ln, i13 %shl_ln114_1

]]></Node>
<StgValue><ssdm name="sub_ln114"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.lr.ph:10 %start_idx = add i13 %sub_ln114, i13 %channel_cast

]]></Node>
<StgValue><ssdm name="start_idx"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:11 %br_ln116 = br void

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln116, void %.split, i6 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln116 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln116 = icmp_eq  i6 %i, i6 %n_samples_read

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 63, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln116 = br i1 %icmp_ln116, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="6">
<![CDATA[
.split:0 %i_cast2 = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_cast2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.split:2 %shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="10">
<![CDATA[
.split:3 %zext_ln118 = zext i10 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split:4 %shl_ln118_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln118_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="8">
<![CDATA[
.split:5 %zext_ln118_1 = zext i8 %shl_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:6 %sub_ln118 = sub i11 %zext_ln118, i11 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="sub_ln118"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="11">
<![CDATA[
.split:7 %sext_ln120 = sext i11 %sub_ln118

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %buffer_addr = getelementptr i32 %buffer_r, i64 0, i64 %i_cast2

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
.split:9 %buffer_load = load i5 %buffer_addr

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:10 %add_ln120 = add i13 %sext_ln120, i13 %start_idx

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln116"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
.split:9 %buffer_load = load i5 %buffer_addr

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="13">
<![CDATA[
.split:11 %zext_ln120 = zext i13 %add_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:12 %buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="buffer_out_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split:13 %store_ln120 = store i32 %buffer_load, i13 %buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.split:14 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln124 = ret

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="buffer_out" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="buffer_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="channel" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="channel"/></StgValue>
</port>
<port id="52" name="curr_n_samples" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="curr_n_samples"/></StgValue>
</port>
<port id="53" name="n_samples" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_samples"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i6" to="n_samples_read" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="n_samples" to="n_samples_read" fromId="53" toId="5">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i11" to="curr_n_samples_read" fromId="57" toId="6">
</dataflow>
<dataflow id="59" from="curr_n_samples" to="curr_n_samples_read" fromId="52" toId="6">
</dataflow>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i4" to="channel_read" fromId="60" toId="7">
</dataflow>
<dataflow id="62" from="channel" to="channel_read" fromId="51" toId="7">
</dataflow>
<dataflow id="63" from="channel_read" to="channel_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="buffer_out" to="specmemcore_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="buffer_out" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="77" from="empty_9" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="82" from="empty_7" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="86" from="empty_7" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="87" from="empty_7" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="88" from="empty_7" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="93" from="empty_7" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="94" from="empty_7" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="95" from="curr_n_samples_read" to="trunc_ln114" fromId="6" toId="11">
</dataflow>
<dataflow id="97" from="_ssdm_op_BitConcatenate.i13.i9.i4" to="shl_ln" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="trunc_ln114" to="shl_ln" fromId="11" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="shl_ln" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="_ssdm_op_BitConcatenate.i13.i11.i2" to="shl_ln114_1" fromId="101" toId="13">
</dataflow>
<dataflow id="103" from="curr_n_samples_read" to="shl_ln114_1" fromId="6" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_104" to="shl_ln114_1" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="shl_ln" to="sub_ln114" fromId="12" toId="14">
</dataflow>
<dataflow id="107" from="shl_ln114_1" to="sub_ln114" fromId="13" toId="14">
</dataflow>
<dataflow id="108" from="sub_ln114" to="start_idx" fromId="14" toId="15">
</dataflow>
<dataflow id="109" from="channel_cast" to="start_idx" fromId="8" toId="15">
</dataflow>
<dataflow id="110" from="add_ln116" to="i" fromId="18" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="br_ln0" to="i" fromId="38" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="113" from="StgValue_112" to="i" fromId="112" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="br_ln116" to="i" fromId="16" toId="17">
</dataflow>
<dataflow id="115" from="i" to="add_ln116" fromId="17" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln116" fromId="116" toId="18">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specpipeline_ln0" fromId="122" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="19">
</dataflow>
<dataflow id="126" from="p_str" to="specpipeline_ln0" fromId="125" toId="19">
</dataflow>
<dataflow id="127" from="i" to="icmp_ln116" fromId="17" toId="20">
</dataflow>
<dataflow id="128" from="n_samples_read" to="icmp_ln116" fromId="5" toId="20">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="129" toId="21">
</dataflow>
<dataflow id="132" from="StgValue_131" to="empty" fromId="131" toId="21">
</dataflow>
<dataflow id="134" from="StgValue_133" to="empty" fromId="133" toId="21">
</dataflow>
<dataflow id="135" from="StgValue_131" to="empty" fromId="131" toId="21">
</dataflow>
<dataflow id="136" from="icmp_ln116" to="br_ln116" fromId="20" toId="22">
</dataflow>
<dataflow id="137" from="i" to="i_cast2" fromId="17" toId="23">
</dataflow>
<dataflow id="139" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="shl_ln1" fromId="138" toId="24">
</dataflow>
<dataflow id="140" from="i" to="shl_ln1" fromId="17" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_99" to="shl_ln1" fromId="99" toId="24">
</dataflow>
<dataflow id="142" from="shl_ln1" to="zext_ln118" fromId="24" toId="25">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln118_1" fromId="143" toId="26">
</dataflow>
<dataflow id="145" from="i" to="shl_ln118_1" fromId="17" toId="26">
</dataflow>
<dataflow id="146" from="StgValue_104" to="shl_ln118_1" fromId="104" toId="26">
</dataflow>
<dataflow id="147" from="shl_ln118_1" to="zext_ln118_1" fromId="26" toId="27">
</dataflow>
<dataflow id="148" from="zext_ln118" to="sub_ln118" fromId="25" toId="28">
</dataflow>
<dataflow id="149" from="zext_ln118_1" to="sub_ln118" fromId="27" toId="28">
</dataflow>
<dataflow id="150" from="sub_ln118" to="sext_ln120" fromId="28" toId="29">
</dataflow>
<dataflow id="151" from="buffer_r" to="buffer_addr" fromId="50" toId="30">
</dataflow>
<dataflow id="152" from="StgValue_131" to="buffer_addr" fromId="131" toId="30">
</dataflow>
<dataflow id="153" from="i_cast2" to="buffer_addr" fromId="23" toId="30">
</dataflow>
<dataflow id="154" from="buffer_addr" to="buffer_load" fromId="30" toId="31">
</dataflow>
<dataflow id="155" from="sext_ln120" to="add_ln120" fromId="29" toId="32">
</dataflow>
<dataflow id="156" from="start_idx" to="add_ln120" fromId="15" toId="32">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopName" to="specloopname_ln116" fromId="157" toId="33">
</dataflow>
<dataflow id="160" from="empty_6" to="specloopname_ln116" fromId="159" toId="33">
</dataflow>
<dataflow id="161" from="buffer_addr" to="buffer_load" fromId="30" toId="34">
</dataflow>
<dataflow id="162" from="add_ln120" to="zext_ln120" fromId="32" toId="35">
</dataflow>
<dataflow id="163" from="buffer_out" to="buffer_out_addr" fromId="49" toId="36">
</dataflow>
<dataflow id="164" from="StgValue_131" to="buffer_out_addr" fromId="131" toId="36">
</dataflow>
<dataflow id="165" from="zext_ln120" to="buffer_out_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="166" from="buffer_load" to="store_ln120" fromId="34" toId="37">
</dataflow>
<dataflow id="167" from="buffer_out_addr" to="store_ln120" fromId="36" toId="37">
</dataflow>
<dataflow id="168" from="icmp_ln116" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="169" from="icmp_ln116" to="StgValue_3" fromId="20" toId="3">
</dataflow>
</dataflows>


</stg>
