;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* BACKOFF_ISR */
BACKOFF_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BACKOFF_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BACKOFF_ISR__INTC_MASK EQU 0x01
BACKOFF_ISR__INTC_NUMBER EQU 0
BACKOFF_ISR__INTC_PRIOR_NUM EQU 0
BACKOFF_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
BACKOFF_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BACKOFF_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BACKOFF_TimerUDB */
BACKOFF_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
BACKOFF_TimerUDB_rstSts_stsreg__0__POS EQU 0
BACKOFF_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
BACKOFF_TimerUDB_rstSts_stsreg__2__POS EQU 2
BACKOFF_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
BACKOFF_TimerUDB_rstSts_stsreg__3__POS EQU 3
BACKOFF_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
BACKOFF_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
BACKOFF_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
BACKOFF_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
BACKOFF_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
BACKOFF_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
BACKOFF_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
BACKOFF_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
BACKOFF_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
BACKOFF_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
BACKOFF_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
BACKOFF_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
BACKOFF_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
BACKOFF_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
BACKOFF_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
BACKOFF_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
BACKOFF_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
BACKOFF_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
BACKOFF_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
BACKOFF_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
BACKOFF_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
BACKOFF_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
BACKOFF_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
BACKOFF_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
BACKOFF_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
BACKOFF_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
BACKOFF_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
BACKOFF_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
BACKOFF_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
BACKOFF_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

/* BUSY */
BUSY__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
BUSY__0__MASK EQU 0x02
BUSY__0__PC EQU CYREG_PRT3_PC1
BUSY__0__PORT EQU 3
BUSY__0__SHIFT EQU 1
BUSY__AG EQU CYREG_PRT3_AG
BUSY__AMUX EQU CYREG_PRT3_AMUX
BUSY__BIE EQU CYREG_PRT3_BIE
BUSY__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BUSY__BYP EQU CYREG_PRT3_BYP
BUSY__CTL EQU CYREG_PRT3_CTL
BUSY__DM0 EQU CYREG_PRT3_DM0
BUSY__DM1 EQU CYREG_PRT3_DM1
BUSY__DM2 EQU CYREG_PRT3_DM2
BUSY__DR EQU CYREG_PRT3_DR
BUSY__INP_DIS EQU CYREG_PRT3_INP_DIS
BUSY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BUSY__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BUSY__LCD_EN EQU CYREG_PRT3_LCD_EN
BUSY__MASK EQU 0x02
BUSY__PORT EQU 3
BUSY__PRT EQU CYREG_PRT3_PRT
BUSY__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BUSY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BUSY__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BUSY__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BUSY__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BUSY__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BUSY__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BUSY__PS EQU CYREG_PRT3_PS
BUSY__SHIFT EQU 1
BUSY__SLW EQU CYREG_PRT3_SLW

/* COLLISION */
COLLISION__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
COLLISION__0__MASK EQU 0x01
COLLISION__0__PC EQU CYREG_PRT3_PC0
COLLISION__0__PORT EQU 3
COLLISION__0__SHIFT EQU 0
COLLISION__AG EQU CYREG_PRT3_AG
COLLISION__AMUX EQU CYREG_PRT3_AMUX
COLLISION__BIE EQU CYREG_PRT3_BIE
COLLISION__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COLLISION__BYP EQU CYREG_PRT3_BYP
COLLISION__CTL EQU CYREG_PRT3_CTL
COLLISION__DM0 EQU CYREG_PRT3_DM0
COLLISION__DM1 EQU CYREG_PRT3_DM1
COLLISION__DM2 EQU CYREG_PRT3_DM2
COLLISION__DR EQU CYREG_PRT3_DR
COLLISION__INP_DIS EQU CYREG_PRT3_INP_DIS
COLLISION__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COLLISION__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COLLISION__LCD_EN EQU CYREG_PRT3_LCD_EN
COLLISION__MASK EQU 0x01
COLLISION__PORT EQU 3
COLLISION__PRT EQU CYREG_PRT3_PRT
COLLISION__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COLLISION__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COLLISION__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COLLISION__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COLLISION__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COLLISION__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COLLISION__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COLLISION__PS EQU CYREG_PRT3_PS
COLLISION__SHIFT EQU 0
COLLISION__SLW EQU CYREG_PRT3_SLW

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

/* IDLE */
IDLE__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
IDLE__0__MASK EQU 0x04
IDLE__0__PC EQU CYREG_PRT3_PC2
IDLE__0__PORT EQU 3
IDLE__0__SHIFT EQU 2
IDLE__AG EQU CYREG_PRT3_AG
IDLE__AMUX EQU CYREG_PRT3_AMUX
IDLE__BIE EQU CYREG_PRT3_BIE
IDLE__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IDLE__BYP EQU CYREG_PRT3_BYP
IDLE__CTL EQU CYREG_PRT3_CTL
IDLE__DM0 EQU CYREG_PRT3_DM0
IDLE__DM1 EQU CYREG_PRT3_DM1
IDLE__DM2 EQU CYREG_PRT3_DM2
IDLE__DR EQU CYREG_PRT3_DR
IDLE__INP_DIS EQU CYREG_PRT3_INP_DIS
IDLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IDLE__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IDLE__LCD_EN EQU CYREG_PRT3_LCD_EN
IDLE__MASK EQU 0x04
IDLE__PORT EQU 3
IDLE__PRT EQU CYREG_PRT3_PRT
IDLE__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IDLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IDLE__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IDLE__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IDLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IDLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IDLE__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IDLE__PS EQU CYREG_PRT3_PS
IDLE__SHIFT EQU 2
IDLE__SLW EQU CYREG_PRT3_SLW

/* INT_FALLING */
INT_FALLING__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
INT_FALLING__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
INT_FALLING__INTC_MASK EQU 0x02
INT_FALLING__INTC_NUMBER EQU 1
INT_FALLING__INTC_PRIOR_NUM EQU 0
INT_FALLING__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
INT_FALLING__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
INT_FALLING__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* INT_RISING */
INT_RISING__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
INT_RISING__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
INT_RISING__INTC_MASK EQU 0x04
INT_RISING__INTC_NUMBER EQU 2
INT_RISING__INTC_PRIOR_NUM EQU 0
INT_RISING__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
INT_RISING__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
INT_RISING__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PRS */
PRS_ClkSp_CtrlReg__0__MASK EQU 0x01
PRS_ClkSp_CtrlReg__0__POS EQU 0
PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PRS_ClkSp_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
PRS_ClkSp_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PRS_ClkSp_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
PRS_ClkSp_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PRS_ClkSp_CtrlReg__MASK EQU 0x01
PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PRS_ClkSp_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
PRS_sC8_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PRS_sC8_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PRS_sC8_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PRS_sC8_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PRS_sC8_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PRS_sC8_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PRS_sC8_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PRS_sC8_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PRS_sC8_PRSdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PRS_sC8_PRSdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PRS_sC8_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PRS_sC8_PRSdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PRS_sC8_PRSdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PRS_sC8_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PRS_sC8_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PRS_sC8_PRSdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PRS_sC8_PRSdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PRS_sC8_PRSdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PRS_sC8_PRSdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Rx__0__MASK EQU 0x10
Rx__0__PC EQU CYREG_PRT12_PC4
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 4
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x10
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 4
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

/* TIMER_RX_ISR */
TIMER_RX_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TIMER_RX_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TIMER_RX_ISR__INTC_MASK EQU 0x08
TIMER_RX_ISR__INTC_NUMBER EQU 3
TIMER_RX_ISR__INTC_PRIOR_NUM EQU 7
TIMER_RX_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
TIMER_RX_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TIMER_RX_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TIMER_RX_TimerUDB */
TIMER_RX_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TIMER_RX_TimerUDB_rstSts_stsreg__0__POS EQU 0
TIMER_RX_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TIMER_RX_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
TIMER_RX_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TIMER_RX_TimerUDB_rstSts_stsreg__2__POS EQU 2
TIMER_RX_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TIMER_RX_TimerUDB_rstSts_stsreg__3__POS EQU 3
TIMER_RX_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TIMER_RX_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
TIMER_RX_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TIMER_RX_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TIMER_RX_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TIMER_RX_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
TIMER_RX_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
TIMER_RX_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TIMER_RX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
TIMER_RX_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
TIMER_RX_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
TIMER_RX_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
TIMER_RX_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
TIMER_RX_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TIMER_RX_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
TIMER_RX_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
TIMER_RX_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
TIMER_RX_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
TIMER_RX_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
TIMER_RX_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
TIMER_RX_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
TIMER_RX_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
TIMER_RX_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TIMER_RX_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
TIMER_RX_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
TIMER_RX_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
TIMER_RX_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
TIMER_RX_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
TIMER_RX_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
TIMER_RX_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
TIMER_RX_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TIMER_RX_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
TIMER_RX_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
TIMER_RX_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
TIMER_RX_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
TIMER_RX_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
TIMER_RX_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
TIMER_RX_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
TIMER_RX_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
TIMER_RX_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TIMER_RX_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
TIMER_RX_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
TIMER_RX_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
TIMER_RX_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TIMER_RX_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* TX */
TX__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
TX__0__MASK EQU 0x40
TX__0__PC EQU CYREG_PRT3_PC6
TX__0__PORT EQU 3
TX__0__SHIFT EQU 6
TX__AG EQU CYREG_PRT3_AG
TX__AMUX EQU CYREG_PRT3_AMUX
TX__BIE EQU CYREG_PRT3_BIE
TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TX__BYP EQU CYREG_PRT3_BYP
TX__CTL EQU CYREG_PRT3_CTL
TX__DM0 EQU CYREG_PRT3_DM0
TX__DM1 EQU CYREG_PRT3_DM1
TX__DM2 EQU CYREG_PRT3_DM2
TX__DR EQU CYREG_PRT3_DR
TX__INP_DIS EQU CYREG_PRT3_INP_DIS
TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TX__LCD_EN EQU CYREG_PRT3_LCD_EN
TX__MASK EQU 0x40
TX__PORT EQU 3
TX__PRT EQU CYREG_PRT3_PRT
TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TX__PS EQU CYREG_PRT3_PS
TX__SHIFT EQU 6
TX__SLW EQU CYREG_PRT3_SLW

/* TimerISR */
TimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerISR__INTC_MASK EQU 0x10
TimerISR__INTC_NUMBER EQU 4
TimerISR__INTC_PRIOR_NUM EQU 1
TimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
TimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_1 */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* Timer_TX_ISR */
Timer_TX_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_TX_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_TX_ISR__INTC_MASK EQU 0x20
Timer_TX_ISR__INTC_NUMBER EQU 5
Timer_TX_ISR__INTC_PRIOR_NUM EQU 2
Timer_TX_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
Timer_TX_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_TX_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_TX_TimerUDB */
Timer_TX_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TX_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TX_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_TX_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Timer_TX_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TX_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TX_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TX_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TX_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TX_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Timer_TX_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TX_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TX_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_TX_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_TX_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_TX_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_TX_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_TX_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_TX_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_TX_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_TX_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_TX_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_TX_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_TX_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_TX_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_TX_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_TX_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_TX_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_TX_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_TX_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_TX_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_TX_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_TX_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_TX_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_TX_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_TX_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_TX_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TX_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* UART */
UART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_arb_int__INTC_MASK EQU 0x400000
UART_arb_int__INTC_NUMBER EQU 22
UART_arb_int__INTC_PRIOR_NUM EQU 7
UART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
UART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_bus_reset__INTC_MASK EQU 0x800000
UART_bus_reset__INTC_NUMBER EQU 23
UART_bus_reset__INTC_PRIOR_NUM EQU 7
UART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
UART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
UART_Dm__0__MASK EQU 0x80
UART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
UART_Dm__0__PORT EQU 15
UART_Dm__0__SHIFT EQU 7
UART_Dm__AG EQU CYREG_PRT15_AG
UART_Dm__AMUX EQU CYREG_PRT15_AMUX
UART_Dm__BIE EQU CYREG_PRT15_BIE
UART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UART_Dm__BYP EQU CYREG_PRT15_BYP
UART_Dm__CTL EQU CYREG_PRT15_CTL
UART_Dm__DM0 EQU CYREG_PRT15_DM0
UART_Dm__DM1 EQU CYREG_PRT15_DM1
UART_Dm__DM2 EQU CYREG_PRT15_DM2
UART_Dm__DR EQU CYREG_PRT15_DR
UART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
UART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
UART_Dm__MASK EQU 0x80
UART_Dm__PORT EQU 15
UART_Dm__PRT EQU CYREG_PRT15_PRT
UART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UART_Dm__PS EQU CYREG_PRT15_PS
UART_Dm__SHIFT EQU 7
UART_Dm__SLW EQU CYREG_PRT15_SLW
UART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
UART_Dp__0__MASK EQU 0x40
UART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
UART_Dp__0__PORT EQU 15
UART_Dp__0__SHIFT EQU 6
UART_Dp__AG EQU CYREG_PRT15_AG
UART_Dp__AMUX EQU CYREG_PRT15_AMUX
UART_Dp__BIE EQU CYREG_PRT15_BIE
UART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UART_Dp__BYP EQU CYREG_PRT15_BYP
UART_Dp__CTL EQU CYREG_PRT15_CTL
UART_Dp__DM0 EQU CYREG_PRT15_DM0
UART_Dp__DM1 EQU CYREG_PRT15_DM1
UART_Dp__DM2 EQU CYREG_PRT15_DM2
UART_Dp__DR EQU CYREG_PRT15_DR
UART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
UART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
UART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
UART_Dp__MASK EQU 0x40
UART_Dp__PORT EQU 15
UART_Dp__PRT EQU CYREG_PRT15_PRT
UART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UART_Dp__PS EQU CYREG_PRT15_PS
UART_Dp__SHIFT EQU 6
UART_Dp__SLW EQU CYREG_PRT15_SLW
UART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
UART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_dp_int__INTC_MASK EQU 0x1000
UART_dp_int__INTC_NUMBER EQU 12
UART_dp_int__INTC_PRIOR_NUM EQU 7
UART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
UART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_ep_0__INTC_MASK EQU 0x1000000
UART_ep_0__INTC_NUMBER EQU 24
UART_ep_0__INTC_PRIOR_NUM EQU 7
UART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
UART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_ep_1__INTC_MASK EQU 0x40
UART_ep_1__INTC_NUMBER EQU 6
UART_ep_1__INTC_PRIOR_NUM EQU 7
UART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
UART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_ep_2__INTC_MASK EQU 0x80
UART_ep_2__INTC_NUMBER EQU 7
UART_ep_2__INTC_PRIOR_NUM EQU 7
UART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
UART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_ep_3__INTC_MASK EQU 0x100
UART_ep_3__INTC_NUMBER EQU 8
UART_ep_3__INTC_PRIOR_NUM EQU 7
UART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
UART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_sof_int__INTC_MASK EQU 0x200000
UART_sof_int__INTC_NUMBER EQU 21
UART_sof_int__INTC_PRIOR_NUM EQU 7
UART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
UART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
UART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
UART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
UART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
UART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
UART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
UART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
UART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
UART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
UART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
UART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
UART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
UART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
UART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
UART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
UART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
UART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
UART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
UART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
UART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
UART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
UART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
UART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
UART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
UART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
UART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
UART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
UART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
UART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
UART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
UART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
UART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
UART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
UART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
UART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
UART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
UART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
UART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
UART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
UART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
UART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
UART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
UART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
UART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
UART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
UART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
UART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
UART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
UART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
UART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
UART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
UART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
UART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
UART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
UART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
UART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
UART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
UART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
UART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
UART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
UART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
UART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
UART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
UART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
UART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
UART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
UART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
UART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
UART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
UART_USB__CR0 EQU CYREG_USB_CR0
UART_USB__CR1 EQU CYREG_USB_CR1
UART_USB__CWA EQU CYREG_USB_CWA
UART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
UART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
UART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
UART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
UART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
UART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
UART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
UART_USB__EP0_CR EQU CYREG_USB_EP0_CR
UART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
UART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
UART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
UART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
UART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
UART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
UART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
UART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
UART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
UART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
UART_USB__PM_ACT_MSK EQU 0x01
UART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
UART_USB__PM_STBY_MSK EQU 0x01
UART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
UART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
UART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
UART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
UART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
UART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
UART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
UART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
UART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
UART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
UART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
UART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
UART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
UART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
UART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
UART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
UART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
UART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
UART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
UART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
UART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
UART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
UART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
UART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
UART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
UART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
UART_USB__SOF0 EQU CYREG_USB_SOF0
UART_USB__SOF1 EQU CYREG_USB_SOF1
UART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
UART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
UART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* clock_1 */
clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clock_1__CFG2_SRC_SEL_MASK EQU 0x07
clock_1__INDEX EQU 0x01
clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_1__PM_ACT_MSK EQU 0x02
clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_1__PM_STBY_MSK EQU 0x02

/* clock_2 */
clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clock_2__CFG2_SRC_SEL_MASK EQU 0x07
clock_2__INDEX EQU 0x00
clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_2__PM_ACT_MSK EQU 0x01
clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_2__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 EQU 5
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 EQU 5
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 EQU 5
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 EQU 5
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
