#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Mon Nov 25 11:21:45 2013
# Process ID: 7336
# Log file: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/planAhead.log
# Journal file: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.ppr}
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_synth.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
[Mon Nov 25 11:48:03 2013] Launched synth_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 496.191 ; gain = 0.000
launch_runs impl_1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80044 kilobytes

Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1.ngc' for (cell view 'module_1', library 'module_1_stub_lib', file 'module_1_stub.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_1_wrapper.ngc' for (cell view 'module_1_axi_gpio_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_0_wrapper.ngc' for (cell view 'module_1_axi_gpio_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ngc' for (cell view 'module_1_processing_system7_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ngc' for (cell view 'module_1_axi_interconnect_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_ADR0' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:55]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_ADR0' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:55]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_ADR1' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:56]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_ADR1' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:56]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_GPIO0' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:57]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_GPIO0' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:57]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_GPIO1' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:58]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_GPIO1' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:58]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_GPIO2' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:59]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_GPIO2' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:59]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_GPIO3' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:60]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_GPIO3' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:60]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_MCLK' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:61]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_MCLK' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:61]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_SCK' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:62]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_SCK' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:62]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_SDA' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:63]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'AC_SDA' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:63]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'FMC_SCL' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:64]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'FMC_SCL' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:64]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'FMC_SDA' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:65]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'FMC_SDA' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:65]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'GCLK' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:66]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'GCLK' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:66]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA1' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:67]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA1' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:67]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA10' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:68]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA10' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:68]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA2' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:69]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA2' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:69]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA3' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:70]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA3' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:70]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA7' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:72]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA7' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:72]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA8' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:73]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA8' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:73]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA9' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:74]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JA9' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:74]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JB1' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:75]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JB1' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:75]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JB10' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:76]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JB10' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:76]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'FCLKP3' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:77]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'FCLKP3' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:77]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JB3' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:78]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JB3' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:78]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'FCLKP2' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:79]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'FCLKP2' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:79]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JB7' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:80]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'JB7' [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf:80]
INFO: [Common 17-14] Message 'Constraints 18-11' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Mon Nov 25 11:48:38 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 747.410 ; gain = 251.219
launch_runs impl_1 -to_step Bitgen
[Mon Nov 25 11:50:40 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
open_run impl_1
Parsing EDIF File [./Zynq_ADC.runs/impl_1/module_1_stub.edf]
Finished Parsing EDIF File [./Zynq_ADC.runs/impl_1/module_1_stub.edf]
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/zedboard_master_UCF_RevC_v3.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_routed.xdl
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_routed.xdl
INFO: [Designutils 20-671] Placed 1827 instances
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[13]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[7]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[13]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[13]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[4]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[13]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[7]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[3]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[2]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[7]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[7]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 749 instances were transformed.
  FD => FDCE: 123 instances
  FDC => FDCE: 16 instances
  FDE => FDCE: 159 instances
  FDP => FDPE: 1 instances
  FDR => FDRE: 199 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 9 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 131 instances
  LD => LDCE: 12 instances
  SRLC16E => SRL16E: 98 instances

Phase 0 | Netlist Checksum: 36bde05b
open_run: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 843.027 ; gain = 95.617
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_synth.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
[Mon Nov 25 15:44:01 2013] Launched synth_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 900.375 ; gain = 0.000
launch_runs impl_1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 79980 kilobytes

Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1.ngc' for (cell view 'module_1', library 'module_1_stub_lib', file 'module_1_stub.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_1_wrapper.ngc' for (cell view 'module_1_axi_gpio_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_0_wrapper.ngc' for (cell view 'module_1_axi_gpio_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ngc' for (cell view 'module_1_processing_system7_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ngc' for (cell view 'module_1_axi_interconnect_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Mon Nov 25 15:44:31 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 941.191 ; gain = 40.367
launch_runs impl_1 -to_step Bitgen
[Mon Nov 25 15:46:28 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
export_hardware [get_files C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp] [get_runs impl_1] -bitstream
WARNING: [PlanAhead 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_bd.bmm
INFO: [Edk 24-141] Exporting hardware platform with bitstream for 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_export2sdk.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `exporttosdk'.
INFO: [Edk 24-68] exporting bit file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub.bit'...
INFO: [Edk 24-142] Hardware platform data exported to 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 941.191 ; gain = 0.000
reset_run impl_1
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_synth.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
[Mon Nov 25 16:07:34 2013] Launched synth_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 941.191 ; gain = 0.000
launch_runs impl_1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80492 kilobytes

Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1.ngc' for (cell view 'module_1', library 'module_1_stub_lib', file 'module_1_stub.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_1_wrapper.ngc' for (cell view 'module_1_axi_gpio_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_0_wrapper.ngc' for (cell view 'module_1_axi_gpio_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ngc' for (cell view 'module_1_processing_system7_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ngc' for (cell view 'module_1_axi_interconnect_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Mon Nov 25 16:07:56 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 950.988 ; gain = 9.797
launch_runs impl_1 -to_step Bitgen
[Mon Nov 25 16:09:56 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
export_hardware [get_files C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp] [get_runs impl_1] -bitstream
WARNING: [PlanAhead 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_bd.bmm
INFO: [Edk 24-141] Exporting hardware platform with bitstream for 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_export2sdk.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `exporttosdk'.
INFO: [Edk 24-68] exporting bit file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub.bit'...
INFO: [Edk 24-142] Hardware platform data exported to 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 950.988 ; gain = 0.000
refresh_design
Parsing EDIF File [./Zynq_ADC.runs/impl_1/module_1_stub.edf]
Finished Parsing EDIF File [./Zynq_ADC.runs/impl_1/module_1_stub.edf]
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/zedboard_master_UCF_RevC_v3.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_routed.xdl
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_routed.xdl
INFO: [Designutils 20-671] Placed 1835 instances
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name PWM/count[1]_rt.1 found. It will be ignored.
INFO: [Common 17-14] Message 'Timing 38-71' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
refresh_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 961.684 ; gain = 9.500
reset_run impl_1
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_synth.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
[Mon Nov 25 18:20:02 2013] Launched synth_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 961.684 ; gain = 0.000
launch_runs impl_1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80108 kilobytes

Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1.ngc' for (cell view 'module_1', library 'module_1_stub_lib', file 'module_1_stub.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_1_wrapper.ngc' for (cell view 'module_1_axi_gpio_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_0_wrapper.ngc' for (cell view 'module_1_axi_gpio_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ngc' for (cell view 'module_1_processing_system7_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ngc' for (cell view 'module_1_axi_interconnect_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net module_1_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net module_1_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
INFO: [Common 17-14] Message 'Constraints 18-98' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Mon Nov 25 18:20:24 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 982.398 ; gain = 20.715
launch_runs impl_1 -to_step Bitgen
[Mon Nov 25 18:22:23 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
close_design
open_run impl_1
Parsing EDIF File [./Zynq_ADC.runs/impl_1/module_1_stub.edf]
Finished Parsing EDIF File [./Zynq_ADC.runs/impl_1/module_1_stub.edf]
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/zedboard_master_UCF_RevC_v3.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_routed.xdl
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_routed.xdl
INFO: [Designutils 20-671] Placed 1835 instances
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 749 instances were transformed.
  FD => FDCE: 123 instances
  FDC => FDCE: 16 instances
  FDE => FDCE: 159 instances
  FDP => FDPE: 1 instances
  FDR => FDRE: 199 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 9 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 131 instances
  LD => LDCE: 12 instances
  SRLC16E => SRL16E: 98 instances

Phase 0 | Netlist Checksum: 4150379e
open_run: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 994.133 ; gain = 11.734
export_hardware [get_files C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp] [get_runs impl_1] -bitstream
WARNING: [PlanAhead 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_bd.bmm
INFO: [Edk 24-141] Exporting hardware platform with bitstream for 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_export2sdk.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `exporttosdk'.
INFO: [Edk 24-68] exporting bit file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub.bit'...
INFO: [Edk 24-142] Hardware platform data exported to 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 994.133 ; gain = 0.000
reset_run impl_1
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_synth.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
[Mon Nov 25 18:30:04 2013] Launched synth_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 994.133 ; gain = 0.000
launch_runs impl_1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80364 kilobytes

Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1.ngc' for (cell view 'module_1', library 'module_1_stub_lib', file 'module_1_stub.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_1_wrapper.ngc' for (cell view 'module_1_axi_gpio_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_0_wrapper.ngc' for (cell view 'module_1_axi_gpio_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ngc' for (cell view 'module_1_processing_system7_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ngc' for (cell view 'module_1_axi_interconnect_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Mon Nov 25 18:30:28 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 997.563 ; gain = 3.430
launch_runs impl_1 -to_step Bitgen
[Mon Nov 25 18:32:25 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
export_hardware [get_files C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp] [get_runs impl_1] -bitstream
WARNING: [PlanAhead 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_bd.bmm
INFO: [Edk 24-141] Exporting hardware platform with bitstream for 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_export2sdk.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `exporttosdk'.
INFO: [Edk 24-68] exporting bit file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub.bit'...
INFO: [Edk 24-142] Hardware platform data exported to 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 997.563 ; gain = 0.000
reset_run impl_1
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_synth.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
[Mon Nov 25 18:41:41 2013] Launched synth_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 997.563 ; gain = 0.000
launch_runs impl_1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80492 kilobytes

Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1.ngc' for (cell view 'module_1', library 'module_1_stub_lib', file 'module_1_stub.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_1_wrapper.ngc' for (cell view 'module_1_axi_gpio_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_0_wrapper.ngc' for (cell view 'module_1_axi_gpio_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ngc' for (cell view 'module_1_processing_system7_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ngc' for (cell view 'module_1_axi_interconnect_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Mon Nov 25 18:42:06 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 1005.543 ; gain = 7.980
launch_runs impl_1 -to_step Bitgen
[Mon Nov 25 18:44:01 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
export_hardware [get_files C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp] [get_runs impl_1] -bitstream
WARNING: [PlanAhead 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_bd.bmm
INFO: [Edk 24-141] Exporting hardware platform with bitstream for 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_export2sdk.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `exporttosdk'.
INFO: [Edk 24-68] exporting bit file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub.bit'...
INFO: [Edk 24-142] Hardware platform data exported to 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 1005.543 ; gain = 0.000
reset_run impl_1
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_synth.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
[Mon Nov 25 18:51:18 2013] Launched synth_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 1005.543 ; gain = 0.000
launch_runs impl_1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD[27 : 0] on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80236 kilobytes

Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_stub_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1.ngc' for (cell view 'module_1', library 'module_1_stub_lib', file 'module_1_stub.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_1_wrapper.ngc' for (cell view 'module_1_axi_gpio_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_1_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_gpio_0_wrapper.ngc' for (cell view 'module_1_axi_gpio_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_gpio_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ngc' for (cell view 'module_1_processing_system7_0_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_processing_system7_0_wrapper_ngc_zx.edif]
Reading core file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ngc' for (cell view 'module_1_axi_interconnect_1_wrapper', library 'module_1_lib', file 'module_1.ngc')
Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./Zynq_ADC.data/cache/module_1_axi_interconnect_1_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp'
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/constrs_1/imports/support_documents/zedboard_master_UCF_RevC_v3.ucf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/implementation/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/data/module_1.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Mon Nov 25 18:51:42 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 1012.973 ; gain = 7.430
launch_runs impl_1 -to_step Bitgen
[Mon Nov 25 18:53:44 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
export_hardware [get_files C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp] [get_runs impl_1] -bitstream
WARNING: [PlanAhead 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_bd.bmm
INFO: [Edk 24-141] Exporting hardware platform with bitstream for 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_export2sdk.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `exporttosdk'.
INFO: [Edk 24-68] exporting bit file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub.bit'...
INFO: [Edk 24-142] Hardware platform data exported to 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 1012.973 ; gain = 0.000
export_hardware [get_files C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp] [get_runs impl_1] -bitstream
WARNING: [PlanAhead 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_bd.bmm
INFO: [Edk 24-141] Exporting hardware platform with bitstream for 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_export2sdk.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `exporttosdk'.
INFO: [Edk 24-68] exporting bit file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub.bit'...
INFO: [Edk 24-142] Hardware platform data exported to 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 1012.973 ; gain = 0.000
refresh_design
Parsing EDIF File [./Zynq_ADC.runs/impl_1/module_1_stub.edf]
Finished Parsing EDIF File [./Zynq_ADC.runs/impl_1/module_1_stub.edf]
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site B5, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:163]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site C9, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:164]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site F7, Site location is not valid [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf:165]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/module_1_processing_system7_0_wrapper.ncf]
Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/zedboard_master_UCF_RevC_v3.ucf]
Finished Parsing UCF File [C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/.constrs/zedboard_master_UCF_RevC_v3.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_routed.xdl
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_routed.xdl
INFO: [Designutils 20-671] Placed 1833 instances
refresh_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 1045.445 ; gain = 32.473
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step Bitgen
[Mon Nov 25 18:58:02 2013] Launched impl_1...
Run output will be captured here: C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/runme.log
export_hardware [get_files C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.srcs/sources_1/edk/module_1/module_1.xmp] [get_runs impl_1] -bitstream
WARNING: [PlanAhead 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub_bd.bmm
INFO: [Edk 24-141] Exporting hardware platform with bitstream for 'module_1'...

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.srcs
\sources_1\edk\module_1\__xps\pa\_module_1_export2sdk.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 36 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 127 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 141 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\rchil\Desktop\Artemis\Software_desarrollado\Zynq\Zynq_ADC\Zynq_ADC.s
   rcs\sources_1\edk\module_1\module_1.mhs line 149 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_1	axi_interconnect_1

Checking platform address map ...
make: No se hace nada para `exporttosdk'.
INFO: [Edk 24-68] exporting bit file 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.runs/impl_1/module_1_stub.bit'...
INFO: [Edk 24-142] Hardware platform data exported to 'C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/Zynq_ADC/Zynq_ADC.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 1045.445 ; gain = 0.000
exit
