{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 17:10:01 2022 " "Info: Processing started: Wed Jun 29 17:10:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[9\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[9\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[8\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[8\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[11\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[11\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[10\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[10\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[14\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[14\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\] " "Warning: Node \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 64 -296 -128 80 "clk" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "G3 " "Info: Assuming node \"G3\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 328 -248 -80 344 "G3" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "G2 " "Info: Assuming node \"G2\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 312 -248 -80 328 "G2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "G0 " "Info: Assuming node \"G0\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 280 -248 -80 296 "G0" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "G1 " "Info: Assuming node \"G1\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 296 -248 -80 312 "G1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FourPulseGenerator:inst3\|inst3 " "Info: Detected ripple clock \"FourPulseGenerator:inst3\|inst3\" as buffer" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FourPulseGenerator:inst3\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FourPulseGenerator:inst3\|inst " "Info: Detected ripple clock \"FourPulseGenerator:inst3\|inst\" as buffer" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FourPulseGenerator:inst3\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FourPulseGenerator:inst3\|inst1 " "Info: Detected ripple clock \"FourPulseGenerator:inst3\|inst1\" as buffer" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 932 996 344 "inst1" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FourPulseGenerator:inst3\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FourPulseGenerator:inst3\|inst2 " "Info: Detected ripple clock \"FourPulseGenerator:inst3\|inst2\" as buffer" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FourPulseGenerator:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\] register DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] 85.28 MHz 11.726 ns Internal " "Info: Clock \"clk\" has Internal fmax of 85.28 MHz between source memory \"ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\]\" and destination register \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" (period= 11.726 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.929 ns + Longest memory register " "Info: + Longest memory to register delay is 4.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\] 1 MEM M4K_X43_Y28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X43_Y28; Fanout = 1; MEM Node = 'ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.150 ns) 1.125 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~16 2 COMB LCCOMB_X38_Y28_N0 1 " "Info: 2: + IC(0.887 ns) + CELL(0.150 ns) = 1.125 ns; Loc. = LCCOMB_X38_Y28_N0; Fanout = 1; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~16'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.519 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~19 3 COMB LCCOMB_X38_Y28_N10 4 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 1.519 ns; Loc. = LCCOMB_X38_Y28_N10; Fanout = 4; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.922 ns ALU:inst10\|Add0~8 4 COMB LCCOMB_X38_Y28_N4 2 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.922 ns; Loc. = LCCOMB_X38_Y28_N4; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~8'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 ALU:inst10|Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 2.566 ns ALU:inst10\|Add0~12 5 COMB LCCOMB_X38_Y28_N16 2 " "Info: 5: + IC(0.251 ns) + CELL(0.393 ns) = 2.566 ns; Loc. = LCCOMB_X38_Y28_N16; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~12'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { ALU:inst10|Add0~8 ALU:inst10|Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.637 ns ALU:inst10\|Add0~14 6 COMB LCCOMB_X38_Y28_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.637 ns; Loc. = LCCOMB_X38_Y28_N18; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~14'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~12 ALU:inst10|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.708 ns ALU:inst10\|Add0~16 7 COMB LCCOMB_X38_Y28_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.708 ns; Loc. = LCCOMB_X38_Y28_N20; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~16'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~14 ALU:inst10|Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.779 ns ALU:inst10\|Add0~18 8 COMB LCCOMB_X38_Y28_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.779 ns; Loc. = LCCOMB_X38_Y28_N22; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~18'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~16 ALU:inst10|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.189 ns ALU:inst10\|Add0~19 9 COMB LCCOMB_X38_Y28_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.189 ns; Loc. = LCCOMB_X38_Y28_N24; Fanout = 1; COMB Node = 'ALU:inst10\|Add0~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst10|Add0~18 ALU:inst10|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 3.713 ns ALU:inst10\|Mux9~1 10 COMB LCCOMB_X38_Y28_N2 1 " "Info: 10: + IC(0.249 ns) + CELL(0.275 ns) = 3.713 ns; Loc. = LCCOMB_X38_Y28_N2; Fanout = 1; COMB Node = 'ALU:inst10\|Mux9~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { ALU:inst10|Add0~19 ALU:inst10|Mux9~1 } "NODE_NAME" } } { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.150 ns) 4.536 ns ALU:inst10\|Mux9~2 11 COMB LCCOMB_X41_Y28_N28 1 " "Info: 11: + IC(0.673 ns) + CELL(0.150 ns) = 4.536 ns; Loc. = LCCOMB_X41_Y28_N28; Fanout = 1; COMB Node = 'ALU:inst10\|Mux9~2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { ALU:inst10|Mux9~1 ALU:inst10|Mux9~2 } "NODE_NAME" } } { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.929 ns DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] 12 REG LCCOMB_X41_Y28_N22 1 " "Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 4.929 ns; Loc. = LCCOMB_X41_Y28_N22; Fanout = 1; REG Node = 'DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ALU:inst10|Mux9~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.129 ns ( 43.19 % ) " "Info: Total cell delay = 2.129 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 56.81 % ) " "Info: Total interconnect delay = 2.800 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 ALU:inst10|Add0~8 ALU:inst10|Add0~12 ALU:inst10|Add0~14 ALU:inst10|Add0~16 ALU:inst10|Add0~18 ALU:inst10|Add0~19 ALU:inst10|Mux9~1 ALU:inst10|Mux9~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 {} ALU:inst10|Add0~8 {} ALU:inst10|Add0~12 {} ALU:inst10|Add0~14 {} ALU:inst10|Add0~16 {} ALU:inst10|Add0~18 {} ALU:inst10|Add0~19 {} ALU:inst10|Mux9~1 {} ALU:inst10|Mux9~2 {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.887ns 0.244ns 0.253ns 0.251ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.673ns 0.243ns } { 0.088ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.229 ns - Smallest " "Info: - Smallest clock skew is 0.229 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.128 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 64 -296 -128 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.594 ns FourPulseGenerator:inst3\|inst3 2 REG LCFF_X79_Y23_N13 3 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.594 ns; Loc. = LCFF_X79_Y23_N13; Fanout = 3; REG Node = 'FourPulseGenerator:inst3\|inst3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk FourPulseGenerator:inst3|inst3 } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.000 ns) 3.424 ns FourPulseGenerator:inst3\|inst3~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.830 ns) + CELL(0.000 ns) = 3.424 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'FourPulseGenerator:inst3\|inst3~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.275 ns) 5.128 ns DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] 4 REG LCCOMB_X41_Y28_N22 1 " "Info: 4: + IC(1.429 ns) + CELL(0.275 ns) = 5.128 ns; Loc. = LCCOMB_X41_Y28_N22; Fanout = 1; REG Node = 'DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.904 ns ( 37.13 % ) " "Info: Total cell delay = 1.904 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.224 ns ( 62.87 % ) " "Info: Total interconnect delay = 3.224 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.128 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 0.965ns 0.830ns 1.429ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.899 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 4.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 64 -296 -128 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.594 ns FourPulseGenerator:inst3\|inst2 2 REG LCFF_X79_Y23_N1 4 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.594 ns; Loc. = LCFF_X79_Y23_N1; Fanout = 4; REG Node = 'FourPulseGenerator:inst3\|inst2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk FourPulseGenerator:inst3|inst2 } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.000 ns) 3.232 ns FourPulseGenerator:inst3\|inst2~clkctrl 3 COMB CLKCTRL_G4 12 " "Info: 3: + IC(0.638 ns) + CELL(0.000 ns) = 3.232 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'FourPulseGenerator:inst3\|inst2~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { FourPulseGenerator:inst3|inst2 FourPulseGenerator:inst3|inst2~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.635 ns) 4.899 ns ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\] 4 MEM M4K_X43_Y28 1 " "Info: 4: + IC(1.032 ns) + CELL(0.635 ns) = 4.899 ns; Loc. = M4K_X43_Y28; Fanout = 1; MEM Node = 'ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { FourPulseGenerator:inst3|inst2~clkctrl ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.264 ns ( 46.21 % ) " "Info: Total cell delay = 2.264 ns ( 46.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.635 ns ( 53.79 % ) " "Info: Total interconnect delay = 2.635 ns ( 53.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { clk FourPulseGenerator:inst3|inst2 FourPulseGenerator:inst3|inst2~clkctrl ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst2 {} FourPulseGenerator:inst3|inst2~clkctrl {} ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.965ns 0.638ns 1.032ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.128 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 0.965ns 0.830ns 1.429ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { clk FourPulseGenerator:inst3|inst2 FourPulseGenerator:inst3|inst2~clkctrl ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst2 {} FourPulseGenerator:inst3|inst2~clkctrl {} ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.965ns 0.638ns 1.032ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.954 ns + " "Info: + Micro setup delay of destination is 0.954 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_c871.tdf" 31 2 0 } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 ALU:inst10|Add0~8 ALU:inst10|Add0~12 ALU:inst10|Add0~14 ALU:inst10|Add0~16 ALU:inst10|Add0~18 ALU:inst10|Add0~19 ALU:inst10|Mux9~1 ALU:inst10|Mux9~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 {} ALU:inst10|Add0~8 {} ALU:inst10|Add0~12 {} ALU:inst10|Add0~14 {} ALU:inst10|Add0~16 {} ALU:inst10|Add0~18 {} ALU:inst10|Add0~19 {} ALU:inst10|Mux9~1 {} ALU:inst10|Mux9~2 {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.887ns 0.244ns 0.253ns 0.251ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.673ns 0.243ns } { 0.088ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.128 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 0.965ns 0.830ns 1.429ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { clk FourPulseGenerator:inst3|inst2 FourPulseGenerator:inst3|inst2~clkctrl ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst2 {} FourPulseGenerator:inst3|inst2~clkctrl {} ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.965ns 0.638ns 1.032ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] None\[0\] clk 6.907 ns register " "Info: tsu for register \"DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" (data pin = \"None\[0\]\", clock pin = \"clk\") is 6.907 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.081 ns + Longest pin register " "Info: + Longest pin to register delay is 11.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns None\[0\] 1 PIN PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C15; Fanout = 1; PIN Node = 'None\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -248 -80 -112 "None\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.998 ns) + CELL(0.419 ns) 7.277 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~16 2 COMB LCCOMB_X38_Y28_N0 1 " "Info: 2: + IC(5.998 ns) + CELL(0.419 ns) = 7.277 ns; Loc. = LCCOMB_X38_Y28_N0; Fanout = 1; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~16'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { None[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 7.671 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~19 3 COMB LCCOMB_X38_Y28_N10 4 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 7.671 ns; Loc. = LCCOMB_X38_Y28_N10; Fanout = 4; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 8.074 ns ALU:inst10\|Add0~8 4 COMB LCCOMB_X38_Y28_N4 2 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 8.074 ns; Loc. = LCCOMB_X38_Y28_N4; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~8'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 ALU:inst10|Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 8.718 ns ALU:inst10\|Add0~12 5 COMB LCCOMB_X38_Y28_N16 2 " "Info: 5: + IC(0.251 ns) + CELL(0.393 ns) = 8.718 ns; Loc. = LCCOMB_X38_Y28_N16; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~12'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { ALU:inst10|Add0~8 ALU:inst10|Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.789 ns ALU:inst10\|Add0~14 6 COMB LCCOMB_X38_Y28_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.789 ns; Loc. = LCCOMB_X38_Y28_N18; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~14'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~12 ALU:inst10|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.860 ns ALU:inst10\|Add0~16 7 COMB LCCOMB_X38_Y28_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.860 ns; Loc. = LCCOMB_X38_Y28_N20; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~16'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~14 ALU:inst10|Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.931 ns ALU:inst10\|Add0~18 8 COMB LCCOMB_X38_Y28_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.931 ns; Loc. = LCCOMB_X38_Y28_N22; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~18'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~16 ALU:inst10|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.341 ns ALU:inst10\|Add0~19 9 COMB LCCOMB_X38_Y28_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 9.341 ns; Loc. = LCCOMB_X38_Y28_N24; Fanout = 1; COMB Node = 'ALU:inst10\|Add0~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst10|Add0~18 ALU:inst10|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 9.865 ns ALU:inst10\|Mux9~1 10 COMB LCCOMB_X38_Y28_N2 1 " "Info: 10: + IC(0.249 ns) + CELL(0.275 ns) = 9.865 ns; Loc. = LCCOMB_X38_Y28_N2; Fanout = 1; COMB Node = 'ALU:inst10\|Mux9~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { ALU:inst10|Add0~19 ALU:inst10|Mux9~1 } "NODE_NAME" } } { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.150 ns) 10.688 ns ALU:inst10\|Mux9~2 11 COMB LCCOMB_X41_Y28_N28 1 " "Info: 11: + IC(0.673 ns) + CELL(0.150 ns) = 10.688 ns; Loc. = LCCOMB_X41_Y28_N28; Fanout = 1; COMB Node = 'ALU:inst10\|Mux9~2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { ALU:inst10|Mux9~1 ALU:inst10|Mux9~2 } "NODE_NAME" } } { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 11.081 ns DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] 12 REG LCCOMB_X41_Y28_N22 1 " "Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 11.081 ns; Loc. = LCCOMB_X41_Y28_N22; Fanout = 1; REG Node = 'DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ALU:inst10|Mux9~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.170 ns ( 28.61 % ) " "Info: Total cell delay = 3.170 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.911 ns ( 71.39 % ) " "Info: Total interconnect delay = 7.911 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "11.081 ns" { None[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 ALU:inst10|Add0~8 ALU:inst10|Add0~12 ALU:inst10|Add0~14 ALU:inst10|Add0~16 ALU:inst10|Add0~18 ALU:inst10|Add0~19 ALU:inst10|Mux9~1 ALU:inst10|Mux9~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "11.081 ns" { None[0] {} None[0]~combout {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 {} ALU:inst10|Add0~8 {} ALU:inst10|Add0~12 {} ALU:inst10|Add0~14 {} ALU:inst10|Add0~16 {} ALU:inst10|Add0~18 {} ALU:inst10|Add0~19 {} ALU:inst10|Mux9~1 {} ALU:inst10|Mux9~2 {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 5.998ns 0.244ns 0.253ns 0.251ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.673ns 0.243ns } { 0.000ns 0.860ns 0.419ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.954 ns + " "Info: + Micro setup delay of destination is 0.954 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.128 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 64 -296 -128 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.594 ns FourPulseGenerator:inst3\|inst3 2 REG LCFF_X79_Y23_N13 3 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.594 ns; Loc. = LCFF_X79_Y23_N13; Fanout = 3; REG Node = 'FourPulseGenerator:inst3\|inst3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk FourPulseGenerator:inst3|inst3 } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.000 ns) 3.424 ns FourPulseGenerator:inst3\|inst3~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.830 ns) + CELL(0.000 ns) = 3.424 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'FourPulseGenerator:inst3\|inst3~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.275 ns) 5.128 ns DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] 4 REG LCCOMB_X41_Y28_N22 1 " "Info: 4: + IC(1.429 ns) + CELL(0.275 ns) = 5.128 ns; Loc. = LCCOMB_X41_Y28_N22; Fanout = 1; REG Node = 'DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.904 ns ( 37.13 % ) " "Info: Total cell delay = 1.904 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.224 ns ( 62.87 % ) " "Info: Total interconnect delay = 3.224 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.128 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 0.965ns 0.830ns 1.429ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "11.081 ns" { None[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 ALU:inst10|Add0~8 ALU:inst10|Add0~12 ALU:inst10|Add0~14 ALU:inst10|Add0~16 ALU:inst10|Add0~18 ALU:inst10|Add0~19 ALU:inst10|Mux9~1 ALU:inst10|Mux9~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "11.081 ns" { None[0] {} None[0]~combout {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 {} ALU:inst10|Add0~8 {} ALU:inst10|Add0~12 {} ALU:inst10|Add0~14 {} ALU:inst10|Add0~16 {} ALU:inst10|Add0~18 {} ALU:inst10|Add0~19 {} ALU:inst10|Mux9~1 {} ALU:inst10|Mux9~2 {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 5.998ns 0.244ns 0.253ns 0.251ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.673ns 0.243ns } { 0.000ns 0.860ns 0.419ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { clk FourPulseGenerator:inst3|inst3 FourPulseGenerator:inst3|inst3~clkctrl DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.128 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst3 {} FourPulseGenerator:inst3|inst3~clkctrl {} DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 0.965ns 0.830ns 1.429ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk B\[2\] IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\] 13.850 ns register " "Info: tco from clock \"clk\" to destination pin \"B\[2\]\" through register \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is 13.850 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.039 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 64 -296 -128 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.594 ns FourPulseGenerator:inst3\|inst1 2 REG LCFF_X79_Y23_N27 4 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.594 ns; Loc. = LCFF_X79_Y23_N27; Fanout = 4; REG Node = 'FourPulseGenerator:inst3\|inst1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk FourPulseGenerator:inst3|inst1 } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 932 996 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.000 ns) 3.391 ns FourPulseGenerator:inst3\|inst1~clkctrl 3 COMB CLKCTRL_G5 16 " "Info: 3: + IC(0.797 ns) + CELL(0.000 ns) = 3.391 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'FourPulseGenerator:inst3\|inst1~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { FourPulseGenerator:inst3|inst1 FourPulseGenerator:inst3|inst1~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 932 996 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.150 ns) 5.039 ns IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X40_Y29_N12 16 " "Info: 4: + IC(1.498 ns) + CELL(0.150 ns) = 5.039 ns; Loc. = LCCOMB_X40_Y29_N12; Fanout = 16; REG Node = 'IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { FourPulseGenerator:inst3|inst1~clkctrl IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.779 ns ( 35.30 % ) " "Info: Total cell delay = 1.779 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.260 ns ( 64.70 % ) " "Info: Total interconnect delay = 3.260 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { clk FourPulseGenerator:inst3|inst1 FourPulseGenerator:inst3|inst1~clkctrl IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst1 {} FourPulseGenerator:inst3|inst1~clkctrl {} IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 0.965ns 0.797ns 1.498ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.811 ns + Longest register pin " "Info: + Longest register to pin delay is 8.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\] 1 REG LCCOMB_X40_Y29_N12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X40_Y29_N12; Fanout = 16; REG Node = 'IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.271 ns) 1.081 ns GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst5\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[2\]~10 2 COMB LCCOMB_X40_Y28_N28 1 " "Info: 2: + IC(0.810 ns) + CELL(0.271 ns) = 1.081 ns; Loc. = LCCOMB_X40_Y28_N28; Fanout = 1; COMB Node = 'GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst5\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[2\]~10'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.474 ns GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst5\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[2\]~11 3 COMB LCCOMB_X40_Y28_N30 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.474 ns; Loc. = LCCOMB_X40_Y28_N30; Fanout = 1; COMB Node = 'GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst5\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[2\]~11'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.150 ns) 2.328 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[2\]~10 4 COMB LCCOMB_X39_Y28_N30 1 " "Info: 4: + IC(0.704 ns) + CELL(0.150 ns) = 2.328 ns; Loc. = LCCOMB_X39_Y28_N30; Fanout = 1; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[2\]~10'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.275 ns) 3.019 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[2\]~11 5 COMB LCCOMB_X40_Y28_N0 4 " "Info: 5: + IC(0.416 ns) + CELL(0.275 ns) = 3.019 ns; Loc. = LCCOMB_X40_Y28_N0; Fanout = 4; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[2\]~11'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.004 ns) + CELL(2.788 ns) 8.811 ns B\[2\] 6 PIN PIN_AD11 0 " "Info: 6: + IC(3.004 ns) + CELL(2.788 ns) = 8.811 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'B\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 B[2] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.634 ns ( 41.24 % ) " "Info: Total cell delay = 3.634 ns ( 41.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.177 ns ( 58.76 % ) " "Info: Total interconnect delay = 5.177 ns ( 58.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "8.811 ns" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 B[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "8.811 ns" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] {} GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 {} GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 {} B[2] {} } { 0.000ns 0.810ns 0.243ns 0.704ns 0.416ns 3.004ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.275ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { clk FourPulseGenerator:inst3|inst1 FourPulseGenerator:inst3|inst1~clkctrl IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst1 {} FourPulseGenerator:inst3|inst1~clkctrl {} IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 0.965ns 0.797ns 1.498ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "8.811 ns" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 B[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "8.811 ns" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1] {} GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 {} GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 {} B[2] {} } { 0.000ns 0.810ns 0.243ns 0.704ns 0.416ns 3.004ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.275ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "None\[0\] B\[0\] 13.056 ns Longest " "Info: Longest tpd from source pin \"None\[0\]\" to destination pin \"B\[0\]\" is 13.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns None\[0\] 1 PIN PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C15; Fanout = 1; PIN Node = 'None\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -248 -80 -112 "None\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.998 ns) + CELL(0.419 ns) 7.277 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~16 2 COMB LCCOMB_X38_Y28_N0 1 " "Info: 2: + IC(5.998 ns) + CELL(0.419 ns) = 7.277 ns; Loc. = LCCOMB_X38_Y28_N0; Fanout = 1; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~16'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { None[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 7.671 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~19 3 COMB LCCOMB_X38_Y28_N10 4 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 7.671 ns; Loc. = LCCOMB_X38_Y28_N10; Fanout = 4; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[0\]~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.753 ns) + CELL(2.632 ns) 13.056 ns B\[0\] 4 PIN PIN_L3 0 " "Info: 4: + IC(2.753 ns) + CELL(2.632 ns) = 13.056 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'B\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 B[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.061 ns ( 31.10 % ) " "Info: Total cell delay = 4.061 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.995 ns ( 68.90 % ) " "Info: Total interconnect delay = 8.995 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "13.056 ns" { None[0] OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 B[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "13.056 ns" { None[0] {} None[0]~combout {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~16 {} OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19 {} B[0] {} } { 0.000ns 0.000ns 5.998ns 0.244ns 2.753ns } { 0.000ns 0.860ns 0.419ns 0.150ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] RST clk 1.423 ns register " "Info: th for register \"PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]\" (data pin = \"RST\", clock pin = \"clk\") is 1.423 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.874 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 64 -296 -128 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.594 ns FourPulseGenerator:inst3\|inst 2 REG LCFF_X79_Y23_N11 4 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.594 ns; Loc. = LCFF_X79_Y23_N11; Fanout = 4; REG Node = 'FourPulseGenerator:inst3\|inst'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk FourPulseGenerator:inst3|inst } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.000 ns) 3.236 ns FourPulseGenerator:inst3\|inst~clkctrl 3 COMB CLKCTRL_G7 24 " "Info: 3: + IC(0.642 ns) + CELL(0.000 ns) = 3.236 ns; Loc. = CLKCTRL_G7; Fanout = 24; COMB Node = 'FourPulseGenerator:inst3\|inst~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl } "NODE_NAME" } } { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.537 ns) 4.874 ns PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] 4 REG LCFF_X44_Y29_N29 2 " "Info: 4: + IC(1.101 ns) + CELL(0.537 ns) = 4.874 ns; Loc. = LCFF_X44_Y29_N29; Fanout = 2; REG Node = 'PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { FourPulseGenerator:inst3|inst~clkctrl PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 44.44 % ) " "Info: Total cell delay = 2.166 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.708 ns ( 55.56 % ) " "Info: Total interconnect delay = 2.708 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.874 ns" { clk FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "4.874 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst {} FourPulseGenerator:inst3|inst~clkctrl {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.965ns 0.642ns 1.101ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.717 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RST 1 PIN PIN_D13 62 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 62; PIN Node = 'RST'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 80 -296 -128 96 "RST" "" } { 176 760 816 192 "RST" "" } { 400 768 824 416 "RST" "" } { 336 -64 40 352 "RST" "" } { -104 536 560 -84 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.398 ns) 3.099 ns PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~4 2 COMB LCCOMB_X44_Y29_N16 1 " "Info: 2: + IC(1.722 ns) + CELL(0.398 ns) = 3.099 ns; Loc. = LCCOMB_X44_Y29_N16; Fanout = 1; COMB Node = 'PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~4'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { RST PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 57 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.366 ns) 3.717 ns PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] 3 REG LCFF_X44_Y29_N29 2 " "Info: 3: + IC(0.252 ns) + CELL(0.366 ns) = 3.717 ns; Loc. = LCFF_X44_Y29_N29; Fanout = 2; REG Node = 'PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 46.89 % ) " "Info: Total cell delay = 1.743 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.974 ns ( 53.11 % ) " "Info: Total interconnect delay = 1.974 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { RST PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.717 ns" { RST {} RST~combout {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.722ns 0.252ns } { 0.000ns 0.979ns 0.398ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.874 ns" { clk FourPulseGenerator:inst3|inst FourPulseGenerator:inst3|inst~clkctrl PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "4.874 ns" { clk {} clk~combout {} FourPulseGenerator:inst3|inst {} FourPulseGenerator:inst3|inst~clkctrl {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.965ns 0.642ns 1.101ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { RST PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.717 ns" { RST {} RST~combout {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 {} PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.722ns 0.252ns } { 0.000ns 0.979ns 0.398ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 59 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 17:10:01 2022 " "Info: Processing ended: Wed Jun 29 17:10:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
