info x 24 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 float_exp_adder
term mark 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 34 11 0 257 2 0 0 0 0 0 1 1 0 sInstd_logicRISING_EDGENone
var add 2 31 0 36 12 0 257 2 0 0 0 0 0 1 1 0 xInstd_logic_vectorRISING_EDGENone
var add 3 31 0 36 12 0 257 2 0 0 0 0 0 1 1 0 yInstd_logic_vectorRISING_EDGENone
var add 4 31 0 36 13 0 257 2 0 0 0 0 0 1 1 0 outputOutstd_logic_vectorRISING_EDGENone
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 107 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000000000000000
time info 1 1 10 10 50 50 0 1 0 0 0 0 0 0 0 0 ns
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 2042776832 29688808 0 0 0 0 0 0 0 0 0 0 0 0 0 float_exp_adder.vhdl
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 2 -1 2 6 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = float_exp_adder.vhdl
Wed Jan 26 20:33:40 2005
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
