{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734089287159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734089287160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 14:28:07 2024 " "Processing started: Fri Dec 13 14:28:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734089287160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1734089287160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1734089287160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1734089287554 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processor.v " "Can't analyze file -- file processor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1734089295622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089295627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734089295627 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(20) " "Verilog HDL information at controlUnit.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "controlUnit.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1734089295644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089295644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734089295644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089295652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734089295652 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "signextender.v " "Can't analyze file -- file signextender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1734089295653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089295660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734089295660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089295667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734089295667 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "adder.v " "Can't analyze file -- file adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1734089295668 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ANDGate.v " "Can't analyze file -- file ANDGate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1734089295669 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top_cpu.v " "Can't analyze file -- file top_cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1734089295670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/bcd7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089295676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734089295676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_IP " "Found entity 1: DataMemory_IP" {  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089295682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734089295682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycle_sim " "Found entity 1: SingleCycle_sim" {  } { { "SingleCycle_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089295684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734089295684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkout SingleCycle_sim.v(31) " "Verilog HDL Implicit Net warning at SingleCycle_sim.v(31): created implicit net for \"clkout\"" {  } { { "SingleCycle_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1734089295684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycle_sim " "Elaborating entity \"SingleCycle_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1734089295840 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk SingleCycle_sim.v(34) " "Verilog HDL warning at SingleCycle_sim.v(34): assignments to clk create a combinational loop" {  } { { "SingleCycle_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v" 34 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1734089295932 "|SingleCycle_sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SingleCycle_sim.v(44) " "Verilog HDL warning at SingleCycle_sim.v(44): ignoring unsupported system task" {  } { { "SingleCycle_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1734089295932 "|SingleCycle_sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SingleCycle_sim.v(45) " "Verilog HDL warning at SingleCycle_sim.v(45): ignoring unsupported system task" {  } { { "SingleCycle_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v" 45 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1734089295933 "|SingleCycle_sim"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Number of cycles consumed:           0 SingleCycle_sim.v(53) " "Verilog HDL Display System Task info at SingleCycle_sim.v(53): Number of cycles consumed:           0" {  } { { "SingleCycle_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1734089295933 "|SingleCycle_sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SingleCycle_sim.v(54) " "Verilog HDL warning at SingleCycle_sim.v(54): ignoring unsupported system task" {  } { { "SingleCycle_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v" 54 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1734089295933 "|SingleCycle_sim"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc sc_cpu.v(8) " "Verilog HDL Declaration information at sc_cpu.v(8): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1734089296326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sc_cpu.v 1 1 " "Using design file sc_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SC_CPU " "Found entity 1: SC_CPU" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089296327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1734089296327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_CPU SC_CPU:cpu " "Elaborating entity \"SC_CPU\" for hierarchy \"SC_CPU:cpu\"" {  } { { "SingleCycle_sim.v" "cpu" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sc_cpu.v(21) " "Verilog HDL assignment warning at sc_cpu.v(21): truncated value with size 32 to match size of target (6)" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1734089296329 "|SingleCycle_sim|SC_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sc_cpu.v(22) " "Verilog HDL assignment warning at sc_cpu.v(22): truncated value with size 32 to match size of target (5)" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1734089296330 "|SingleCycle_sim|SC_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sc_cpu.v(23) " "Verilog HDL assignment warning at sc_cpu.v(23): truncated value with size 32 to match size of target (5)" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1734089296330 "|SingleCycle_sim|SC_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sc_cpu.v(24) " "Verilog HDL assignment warning at sc_cpu.v(24): truncated value with size 32 to match size of target (5)" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1734089296330 "|SingleCycle_sim|SC_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sc_cpu.v(25) " "Verilog HDL assignment warning at sc_cpu.v(25): truncated value with size 32 to match size of target (16)" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1734089296330 "|SingleCycle_sim|SC_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 32 sc_cpu.v(26) " "Verilog HDL assignment warning at sc_cpu.v(26): truncated value with size 37 to match size of target (32)" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1734089296331 "|SingleCycle_sim|SC_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sc_cpu.v(27) " "Verilog HDL assignment warning at sc_cpu.v(27): truncated value with size 32 to match size of target (6)" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1734089296331 "|SingleCycle_sim|SC_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "58 32 sc_cpu.v(28) " "Verilog HDL assignment warning at sc_cpu.v(28): truncated value with size 58 to match size of target (32)" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1734089296331 "|SingleCycle_sim|SC_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 sc_cpu.v(47) " "Verilog HDL assignment warning at sc_cpu.v(47): truncated value with size 48 to match size of target (32)" {  } { { "sc_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1734089296332 "|SingleCycle_sim|SC_CPU:cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "branchcontroller.v 1 1 " "Using design file branchcontroller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchController " "Found entity 1: BranchController" {  } { { "branchcontroller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/branchcontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089296368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1734089296368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchController SC_CPU:cpu\|BranchController:branchcontroller " "Elaborating entity \"BranchController\" for hierarchy \"SC_CPU:cpu\|BranchController:branchcontroller\"" {  } { { "sc_cpu.v" "branchcontroller" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter SC_CPU:cpu\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"SC_CPU:cpu\|programCounter:pc\"" {  } { { "sc_cpu.v" "pc" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "im.v 1 1 " "Using design file im.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "im.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089296457 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1734089296457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM SC_CPU:cpu\|IM:InstMem " "Elaborating entity \"IM\" for hierarchy \"SC_CPU:cpu\|IM:InstMem\"" {  } { { "sc_cpu.v" "InstMem" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296457 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 im.v(7) " "Net \"InstMem.data_a\" at im.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1734089296494 "|SingleCycle_vscode_sim|processor:cpu|IM:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 im.v(7) " "Net \"InstMem.waddr_a\" at im.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1734089296494 "|SingleCycle_vscode_sim|processor:cpu|IM:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 im.v(7) " "Net \"InstMem.we_a\" at im.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1734089296494 "|SingleCycle_vscode_sim|processor:cpu|IM:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit SC_CPU:cpu\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"SC_CPU:cpu\|controlUnit:CU\"" {  } { { "sc_cpu.v" "CU" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296495 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controlUnit.v(86) " "Verilog HDL Case Statement warning at controlUnit.v(86): case item expression covers a value already covered by a previous case item" {  } { { "controlUnit.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v" 86 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1734089296522 "|processor|controlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(38) " "Verilog HDL Case Statement warning at controlUnit.v(38): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1734089296522 "|processor|controlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 SC_CPU:cpu\|mux2x1:RFMux " "Elaborating entity \"mux2x1\" for hierarchy \"SC_CPU:cpu\|mux2x1:RFMux\"" {  } { { "sc_cpu.v" "RFMux" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile SC_CPU:cpu\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"SC_CPU:cpu\|registerFile:RF\"" {  } { { "sc_cpu.v" "RF" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 SC_CPU:cpu\|mux2x1:ALUMux " "Elaborating entity \"mux2x1\" for hierarchy \"SC_CPU:cpu\|mux2x1:ALUMux\"" {  } { { "sc_cpu.v" "ALUMux" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SC_CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"SC_CPU:cpu\|ALU:alu\"" {  } { { "sc_cpu.v" "alu" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dm.v 1 1 " "Using design file dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "dm.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/dm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089296684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1734089296684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM SC_CPU:cpu\|DM:dataMem " "Elaborating entity \"DM\" for hierarchy \"SC_CPU:cpu\|DM:dataMem\"" {  } { { "sc_cpu.v" "dataMem" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory_IP SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory " "Elaborating entity \"DataMemory_IP\" for hierarchy \"SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory\"" {  } { { "dm.v" "DataMemory" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/dm.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory_IP.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DataMem_MIF.mif " "Parameter \"init_file\" = \"DataMem_MIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296865 ""}  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1734089296865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c1k1 " "Found entity 1: altsyncram_c1k1" {  } { { "db/altsyncram_c1k1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/db/altsyncram_c1k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734089296908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734089296908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c1k1 SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_c1k1:auto_generated " "Elaborating entity \"altsyncram_c1k1\" for hierarchy \"SC_CPU:cpu\|DM:dataMem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_c1k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1734089296909 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "SingleCycle_sim.v" "clk" { Text "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734089297023 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734089297023 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/output_files/SingleCycle.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/output_files/SingleCycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1734089297151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734089297166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 14:28:17 2024 " "Processing ended: Fri Dec 13 14:28:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734089297166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734089297166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734089297166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1734089297166 ""}
