`timescale 1ns / 1ps

module Multiplexer_2X1_tb();
reg I0, I1, S0;
wire Cout;

Multiplexer_2X1 dut(.I0(I0), .I1(I1), .S0(S0), .Cout(Cout));
// DUT = design under test
initial
begin
S0 = 0; I0 = 1; I1 = 0;
#10 // delay 10 ns
I0 = 0; I1 = 1;
#10 // delay 20 ns
S0 = 1; I0 = 1; I1 = 0;
#10 //  delay 30 ns
I0 = 0; I1 = 1;
#10 // delay 40 ns
$finish;
end
endmodule
