#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Mar 28 14:15:54 2018
# Process ID: 24676
# Current directory: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11044 C:\Users\leexu\Desktop\Lab02 Part2\multi_tb\multi_tb.xpr
# Log file: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/vivado.log
# Journal file: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 14:17:12 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  50adder output = 1101
                  70adder output = 1110
                 110adder output = 1011
                 130adder output = 1101
                 190adder output = 0110
                 230adder output = 0011
                 250adder output = 1001
                 310adder output = 0100
                 370adder output = 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 834.918 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Mar 28 14:23:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 14:24:14 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  50adder output = 1011
                  70adder output = 1101
                 130adder output = 0110
                 170adder output = 0001
                 190adder output = 0000
                 230adder output = 1011
                 250adder output = 1101
                 310adder output = 0110
                 370adder output = 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 856.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 14:30:45 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  50adder output = 1011
                 130adder output = 0101
                 170adder output = 0000
                 230adder output = 1011
                 250adder output = 1101
                 310adder output = 0110
                 370adder output = 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 884.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
WARNING: [VRFC 10-1582] missing or empty argument against format specification for monitor [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
ERROR: [XSIM 43-3185] "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" Line 90. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
WARNING: [VRFC 10-1582] missing or empty argument against format specification for monitor [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] add1 is not declared [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
WARNING: [VRFC 10-1582] missing or empty argument against format specification for monitor [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] add1 is not declared [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
WARNING: [VRFC 10-1582] missing or empty argument against format specification for monitor [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] add1 is not declared [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
WARNING: [VRFC 10-1582] missing or empty argument against format specification for monitor [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] add1 is not declared [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
WARNING: [VRFC 10-1582] missing or empty argument against format specification for monitor [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] add1 is not declared [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
WARNING: [VRFC 10-1582] missing or empty argument against format specification for monitor [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] add1 is not declared [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol dispS, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:46]
INFO: [VRFC 10-2458] undeclared symbol dispM, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 14:53:45 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = xxxx
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 0000
                  50 adder output = 1 0110, ph = 1011
                  90 adder output = 0 1011, ph = 1011
                 130 adder output = 0 0101, ph = 0101
                 150 adder output = 1 0000, ph = 0101
                 170 adder output = 0 1011, ph = 0000
                 230 adder output = 1 0110, ph = 1011
                 250 adder output = 1 1000, ph = 1101
                 270 adder output = 0 1101, ph = 1101
                 310 adder output = 0 0110, ph = 0110
                 370 adder output = 0 0011, ph = 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 884.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol dispS, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:46]
INFO: [VRFC 10-2458] undeclared symbol dispM, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net P is not permitted [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol dispS, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:46]
INFO: [VRFC 10-2458] undeclared symbol dispM, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net P is not permitted [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol dispS, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:46]
INFO: [VRFC 10-2458] undeclared symbol dispM, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 14:58:18 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = xxxx
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 0000
                  50 adder output = 1 0110, ph = 1011
                  90 adder output = 0 1011, ph = 1011
                 130 adder output = 0 0101, ph = 0101
                 150 adder output = 1 0000, ph = 0101
                 170 adder output = 0 1011, ph = 0000
                 230 adder output = 1 0110, ph = 1011
                 250 adder output = 1 1000, ph = 1101
                 270 adder output = 0 1101, ph = 1101
                 310 adder output = 0 0110, ph = 0110
                 370 adder output = 0 0011, ph = 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 895.148 ; gain = 0.000
add_bp {C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v} 46
remove_bps -file {C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v} -line 46
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:07:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = xxxx
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 0000
                  50 adder output = 1 0110, ph = 1011
                  90 adder output = 0 1011, ph = 1011
                 130 adder output = 0 0101, ph = 0101
                 150 adder output = 1 0000, ph = 0101
                 170 adder output = 0 1011, ph = 0000
                 230 adder output = 1 0110, ph = 1011
                 250 adder output = 1 1000, ph = 1101
                 270 adder output = 0 1101, ph = 1101
                 310 adder output = 0 0110, ph = 0110
                 370 adder output = 0 0011, ph = 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:08:10 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = xxxx
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 0000
                  50 adder output = 1 0110, ph = 1011
                  90 adder output = 0 1011, ph = 1011
                 130 adder output = 0 0101, ph = 0101
                 150 adder output = 1 0000, ph = 0101
                 190 adder output = 1 0101, ph = 1010
                 230 adder output = 1 0000, ph = 0101
                 250 adder output = 1 0101, ph = 1010
                 270 adder output = 0 1010, ph = 1010
                 310 adder output = 0 0101, ph = 0101
                 370 adder output = 0 0010, ph = 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:09:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = xxxx
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 0000
                  50 adder output = 1 0110, ph = 1011
                  90 adder output = 0 1011, ph = 1011
                 130 adder output = 0 0101, ph = 0101
                 190 adder output = 0 0010, ph = 0010
                 210 adder output = 0 1101, ph = 0010
                 230 adder output = 1 1000, ph = 1101
                 250 adder output = 1 1001, ph = 1110
                 290 adder output = 1 0100, ph = 1001
                 310 adder output = 1 0111, ph = 1100
                 330 adder output = 0 1100, ph = 1100
                 370 adder output = 0 0110, ph = 0110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:12:45 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = xxxx
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 0000
                  50 adder output = 1 0110, ph = 1011
                  90 adder output = 0 1011, ph = 1011
                 130 adder output = 0 0101, ph = 0101
                 190 adder output = 0 0010, ph = 0010
                 210 adder output = 0 1101, ph = 0010
                 250 adder output = 0 1100, ph = 0001
                 290 adder output = 1 0111, ph = 1100
                 310 adder output = 1 1001, ph = 1110
                 330 adder output = 0 1110, ph = 1110
                 370 adder output = 0 0111, ph = 0111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:13:42 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = xxxx
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 0000
                  50 adder output = 1 0110, ph = 1011
                  90 adder output = 0 1011, ph = 1011
                 130 adder output = 0 0101, ph = 0101
                 190 adder output = 0 0010, ph = 0010
                 210 adder output = 0 1101, ph = 0010
                 250 adder output = 0 1100, ph = 0001
                 310 adder output = 0 1011, ph = 0000
                 330 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:17:39 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1011
                  50 adder output = 1 0110, ph = 1011
                  90 adder output = 0 1011, ph = 0000
                 130 adder output = 0 0101, ph = 0000
                 190 adder output = 0 0010, ph = 0000
                 210 adder output = 0 1101, ph = 1011
                 250 adder output = 0 1100, ph = 1011
                 310 adder output = 0 1011, ph = 1011
                 330 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:20:34 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1101
                  50 adder output = 1 0110, ph = 1101
                  90 adder output = 0 1011, ph = 0110
                 130 adder output = 0 0101, ph = 0110
                 190 adder output = 0 0010, ph = 0110
                 210 adder output = 0 1101, ph = 0011
                 250 adder output = 0 1100, ph = 0011
                 270 adder output = 0 1100, ph = 0001
                 310 adder output = 0 1011, ph = 0001
                 330 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:25:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1101
                  50 adder output = 1 0110, ph = 1101
                  70 adder output = 1 1000, ph = 1101
                  90 adder output = 0 1101, ph = 0110
                 130 adder output = 0 0110, ph = 0110
                 150 adder output = 1 0001, ph = 0011
                 170 adder output = 0 1100, ph = 0011
                 190 adder output = 0 1011, ph = 0011
                 210 adder output = 0 1011, ph = 0001
                 230 adder output = 1 0110, ph = 0001
                 250 adder output = 1 1000, ph = 0001
                 270 adder output = 0 1101, ph = 0000
                 310 adder output = 0 0110, ph = 0000
                 370 adder output = 0 0011, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:26:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1101
                  90 adder output = 0 0000, ph = 0110
                 150 adder output = 0 1011, ph = 0011
                 170 adder output = 1 0110, ph = 0011
                 190 adder output = 1 1000, ph = 0011
                 210 adder output = 1 1000, ph = 0001
                 230 adder output = 1 0011, ph = 0001
                 250 adder output = 1 0111, ph = 0001
                 270 adder output = 0 1100, ph = 0000
                 310 adder output = 0 0110, ph = 0000
                 370 adder output = 0 0011, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:27:13 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1101
                  50 adder output = 1 0110, ph = 1101
                  90 adder output = 0 1011, ph = 0110
                 130 adder output = 0 0101, ph = 0110
                 150 adder output = 1 0000, ph = 0011
                 170 adder output = 0 1011, ph = 0011
                 210 adder output = 0 1011, ph = 0001
                 230 adder output = 1 0110, ph = 0001
                 250 adder output = 1 1000, ph = 0001
                 270 adder output = 0 1101, ph = 0000
                 310 adder output = 0 0110, ph = 0000
                 370 adder output = 0 0011, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:32:12 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1011
                  50 adder output = 1 0110, ph = 1011
                  90 adder output = 0 1011, ph = 0000
                 150 adder output = 1 0110, ph = 1011
                 170 adder output = 1 0001, ph = 1011
                 190 adder output = 1 0110, ph = 1011
                 230 adder output = 1 0001, ph = 1011
                 250 adder output = 1 0110, ph = 1011
                 270 adder output = 0 1011, ph = 0000
                 310 adder output = 0 0101, ph = 0000
                 370 adder output = 0 0010, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:35:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1011
                  50 adder output = 1 0110, ph = 1011
                  70 adder output = 0 1011, ph = 0000
                  90 adder output = 0 0101, ph = 0000
                 130 adder output = 1 0000, ph = 1011
                 150 adder output = 1 0101, ph = 1011
                 170 adder output = 1 0000, ph = 1011
                 210 adder output = 1 0101, ph = 1011
                 230 adder output = 1 0000, ph = 1011
                 250 adder output = 0 0101, ph = 0000
                 270 adder output = 0 0010, ph = 0000
                 330 adder output = 0 0001, ph = 0000
                 390 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:38:56 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1011
                  50 adder output = 1 0110, ph = 1011
                  70 adder output = 0 1011, ph = 0000
                  90 adder output = 0 0101, ph = 0000
                 130 adder output = 1 0000, ph = 1011
                 150 adder output = 1 0101, ph = 1011
                 170 adder output = 1 0000, ph = 1011
                 210 adder output = 1 0101, ph = 1011
                 230 adder output = 1 0000, ph = 1011
                 250 adder output = 0 0101, ph = 0000
                 270 adder output = 0 0010, ph = 0000
                 330 adder output = 0 0001, ph = 0000
                 390 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:40:41 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1011
                  50 adder output = 1 0110, ph = 1011
                  70 adder output = 0 1011, ph = 0000
                  90 adder output = 0 0101, ph = 0000
                 130 adder output = 1 0000, ph = 1011
                 150 adder output = 1 0101, ph = 1011
                 170 adder output = 1 0000, ph = 1011
                 210 adder output = 1 0101, ph = 1011
                 230 adder output = 1 0000, ph = 1011
                 250 adder output = 0 0101, ph = 0000
                 270 adder output = 0 0010, ph = 0000
                 330 adder output = 0 0001, ph = 0000
                 390 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:41:32 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1011
                  50 adder output = 1 0110, ph = 1011
                  70 adder output = 1 1000, ph = 1011
                  90 adder output = 0 1101, ph = 0000
                 130 adder output = 0 0110, ph = 0000
                 150 adder output = 1 0001, ph = 1011
                 170 adder output = 0 1100, ph = 1011
                 210 adder output = 0 1011, ph = 1011
                 230 adder output = 1 0110, ph = 1011
                 250 adder output = 0 1011, ph = 0000
                 270 adder output = 0 0101, ph = 0000
                 330 adder output = 0 0010, ph = 0000
                 390 adder output = 0 0001, ph = 0000
                 410 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 895.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:42:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1011
                  50 adder output = 1 0110, ph = 1011
                  70 adder output = 1 1000, ph = 1011
                  90 adder output = 0 1101, ph = 0000
                 130 adder output = 0 0110, ph = 0000
                 150 adder output = 1 0001, ph = 1011
                 170 adder output = 0 1100, ph = 1011
                 210 adder output = 0 1011, ph = 1011
                 230 adder output = 1 0110, ph = 1011
                 250 adder output = 0 1011, ph = 0000
                 270 adder output = 0 0101, ph = 0000
                 330 adder output = 0 0010, ph = 0000
                 390 adder output = 0 0001, ph = 0000
                 410 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 909.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:44:31 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1101
                  50 adder output = 1 0110, ph = 1101
                  70 adder output = 1 1000, ph = 1101
                  90 adder output = 0 1101, ph = 0110
                 130 adder output = 0 0110, ph = 0110
                 150 adder output = 1 0001, ph = 0011
                 170 adder output = 0 1100, ph = 0011
                 190 adder output = 0 1100, ph = 0001
                 210 adder output = 0 1011, ph = 0001
                 230 adder output = 1 0110, ph = 0001
                 250 adder output = 0 1011, ph = 0000
                 270 adder output = 0 0101, ph = 0000
                 330 adder output = 0 0010, ph = 0000
                 390 adder output = 0 0001, ph = 0000
                 410 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 909.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:49:52 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  30 adder output = x xxxx, ph = 1101
                  90 adder output = x xxxx, ph = 0110
                 150 adder output = x xxxx, ph = 0011
                 190 adder output = x xxxx, ph = 0001
                 250 adder output = x xxxx, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 909.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:50:49 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  30 adder output = x xxxx, ph = 1101
                  90 adder output = x xxxx, ph = 0110
                 150 adder output = x xxxx, ph = 0011
                 190 adder output = x xxxx, ph = 0001
                 250 adder output = x xxxx, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 909.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:52:49 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxx, ph = 0000
                  10 adder output = 0 0000, ph = 0000
                  30 adder output = 0 1011, ph = 1101
                  50 adder output = 1 0110, ph = 1101
                  70 adder output = 1 0000, ph = 1101
                  90 adder output = 0 0101, ph = 0110
                 130 adder output = 0 0010, ph = 0110
                 150 adder output = 0 1101, ph = 0011
                 170 adder output = 1 1000, ph = 0011
                 190 adder output = 1 1000, ph = 0001
                 210 adder output = 1 0001, ph = 0001
                 230 adder output = 0 1100, ph = 0001
                 250 adder output = 0 0001, ph = 0000
                 270 adder output = 0 0000, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 909.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 15:59:46 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1101
                  50 adder output = 1 10110000, ph = 1101
                  70 adder output = 1 01011000, ph = 1101
                  90 adder output = 0 01011000, ph = 0110
                 130 adder output = 0 00101100, ph = 0110
                 150 adder output = 0 00101100, ph = 0011
                 170 adder output = 1 11011100, ph = 0011
                 190 adder output = 1 11011100, ph = 0001
                 210 adder output = 1 01101110, ph = 0001
                 230 adder output = 0 00011110, ph = 0001
                 250 adder output = 0 00011110, ph = 0000
                 270 adder output = 0 00001111, ph = 0000
                 330 adder output = 0 00000111, ph = 0000
                 390 adder output = 0 00000011, ph = 0000
                 410 adder output = 0 00000001, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:02:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 210 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00011110, ph = 0000
                 270 adder output = 0 00001111, ph = 0000
                 330 adder output = 0 00000111, ph = 0000
                 390 adder output = 0 00000011, ph = 0000
                 410 adder output = 0 00000001, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:03:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 210 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00011110, ph = 0000
                 270 adder output = 0 00001111, ph = 0000
                 330 adder output = 0 00000111, ph = 0000
                 390 adder output = 0 00000011, ph = 0000
                 410 adder output = 0 00000001, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:04:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 210 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 270 adder output = 0 00001111, ph = 1011
                 290 adder output = 1 10111111, ph = 1011
                 310 adder output = 0 10111111, ph = 0000
                 330 adder output = 0 01011111, ph = 0000
                 390 adder output = 0 00101111, ph = 0000
                 410 adder output = 0 00010111, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:06:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 270 adder output = 0 00001111, ph = 0000
                 330 adder output = 0 00000111, ph = 0000
                 390 adder output = 0 00000011, ph = 0000
                 410 adder output = 0 00000001, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:07:12 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 270 adder output = 0 00001111, ph = 0000
                 310 adder output = 0 00000111, ph = 0000
                 390 adder output = 0 00000011, ph = 0000
                 410 adder output = 0 00000001, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:13:31 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  90 adder output = 0 00000000, ph = 1011
                 110 adder output = 1 10110000, ph = 1011
                 130 adder output = 1 01011000, ph = 1011
                 150 adder output = 0 01011000, ph = 0000
                 190 adder output = 0 00101100, ph = 0000
                 210 adder output = 0 00101100, ph = 1011
                 230 adder output = 1 11011100, ph = 1011
                 250 adder output = 1 01101110, ph = 1011
                 270 adder output = 0 01101110, ph = 0000
                 310 adder output = 0 00110111, ph = 0000
                 390 adder output = 0 00011011, ph = 0000
                 410 adder output = 0 00001101, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port db [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:15:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  90 adder output = 0 00000000, ph = 1011
                 110 adder output = 1 10110000, ph = 1011
                 130 adder output = 1 01011000, ph = 1011
                 150 adder output = 0 01011000, ph = 0000
                 190 adder output = 0 00101100, ph = 0000
                 210 adder output = 0 00101100, ph = 1011
                 230 adder output = 1 11011100, ph = 1011
                 250 adder output = 1 01101110, ph = 1011
                 270 adder output = 0 01101110, ph = 0000
                 310 adder output = 0 00110111, ph = 0000
                 390 adder output = 0 00011011, ph = 0000
                 410 adder output = 0 00001101, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port db [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:18:04 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  90 adder output = 0 00000000, ph = 1011
                 110 adder output = 1 10110000, ph = 1011
                 130 adder output = 1 01011000, ph = 1011
                 150 adder output = 0 01011000, ph = 0000
                 190 adder output = 0 00101100, ph = 0000
                 210 adder output = 0 00101100, ph = 1011
                 230 adder output = 1 11011100, ph = 1011
                 250 adder output = 1 01101110, ph = 1011
                 270 adder output = 0 01101110, ph = 0000
                 310 adder output = 0 00110111, ph = 0000
                 390 adder output = 0 00011011, ph = 0000
                 410 adder output = 0 00001101, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port db [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:20:34 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                 150 adder output = 0 00000000, ph = 1011
                 170 adder output = 1 10110000, ph = 1011
                 190 adder output = 1 01011000, ph = 1011
                 210 adder output = 0 01011000, ph = 0000
                 250 adder output = 0 00101100, ph = 0000
                 270 adder output = 0 00101100, ph = 1011
                 290 adder output = 1 11011100, ph = 1011
                 310 adder output = 1 01101110, ph = 1011
                 330 adder output = 0 01101110, ph = 0000
                 390 adder output = 0 00110111, ph = 0000
                 410 adder output = 0 00011011, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port db [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:21:43 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 270 adder output = 0 00001111, ph = 0000
                 310 adder output = 0 00000111, ph = 0000
                 390 adder output = 0 00000011, ph = 0000
                 410 adder output = 0 00000001, ph = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/leexu/Desktop/Lab02 Part2/dffb.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:23:36 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 290 adder output = 1 10111111, ph = 1011
                 310 adder output = 1 01011111, ph = 1011
                 350 adder output = 0 00001111, ph = 1011
                 390 adder output = 0 00000111, ph = 1011
                 410 adder output = 0 00000011, ph = 1011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/leexu/Desktop/Lab02 Part2/dffb.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:27:51 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 290 adder output = 1 10111111, ph = 1011
                 310 adder output = 1 01011111, ph = 1011
                 350 adder output = 0 00001111, ph = 1011
                 390 adder output = 0 00000111, ph = 1011
                 410 adder output = 0 00000011, ph = 1011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 914.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/leexu/Desktop/Lab02 Part2/dffb.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 28 16:28:54 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 290 adder output = 1 10111111, ph = 1011
                 310 adder output = 1 01011111, ph = 1011
                 350 adder output = 0 00001111, ph = 1011
                 370 adder output = 0 00000111, ph = 1011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.188 ; gain = 0.000
save_project_as {Project 2 2.0} {C:/Users/leexu/Desktop/Lab02 Part2/Project 2 2.0} -force
