<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd:117:2:117:4:@W:MT529:@XP_MSG">algoritmo_2.vhd(117)</a><!@TM:0> | Found inferred clock anda_plis|clk which controls 203 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

</pre></samp></body></html>
