-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity makePatches_ShadowQuilt_fromEdges_add_patch_214 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n_patches : OUT STD_LOGIC_VECTOR (31 downto 0);
    n_patches_ap_vld : OUT STD_LOGIC;
    n_patches_read : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_superpoints_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_0_ce0 : OUT STD_LOGIC;
    patches_superpoints_0_we0 : OUT STD_LOGIC;
    patches_superpoints_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_1_ce0 : OUT STD_LOGIC;
    patches_superpoints_1_we0 : OUT STD_LOGIC;
    patches_superpoints_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_2_ce0 : OUT STD_LOGIC;
    patches_superpoints_2_we0 : OUT STD_LOGIC;
    patches_superpoints_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_3_ce0 : OUT STD_LOGIC;
    patches_superpoints_3_we0 : OUT STD_LOGIC;
    patches_superpoints_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_4_ce0 : OUT STD_LOGIC;
    patches_superpoints_4_we0 : OUT STD_LOGIC;
    patches_superpoints_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_5_ce0 : OUT STD_LOGIC;
    patches_superpoints_5_we0 : OUT STD_LOGIC;
    patches_superpoints_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_6_ce0 : OUT STD_LOGIC;
    patches_superpoints_6_we0 : OUT STD_LOGIC;
    patches_superpoints_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_7_ce0 : OUT STD_LOGIC;
    patches_superpoints_7_we0 : OUT STD_LOGIC;
    patches_superpoints_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_8_ce0 : OUT STD_LOGIC;
    patches_superpoints_8_we0 : OUT STD_LOGIC;
    patches_superpoints_8_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_8_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_9_ce0 : OUT STD_LOGIC;
    patches_superpoints_9_we0 : OUT STD_LOGIC;
    patches_superpoints_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_10_ce0 : OUT STD_LOGIC;
    patches_superpoints_10_we0 : OUT STD_LOGIC;
    patches_superpoints_10_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_10_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_11_ce0 : OUT STD_LOGIC;
    patches_superpoints_11_we0 : OUT STD_LOGIC;
    patches_superpoints_11_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_11_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_12_ce0 : OUT STD_LOGIC;
    patches_superpoints_12_we0 : OUT STD_LOGIC;
    patches_superpoints_12_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_12_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_13_ce0 : OUT STD_LOGIC;
    patches_superpoints_13_we0 : OUT STD_LOGIC;
    patches_superpoints_13_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_13_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_14_ce0 : OUT STD_LOGIC;
    patches_superpoints_14_we0 : OUT STD_LOGIC;
    patches_superpoints_14_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_14_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_15_ce0 : OUT STD_LOGIC;
    patches_superpoints_15_we0 : OUT STD_LOGIC;
    patches_superpoints_15_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_15_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_16_ce0 : OUT STD_LOGIC;
    patches_superpoints_16_we0 : OUT STD_LOGIC;
    patches_superpoints_16_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_16_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_17_ce0 : OUT STD_LOGIC;
    patches_superpoints_17_we0 : OUT STD_LOGIC;
    patches_superpoints_17_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_17_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_18_ce0 : OUT STD_LOGIC;
    patches_superpoints_18_we0 : OUT STD_LOGIC;
    patches_superpoints_18_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_18_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_19_ce0 : OUT STD_LOGIC;
    patches_superpoints_19_we0 : OUT STD_LOGIC;
    patches_superpoints_19_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_19_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_20_ce0 : OUT STD_LOGIC;
    patches_superpoints_20_we0 : OUT STD_LOGIC;
    patches_superpoints_20_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_20_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_21_ce0 : OUT STD_LOGIC;
    patches_superpoints_21_we0 : OUT STD_LOGIC;
    patches_superpoints_21_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_21_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_22_ce0 : OUT STD_LOGIC;
    patches_superpoints_22_we0 : OUT STD_LOGIC;
    patches_superpoints_22_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_22_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_23_ce0 : OUT STD_LOGIC;
    patches_superpoints_23_we0 : OUT STD_LOGIC;
    patches_superpoints_23_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_23_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_24_ce0 : OUT STD_LOGIC;
    patches_superpoints_24_we0 : OUT STD_LOGIC;
    patches_superpoints_24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_24_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_25_ce0 : OUT STD_LOGIC;
    patches_superpoints_25_we0 : OUT STD_LOGIC;
    patches_superpoints_25_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_25_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_26_ce0 : OUT STD_LOGIC;
    patches_superpoints_26_we0 : OUT STD_LOGIC;
    patches_superpoints_26_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_26_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_27_ce0 : OUT STD_LOGIC;
    patches_superpoints_27_we0 : OUT STD_LOGIC;
    patches_superpoints_27_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_27_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_28_ce0 : OUT STD_LOGIC;
    patches_superpoints_28_we0 : OUT STD_LOGIC;
    patches_superpoints_28_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_28_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_29_ce0 : OUT STD_LOGIC;
    patches_superpoints_29_we0 : OUT STD_LOGIC;
    patches_superpoints_29_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_29_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_30_ce0 : OUT STD_LOGIC;
    patches_superpoints_30_we0 : OUT STD_LOGIC;
    patches_superpoints_30_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_30_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_31_ce0 : OUT STD_LOGIC;
    patches_superpoints_31_we0 : OUT STD_LOGIC;
    patches_superpoints_31_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_31_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_0_ce0 : OUT STD_LOGIC;
    patches_parameters_0_we0 : OUT STD_LOGIC;
    patches_parameters_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_1_ce0 : OUT STD_LOGIC;
    patches_parameters_1_we0 : OUT STD_LOGIC;
    patches_parameters_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_2_ce0 : OUT STD_LOGIC;
    patches_parameters_2_we0 : OUT STD_LOGIC;
    patches_parameters_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_3_ce0 : OUT STD_LOGIC;
    patches_parameters_3_we0 : OUT STD_LOGIC;
    patches_parameters_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_4_ce0 : OUT STD_LOGIC;
    patches_parameters_4_we0 : OUT STD_LOGIC;
    patches_parameters_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_5_ce0 : OUT STD_LOGIC;
    patches_parameters_5_we0 : OUT STD_LOGIC;
    patches_parameters_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_6_ce0 : OUT STD_LOGIC;
    patches_parameters_6_we0 : OUT STD_LOGIC;
    patches_parameters_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_7_ce0 : OUT STD_LOGIC;
    patches_parameters_7_we0 : OUT STD_LOGIC;
    patches_parameters_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_8_ce0 : OUT STD_LOGIC;
    patches_parameters_8_we0 : OUT STD_LOGIC;
    patches_parameters_8_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_8_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_9_ce0 : OUT STD_LOGIC;
    patches_parameters_9_we0 : OUT STD_LOGIC;
    patches_parameters_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_10_ce0 : OUT STD_LOGIC;
    patches_parameters_10_we0 : OUT STD_LOGIC;
    patches_parameters_10_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_10_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_11_ce0 : OUT STD_LOGIC;
    patches_parameters_11_we0 : OUT STD_LOGIC;
    patches_parameters_11_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_11_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_12_ce0 : OUT STD_LOGIC;
    patches_parameters_12_we0 : OUT STD_LOGIC;
    patches_parameters_12_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_12_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_13_ce0 : OUT STD_LOGIC;
    patches_parameters_13_we0 : OUT STD_LOGIC;
    patches_parameters_13_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_13_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_14_ce0 : OUT STD_LOGIC;
    patches_parameters_14_we0 : OUT STD_LOGIC;
    patches_parameters_14_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_14_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_15_ce0 : OUT STD_LOGIC;
    patches_parameters_15_we0 : OUT STD_LOGIC;
    patches_parameters_15_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_15_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_16_ce0 : OUT STD_LOGIC;
    patches_parameters_16_we0 : OUT STD_LOGIC;
    patches_parameters_16_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_16_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_17_ce0 : OUT STD_LOGIC;
    patches_parameters_17_we0 : OUT STD_LOGIC;
    patches_parameters_17_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_17_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_18_ce0 : OUT STD_LOGIC;
    patches_parameters_18_we0 : OUT STD_LOGIC;
    patches_parameters_18_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_18_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_19_ce0 : OUT STD_LOGIC;
    patches_parameters_19_we0 : OUT STD_LOGIC;
    patches_parameters_19_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_19_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_20_ce0 : OUT STD_LOGIC;
    patches_parameters_20_we0 : OUT STD_LOGIC;
    patches_parameters_20_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_20_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_21_ce0 : OUT STD_LOGIC;
    patches_parameters_21_we0 : OUT STD_LOGIC;
    patches_parameters_21_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_21_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_22_ce0 : OUT STD_LOGIC;
    patches_parameters_22_we0 : OUT STD_LOGIC;
    patches_parameters_22_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_22_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_23_ce0 : OUT STD_LOGIC;
    patches_parameters_23_we0 : OUT STD_LOGIC;
    patches_parameters_23_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_23_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_24_ce0 : OUT STD_LOGIC;
    patches_parameters_24_we0 : OUT STD_LOGIC;
    patches_parameters_24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_24_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_25_ce0 : OUT STD_LOGIC;
    patches_parameters_25_we0 : OUT STD_LOGIC;
    patches_parameters_25_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_25_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_26_ce0 : OUT STD_LOGIC;
    patches_parameters_26_we0 : OUT STD_LOGIC;
    patches_parameters_26_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_26_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_27_ce0 : OUT STD_LOGIC;
    patches_parameters_27_we0 : OUT STD_LOGIC;
    patches_parameters_27_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_27_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_28_ce0 : OUT STD_LOGIC;
    patches_parameters_28_we0 : OUT STD_LOGIC;
    patches_parameters_28_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_28_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_29_ce0 : OUT STD_LOGIC;
    patches_parameters_29_we0 : OUT STD_LOGIC;
    patches_parameters_29_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_29_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_30_ce0 : OUT STD_LOGIC;
    patches_parameters_30_we0 : OUT STD_LOGIC;
    patches_parameters_30_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_30_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_31_ce0 : OUT STD_LOGIC;
    patches_parameters_31_we0 : OUT STD_LOGIC;
    patches_parameters_31_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_31_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints_ce0 : OUT STD_LOGIC;
    wp_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints_ce1 : OUT STD_LOGIC;
    wp_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints1_ce0 : OUT STD_LOGIC;
    wp_superpoints1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints1_ce1 : OUT STD_LOGIC;
    wp_superpoints1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints2_ce0 : OUT STD_LOGIC;
    wp_superpoints2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints2_ce1 : OUT STD_LOGIC;
    wp_superpoints2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints3_ce0 : OUT STD_LOGIC;
    wp_superpoints3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints3_ce1 : OUT STD_LOGIC;
    wp_superpoints3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints4_ce0 : OUT STD_LOGIC;
    wp_superpoints4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wp_superpoints4_ce1 : OUT STD_LOGIC;
    wp_superpoints4_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_parameters_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters_ce0 : OUT STD_LOGIC;
    wp_parameters_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_parameters5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters5_ce0 : OUT STD_LOGIC;
    wp_parameters5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    wp_parameters6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters6_ce0 : OUT STD_LOGIC;
    wp_parameters6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_parameters7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters7_ce0 : OUT STD_LOGIC;
    wp_parameters7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    wp_parameters8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters8_ce0 : OUT STD_LOGIC;
    wp_parameters8_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of makePatches_ShadowQuilt_fromEdges_add_patch_214 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv64_66 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100110";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_2F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv35_F : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000001111";
    constant ap_const_lv27_1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten55_reg_2609 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_13_reg_2620 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten41_reg_2631 : STD_LOGIC_VECTOR (6 downto 0);
    signal b_16_reg_2642 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_13_reg_2653 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten77_reg_2664 : STD_LOGIC_VECTOR (6 downto 0);
    signal a_14_reg_2675 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten63_reg_2686 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_17_reg_2697 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_14_reg_2708 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten13_reg_2719 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_reg_2730 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_2741 : STD_LOGIC_VECTOR (6 downto 0);
    signal b_reg_2752 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_reg_2763 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten34_reg_2774 : STD_LOGIC_VECTOR (6 downto 0);
    signal a_12_reg_2785 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten20_reg_2796 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_15_reg_2807 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_12_reg_2818 : STD_LOGIC_VECTOR (2 downto 0);
    signal n_patches_read_7_read_fu_354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln279_fu_2829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln279_reg_4304 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_149_fu_2835_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_149_reg_4308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln315_fu_2839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_reg_4313 : STD_LOGIC_VECTOR (0 downto 0);
    signal wp_superpoints_load_1_reg_4317 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal wp_superpoints1_load_1_reg_4322 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints2_load_1_reg_4327 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints3_load_1_reg_4332 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints4_load_1_reg_4337 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints_load_2_reg_4342 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints1_load_2_reg_4347 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints2_load_2_reg_4352 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints3_load_2_reg_4357 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints4_load_2_reg_4362 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln315_1_fu_2849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_1_reg_4367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln315_fu_2854_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln315_reg_4371 : STD_LOGIC_VECTOR (30 downto 0);
    signal patches_superpoints_0_addr_5_reg_4381 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_1_addr_6_reg_4391 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_2_addr_6_reg_4401 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_3_addr_6_reg_4411 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_4_addr_6_reg_4421 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_5_addr_6_reg_4431 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_6_addr_6_reg_4441 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_7_addr_6_reg_4451 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_8_addr_6_reg_4461 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_9_addr_6_reg_4471 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_10_addr_6_reg_4481 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_11_addr_6_reg_4491 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_12_addr_6_reg_4501 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_13_addr_6_reg_4511 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_14_addr_6_reg_4521 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_15_addr_6_reg_4531 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_16_addr_6_reg_4541 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_17_addr_6_reg_4551 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_18_addr_6_reg_4561 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_19_addr_6_reg_4571 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_20_addr_6_reg_4581 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_21_addr_6_reg_4591 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_22_addr_6_reg_4601 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_23_addr_6_reg_4611 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_24_addr_6_reg_4621 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_25_addr_6_reg_4631 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_26_addr_6_reg_4641 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_27_addr_6_reg_4651 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_28_addr_6_reg_4661 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_29_addr_6_reg_4671 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_30_addr_7_reg_4681 : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_superpoints_31_addr_11_reg_4691 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln317_4_fu_3010_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln317_4_reg_4696 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln317_fu_3025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln317_reg_4701 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_4708 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln330_2_fu_3062_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state8_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln330_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_reg_4717 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln330_2_fu_3094_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln330_2_reg_4721 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln332_fu_3132_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln332_reg_4728 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln332_3_fu_3140_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln332_3_reg_4733 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln334_fu_3189_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln332_4_fu_3201_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln341_4_fu_3333_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state11_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln341_fu_3339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_4779 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_2_fu_3365_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln341_2_reg_4783 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln343_fu_3403_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln343_reg_4790 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln343_3_fu_3411_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln343_3_reg_4795 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln345_fu_3468_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln343_4_fu_3480_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln282_2_fu_3640_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state15_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal icmp_ln282_fu_3646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln282_reg_4841 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln282_2_fu_3672_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln282_2_reg_4845 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln284_fu_3710_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln284_reg_4852 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln284_3_fu_3718_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln284_3_reg_4857 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln286_fu_3767_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln284_4_fu_3779_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln294_2_fu_3849_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_state18_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state19_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal icmp_ln294_fu_3855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_reg_4903 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_2_fu_3881_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln294_2_reg_4907 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln296_fu_3919_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln296_reg_4914 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln296_3_fu_3927_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln296_3_reg_4919 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln298_fu_3984_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln296_4_fu_3996_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state8 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state11 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state15 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state18 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_phi_mux_conv_in_in_phi_fu_2297_p64 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_reg_2395 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln318_fu_3041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_150_phi_fu_2410_p64 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_empty_151_phi_fu_2511_p64 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_a_13_phi_fu_2624_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_b_16_phi_fu_2646_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_a_14_phi_fu_2679_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_phi_mux_b_17_phi_fu_2701_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_a_phi_fu_2734_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_phi_mux_b_phi_fu_2756_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_a_12_phi_fu_2789_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_phi_mux_b_15_phi_fu_2811_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln317_fu_2904_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln318_fu_2974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln336_10_fu_3180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln336_9_fu_3250_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln347_13_fu_3459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln347_12_fu_3543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln289_10_fu_3758_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln289_9_fu_3828_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_13_fu_3975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_12_fu_4059_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln355_fu_3634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal tmp_153_fu_3587_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_4072_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_152_fu_3286_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_3833_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_cast_fu_2845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln317_3_fu_2872_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln317_fu_2860_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_221_cast_fu_2876_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_220_cast_fu_2884_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln317_fu_2892_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln317_fu_2898_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_149_fu_2864_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln318_fu_2940_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln318_2_fu_2950_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl6_cast_fu_2954_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln318_fu_2946_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln318_fu_2962_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln318_fu_2968_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_150_fu_3014_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_150_fu_3014_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_151_fu_3031_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_214_fu_3047_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln332_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln330_fu_3074_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln334_fu_3108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln330_fu_3102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln330_fu_3086_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln330_fu_3114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln332_fu_3126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln332_fu_3120_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln336_fu_3152_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl9_cast_fu_3156_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln336_fu_3148_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln336_2_fu_3164_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln336_7_fu_3170_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln336_4_fu_3174_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln332_2_fu_3195_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_154_fu_3209_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln332_fu_3216_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln336_6_fu_3220_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln336_fu_3223_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln336_fu_3229_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln336_fu_3235_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln336_8_fu_3241_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln336_3_fu_3244_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln343_fu_3351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln341_fu_3345_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln345_fu_3379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln341_fu_3373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_fu_3357_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln341_fu_3385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln343_fu_3397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln343_fu_3391_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln347_2_fu_3419_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_215_fu_3431_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl11_cast_fu_3423_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln347_9_fu_3439_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln347_2_fu_3443_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln347_10_fu_3449_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln347_4_fu_3453_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln343_2_fu_3474_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_155_fu_3488_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln343_fu_3495_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln347_8_fu_3499_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln347_fu_3502_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln347_fu_3508_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl13_cast_fu_3512_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl14_cast_fu_3520_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln347_fu_3528_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln347_11_fu_3534_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln347_3_fu_3537_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_153_fu_3587_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_153_fu_3587_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln284_fu_3658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln282_fu_3652_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln286_fu_3686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln282_fu_3680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln282_fu_3664_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln282_fu_3692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln284_fu_3704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln284_fu_3698_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln289_fu_3730_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_cast_fu_3734_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln289_fu_3726_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln289_2_fu_3742_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln289_7_fu_3748_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln289_4_fu_3752_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln284_2_fu_3773_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_147_fu_3787_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln284_fu_3794_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln289_6_fu_3798_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln289_fu_3801_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln289_fu_3807_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln289_fu_3813_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln289_8_fu_3819_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln289_3_fu_3822_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln296_fu_3867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln294_fu_3861_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln298_fu_3895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_fu_3889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_fu_3873_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln294_fu_3901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln296_fu_3913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln296_fu_3907_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln300_2_fu_3935_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_213_fu_3947_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl2_cast_fu_3939_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln300_9_fu_3955_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln300_2_fu_3959_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln300_10_fu_3965_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln300_4_fu_3969_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln296_2_fu_3990_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_148_fu_4004_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln296_fu_4011_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln300_8_fu_4015_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln300_fu_4018_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln300_fu_4024_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl4_cast_fu_4028_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl5_cast_fu_4036_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln300_fu_4044_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln300_11_fu_4050_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln300_3_fu_4053_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_4072_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_4072_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_condition_1287 : BOOLEAN;
    signal ap_condition_2248 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (63 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    mux_53_64_1_1_U469 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_superpoints_load_1_reg_4317,
        din1 => wp_superpoints1_load_1_reg_4322,
        din2 => wp_superpoints2_load_1_reg_4327,
        din3 => wp_superpoints3_load_1_reg_4332,
        din4 => wp_superpoints4_load_1_reg_4337,
        din5 => tmp_150_fu_3014_p6,
        dout => tmp_150_fu_3014_p7);

    mux_53_64_1_1_U470 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_superpoints_load_2_reg_4342,
        din1 => wp_superpoints1_load_2_reg_4347,
        din2 => wp_superpoints2_load_2_reg_4352,
        din3 => wp_superpoints3_load_2_reg_4357,
        din4 => wp_superpoints4_load_2_reg_4362,
        din5 => trunc_ln317_4_reg_4696,
        dout => tmp_151_fu_3031_p7);

    mux_53_64_1_1_U471 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_superpoints_q0,
        din1 => wp_superpoints1_q0,
        din2 => wp_superpoints2_q0,
        din3 => wp_superpoints3_q0,
        din4 => wp_superpoints4_q0,
        din5 => select_ln330_2_reg_4721,
        dout => tmp_152_fu_3286_p7);

    mux_53_64_1_1_U472 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_parameters_q0,
        din1 => tmp_153_fu_3587_p2,
        din2 => wp_parameters6_q0,
        din3 => tmp_153_fu_3587_p4,
        din4 => wp_parameters8_q0,
        din5 => select_ln341_2_reg_4783,
        dout => tmp_153_fu_3587_p7);

    mux_53_64_1_1_U473 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_superpoints_q1,
        din1 => wp_superpoints1_q1,
        din2 => wp_superpoints2_q1,
        din3 => wp_superpoints3_q1,
        din4 => wp_superpoints4_q1,
        din5 => select_ln282_2_reg_4845,
        dout => tmp_fu_3833_p7);

    mux_53_64_1_1_U474 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_parameters_q0,
        din1 => tmp_s_fu_4072_p2,
        din2 => wp_parameters6_q0,
        din3 => tmp_s_fu_4072_p4,
        din4 => wp_parameters8_q0,
        din5 => select_ln294_2_reg_4907,
        dout => tmp_s_fu_4072_p7);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state8))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln328_fu_3056_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state8))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state8);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((icmp_ln328_fu_3056_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state11))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state11))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state11);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state15) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln279_fu_2829_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state15))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state15);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((icmp_ln279_fu_2829_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state18))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state18);
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a_12_reg_2785_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                a_12_reg_2785 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln294_reg_4903 = ap_const_lv1_0))) then 
                a_12_reg_2785 <= select_ln294_2_reg_4907;
            end if; 
        end if;
    end process;

    a_13_reg_2620_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln328_fu_3056_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                a_13_reg_2620 <= ap_const_lv3_0;
            elsif (((icmp_ln330_reg_4717 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                a_13_reg_2620 <= select_ln330_2_reg_4721;
            end if; 
        end if;
    end process;

    a_14_reg_2675_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                a_14_reg_2675 <= ap_const_lv3_0;
            elsif (((icmp_ln341_reg_4779 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
                a_14_reg_2675 <= select_ln341_2_reg_4783;
            end if; 
        end if;
    end process;

    a_reg_2730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln279_fu_2829_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                a_reg_2730 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln282_reg_4841 = ap_const_lv1_0))) then 
                a_reg_2730 <= select_ln282_2_reg_4845;
            end if; 
        end if;
    end process;

    b_15_reg_2807_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                b_15_reg_2807 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln294_reg_4903 = ap_const_lv1_0))) then 
                b_15_reg_2807 <= select_ln296_3_reg_4919;
            end if; 
        end if;
    end process;

    b_16_reg_2642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln328_fu_3056_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                b_16_reg_2642 <= ap_const_lv5_0;
            elsif (((icmp_ln330_reg_4717 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                b_16_reg_2642 <= select_ln332_3_reg_4733;
            end if; 
        end if;
    end process;

    b_17_reg_2697_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                b_17_reg_2697 <= ap_const_lv3_0;
            elsif (((icmp_ln341_reg_4779 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
                b_17_reg_2697 <= select_ln343_3_reg_4795;
            end if; 
        end if;
    end process;

    b_reg_2752_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln279_fu_2829_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                b_reg_2752 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln282_reg_4841 = ap_const_lv1_0))) then 
                b_reg_2752 <= select_ln284_3_reg_4857;
            end if; 
        end if;
    end process;

    c_12_reg_2818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                c_12_reg_2818 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln294_fu_3855_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
                c_12_reg_2818 <= add_ln298_fu_3984_p2;
            end if; 
        end if;
    end process;

    c_13_reg_2653_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln328_fu_3056_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                c_13_reg_2653 <= ap_const_lv2_0;
            elsif (((icmp_ln330_fu_3068_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                c_13_reg_2653 <= add_ln334_fu_3189_p2;
            end if; 
        end if;
    end process;

    c_14_reg_2708_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                c_14_reg_2708 <= ap_const_lv3_0;
            elsif (((icmp_ln341_fu_3339_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                c_14_reg_2708 <= add_ln345_fu_3468_p2;
            end if; 
        end if;
    end process;

    c_reg_2763_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln279_fu_2829_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_reg_2763 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln282_fu_3646_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
                c_reg_2763 <= add_ln286_fu_3767_p2;
            end if; 
        end if;
    end process;

    i_reg_2395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_reg_2395 <= ap_const_lv31_0;
            elsif (((icmp_ln317_reg_4701 = ap_const_lv1_1) and (icmp_ln315_1_reg_4367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln318_fu_3041_p2 = ap_const_lv1_1))) then 
                i_reg_2395 <= add_ln315_reg_4371;
            end if; 
        end if;
    end process;

    indvar_flatten13_reg_2719_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln279_fu_2829_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten13_reg_2719 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln282_fu_3646_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
                indvar_flatten13_reg_2719 <= add_ln282_2_fu_3640_p2;
            end if; 
        end if;
    end process;

    indvar_flatten20_reg_2796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                indvar_flatten20_reg_2796 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln294_fu_3855_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
                indvar_flatten20_reg_2796 <= select_ln296_4_fu_3996_p3;
            end if; 
        end if;
    end process;

    indvar_flatten34_reg_2774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                indvar_flatten34_reg_2774 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln294_fu_3855_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
                indvar_flatten34_reg_2774 <= add_ln294_2_fu_3849_p2;
            end if; 
        end if;
    end process;

    indvar_flatten41_reg_2631_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln328_fu_3056_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                indvar_flatten41_reg_2631 <= ap_const_lv7_0;
            elsif (((icmp_ln330_fu_3068_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten41_reg_2631 <= select_ln332_4_fu_3201_p3;
            end if; 
        end if;
    end process;

    indvar_flatten55_reg_2609_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln328_fu_3056_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                indvar_flatten55_reg_2609 <= ap_const_lv8_0;
            elsif (((icmp_ln330_fu_3068_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten55_reg_2609 <= add_ln330_2_fu_3062_p2;
            end if; 
        end if;
    end process;

    indvar_flatten63_reg_2686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                indvar_flatten63_reg_2686 <= ap_const_lv6_0;
            elsif (((icmp_ln341_fu_3339_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten63_reg_2686 <= select_ln343_4_fu_3480_p3;
            end if; 
        end if;
    end process;

    indvar_flatten77_reg_2664_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                indvar_flatten77_reg_2664 <= ap_const_lv7_0;
            elsif (((icmp_ln341_fu_3339_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten77_reg_2664 <= add_ln341_4_fu_3333_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_2741_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln279_fu_2829_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_2741 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln282_fu_3646_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
                indvar_flatten_reg_2741 <= select_ln284_4_fu_3779_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln315_reg_4371 <= add_ln315_fu_2854_p2;
                icmp_ln315_1_reg_4367 <= icmp_ln315_1_fu_2849_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                empty_149_reg_4308 <= empty_149_fu_2835_p1;
                icmp_ln315_reg_4313 <= icmp_ln315_fu_2839_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln279_reg_4304 <= icmp_ln279_fu_2829_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln282_reg_4841 <= icmp_ln282_fu_3646_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln294_reg_4903 <= icmp_ln294_fu_3855_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln315_1_reg_4367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln317_reg_4701 <= icmp_ln317_fu_3025_p2;
                trunc_ln317_4_reg_4696 <= trunc_ln317_4_fu_3010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln328_reg_4708 <= icmp_ln328_fu_3056_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln330_reg_4717 <= icmp_ln330_fu_3068_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln341_reg_4779 <= icmp_ln341_fu_3339_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln315_1_fu_2849_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    patches_superpoints_0_addr_5_reg_4381(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_10_addr_6_reg_4481(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_11_addr_6_reg_4491(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_12_addr_6_reg_4501(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_13_addr_6_reg_4511(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_14_addr_6_reg_4521(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_15_addr_6_reg_4531(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_16_addr_6_reg_4541(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_17_addr_6_reg_4551(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_18_addr_6_reg_4561(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_19_addr_6_reg_4571(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_1_addr_6_reg_4391(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_20_addr_6_reg_4581(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_21_addr_6_reg_4591(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_22_addr_6_reg_4601(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_23_addr_6_reg_4611(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_24_addr_6_reg_4621(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_25_addr_6_reg_4631(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_26_addr_6_reg_4641(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_27_addr_6_reg_4651(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_28_addr_6_reg_4661(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_29_addr_6_reg_4671(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_2_addr_6_reg_4401(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_30_addr_7_reg_4681(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_31_addr_11_reg_4691(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_3_addr_6_reg_4411(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_4_addr_6_reg_4421(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_5_addr_6_reg_4431(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_6_addr_6_reg_4441(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_7_addr_6_reg_4451(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_8_addr_6_reg_4461(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
                    patches_superpoints_9_addr_6_reg_4471(7 downto 4) <= zext_ln318_fu_2974_p1(8 - 1 downto 0)(7 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln282_fu_3646_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                select_ln282_2_reg_4845 <= select_ln282_2_fu_3672_p3;
                select_ln284_3_reg_4857 <= select_ln284_3_fu_3718_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln282_fu_3646_p2 = ap_const_lv1_0))) then
                select_ln284_reg_4852 <= select_ln284_fu_3710_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln294_fu_3855_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                select_ln294_2_reg_4907 <= select_ln294_2_fu_3881_p3;
                select_ln296_3_reg_4919 <= select_ln296_3_fu_3927_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln294_fu_3855_p2 = ap_const_lv1_0))) then
                select_ln296_reg_4914 <= select_ln296_fu_3919_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln330_fu_3068_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                select_ln330_2_reg_4721 <= select_ln330_2_fu_3094_p3;
                select_ln332_3_reg_4733 <= select_ln332_3_fu_3140_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln330_fu_3068_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                select_ln332_reg_4728 <= select_ln332_fu_3132_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln341_fu_3339_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                select_ln341_2_reg_4783 <= select_ln341_2_fu_3365_p3;
                select_ln343_3_reg_4795 <= select_ln343_3_fu_3411_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln341_fu_3339_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                select_ln343_reg_4790 <= select_ln343_fu_3403_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                wp_superpoints1_load_1_reg_4322 <= wp_superpoints1_q1;
                wp_superpoints1_load_2_reg_4347 <= wp_superpoints1_q0;
                wp_superpoints2_load_1_reg_4327 <= wp_superpoints2_q1;
                wp_superpoints2_load_2_reg_4352 <= wp_superpoints2_q0;
                wp_superpoints3_load_1_reg_4332 <= wp_superpoints3_q1;
                wp_superpoints3_load_2_reg_4357 <= wp_superpoints3_q0;
                wp_superpoints4_load_1_reg_4337 <= wp_superpoints4_q1;
                wp_superpoints4_load_2_reg_4362 <= wp_superpoints4_q0;
                wp_superpoints_load_1_reg_4317 <= wp_superpoints_q1;
                wp_superpoints_load_2_reg_4342 <= wp_superpoints_q0;
            end if;
        end if;
    end process;
    patches_superpoints_0_addr_5_reg_4381(3 downto 0) <= "1111";
    patches_superpoints_1_addr_6_reg_4391(3 downto 0) <= "1111";
    patches_superpoints_2_addr_6_reg_4401(3 downto 0) <= "1111";
    patches_superpoints_3_addr_6_reg_4411(3 downto 0) <= "1111";
    patches_superpoints_4_addr_6_reg_4421(3 downto 0) <= "1111";
    patches_superpoints_5_addr_6_reg_4431(3 downto 0) <= "1111";
    patches_superpoints_6_addr_6_reg_4441(3 downto 0) <= "1111";
    patches_superpoints_7_addr_6_reg_4451(3 downto 0) <= "1111";
    patches_superpoints_8_addr_6_reg_4461(3 downto 0) <= "1111";
    patches_superpoints_9_addr_6_reg_4471(3 downto 0) <= "1111";
    patches_superpoints_10_addr_6_reg_4481(3 downto 0) <= "1111";
    patches_superpoints_11_addr_6_reg_4491(3 downto 0) <= "1111";
    patches_superpoints_12_addr_6_reg_4501(3 downto 0) <= "1111";
    patches_superpoints_13_addr_6_reg_4511(3 downto 0) <= "1111";
    patches_superpoints_14_addr_6_reg_4521(3 downto 0) <= "1111";
    patches_superpoints_15_addr_6_reg_4531(3 downto 0) <= "1111";
    patches_superpoints_16_addr_6_reg_4541(3 downto 0) <= "1111";
    patches_superpoints_17_addr_6_reg_4551(3 downto 0) <= "1111";
    patches_superpoints_18_addr_6_reg_4561(3 downto 0) <= "1111";
    patches_superpoints_19_addr_6_reg_4571(3 downto 0) <= "1111";
    patches_superpoints_20_addr_6_reg_4581(3 downto 0) <= "1111";
    patches_superpoints_21_addr_6_reg_4591(3 downto 0) <= "1111";
    patches_superpoints_22_addr_6_reg_4601(3 downto 0) <= "1111";
    patches_superpoints_23_addr_6_reg_4611(3 downto 0) <= "1111";
    patches_superpoints_24_addr_6_reg_4621(3 downto 0) <= "1111";
    patches_superpoints_25_addr_6_reg_4631(3 downto 0) <= "1111";
    patches_superpoints_26_addr_6_reg_4641(3 downto 0) <= "1111";
    patches_superpoints_27_addr_6_reg_4651(3 downto 0) <= "1111";
    patches_superpoints_28_addr_6_reg_4661(3 downto 0) <= "1111";
    patches_superpoints_29_addr_6_reg_4671(3 downto 0) <= "1111";
    patches_superpoints_30_addr_7_reg_4681(3 downto 0) <= "1111";
    patches_superpoints_31_addr_11_reg_4691(3 downto 0) <= "1111";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln279_fu_2829_p2, ap_CS_fsm_state2, icmp_ln315_fu_2839_p2, icmp_ln315_1_reg_4367, icmp_ln317_reg_4701, icmp_ln328_fu_3056_p2, ap_CS_fsm_state7, ap_enable_reg_pp1_iter0, icmp_ln330_fu_3068_p2, ap_enable_reg_pp2_iter0, icmp_ln341_fu_3339_p2, ap_enable_reg_pp3_iter0, icmp_ln282_fu_3646_p2, ap_enable_reg_pp4_iter0, icmp_ln294_fu_3855_p2, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_block_pp4_stage0_subdone, ap_CS_fsm_state6, icmp_ln318_fu_3041_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln279_fu_2829_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((icmp_ln279_fu_2829_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln315_fu_2839_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln317_reg_4701 = ap_const_lv1_1) and (icmp_ln315_1_reg_4367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln318_fu_3041_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln315_1_reg_4367 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln328_fu_3056_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((icmp_ln330_fu_3068_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((icmp_ln330_fu_3068_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((icmp_ln341_fu_3339_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((icmp_ln341_fu_3339_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln282_fu_3646_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln282_fu_3646_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln294_fu_3855_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln294_fu_3855_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln282_2_fu_3640_p2 <= std_logic_vector(unsigned(indvar_flatten13_reg_2719) + unsigned(ap_const_lv8_1));
    add_ln282_fu_3652_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_phi_fu_2734_p4) + unsigned(ap_const_lv3_1));
    add_ln284_2_fu_3773_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_2741) + unsigned(ap_const_lv7_1));
    add_ln284_fu_3698_p2 <= std_logic_vector(unsigned(select_ln282_fu_3664_p3) + unsigned(ap_const_lv5_1));
    add_ln286_fu_3767_p2 <= std_logic_vector(unsigned(select_ln284_fu_3710_p3) + unsigned(ap_const_lv2_1));
    add_ln289_3_fu_3822_p2 <= std_logic_vector(unsigned(sub_ln289_fu_3813_p2) + unsigned(zext_ln289_8_fu_3819_p1));
    add_ln289_4_fu_3752_p2 <= std_logic_vector(unsigned(sub_ln289_2_fu_3742_p2) + unsigned(zext_ln289_7_fu_3748_p1));
    add_ln289_fu_3801_p2 <= std_logic_vector(unsigned(zext_ln284_fu_3794_p1) + unsigned(zext_ln289_6_fu_3798_p1));
    add_ln294_2_fu_3849_p2 <= std_logic_vector(unsigned(indvar_flatten34_reg_2774) + unsigned(ap_const_lv7_1));
    add_ln294_fu_3861_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_12_phi_fu_2789_p4) + unsigned(ap_const_lv3_1));
    add_ln296_2_fu_3990_p2 <= std_logic_vector(unsigned(indvar_flatten20_reg_2796) + unsigned(ap_const_lv6_1));
    add_ln296_fu_3907_p2 <= std_logic_vector(unsigned(select_ln294_fu_3873_p3) + unsigned(ap_const_lv3_1));
    add_ln298_fu_3984_p2 <= std_logic_vector(unsigned(select_ln296_fu_3919_p3) + unsigned(ap_const_lv3_1));
    add_ln300_3_fu_4053_p2 <= std_logic_vector(unsigned(sub_ln300_fu_4044_p2) + unsigned(zext_ln300_11_fu_4050_p1));
    add_ln300_4_fu_3969_p2 <= std_logic_vector(unsigned(sub_ln300_2_fu_3959_p2) + unsigned(zext_ln300_10_fu_3965_p1));
    add_ln300_fu_4018_p2 <= std_logic_vector(unsigned(zext_ln296_fu_4011_p1) + unsigned(zext_ln300_8_fu_4015_p1));
    add_ln315_fu_2854_p2 <= std_logic_vector(unsigned(i_reg_2395) + unsigned(ap_const_lv31_1));
    add_ln318_fu_2968_p2 <= std_logic_vector(unsigned(sub_ln318_fu_2962_p2) + unsigned(ap_const_lv8_2));
    add_ln330_2_fu_3062_p2 <= std_logic_vector(unsigned(indvar_flatten55_reg_2609) + unsigned(ap_const_lv8_1));
    add_ln330_fu_3074_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_13_phi_fu_2624_p4) + unsigned(ap_const_lv3_1));
    add_ln332_2_fu_3195_p2 <= std_logic_vector(unsigned(indvar_flatten41_reg_2631) + unsigned(ap_const_lv7_1));
    add_ln332_fu_3120_p2 <= std_logic_vector(unsigned(select_ln330_fu_3086_p3) + unsigned(ap_const_lv5_1));
    add_ln334_fu_3189_p2 <= std_logic_vector(unsigned(select_ln332_fu_3132_p3) + unsigned(ap_const_lv2_1));
    add_ln336_3_fu_3244_p2 <= std_logic_vector(unsigned(sub_ln336_fu_3235_p2) + unsigned(zext_ln336_8_fu_3241_p1));
    add_ln336_4_fu_3174_p2 <= std_logic_vector(unsigned(sub_ln336_2_fu_3164_p2) + unsigned(zext_ln336_7_fu_3170_p1));
    add_ln336_fu_3223_p2 <= std_logic_vector(unsigned(zext_ln332_fu_3216_p1) + unsigned(zext_ln336_6_fu_3220_p1));
    add_ln341_4_fu_3333_p2 <= std_logic_vector(unsigned(indvar_flatten77_reg_2664) + unsigned(ap_const_lv7_1));
    add_ln341_fu_3345_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_14_phi_fu_2679_p4) + unsigned(ap_const_lv3_1));
    add_ln343_2_fu_3474_p2 <= std_logic_vector(unsigned(indvar_flatten63_reg_2686) + unsigned(ap_const_lv6_1));
    add_ln343_fu_3391_p2 <= std_logic_vector(unsigned(select_ln341_fu_3357_p3) + unsigned(ap_const_lv3_1));
    add_ln345_fu_3468_p2 <= std_logic_vector(unsigned(select_ln343_fu_3403_p3) + unsigned(ap_const_lv3_1));
    add_ln347_3_fu_3537_p2 <= std_logic_vector(unsigned(sub_ln347_fu_3528_p2) + unsigned(zext_ln347_11_fu_3534_p1));
    add_ln347_4_fu_3453_p2 <= std_logic_vector(unsigned(sub_ln347_2_fu_3443_p2) + unsigned(zext_ln347_10_fu_3449_p1));
    add_ln347_fu_3502_p2 <= std_logic_vector(unsigned(zext_ln343_fu_3495_p1) + unsigned(zext_ln347_8_fu_3499_p1));
    add_ln355_fu_3634_p2 <= std_logic_vector(unsigned(n_patches_read) + unsigned(ap_const_lv32_1));
    and_ln282_fu_3692_p2 <= (xor_ln282_fu_3680_p2 and icmp_ln286_fu_3686_p2);
    and_ln294_fu_3901_p2 <= (xor_ln294_fu_3889_p2 and icmp_ln298_fu_3895_p2);
    and_ln330_fu_3114_p2 <= (xor_ln330_fu_3102_p2 and icmp_ln334_fu_3108_p2);
    and_ln341_fu_3385_p2 <= (xor_ln341_fu_3373_p2 and icmp_ln345_fu_3379_p2);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state17 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(15);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1287_assign_proc : process(n_patches_read_7_read_fu_354_p2)
    begin
                ap_condition_1287 <= (not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1F)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1E)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1D)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1C)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1B)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1A)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_19)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_18)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_17)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_16)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_15)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_14)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_13)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_12)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_11)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_10)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_F)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_E)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_D)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_C)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_B)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_A)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_9)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_8)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_7)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_6)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_5)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_4)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_3)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_2)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_20)));
    end process;


    ap_condition_2248_assign_proc : process(icmp_ln315_1_reg_4367, icmp_ln317_reg_4701, ap_CS_fsm_state6)
    begin
                ap_condition_2248 <= ((icmp_ln317_reg_4701 = ap_const_lv1_1) and (icmp_ln315_1_reg_4367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6));
    end process;


    ap_condition_pp1_exit_iter0_state8_assign_proc : process(icmp_ln330_fu_3068_p2)
    begin
        if ((icmp_ln330_fu_3068_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state11_assign_proc : process(icmp_ln341_fu_3339_p2)
    begin
        if ((icmp_ln341_fu_3339_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state15_assign_proc : process(icmp_ln282_fu_3646_p2)
    begin
        if ((icmp_ln282_fu_3646_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state18_assign_proc : process(icmp_ln294_fu_3855_p2)
    begin
        if ((icmp_ln294_fu_3855_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state18 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_a_12_phi_fu_2789_p4_assign_proc : process(a_12_reg_2785, ap_CS_fsm_pp4_stage0, icmp_ln294_reg_4903, select_ln294_2_reg_4907, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln294_reg_4903 = ap_const_lv1_0))) then 
            ap_phi_mux_a_12_phi_fu_2789_p4 <= select_ln294_2_reg_4907;
        else 
            ap_phi_mux_a_12_phi_fu_2789_p4 <= a_12_reg_2785;
        end if; 
    end process;


    ap_phi_mux_a_13_phi_fu_2624_p4_assign_proc : process(a_13_reg_2620, ap_CS_fsm_pp1_stage0, icmp_ln330_reg_4717, select_ln330_2_reg_4721, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((icmp_ln330_reg_4717 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_a_13_phi_fu_2624_p4 <= select_ln330_2_reg_4721;
        else 
            ap_phi_mux_a_13_phi_fu_2624_p4 <= a_13_reg_2620;
        end if; 
    end process;


    ap_phi_mux_a_14_phi_fu_2679_p4_assign_proc : process(a_14_reg_2675, ap_CS_fsm_pp2_stage0, icmp_ln341_reg_4779, select_ln341_2_reg_4783, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((icmp_ln341_reg_4779 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_a_14_phi_fu_2679_p4 <= select_ln341_2_reg_4783;
        else 
            ap_phi_mux_a_14_phi_fu_2679_p4 <= a_14_reg_2675;
        end if; 
    end process;


    ap_phi_mux_a_phi_fu_2734_p4_assign_proc : process(a_reg_2730, ap_CS_fsm_pp3_stage0, icmp_ln282_reg_4841, select_ln282_2_reg_4845, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln282_reg_4841 = ap_const_lv1_0))) then 
            ap_phi_mux_a_phi_fu_2734_p4 <= select_ln282_2_reg_4845;
        else 
            ap_phi_mux_a_phi_fu_2734_p4 <= a_reg_2730;
        end if; 
    end process;


    ap_phi_mux_b_15_phi_fu_2811_p4_assign_proc : process(b_15_reg_2807, ap_CS_fsm_pp4_stage0, icmp_ln294_reg_4903, select_ln296_3_reg_4919, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln294_reg_4903 = ap_const_lv1_0))) then 
            ap_phi_mux_b_15_phi_fu_2811_p4 <= select_ln296_3_reg_4919;
        else 
            ap_phi_mux_b_15_phi_fu_2811_p4 <= b_15_reg_2807;
        end if; 
    end process;


    ap_phi_mux_b_16_phi_fu_2646_p4_assign_proc : process(b_16_reg_2642, ap_CS_fsm_pp1_stage0, icmp_ln330_reg_4717, select_ln332_3_reg_4733, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((icmp_ln330_reg_4717 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_b_16_phi_fu_2646_p4 <= select_ln332_3_reg_4733;
        else 
            ap_phi_mux_b_16_phi_fu_2646_p4 <= b_16_reg_2642;
        end if; 
    end process;


    ap_phi_mux_b_17_phi_fu_2701_p4_assign_proc : process(b_17_reg_2697, ap_CS_fsm_pp2_stage0, icmp_ln341_reg_4779, select_ln343_3_reg_4795, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((icmp_ln341_reg_4779 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_b_17_phi_fu_2701_p4 <= select_ln343_3_reg_4795;
        else 
            ap_phi_mux_b_17_phi_fu_2701_p4 <= b_17_reg_2697;
        end if; 
    end process;


    ap_phi_mux_b_phi_fu_2756_p4_assign_proc : process(b_reg_2752, ap_CS_fsm_pp3_stage0, icmp_ln282_reg_4841, select_ln284_3_reg_4857, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln282_reg_4841 = ap_const_lv1_0))) then 
            ap_phi_mux_b_phi_fu_2756_p4 <= select_ln284_3_reg_4857;
        else 
            ap_phi_mux_b_phi_fu_2756_p4 <= b_reg_2752;
        end if; 
    end process;


    ap_phi_mux_conv_in_in_phi_fu_2297_p64_assign_proc : process(patches_parameters_0_q0, patches_parameters_1_q0, patches_parameters_2_q0, patches_parameters_3_q0, patches_parameters_4_q0, patches_parameters_5_q0, patches_parameters_6_q0, patches_parameters_7_q0, patches_parameters_8_q0, patches_parameters_9_q0, patches_parameters_10_q0, patches_parameters_11_q0, patches_parameters_12_q0, patches_parameters_13_q0, patches_parameters_14_q0, patches_parameters_15_q0, patches_parameters_16_q0, patches_parameters_17_q0, patches_parameters_18_q0, patches_parameters_19_q0, patches_parameters_20_q0, patches_parameters_21_q0, patches_parameters_22_q0, patches_parameters_23_q0, patches_parameters_24_q0, patches_parameters_25_q0, patches_parameters_26_q0, patches_parameters_27_q0, patches_parameters_28_q0, patches_parameters_29_q0, patches_parameters_30_q0, patches_parameters_31_q0, n_patches_read_7_read_fu_354_p2, ap_CS_fsm_state2, ap_condition_1287)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_20)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_31_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1F)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_30_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1E)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_29_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1D)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_28_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1C)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_27_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1B)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_26_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_25_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_24_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_23_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_22_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_21_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_20_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_19_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_18_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_17_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_16_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_10)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_15_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_F)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_14_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_E)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_13_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_D)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_12_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_C)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_11_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_B)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_10_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_A)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_9_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_9)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_8_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_8)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_7_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_7)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_6_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_6)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_5_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_5)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_4_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_4)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_3_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_3)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_2_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_2)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_1_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1287)) then 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= patches_parameters_0_q0;
            else 
                ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_empty_150_phi_fu_2410_p64_assign_proc : process(patches_superpoints_0_q0, patches_superpoints_1_q0, patches_superpoints_2_q0, patches_superpoints_3_q0, patches_superpoints_4_q0, patches_superpoints_5_q0, patches_superpoints_6_q0, patches_superpoints_7_q0, patches_superpoints_8_q0, patches_superpoints_9_q0, patches_superpoints_10_q0, patches_superpoints_11_q0, patches_superpoints_12_q0, patches_superpoints_13_q0, patches_superpoints_14_q0, patches_superpoints_15_q0, patches_superpoints_16_q0, patches_superpoints_17_q0, patches_superpoints_18_q0, patches_superpoints_19_q0, patches_superpoints_20_q0, patches_superpoints_21_q0, patches_superpoints_22_q0, patches_superpoints_23_q0, patches_superpoints_24_q0, patches_superpoints_25_q0, patches_superpoints_26_q0, patches_superpoints_27_q0, patches_superpoints_28_q0, patches_superpoints_29_q0, patches_superpoints_30_q0, patches_superpoints_31_q0, n_patches_read_7_read_fu_354_p2, icmp_ln315_1_reg_4367, ap_CS_fsm_state5, ap_condition_1287)
    begin
        if (((icmp_ln315_1_reg_4367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
            if ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_20)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_31_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1F)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_30_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1E)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_29_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1D)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_28_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1C)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_27_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1B)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_26_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_25_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_24_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_23_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_22_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_21_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_20_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_19_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_18_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_17_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_16_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_10)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_15_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_F)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_14_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_E)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_13_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_D)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_12_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_C)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_11_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_B)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_10_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_A)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_9_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_9)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_8_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_8)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_7_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_7)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_6_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_6)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_5_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_5)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_4_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_4)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_3_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_3)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_2_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_2)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_1_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1287)) then 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= patches_superpoints_0_q0;
            else 
                ap_phi_mux_empty_150_phi_fu_2410_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_empty_150_phi_fu_2410_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_empty_151_phi_fu_2511_p64_assign_proc : process(patches_superpoints_0_q0, patches_superpoints_1_q0, patches_superpoints_2_q0, patches_superpoints_3_q0, patches_superpoints_4_q0, patches_superpoints_5_q0, patches_superpoints_6_q0, patches_superpoints_7_q0, patches_superpoints_8_q0, patches_superpoints_9_q0, patches_superpoints_10_q0, patches_superpoints_11_q0, patches_superpoints_12_q0, patches_superpoints_13_q0, patches_superpoints_14_q0, patches_superpoints_15_q0, patches_superpoints_16_q0, patches_superpoints_17_q0, patches_superpoints_18_q0, patches_superpoints_19_q0, patches_superpoints_20_q0, patches_superpoints_21_q0, patches_superpoints_22_q0, patches_superpoints_23_q0, patches_superpoints_24_q0, patches_superpoints_25_q0, patches_superpoints_26_q0, patches_superpoints_27_q0, patches_superpoints_28_q0, patches_superpoints_29_q0, patches_superpoints_30_q0, patches_superpoints_31_q0, n_patches_read_7_read_fu_354_p2, ap_condition_1287, ap_condition_2248)
    begin
        if ((ap_const_boolean_1 = ap_condition_2248)) then
            if ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_20)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_31_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1F)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_30_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1E)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_29_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1D)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_28_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1C)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_27_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1B)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_26_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_25_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_24_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_23_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_22_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_21_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_20_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_19_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_18_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_17_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_16_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_10)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_15_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_F)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_14_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_E)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_13_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_D)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_12_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_C)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_11_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_B)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_10_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_A)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_9_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_9)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_8_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_8)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_7_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_7)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_6_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_6)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_5_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_5)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_4_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_4)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_3_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_3)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_2_q0;
            elsif ((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_2)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_1_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1287)) then 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= patches_superpoints_0_q0;
            else 
                ap_phi_mux_empty_151_phi_fu_2511_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_empty_151_phi_fu_2511_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_149_fu_2835_p1 <= ap_phi_mux_conv_in_in_phi_fu_2297_p64(32 - 1 downto 0);
    i_cast_fu_2845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_2395),32));
    icmp_ln279_fu_2829_p2 <= "1" when (n_patches_read = ap_const_lv32_0) else "0";
    icmp_ln282_fu_3646_p2 <= "1" when (indvar_flatten13_reg_2719 = ap_const_lv8_F0) else "0";
    icmp_ln284_fu_3658_p2 <= "1" when (indvar_flatten_reg_2741 = ap_const_lv7_30) else "0";
    icmp_ln286_fu_3686_p2 <= "1" when (c_reg_2763 = ap_const_lv2_3) else "0";
    icmp_ln294_fu_3855_p2 <= "1" when (indvar_flatten34_reg_2774 = ap_const_lv7_78) else "0";
    icmp_ln296_fu_3867_p2 <= "1" when (indvar_flatten20_reg_2796 = ap_const_lv6_18) else "0";
    icmp_ln298_fu_3895_p2 <= "1" when (c_12_reg_2818 = ap_const_lv3_6) else "0";
    icmp_ln315_1_fu_2849_p2 <= "1" when (signed(i_cast_fu_2845_p1) < signed(empty_149_reg_4308)) else "0";
    icmp_ln315_fu_2839_p2 <= "1" when (signed(empty_149_fu_2835_p1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln317_fu_3025_p2 <= "1" when (ap_phi_mux_empty_150_phi_fu_2410_p64 = tmp_150_fu_3014_p7) else "0";
    icmp_ln318_fu_3041_p2 <= "1" when (ap_phi_mux_empty_151_phi_fu_2511_p64 = tmp_151_fu_3031_p7) else "0";
    icmp_ln328_fu_3056_p2 <= "1" when (signed(tmp_214_fu_3047_p4) < signed(ap_const_lv27_1)) else "0";
    icmp_ln330_fu_3068_p2 <= "1" when (indvar_flatten55_reg_2609 = ap_const_lv8_F0) else "0";
    icmp_ln332_fu_3080_p2 <= "1" when (indvar_flatten41_reg_2631 = ap_const_lv7_30) else "0";
    icmp_ln334_fu_3108_p2 <= "1" when (c_13_reg_2653 = ap_const_lv2_3) else "0";
    icmp_ln341_fu_3339_p2 <= "1" when (indvar_flatten77_reg_2664 = ap_const_lv7_78) else "0";
    icmp_ln343_fu_3351_p2 <= "1" when (indvar_flatten63_reg_2686 = ap_const_lv6_18) else "0";
    icmp_ln345_fu_3379_p2 <= "1" when (c_14_reg_2708 = ap_const_lv3_6) else "0";

    n_patches_assign_proc : process(icmp_ln279_reg_4304, icmp_ln315_reg_4313, icmp_ln315_1_reg_4367, icmp_ln328_reg_4708, add_ln355_fu_3634_p2, ap_CS_fsm_state13, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            n_patches <= ap_const_lv32_1;
        elsif (((icmp_ln328_reg_4708 = ap_const_lv1_1) and (icmp_ln315_1_reg_4367 = ap_const_lv1_1) and (icmp_ln315_reg_4313 = ap_const_lv1_1) and (icmp_ln279_reg_4304 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            n_patches <= add_ln355_fu_3634_p2;
        else 
            n_patches <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    n_patches_ap_vld_assign_proc : process(icmp_ln279_reg_4304, icmp_ln315_reg_4313, icmp_ln315_1_reg_4367, icmp_ln328_reg_4708, ap_CS_fsm_state13, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or ((icmp_ln328_reg_4708 = ap_const_lv1_1) and (icmp_ln315_1_reg_4367 = ap_const_lv1_1) and (icmp_ln315_reg_4313 = ap_const_lv1_1) and (icmp_ln279_reg_4304 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            n_patches_ap_vld <= ap_const_logic_1;
        else 
            n_patches_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    n_patches_read_7_read_fu_354_p2 <= n_patches_read;
    or_ln284_fu_3704_p2 <= (icmp_ln284_fu_3658_p2 or and_ln282_fu_3692_p2);
    or_ln296_fu_3913_p2 <= (icmp_ln296_fu_3867_p2 or and_ln294_fu_3901_p2);
    or_ln317_fu_2898_p2 <= (sub_ln317_fu_2892_p2 or ap_const_lv8_2);
    or_ln318_fu_2940_p2 <= (tmp_149_fu_2864_p3 or ap_const_lv35_F);
    or_ln332_fu_3126_p2 <= (icmp_ln332_fu_3080_p2 or and_ln330_fu_3114_p2);
    or_ln343_fu_3397_p2 <= (icmp_ln343_fu_3351_p2 or and_ln341_fu_3385_p2);
    p_shl11_cast_fu_3423_p3 <= (trunc_ln347_2_fu_3419_p1 & ap_const_lv3_0);
    p_shl13_cast_fu_3512_p3 <= (trunc_ln347_fu_3508_p1 & ap_const_lv3_0);
    p_shl14_cast_fu_3520_p3 <= (add_ln347_fu_3502_p2 & ap_const_lv1_0);
    p_shl2_cast_fu_3939_p3 <= (trunc_ln300_2_fu_3935_p1 & ap_const_lv3_0);
    p_shl4_cast_fu_4028_p3 <= (trunc_ln300_fu_4024_p1 & ap_const_lv3_0);
    p_shl5_cast_fu_4036_p3 <= (add_ln300_fu_4018_p2 & ap_const_lv1_0);
    p_shl6_cast_fu_2954_p3 <= (trunc_ln318_2_fu_2950_p1 & ap_const_lv2_0);
    p_shl9_cast_fu_3156_p3 <= (trunc_ln336_fu_3152_p1 & ap_const_lv2_0);
    p_shl_cast_fu_3734_p3 <= (trunc_ln289_fu_3730_p1 & ap_const_lv2_0);

    patches_parameters_0_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln347_12_fu_3543_p1, zext_ln300_12_fu_4059_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1))) then 
            patches_parameters_0_address0 <= zext_ln300_12_fu_4059_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_0_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_0_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)))) then 
            patches_parameters_0_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_0_d0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, tmp_153_fu_3587_p7, tmp_s_fu_4072_p7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1))) then 
            patches_parameters_0_d0 <= tmp_s_fu_4072_p7;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_0_d0 <= tmp_153_fu_3587_p7;
        else 
            patches_parameters_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_0_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, icmp_ln294_reg_4903, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if (((not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1F)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1E)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1D)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1C)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1B)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1A)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_19)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_18)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_17)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_16)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_15)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_14)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_13)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_12)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_11)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_10)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_F)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_E)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_D)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_C)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_B)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_A)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_9)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_8)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_7)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_6)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_5)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_4)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_3)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_2)) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln294_reg_4903 = ap_const_lv1_0)))) then 
            patches_parameters_0_we0 <= ap_const_logic_1;
        else 
            patches_parameters_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_10_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_10_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_10_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_10_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_10_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_10_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_10_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_10_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_A) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_10_we0 <= ap_const_logic_1;
        else 
            patches_parameters_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_11_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_11_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_11_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_11_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_11_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_11_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_11_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_11_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_B) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_11_we0 <= ap_const_logic_1;
        else 
            patches_parameters_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_12_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_12_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_12_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_12_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_12_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_12_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_12_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_12_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_C) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_12_we0 <= ap_const_logic_1;
        else 
            patches_parameters_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_13_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_13_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_13_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_13_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_13_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_13_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_13_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_13_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_D) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_13_we0 <= ap_const_logic_1;
        else 
            patches_parameters_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_14_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_14_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_14_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_14_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_14_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_14_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_14_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_14_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_E) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_14_we0 <= ap_const_logic_1;
        else 
            patches_parameters_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_15_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_15_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_15_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_15_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_15_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_15_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_15_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_15_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_F) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_15_we0 <= ap_const_logic_1;
        else 
            patches_parameters_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_16_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_16_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_16_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_16_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_16_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_16_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_16_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_16_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_16_we0 <= ap_const_logic_1;
        else 
            patches_parameters_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_17_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_17_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_17_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_17_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_17_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_17_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_17_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_17_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_17_we0 <= ap_const_logic_1;
        else 
            patches_parameters_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_18_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_18_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_18_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_18_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_18_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_18_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_18_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_18_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_18_we0 <= ap_const_logic_1;
        else 
            patches_parameters_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_19_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_19_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_19_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_19_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_19_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_19_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_19_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_19_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_19_we0 <= ap_const_logic_1;
        else 
            patches_parameters_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_1_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_1_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_1_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_1_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_1_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_1_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_1_we0 <= ap_const_logic_1;
        else 
            patches_parameters_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_20_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_20_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_20_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_20_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_20_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_20_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_20_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_20_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_20_we0 <= ap_const_logic_1;
        else 
            patches_parameters_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_21_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_21_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_21_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_21_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_21_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_21_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_21_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_21_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_21_we0 <= ap_const_logic_1;
        else 
            patches_parameters_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_22_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_22_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_22_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_22_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_22_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_22_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_22_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_22_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_22_we0 <= ap_const_logic_1;
        else 
            patches_parameters_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_23_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_23_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_23_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_23_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_23_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_23_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_23_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_23_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_23_we0 <= ap_const_logic_1;
        else 
            patches_parameters_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_24_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_24_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_24_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_24_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_24_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_24_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_24_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_24_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_24_we0 <= ap_const_logic_1;
        else 
            patches_parameters_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_25_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_25_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_25_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_25_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_25_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_25_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_25_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_25_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_25_we0 <= ap_const_logic_1;
        else 
            patches_parameters_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_26_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_26_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_26_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_26_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_26_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_26_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_26_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_26_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1A) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_26_we0 <= ap_const_logic_1;
        else 
            patches_parameters_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_27_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_27_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_27_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_27_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_27_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_27_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_27_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_27_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1B) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_27_we0 <= ap_const_logic_1;
        else 
            patches_parameters_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_28_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_28_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_28_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_28_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_28_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_28_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_28_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_28_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1C) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_28_we0 <= ap_const_logic_1;
        else 
            patches_parameters_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_29_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_29_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_29_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_29_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_29_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_29_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_29_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_29_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1D) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_29_we0 <= ap_const_logic_1;
        else 
            patches_parameters_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_2_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_2_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_2_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_2_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_2_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_2_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_2_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_2_we0 <= ap_const_logic_1;
        else 
            patches_parameters_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_30_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_30_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_30_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_30_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_30_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_30_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_30_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_30_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1E) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_30_we0 <= ap_const_logic_1;
        else 
            patches_parameters_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_31_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_31_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_31_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_31_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_31_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_31_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_31_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_31_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1F) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_31_we0 <= ap_const_logic_1;
        else 
            patches_parameters_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_3_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_3_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_3_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_3_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_3_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_3_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_3_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_3_we0 <= ap_const_logic_1;
        else 
            patches_parameters_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_4_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_4_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_4_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_4_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_4_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_4_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_4_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_4_we0 <= ap_const_logic_1;
        else 
            patches_parameters_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_5_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_5_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_5_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_5_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_5_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_5_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_5_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_5_we0 <= ap_const_logic_1;
        else 
            patches_parameters_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_6_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_6_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_6_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_6_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_6_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_6_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_6_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_6_we0 <= ap_const_logic_1;
        else 
            patches_parameters_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_7_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_7_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_7_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_7_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_7_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_7_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_7_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_7_we0 <= ap_const_logic_1;
        else 
            patches_parameters_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_8_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_8_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_8_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_8_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_8_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_8_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_8_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_8_we0 <= ap_const_logic_1;
        else 
            patches_parameters_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_9_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln347_12_fu_3543_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_9_address0 <= zext_ln347_12_fu_3543_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_9_address0 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            patches_parameters_9_address0 <= "XXXXXXX";
        end if; 
    end process;


    patches_parameters_9_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            patches_parameters_9_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_9_d0 <= tmp_153_fu_3587_p7;

    patches_parameters_9_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            patches_parameters_9_we0 <= ap_const_logic_1;
        else 
            patches_parameters_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_0_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_0_addr_5_reg_4381, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp3_iter1, ap_block_pp1_stage0, ap_block_pp3_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1, zext_ln289_9_fu_3828_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1))) then 
            patches_superpoints_0_address0 <= zext_ln289_9_fu_3828_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_0_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_0_address0 <= patches_superpoints_0_addr_5_reg_4381;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_0_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_0_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp1_iter1, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_0_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_0_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp3_iter1, ap_block_pp1_stage0, ap_block_pp3_stage0, tmp_152_fu_3286_p7, tmp_fu_3833_p7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1))) then 
            patches_superpoints_0_d0 <= tmp_fu_3833_p7;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_0_d0 <= tmp_152_fu_3286_p7;
        else 
            patches_superpoints_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_0_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, icmp_ln282_reg_4841, ap_enable_reg_pp1_iter1, ap_enable_reg_pp3_iter1)
    begin
        if (((not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1F)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1E)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1D)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1C)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1B)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1A)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_19)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_18)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_17)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_16)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_15)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_14)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_13)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_12)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_11)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_10)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_F)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_E)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_D)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_C)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_B)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_A)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_9)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_8)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_7)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_6)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_5)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_4)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_3)) and not((n_patches_read_7_read_fu_354_p2 = ap_const_lv32_2)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln282_reg_4841 = ap_const_lv1_0)))) then 
            patches_superpoints_0_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_10_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_10_addr_6_reg_4481, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_10_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_10_address0 <= patches_superpoints_10_addr_6_reg_4481;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_10_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_10_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_10_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_10_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_10_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_10_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_A) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_10_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_11_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_11_addr_6_reg_4491, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_11_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_11_address0 <= patches_superpoints_11_addr_6_reg_4491;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_11_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_11_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_11_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_11_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_11_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_11_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_B) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_11_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_12_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_12_addr_6_reg_4501, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_12_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_12_address0 <= patches_superpoints_12_addr_6_reg_4501;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_12_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_12_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_12_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_12_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_12_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_12_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_C) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_12_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_13_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_13_addr_6_reg_4511, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_13_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_13_address0 <= patches_superpoints_13_addr_6_reg_4511;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_13_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_13_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_13_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_13_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_13_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_13_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_D) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_13_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_14_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_14_addr_6_reg_4521, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_14_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_14_address0 <= patches_superpoints_14_addr_6_reg_4521;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_14_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_14_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_14_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_14_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_14_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_14_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_E) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_14_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_15_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_15_addr_6_reg_4531, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_15_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_15_address0 <= patches_superpoints_15_addr_6_reg_4531;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_15_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_15_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_15_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_15_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_15_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_15_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_F) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_15_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_16_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_16_addr_6_reg_4541, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_16_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_16_address0 <= patches_superpoints_16_addr_6_reg_4541;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_16_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_16_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_16_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_16_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_16_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_16_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_10) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_16_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_17_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_17_addr_6_reg_4551, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_17_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_17_address0 <= patches_superpoints_17_addr_6_reg_4551;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_17_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_17_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_17_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_17_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_17_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_17_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_11) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_17_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_18_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_18_addr_6_reg_4561, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_18_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_18_address0 <= patches_superpoints_18_addr_6_reg_4561;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_18_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_18_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_18_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_18_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_18_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_18_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_12) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_18_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_19_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_19_addr_6_reg_4571, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_19_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_19_address0 <= patches_superpoints_19_addr_6_reg_4571;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_19_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_19_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_19_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_19_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_19_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_19_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_13) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_19_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_1_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_1_addr_6_reg_4391, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_1_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_1_address0 <= patches_superpoints_1_addr_6_reg_4391;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_1_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_1_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_1_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_1_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_1_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_1_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_20_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_20_addr_6_reg_4581, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_20_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_20_address0 <= patches_superpoints_20_addr_6_reg_4581;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_20_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_20_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_20_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_20_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_20_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_20_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_14) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_20_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_21_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_21_addr_6_reg_4591, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_21_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_21_address0 <= patches_superpoints_21_addr_6_reg_4591;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_21_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_21_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_21_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_21_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_21_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_21_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_15) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_21_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_22_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_22_addr_6_reg_4601, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_22_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_22_address0 <= patches_superpoints_22_addr_6_reg_4601;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_22_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_22_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_22_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_22_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_22_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_22_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_16) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_22_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_23_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_23_addr_6_reg_4611, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_23_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_23_address0 <= patches_superpoints_23_addr_6_reg_4611;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_23_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_23_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_23_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_23_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_23_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_23_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_17) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_23_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_24_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_24_addr_6_reg_4621, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_24_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_24_address0 <= patches_superpoints_24_addr_6_reg_4621;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_24_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_24_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_24_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_24_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_24_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_24_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_18) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_24_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_25_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_25_addr_6_reg_4631, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_25_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_25_address0 <= patches_superpoints_25_addr_6_reg_4631;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_25_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_25_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_25_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_25_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_25_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_25_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_19) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_25_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_26_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_26_addr_6_reg_4641, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_26_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_26_address0 <= patches_superpoints_26_addr_6_reg_4641;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_26_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_26_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_26_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_26_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_26_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_26_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1A) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_26_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_27_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_27_addr_6_reg_4651, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_27_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_27_address0 <= patches_superpoints_27_addr_6_reg_4651;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_27_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_27_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_27_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_27_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_27_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_27_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1B) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_27_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_28_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_28_addr_6_reg_4661, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_28_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_28_address0 <= patches_superpoints_28_addr_6_reg_4661;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_28_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_28_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_28_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_28_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_28_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_28_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1C) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_28_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_29_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_29_addr_6_reg_4671, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_29_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_29_address0 <= patches_superpoints_29_addr_6_reg_4671;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_29_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_29_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_29_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_29_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_29_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_29_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1D) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_29_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_2_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_2_addr_6_reg_4401, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_2_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_2_address0 <= patches_superpoints_2_addr_6_reg_4401;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_2_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_2_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_2_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_2_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_2_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_2_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_30_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_30_addr_7_reg_4681, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_30_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_30_address0 <= patches_superpoints_30_addr_7_reg_4681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_30_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_30_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_30_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_30_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_30_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_30_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1E) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_30_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_31_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_31_addr_11_reg_4691, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_31_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_31_address0 <= patches_superpoints_31_addr_11_reg_4691;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_31_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_31_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_31_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_31_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_31_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_31_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_1F) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_31_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_3_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_3_addr_6_reg_4411, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_3_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_3_address0 <= patches_superpoints_3_addr_6_reg_4411;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_3_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_3_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_3_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_3_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_3_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_3_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_4_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_4_addr_6_reg_4421, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_4_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_4_address0 <= patches_superpoints_4_addr_6_reg_4421;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_4_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_4_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_4_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_4_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_4_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_4_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_5_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_5_addr_6_reg_4431, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_5_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_5_address0 <= patches_superpoints_5_addr_6_reg_4431;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_5_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_5_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_5_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_5_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_5_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_5_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_6_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_6_addr_6_reg_4441, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_6_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_6_address0 <= patches_superpoints_6_addr_6_reg_4441;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_6_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_6_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_6_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_6_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_6_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_6_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_6_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_7_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_7_addr_6_reg_4451, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_7_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_7_address0 <= patches_superpoints_7_addr_6_reg_4451;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_7_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_7_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_7_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_7_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_7_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_7_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_7_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_8_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_8_addr_6_reg_4461, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_8_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_8_address0 <= patches_superpoints_8_addr_6_reg_4461;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_8_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_8_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_8_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_8_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_8_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_8_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_8) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_8_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_9_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_9_addr_6_reg_4471, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln317_fu_2904_p1, zext_ln336_9_fu_3250_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_9_address0 <= zext_ln336_9_fu_3250_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_9_address0 <= patches_superpoints_9_addr_6_reg_4471;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_9_address0 <= zext_ln317_fu_2904_p1(8 - 1 downto 0);
        else 
            patches_superpoints_9_address0 <= "XXXXXXXX";
        end if; 
    end process;


    patches_superpoints_9_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            patches_superpoints_9_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_9_d0 <= tmp_152_fu_3286_p7;

    patches_superpoints_9_we0_assign_proc : process(n_patches_read_7_read_fu_354_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_354_p2 = ap_const_lv32_9) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            patches_superpoints_9_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln282_2_fu_3672_p3 <= 
        add_ln282_fu_3652_p2 when (icmp_ln284_fu_3658_p2(0) = '1') else 
        ap_phi_mux_a_phi_fu_2734_p4;
    select_ln282_fu_3664_p3 <= 
        ap_const_lv5_0 when (icmp_ln284_fu_3658_p2(0) = '1') else 
        ap_phi_mux_b_phi_fu_2756_p4;
    select_ln284_3_fu_3718_p3 <= 
        add_ln284_fu_3698_p2 when (and_ln282_fu_3692_p2(0) = '1') else 
        select_ln282_fu_3664_p3;
    select_ln284_4_fu_3779_p3 <= 
        ap_const_lv7_1 when (icmp_ln284_fu_3658_p2(0) = '1') else 
        add_ln284_2_fu_3773_p2;
    select_ln284_fu_3710_p3 <= 
        ap_const_lv2_0 when (or_ln284_fu_3704_p2(0) = '1') else 
        c_reg_2763;
    select_ln294_2_fu_3881_p3 <= 
        add_ln294_fu_3861_p2 when (icmp_ln296_fu_3867_p2(0) = '1') else 
        ap_phi_mux_a_12_phi_fu_2789_p4;
    select_ln294_fu_3873_p3 <= 
        ap_const_lv3_0 when (icmp_ln296_fu_3867_p2(0) = '1') else 
        ap_phi_mux_b_15_phi_fu_2811_p4;
    select_ln296_3_fu_3927_p3 <= 
        add_ln296_fu_3907_p2 when (and_ln294_fu_3901_p2(0) = '1') else 
        select_ln294_fu_3873_p3;
    select_ln296_4_fu_3996_p3 <= 
        ap_const_lv6_1 when (icmp_ln296_fu_3867_p2(0) = '1') else 
        add_ln296_2_fu_3990_p2;
    select_ln296_fu_3919_p3 <= 
        ap_const_lv3_0 when (or_ln296_fu_3913_p2(0) = '1') else 
        c_12_reg_2818;
    select_ln330_2_fu_3094_p3 <= 
        add_ln330_fu_3074_p2 when (icmp_ln332_fu_3080_p2(0) = '1') else 
        ap_phi_mux_a_13_phi_fu_2624_p4;
    select_ln330_fu_3086_p3 <= 
        ap_const_lv5_0 when (icmp_ln332_fu_3080_p2(0) = '1') else 
        ap_phi_mux_b_16_phi_fu_2646_p4;
    select_ln332_3_fu_3140_p3 <= 
        add_ln332_fu_3120_p2 when (and_ln330_fu_3114_p2(0) = '1') else 
        select_ln330_fu_3086_p3;
    select_ln332_4_fu_3201_p3 <= 
        ap_const_lv7_1 when (icmp_ln332_fu_3080_p2(0) = '1') else 
        add_ln332_2_fu_3195_p2;
    select_ln332_fu_3132_p3 <= 
        ap_const_lv2_0 when (or_ln332_fu_3126_p2(0) = '1') else 
        c_13_reg_2653;
    select_ln341_2_fu_3365_p3 <= 
        add_ln341_fu_3345_p2 when (icmp_ln343_fu_3351_p2(0) = '1') else 
        ap_phi_mux_a_14_phi_fu_2679_p4;
    select_ln341_fu_3357_p3 <= 
        ap_const_lv3_0 when (icmp_ln343_fu_3351_p2(0) = '1') else 
        ap_phi_mux_b_17_phi_fu_2701_p4;
    select_ln343_3_fu_3411_p3 <= 
        add_ln343_fu_3391_p2 when (and_ln341_fu_3385_p2(0) = '1') else 
        select_ln341_fu_3357_p3;
    select_ln343_4_fu_3480_p3 <= 
        ap_const_lv6_1 when (icmp_ln343_fu_3351_p2(0) = '1') else 
        add_ln343_2_fu_3474_p2;
    select_ln343_fu_3403_p3 <= 
        ap_const_lv3_0 when (or_ln343_fu_3397_p2(0) = '1') else 
        c_14_reg_2708;
    shl_ln289_fu_3807_p2 <= std_logic_vector(shift_left(unsigned(add_ln289_fu_3801_p2),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    shl_ln336_fu_3229_p2 <= std_logic_vector(shift_left(unsigned(add_ln336_fu_3223_p2),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    sub_ln289_2_fu_3742_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_3734_p3) - unsigned(zext_ln289_fu_3726_p1));
    sub_ln289_fu_3813_p2 <= std_logic_vector(unsigned(shl_ln289_fu_3807_p2) - unsigned(add_ln289_fu_3801_p2));
    sub_ln300_2_fu_3959_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_3939_p3) - unsigned(zext_ln300_9_fu_3955_p1));
    sub_ln300_fu_4044_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_4028_p3) - unsigned(p_shl5_cast_fu_4036_p3));
    sub_ln317_fu_2892_p2 <= std_logic_vector(unsigned(tmp_221_cast_fu_2876_p3) - unsigned(tmp_220_cast_fu_2884_p3));
    sub_ln318_fu_2962_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_2954_p3) - unsigned(trunc_ln318_fu_2946_p1));
    sub_ln336_2_fu_3164_p2 <= std_logic_vector(unsigned(p_shl9_cast_fu_3156_p3) - unsigned(zext_ln336_fu_3148_p1));
    sub_ln336_fu_3235_p2 <= std_logic_vector(unsigned(shl_ln336_fu_3229_p2) - unsigned(add_ln336_fu_3223_p2));
    sub_ln347_2_fu_3443_p2 <= std_logic_vector(unsigned(p_shl11_cast_fu_3423_p3) - unsigned(zext_ln347_9_fu_3439_p1));
    sub_ln347_fu_3528_p2 <= std_logic_vector(unsigned(p_shl13_cast_fu_3512_p3) - unsigned(p_shl14_cast_fu_3520_p3));
    tmp_147_fu_3787_p3 <= (select_ln282_2_reg_4845 & ap_const_lv4_0);
    tmp_148_fu_4004_p3 <= (select_ln294_2_reg_4907 & ap_const_lv2_0);
    tmp_149_fu_2864_p3 <= (i_reg_2395 & ap_const_lv4_0);
    tmp_150_fu_3014_p6 <= i_reg_2395(3 - 1 downto 0);
    tmp_153_fu_3587_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wp_parameters5_q0),64));
    tmp_153_fu_3587_p4 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wp_parameters7_q0),64));
    tmp_154_fu_3209_p3 <= (select_ln330_2_reg_4721 & ap_const_lv4_0);
    tmp_155_fu_3488_p3 <= (select_ln341_2_reg_4783 & ap_const_lv2_0);
    tmp_213_fu_3947_p3 <= (select_ln296_3_fu_3927_p3 & ap_const_lv1_0);
    tmp_214_fu_3047_p4 <= n_patches_read(31 downto 5);
    tmp_215_fu_3431_p3 <= (select_ln343_3_fu_3411_p3 & ap_const_lv1_0);
    tmp_220_cast_fu_2884_p3 <= (trunc_ln317_fu_2860_p1 & ap_const_lv4_0);
    tmp_221_cast_fu_2876_p3 <= (trunc_ln317_3_fu_2872_p1 & ap_const_lv6_0);
    tmp_s_fu_4072_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wp_parameters5_q0),64));
    tmp_s_fu_4072_p4 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wp_parameters7_q0),64));
    trunc_ln289_fu_3730_p1 <= select_ln284_3_fu_3718_p3(4 - 1 downto 0);
    trunc_ln300_2_fu_3935_p1 <= select_ln296_3_fu_3927_p3(2 - 1 downto 0);
    trunc_ln300_fu_4024_p1 <= add_ln300_fu_4018_p2(4 - 1 downto 0);
    trunc_ln317_3_fu_2872_p1 <= i_reg_2395(2 - 1 downto 0);
    trunc_ln317_4_fu_3010_p1 <= i_reg_2395(3 - 1 downto 0);
    trunc_ln317_fu_2860_p1 <= i_reg_2395(4 - 1 downto 0);
    trunc_ln318_2_fu_2950_p1 <= or_ln318_fu_2940_p2(6 - 1 downto 0);
    trunc_ln318_fu_2946_p1 <= or_ln318_fu_2940_p2(8 - 1 downto 0);
    trunc_ln336_fu_3152_p1 <= select_ln332_3_fu_3140_p3(4 - 1 downto 0);
    trunc_ln347_2_fu_3419_p1 <= select_ln343_3_fu_3411_p3(2 - 1 downto 0);
    trunc_ln347_fu_3508_p1 <= add_ln347_fu_3502_p2(4 - 1 downto 0);

    wp_parameters5_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln347_13_fu_3459_p1, zext_ln300_13_fu_3975_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            wp_parameters5_address0 <= zext_ln300_13_fu_3975_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters5_address0 <= zext_ln347_13_fu_3459_p1(5 - 1 downto 0);
        else 
            wp_parameters5_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters5_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            wp_parameters5_ce0 <= ap_const_logic_1;
        else 
            wp_parameters5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters6_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln347_13_fu_3459_p1, zext_ln300_13_fu_3975_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            wp_parameters6_address0 <= zext_ln300_13_fu_3975_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters6_address0 <= zext_ln347_13_fu_3459_p1(5 - 1 downto 0);
        else 
            wp_parameters6_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters6_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            wp_parameters6_ce0 <= ap_const_logic_1;
        else 
            wp_parameters6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters7_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln347_13_fu_3459_p1, zext_ln300_13_fu_3975_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            wp_parameters7_address0 <= zext_ln300_13_fu_3975_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters7_address0 <= zext_ln347_13_fu_3459_p1(5 - 1 downto 0);
        else 
            wp_parameters7_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters7_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            wp_parameters7_ce0 <= ap_const_logic_1;
        else 
            wp_parameters7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters8_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln347_13_fu_3459_p1, zext_ln300_13_fu_3975_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            wp_parameters8_address0 <= zext_ln300_13_fu_3975_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters8_address0 <= zext_ln347_13_fu_3459_p1(5 - 1 downto 0);
        else 
            wp_parameters8_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            wp_parameters8_ce0 <= ap_const_logic_1;
        else 
            wp_parameters8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln347_13_fu_3459_p1, zext_ln300_13_fu_3975_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            wp_parameters_address0 <= zext_ln300_13_fu_3975_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters_address0 <= zext_ln347_13_fu_3459_p1(5 - 1 downto 0);
        else 
            wp_parameters_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            wp_parameters_ce0 <= ap_const_logic_1;
        else 
            wp_parameters_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln336_10_fu_3180_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints1_address0 <= zext_ln336_10_fu_3180_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints1_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        else 
            wp_superpoints1_address0 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints1_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln289_10_fu_3758_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            wp_superpoints1_address1 <= zext_ln289_10_fu_3758_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints1_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        else 
            wp_superpoints1_address1 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints1_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints1_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            wp_superpoints1_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln336_10_fu_3180_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints2_address0 <= zext_ln336_10_fu_3180_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints2_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        else 
            wp_superpoints2_address0 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints2_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln289_10_fu_3758_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            wp_superpoints2_address1 <= zext_ln289_10_fu_3758_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints2_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        else 
            wp_superpoints2_address1 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints2_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints2_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            wp_superpoints2_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln336_10_fu_3180_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints3_address0 <= zext_ln336_10_fu_3180_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints3_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        else 
            wp_superpoints3_address0 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints3_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln289_10_fu_3758_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            wp_superpoints3_address1 <= zext_ln289_10_fu_3758_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints3_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        else 
            wp_superpoints3_address1 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints3_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints3_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints3_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            wp_superpoints3_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln336_10_fu_3180_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints4_address0 <= zext_ln336_10_fu_3180_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints4_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        else 
            wp_superpoints4_address0 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints4_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln289_10_fu_3758_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            wp_superpoints4_address1 <= zext_ln289_10_fu_3758_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints4_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        else 
            wp_superpoints4_address1 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints4_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints4_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints4_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            wp_superpoints4_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln336_10_fu_3180_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints_address0 <= zext_ln336_10_fu_3180_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        else 
            wp_superpoints_address0 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln289_10_fu_3758_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            wp_superpoints_address1 <= zext_ln289_10_fu_3758_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        else 
            wp_superpoints_address1 <= "XXXXXX";
        end if; 
    end process;


    wp_superpoints_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            wp_superpoints_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln282_fu_3680_p2 <= (icmp_ln284_fu_3658_p2 xor ap_const_lv1_1);
    xor_ln294_fu_3889_p2 <= (icmp_ln296_fu_3867_p2 xor ap_const_lv1_1);
    xor_ln330_fu_3102_p2 <= (icmp_ln332_fu_3080_p2 xor ap_const_lv1_1);
    xor_ln341_fu_3373_p2 <= (icmp_ln343_fu_3351_p2 xor ap_const_lv1_1);
    zext_ln284_fu_3794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_147_fu_3787_p3),8));
    zext_ln289_10_fu_3758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln289_4_fu_3752_p2),64));
    zext_ln289_6_fu_3798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln284_3_reg_4857),8));
    zext_ln289_7_fu_3748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln284_fu_3710_p3),6));
    zext_ln289_8_fu_3819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln284_reg_4852),8));
    zext_ln289_9_fu_3828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln289_3_fu_3822_p2),64));
    zext_ln289_fu_3726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln284_3_fu_3718_p3),6));
    zext_ln296_fu_4011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_148_fu_4004_p3),6));
    zext_ln300_10_fu_3965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln296_fu_3919_p3),5));
    zext_ln300_11_fu_4050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln296_reg_4914),7));
    zext_ln300_12_fu_4059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln300_3_fu_4053_p2),64));
    zext_ln300_13_fu_3975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln300_4_fu_3969_p2),64));
    zext_ln300_8_fu_4015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln296_3_reg_4919),6));
    zext_ln300_9_fu_3955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_213_fu_3947_p3),5));
    zext_ln317_fu_2904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln317_fu_2898_p2),64));
    zext_ln318_fu_2974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln318_fu_2968_p2),64));
    zext_ln332_fu_3216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_154_fu_3209_p3),8));
    zext_ln336_10_fu_3180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln336_4_fu_3174_p2),64));
    zext_ln336_6_fu_3220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln332_3_reg_4733),8));
    zext_ln336_7_fu_3170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln332_fu_3132_p3),6));
    zext_ln336_8_fu_3241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln332_reg_4728),8));
    zext_ln336_9_fu_3250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln336_3_fu_3244_p2),64));
    zext_ln336_fu_3148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln332_3_fu_3140_p3),6));
    zext_ln343_fu_3495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_155_fu_3488_p3),6));
    zext_ln347_10_fu_3449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln343_fu_3403_p3),5));
    zext_ln347_11_fu_3534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln343_reg_4790),7));
    zext_ln347_12_fu_3543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln347_3_fu_3537_p2),64));
    zext_ln347_13_fu_3459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln347_4_fu_3453_p2),64));
    zext_ln347_8_fu_3499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln343_3_reg_4795),6));
    zext_ln347_9_fu_3439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_215_fu_3431_p3),5));
end behav;
