#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000011bbc20 .scope module, "Clock_Gen" "Clock_Gen" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "clk";
P_00000000011b6280 .param/l "CLK_FREQ" 0 2 5, +C4<00000000000000000010011100010000>;
P_00000000011b62b8 .param/l "DUTY" 0 2 7, +C4<00000000000000000000000000110010>;
P_00000000011b62f0 .param/l "PHASE" 0 2 6, +C4<00000000000000000000000000000000>;
P_00000000011b6328 .param/real "clk_pd" 1 2 9, Cr<m6400000000000000gfc8>; value=100.000
P_00000000011b6360 .param/real "quater" 1 2 14, Cr<m6400000000000000gfc6>; value=25.0000
v00000000011b63a0_0 .var "clk", 0 0;
v00000000011b6440_0 .var/real "clk_off", 0 0;
v00000000011b64e0_0 .var/real "clk_on", 0 0;
o0000000001079048 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011b6580_0 .net "enable", 0 0, o0000000001079048;  0 drivers
v00000000011b6620_0 .var "start_clk", 0 0;
v00000000011b66c0_0 .var/real "start_dly", 0 0;
E_00000000011b93c0 .event posedge, v00000000011b6620_0;
E_00000000011b99c0/0 .event negedge, v00000000011b6580_0;
E_00000000011b99c0/1 .event posedge, v00000000011b6580_0;
E_00000000011b99c0 .event/or E_00000000011b99c0/0, E_00000000011b99c0/1;
    .scope S_00000000011bbc20;
T_0 ;
    %pushi/real 1677721600, 4071; load=50.0000
    %store/real v00000000011b64e0_0;
    %pushi/real 1677721600, 4071; load=50.0000
    %store/real v00000000011b6440_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v00000000011b66c0_0;
    %end;
    .thread T_0;
    .scope S_00000000011bbc20;
T_1 ;
    %vpi_call 2 19 "$display", "FREQ = %0d", P_00000000011b6280 {0 0 0};
    %vpi_call 2 20 "$display", "PHASE = %0d", P_00000000011b62f0 {0 0 0};
    %vpi_call 2 21 "$display", "DUTY = %0d %%", P_00000000011b62b8 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000000011bbc20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011b63a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011b6620_0, 0;
    %end;
    .thread T_2;
    .scope S_00000000011bbc20;
T_3 ;
    %wait E_00000000011b99c0;
    %load/vec4 v00000000011b6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/real v00000000011b66c0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b6620_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/real v00000000011b66c0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b6620_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011bbc20;
T_4 ;
    %wait E_00000000011b93c0;
    %load/vec4 v00000000011b6620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b63a0_0, 0, 1;
T_4.2 ;
    %load/vec4 v00000000011b6620_0;
    %flag_set/vec4 8;
    %jmp/0xz T_4.3, 8;
    %load/real v00000000011b64e0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b63a0_0, 0, 1;
    %load/real v00000000011b6440_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b63a0_0, 0, 1;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b63a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Clock_Gen.v";
