{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625601005288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625601005288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 06 14:50:05 2021 " "Processing started: Tue Jul 06 14:50:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625601005288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625601005288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4-bit_logic_processor_schematic -c 4-bit_logic_processor_schematic " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4-bit_logic_processor_schematic -c 4-bit_logic_processor_schematic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625601005288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625601005788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625601005788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4_bit_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4_bit_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_processor_4_bit_testbench " "Found entity 1: logic_processor_4_bit_testbench" {  } { { "logic_processor_4_bit_testbench.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625601014772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625601014772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4_bit_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4_bit_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_processor_4_bit_schematic " "Found entity 1: logic_processor_4_bit_schematic" {  } { { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625601014772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625601014772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_logic_processor_schematic_control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4-bit_logic_processor_schematic_control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4-bit_logic_processor_schematic_control_unit " "Found entity 1: 4-bit_logic_processor_schematic_control_unit" {  } { { "4-bit_logic_processor_schematic_control_unit.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/4-bit_logic_processor_schematic_control_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625601014772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625601014772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_logic_processor_schematic_register_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4-bit_logic_processor_schematic_register_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4-bit_logic_processor_schematic_register_unit " "Found entity 1: 4-bit_logic_processor_schematic_register_unit" {  } { { "4-bit_logic_processor_schematic_register_unit.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/4-bit_logic_processor_schematic_register_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625601014772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625601014772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_logic_processor_schematic_computational_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4-bit_logic_processor_schematic_computational_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4-bit_logic_processor_schematic_computational_unit " "Found entity 1: 4-bit_logic_processor_schematic_computational_unit" {  } { { "4-bit_logic_processor_schematic_computational_unit.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/4-bit_logic_processor_schematic_computational_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625601014788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625601014788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_logic_processor_schematic_routing_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4-bit_logic_processor_schematic_routing_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4-bit_logic_processor_schematic_routing_unit " "Found entity 1: 4-bit_logic_processor_schematic_routing_unit" {  } { { "4-bit_logic_processor_schematic_routing_unit.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/4-bit_logic_processor_schematic_routing_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625601014788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625601014788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "logic_processor_4_bit_schematic " "Elaborating entity \"logic_processor_4_bit_schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625601014851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:Reg_A " "Elaborating entity \"74194\" for hierarchy \"74194:Reg_A\"" {  } { { "logic_processor_4_bit_schematic.bdf" "Reg_A" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 56 64 184 248 "Reg_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:Reg_A " "Elaborated megafunction instantiation \"74194:Reg_A\"" {  } { { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 56 64 184 248 "Reg_A" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:Routing_Unit_Mux " "Elaborating entity \"74153\" for hierarchy \"74153:Routing_Unit_Mux\"" {  } { { "logic_processor_4_bit_schematic.bdf" "Routing_Unit_Mux" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 144 1008 1128 368 "Routing_Unit_Mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:Routing_Unit_Mux " "Elaborated megafunction instantiation \"74153:Routing_Unit_Mux\"" {  } { { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 144 1008 1128 368 "Routing_Unit_Mux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7402 7402:Load_B_New " "Elaborating entity \"7402\" for hierarchy \"7402:Load_B_New\"" {  } { { "logic_processor_4_bit_schematic.bdf" "Load_B_New" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 392 -424 -360 432 "Load_B_New" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7402:Load_B_New " "Elaborated megafunction instantiation \"7402:Load_B_New\"" {  } { { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 392 -424 -360 432 "Load_B_New" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7486 7486:Reg_B_S0 " "Elaborating entity \"7486\" for hierarchy \"7486:Reg_B_S0\"" {  } { { "logic_processor_4_bit_schematic.bdf" "Reg_B_S0" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 360 -312 -248 400 "Reg_B_S0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7486:Reg_B_S0 " "Elaborated megafunction instantiation \"7486:Reg_B_S0\"" {  } { { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 360 -312 -248 400 "Reg_B_S0" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7410 7410:Shift " "Elaborating entity \"7410\" for hierarchy \"7410:Shift\"" {  } { { "logic_processor_4_bit_schematic.bdf" "Shift" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 56 -584 -520 96 "Shift" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7410:Shift " "Elaborated megafunction instantiation \"7410:Shift\"" {  } { { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 56 -584 -520 96 "Shift" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7400 7400:E_NOT_Q " "Elaborating entity \"7400\" for hierarchy \"7400:E_NOT_Q\"" {  } { { "logic_processor_4_bit_schematic.bdf" "E_NOT_Q" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 8 -696 -632 48 "E_NOT_Q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7400:E_NOT_Q " "Elaborated megafunction instantiation \"7400:E_NOT_Q\"" {  } { { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 8 -696 -632 48 "E_NOT_Q" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:DFF " "Elaborating entity \"7474\" for hierarchy \"7474:DFF\"" {  } { { "logic_processor_4_bit_schematic.bdf" "DFF" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 48 -912 -792 208 "DFF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:DFF " "Elaborated megafunction instantiation \"7474:DFF\"" {  } { { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 48 -912 -792 208 "DFF" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601014976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:Counter " "Elaborating entity \"74163\" for hierarchy \"74163:Counter\"" {  } { { "logic_processor_4_bit_schematic.bdf" "Counter" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 256 -912 -792 440 "Counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601015007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:Counter " "Elaborated megafunction instantiation \"74163:Counter\"" {  } { { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 256 -912 -792 440 "Counter" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601015007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:Counter\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:Counter\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601015023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:Counter\|f74163:sub 74163:Counter " "Elaborated megafunction instantiation \"74163:Counter\|f74163:sub\", which is child of megafunction instantiation \"74163:Counter\"" {  } { { "74163.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "logic_processor_4_bit_schematic.bdf" "" { Schematic "C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_schematic.bdf" { { 256 -912 -792 440 "Counter" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601015023 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "2 " "Ignored 2 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1625601015272 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1625601015272 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "7474:DFF\|9 7474:DFF\|9~_emulated 7474:DFF\|9~1 " "Register \"7474:DFF\|9\" is converted into an equivalent circuit using register \"7474:DFF\|9~_emulated\" and latch \"7474:DFF\|9~1\"" {  } { { "7474.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625601015522 "|logic_processor_4_bit_schematic|7474:DFF|9"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1625601015522 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625601015664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625601016241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625601016241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625601016304 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625601016304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625601016304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625601016304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625601016350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 06 14:50:16 2021 " "Processing ended: Tue Jul 06 14:50:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625601016350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625601016350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625601016350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625601016350 ""}
