Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:27:24 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha256_w1_g1_i32_o32.rpt
| Design       : SHA256_AXI4_STREAM
| Device       : 7a35tfgg484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 3405 |     0 |     20800 | 16.37 |
|   LUT as Logic             | 3341 |     0 |     20800 | 16.06 |
|   LUT as Memory            |   64 |     0 |      9600 |  0.67 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   64 |     0 |           |       |
| Slice Registers            | 1371 |     0 |     41600 |  3.30 |
|   Register as Flip Flop    | 1371 |     0 |     41600 |  3.30 |
|   Register as Latch        |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                   |  126 |     0 |     16300 |  0.77 |
| F8 Muxes                   |    0 |     0 |      8150 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 277   |          Yes |           - |          Set |
| 1030  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 64    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| Slice                                     | 1016 |     0 |      8150 | 12.47 |
|   SLICEL                                  |  641 |     0 |           |       |
|   SLICEM                                  |  375 |     0 |           |       |
| LUT as Logic                              | 3341 |     0 |     20800 | 16.06 |
|   using O5 output only                    |    0 |       |           |       |
|   using O6 output only                    | 2884 |       |           |       |
|   using O5 and O6                         |  457 |       |           |       |
| LUT as Memory                             |   64 |     0 |      9600 |  0.67 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |   64 |     0 |           |       |
|     using O5 output only                  |   64 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       | 1059 |     0 |     20800 |  5.09 |
|   fully used LUT-FF pairs                 |  158 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  842 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  878 |       |           |       |
| Unique Control Sets                       |   63 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |        50 |  1.00 |
|   RAMB36/FIFO*    |    0 |     0 |        50 |  0.00 |
|   RAMB18          |    1 |     0 |       100 |  1.00 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   80 |     0 |       250 | 32.00 |
|   IOB Master Pads           |   38 |       |           |       |
|   IOB Slave Pads            |   40 |       |           |       |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 1370 |                 LUT |
| LUT5     | 1069 |                 LUT |
| FDCE     | 1030 |        Flop & Latch |
| LUT3     |  529 |                 LUT |
| LUT2     |  516 |                 LUT |
| LUT4     |  303 |                 LUT |
| FDPE     |  277 |        Flop & Latch |
| MUXF7    |  126 |               MuxFx |
| CARRY4   |  120 |          CarryLogic |
| SRL16E   |   64 |  Distributed Memory |
| FDRE     |   64 |        Flop & Latch |
| IBUF     |   41 |                  IO |
| OBUF     |   39 |                  IO |
| LUT1     |   11 |                 LUT |
| RAMB18E1 |    1 |        Block Memory |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:27:37 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha256_w1_g1_i32_o32.rpt -append
| Design       : SHA256_AXI4_STREAM
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 CORE/SIMPLE.PROC/e_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by ACLK  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            CORE/SIMPLE.PROC/a_reg_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by ACLK  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ACLK rise@6.000ns - ACLK rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.876ns (49.028%)  route 2.990ns (50.972%))
  Logic Levels:           13  (CARRY4=8 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 9.710 - 6.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    U20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.915     0.915 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.607    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.688 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1437, routed)        1.368     4.056    CORE/SIMPLE.PROC/ACLK_IBUF_BUFG
    SLICE_X30Y48         FDPE                                         r  CORE/SIMPLE.PROC/e_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDPE (Prop_fdpe_C_Q)         0.433     4.489 r  CORE/SIMPLE.PROC/e_reg_reg[3]/Q
                         net (fo=10, routed)          0.523     5.012    CORE/SIMPLE.PROC/e_reg[3]
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.117 r  CORE/SIMPLE.PROC/a_reg[11]_i_30/O
                         net (fo=2, routed)           0.324     5.441    CORE/SIMPLE.PROC/a_reg[11]_i_30_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.105     5.546 r  CORE/SIMPLE.PROC/a_reg[11]_i_19/O
                         net (fo=2, routed)           0.655     6.201    CORE/SIMPLE.PROC/a_reg[11]_i_19_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     6.637 r  CORE/SIMPLE.PROC/a_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.637    CORE/SIMPLE.PROC/a_reg_reg[11]_i_14_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.735 r  CORE/SIMPLE.PROC/a_reg_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.735    CORE/SIMPLE.PROC/a_reg_reg[15]_i_14_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.935 r  CORE/SIMPLE.PROC/a_reg_reg[19]_i_14/O[2]
                         net (fo=3, routed)           0.574     7.509    CORE/SIMPLE.PROC/p_2_in[14]
    SLICE_X12Y53         LUT5 (Prop_lut5_I0_O)        0.253     7.762 r  CORE/SIMPLE.PROC/a_reg[15]_i_3/O
                         net (fo=2, routed)           0.597     8.358    CORE/SIMPLE.PROC/a_reg[15]_i_3_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.463 r  CORE/SIMPLE.PROC/a_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     8.463    CORE/SIMPLE.PROC/a_reg[15]_i_7_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.795 r  CORE/SIMPLE.PROC/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    CORE/SIMPLE.PROC/a_reg_reg[15]_i_2_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.893 r  CORE/SIMPLE.PROC/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.893    CORE/SIMPLE.PROC/a_reg_reg[19]_i_2_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.991 r  CORE/SIMPLE.PROC/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.991    CORE/SIMPLE.PROC/a_reg_reg[23]_i_2_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.089 r  CORE/SIMPLE.PROC/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    CORE/SIMPLE.PROC/a_reg_reg[27]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.354 r  CORE/SIMPLE.PROC/a_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.318     9.672    CORE/SIMPLE.PROC/a[1]_6[29]
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.250     9.922 r  CORE/SIMPLE.PROC/a_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     9.922    CORE/SIMPLE.PROC/a_reg[29]_i_1_n_0
    SLICE_X15Y62         FDPE                                         r  CORE/SIMPLE.PROC/a_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       6.000     6.000 r  
    U20                                               0.000     6.000 r  ACLK (IN)
                         net (fo=0)                   0.000     6.000    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.784     6.784 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     8.388    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.465 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1437, routed)        1.245     9.710    CORE/SIMPLE.PROC/ACLK_IBUF_BUFG
    SLICE_X15Y62         FDPE                                         r  CORE/SIMPLE.PROC/a_reg_reg[29]/C
                         clock pessimism              0.224     9.934    
                         clock uncertainty           -0.035     9.898    
    SLICE_X15Y62         FDPE (Setup_fdpe_C_D)        0.033     9.931    CORE/SIMPLE.PROC/a_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  0.009    




