read -sv run_verilog_mid/adder_32b_17_81_77df2710b9c6313aca65f76458c4b1f7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_81_77df2710b9c6313aca65f76458c4b1f7_yosys.v
