library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity Timer is
    Port (
        clk      : in  STD_LOGIC;
        rst      : in  STD_LOGIC;
        start    : in  STD_LOGIC;
        duracion : in  INTEGER range 0 to 500000000; 
        done     : out STD_LOGIC
    );
end Timer;

architecture Behavioral of Timer is
    signal contador : INTEGER range 0 to 500000000 := 0; -- Mismo rango
    signal activo   : STD_LOGIC := '0';
    signal duracion_reg : INTEGER range 0 to 500000000 := 0;
begin
    process(clk, rst)
    begin
        if rst = '1' then
            contador <= 0;
            activo <= '0';
            done <= '0';
            duracion_reg <= 0;
        elsif rising_edge(clk) then
            if start = '1' and activo = '0' then
                duracion_reg <= duracion;
                activo <= '1';
                contador <= 0;
                done <= '0';
            elsif activo = '1' then
                if contador < duracion_reg then
                    contador <= contador + 1;
                else
                    done <= '1';
                    activo <= '0';
                end if;
            else
                done <= '0';
            end if;
        end if;
    end process;
end Behavioral;