

================================================================
== Vitis HLS Report for 'output_stream_dispatch'
================================================================
* Date:           Mon Oct 28 19:19:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      269|      269|  2.690 us|  2.690 us|  269|  269|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_output_stream_dispatch_Pipeline_VITIS_LOOP_197_1_fu_172          |output_stream_dispatch_Pipeline_VITIS_LOOP_197_1          |      246|      246|   2.460 us|   2.460 us|  246|  246|       no|
        |grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212          |output_stream_dispatch_Pipeline_VITIS_LOOP_204_2          |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP_fu_259  |output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      99|    377|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    697|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     110|   1078|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+
    |grp_output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP_fu_259  |output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP  |        0|   0|   7|   53|    0|
    |grp_output_stream_dispatch_Pipeline_VITIS_LOOP_197_1_fu_172          |output_stream_dispatch_Pipeline_VITIS_LOOP_197_1          |        0|   0|  19|   79|    0|
    |grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212          |output_stream_dispatch_Pipeline_VITIS_LOOP_204_2          |        0|   0|  73|  245|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                |                                                          |        0|   0|  99|  377|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_output_stream_dispatch_Pipeline_VITIS_LOOP_197_1_fu_172_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                          |          |   0|  0|   4|           2|           2|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |NEURONS_STATE_address0  |  14|          3|    8|         24|
    |NEURONS_STATE_ce0       |  14|          3|    1|          3|
    |NEURONS_STATE_we0       |   9|          2|    1|          2|
    |ap_NS_fsm               |  48|          9|    1|          9|
    |out_pkts_data_address0  |  14|          3|    8|         24|
    |out_pkts_data_ce0       |  14|          3|    1|          3|
    |out_pkts_data_d0        |  14|          3|   32|         96|
    |out_pkts_data_we0       |  14|          3|    1|          3|
    |out_pkts_dest_address0  |  14|          3|    8|         24|
    |out_pkts_dest_ce0       |  14|          3|    1|          3|
    |out_pkts_dest_ce1       |   9|          2|    1|          2|
    |out_pkts_dest_d0        |  14|          3|    6|         18|
    |out_pkts_dest_we0       |  14|          3|    1|          3|
    |out_pkts_dest_we1       |   9|          2|    1|          2|
    |out_pkts_id_address0    |  14|          3|    8|         24|
    |out_pkts_id_ce0         |  14|          3|    1|          3|
    |out_pkts_id_ce1         |   9|          2|    1|          2|
    |out_pkts_id_d0          |  14|          3|    5|         15|
    |out_pkts_id_we0         |  14|          3|    1|          3|
    |out_pkts_id_we1         |   9|          2|    1|          2|
    |out_pkts_keep_address0  |  14|          3|    8|         24|
    |out_pkts_keep_ce0       |  14|          3|    1|          3|
    |out_pkts_keep_ce1       |   9|          2|    1|          2|
    |out_pkts_keep_d0        |  14|          3|    4|         12|
    |out_pkts_keep_we0       |  14|          3|    1|          3|
    |out_pkts_keep_we1       |   9|          2|    1|          2|
    |out_pkts_last_address0  |  14|          3|    8|         24|
    |out_pkts_last_ce0       |  14|          3|    1|          3|
    |out_pkts_last_ce1       |   9|          2|    1|          2|
    |out_pkts_last_d0        |  14|          3|    1|          3|
    |out_pkts_last_we0       |  14|          3|    1|          3|
    |out_pkts_last_we1       |   9|          2|    1|          2|
    |out_pkts_strb_address0  |  14|          3|    8|         24|
    |out_pkts_strb_ce0       |  14|          3|    1|          3|
    |out_pkts_strb_ce1       |   9|          2|    1|          2|
    |out_pkts_strb_d0        |  14|          3|    4|         12|
    |out_pkts_strb_we0       |  14|          3|    1|          3|
    |out_pkts_strb_we1       |   9|          2|    1|          2|
    |out_pkts_user_address0  |  14|          3|    8|         24|
    |out_pkts_user_ce0       |  14|          3|    1|          3|
    |out_pkts_user_ce1       |   9|          2|    1|          2|
    |out_pkts_user_d0        |  14|          3|    2|          6|
    |out_pkts_user_we0       |  14|          3|    1|          3|
    |out_pkts_user_we1       |   9|          2|    1|          2|
    |out_stream_TDATA        |  14|          3|   32|         96|
    |out_stream_TDEST        |  14|          3|    6|         18|
    |out_stream_TID          |  14|          3|    5|         15|
    |out_stream_TKEEP        |  14|          3|    4|         12|
    |out_stream_TLAST        |  14|          3|    1|          3|
    |out_stream_TSTRB        |  14|          3|    4|         12|
    |out_stream_TUSER        |  14|          3|    2|          6|
    |out_stream_TVALID       |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 697|        149|  202|        599|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                       | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                         |  8|   0|    8|          0|
    |grp_output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP_fu_259_ap_start_reg  |  1|   0|    1|          0|
    |grp_output_stream_dispatch_Pipeline_VITIS_LOOP_197_1_fu_172_ap_start_reg          |  1|   0|    1|          0|
    |grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212_ap_start_reg          |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                             | 11|   0|   11|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  output_stream_dispatch|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  output_stream_dispatch|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  output_stream_dispatch|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  output_stream_dispatch|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  output_stream_dispatch|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  output_stream_dispatch|  return value|
|out_stream_TDATA           |  out|   32|        axis|     out_stream_V_data_V|       pointer|
|out_stream_TVALID          |  out|    1|        axis|     out_stream_V_dest_V|       pointer|
|out_stream_TREADY          |   in|    1|        axis|     out_stream_V_dest_V|       pointer|
|out_stream_TDEST           |  out|    6|        axis|     out_stream_V_dest_V|       pointer|
|out_stream_TKEEP           |  out|    4|        axis|     out_stream_V_keep_V|       pointer|
|out_stream_TSTRB           |  out|    4|        axis|     out_stream_V_strb_V|       pointer|
|out_stream_TUSER           |  out|    2|        axis|     out_stream_V_user_V|       pointer|
|out_stream_TLAST           |  out|    1|        axis|     out_stream_V_last_V|       pointer|
|out_stream_TID             |  out|    5|        axis|       out_stream_V_id_V|       pointer|
|out_pkts_data_address0     |  out|    8|   ap_memory|           out_pkts_data|         array|
|out_pkts_data_ce0          |  out|    1|   ap_memory|           out_pkts_data|         array|
|out_pkts_data_we0          |  out|    1|   ap_memory|           out_pkts_data|         array|
|out_pkts_data_d0           |  out|   32|   ap_memory|           out_pkts_data|         array|
|out_pkts_keep_address0     |  out|    8|   ap_memory|           out_pkts_keep|         array|
|out_pkts_keep_ce0          |  out|    1|   ap_memory|           out_pkts_keep|         array|
|out_pkts_keep_we0          |  out|    1|   ap_memory|           out_pkts_keep|         array|
|out_pkts_keep_d0           |  out|    4|   ap_memory|           out_pkts_keep|         array|
|out_pkts_keep_q0           |   in|    4|   ap_memory|           out_pkts_keep|         array|
|out_pkts_keep_address1     |  out|    8|   ap_memory|           out_pkts_keep|         array|
|out_pkts_keep_ce1          |  out|    1|   ap_memory|           out_pkts_keep|         array|
|out_pkts_keep_we1          |  out|    1|   ap_memory|           out_pkts_keep|         array|
|out_pkts_keep_d1           |  out|    4|   ap_memory|           out_pkts_keep|         array|
|out_pkts_strb_address0     |  out|    8|   ap_memory|           out_pkts_strb|         array|
|out_pkts_strb_ce0          |  out|    1|   ap_memory|           out_pkts_strb|         array|
|out_pkts_strb_we0          |  out|    1|   ap_memory|           out_pkts_strb|         array|
|out_pkts_strb_d0           |  out|    4|   ap_memory|           out_pkts_strb|         array|
|out_pkts_strb_q0           |   in|    4|   ap_memory|           out_pkts_strb|         array|
|out_pkts_strb_address1     |  out|    8|   ap_memory|           out_pkts_strb|         array|
|out_pkts_strb_ce1          |  out|    1|   ap_memory|           out_pkts_strb|         array|
|out_pkts_strb_we1          |  out|    1|   ap_memory|           out_pkts_strb|         array|
|out_pkts_strb_d1           |  out|    4|   ap_memory|           out_pkts_strb|         array|
|out_pkts_user_address0     |  out|    8|   ap_memory|           out_pkts_user|         array|
|out_pkts_user_ce0          |  out|    1|   ap_memory|           out_pkts_user|         array|
|out_pkts_user_we0          |  out|    1|   ap_memory|           out_pkts_user|         array|
|out_pkts_user_d0           |  out|    2|   ap_memory|           out_pkts_user|         array|
|out_pkts_user_q0           |   in|    2|   ap_memory|           out_pkts_user|         array|
|out_pkts_user_address1     |  out|    8|   ap_memory|           out_pkts_user|         array|
|out_pkts_user_ce1          |  out|    1|   ap_memory|           out_pkts_user|         array|
|out_pkts_user_we1          |  out|    1|   ap_memory|           out_pkts_user|         array|
|out_pkts_user_d1           |  out|    2|   ap_memory|           out_pkts_user|         array|
|out_pkts_last_address0     |  out|    8|   ap_memory|           out_pkts_last|         array|
|out_pkts_last_ce0          |  out|    1|   ap_memory|           out_pkts_last|         array|
|out_pkts_last_we0          |  out|    1|   ap_memory|           out_pkts_last|         array|
|out_pkts_last_d0           |  out|    1|   ap_memory|           out_pkts_last|         array|
|out_pkts_last_q0           |   in|    1|   ap_memory|           out_pkts_last|         array|
|out_pkts_last_address1     |  out|    8|   ap_memory|           out_pkts_last|         array|
|out_pkts_last_ce1          |  out|    1|   ap_memory|           out_pkts_last|         array|
|out_pkts_last_we1          |  out|    1|   ap_memory|           out_pkts_last|         array|
|out_pkts_last_d1           |  out|    1|   ap_memory|           out_pkts_last|         array|
|out_pkts_id_address0       |  out|    8|   ap_memory|             out_pkts_id|         array|
|out_pkts_id_ce0            |  out|    1|   ap_memory|             out_pkts_id|         array|
|out_pkts_id_we0            |  out|    1|   ap_memory|             out_pkts_id|         array|
|out_pkts_id_d0             |  out|    5|   ap_memory|             out_pkts_id|         array|
|out_pkts_id_q0             |   in|    5|   ap_memory|             out_pkts_id|         array|
|out_pkts_id_address1       |  out|    8|   ap_memory|             out_pkts_id|         array|
|out_pkts_id_ce1            |  out|    1|   ap_memory|             out_pkts_id|         array|
|out_pkts_id_we1            |  out|    1|   ap_memory|             out_pkts_id|         array|
|out_pkts_id_d1             |  out|    5|   ap_memory|             out_pkts_id|         array|
|out_pkts_dest_address0     |  out|    8|   ap_memory|           out_pkts_dest|         array|
|out_pkts_dest_ce0          |  out|    1|   ap_memory|           out_pkts_dest|         array|
|out_pkts_dest_we0          |  out|    1|   ap_memory|           out_pkts_dest|         array|
|out_pkts_dest_d0           |  out|    6|   ap_memory|           out_pkts_dest|         array|
|out_pkts_dest_q0           |   in|    6|   ap_memory|           out_pkts_dest|         array|
|out_pkts_dest_address1     |  out|    8|   ap_memory|           out_pkts_dest|         array|
|out_pkts_dest_ce1          |  out|    1|   ap_memory|           out_pkts_dest|         array|
|out_pkts_dest_we1          |  out|    1|   ap_memory|           out_pkts_dest|         array|
|out_pkts_dest_d1           |  out|    6|   ap_memory|           out_pkts_dest|         array|
|in_pkts_data_0_3_val       |   in|   32|     ap_none|    in_pkts_data_0_3_val|        scalar|
|in_pkts_keep_0_0_val       |   in|    4|     ap_none|    in_pkts_keep_0_0_val|        scalar|
|in_pkts_keep_0_3_val       |   in|    4|     ap_none|    in_pkts_keep_0_3_val|        scalar|
|in_pkts_strb_0_0_val       |   in|    4|     ap_none|    in_pkts_strb_0_0_val|        scalar|
|in_pkts_strb_0_3_val       |   in|    4|     ap_none|    in_pkts_strb_0_3_val|        scalar|
|in_pkts_user_0_0_val       |   in|    2|     ap_none|    in_pkts_user_0_0_val|        scalar|
|in_pkts_user_0_3_val       |   in|    2|     ap_none|    in_pkts_user_0_3_val|        scalar|
|in_pkts_last_0_0_val       |   in|    1|     ap_none|    in_pkts_last_0_0_val|        scalar|
|in_pkts_last_0_3_val       |   in|    1|     ap_none|    in_pkts_last_0_3_val|        scalar|
|in_pkts_id_0_0_val         |   in|    5|     ap_none|      in_pkts_id_0_0_val|        scalar|
|in_pkts_id_0_3_val         |   in|    5|     ap_none|      in_pkts_id_0_3_val|        scalar|
|in_pkts_dest_0_0_val       |   in|    6|     ap_none|    in_pkts_dest_0_0_val|        scalar|
|in_pkts_dest_0_3_val       |   in|    6|     ap_none|    in_pkts_dest_0_3_val|        scalar|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|        NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|        NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|        NEURONS_MEMBRANE|         array|
|NEURONS_STATE_address0     |  out|    8|   ap_memory|           NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|           NEURONS_STATE|         array|
|NEURONS_STATE_we0          |  out|    1|   ap_memory|           NEURONS_STATE|         array|
|NEURONS_STATE_d0           |  out|    1|   ap_memory|           NEURONS_STATE|         array|
|NEURONS_STATE_q0           |   in|    1|   ap_memory|           NEURONS_STATE|         array|
+---------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_3_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_3_val" [src/RNI.cpp:197]   --->   Operation 9 'read' 'in_pkts_dest_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_0_val" [src/RNI.cpp:197]   --->   Operation 10 'read' 'in_pkts_dest_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_pkts_id_0_3_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_3_val" [src/RNI.cpp:197]   --->   Operation 11 'read' 'in_pkts_id_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_pkts_id_0_0_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_0_val" [src/RNI.cpp:197]   --->   Operation 12 'read' 'in_pkts_id_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_pkts_last_0_3_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_0_3_val" [src/RNI.cpp:197]   --->   Operation 13 'read' 'in_pkts_last_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_pkts_last_0_0_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_0_0_val" [src/RNI.cpp:197]   --->   Operation 14 'read' 'in_pkts_last_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_pkts_user_0_3_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_3_val" [src/RNI.cpp:197]   --->   Operation 15 'read' 'in_pkts_user_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_pkts_user_0_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_0_val" [src/RNI.cpp:197]   --->   Operation 16 'read' 'in_pkts_user_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_3_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_3_val" [src/RNI.cpp:197]   --->   Operation 17 'read' 'in_pkts_strb_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_0_val" [src/RNI.cpp:197]   --->   Operation 18 'read' 'in_pkts_strb_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_3_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_3_val" [src/RNI.cpp:197]   --->   Operation 19 'read' 'in_pkts_keep_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_0_val" [src/RNI.cpp:197]   --->   Operation 20 'read' 'in_pkts_keep_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_pkts_data_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_0_3_val" [src/RNI.cpp:197]   --->   Operation 21 'read' 'in_pkts_data_0_3_val_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%call_ln197 = call void @output_stream_dispatch_Pipeline_VITIS_LOOP_197_1, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:197]   --->   Operation 23 'call' 'call_ln197' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%call_ln197 = call void @output_stream_dispatch_Pipeline_VITIS_LOOP_197_1, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:197]   --->   Operation 24 'call' 'call_ln197' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty_52 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_52' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [2/2] (3.25ns)   --->   "%call_ln197 = call void @output_stream_dispatch_Pipeline_VITIS_LOOP_204_2, i6 %out_pkts_dest, i5 %out_pkts_id, i1 %out_pkts_last, i2 %out_pkts_user, i4 %out_pkts_strb, i4 %out_pkts_keep, i32 %out_pkts_data, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read, i32 %in_pkts_data_0_3_val_read, i4 %in_pkts_keep_0_3_val_read, i4 %in_pkts_strb_0_3_val_read, i2 %in_pkts_user_0_3_val_read, i1 %in_pkts_last_0_3_val_read, i5 %in_pkts_id_0_3_val_read, i6 %in_pkts_dest_0_3_val_read, i1 %NEURONS_STATE" [src/RNI.cpp:197]   --->   Operation 27 'call' 'call_ln197' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 28 [1/2] (3.25ns)   --->   "%call_ln197 = call void @output_stream_dispatch_Pipeline_VITIS_LOOP_204_2, i6 %out_pkts_dest, i5 %out_pkts_id, i1 %out_pkts_last, i2 %out_pkts_user, i4 %out_pkts_strb, i4 %out_pkts_keep, i32 %out_pkts_data, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read, i32 %in_pkts_data_0_3_val_read, i4 %in_pkts_keep_0_3_val_read, i4 %in_pkts_strb_0_3_val_read, i2 %in_pkts_user_0_3_val_read, i1 %in_pkts_last_0_3_val_read, i5 %in_pkts_id_0_3_val_read, i6 %in_pkts_dest_0_3_val_read, i1 %NEURONS_STATE" [src/RNI.cpp:197]   --->   Operation 28 'call' 'call_ln197' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_8"   --->   Operation 30 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out_stream_V_dest_V, i5 %out_stream_V_id_V, i1 %out_stream_V_last_V, i2 %out_stream_V_user_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_keep_V, i32 %out_stream_V_data_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln217 = ret" [src/RNI.cpp:217]   --->   Operation 33 'ret' 'ret_ln217' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_pkts_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_pkts_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ out_pkts_strb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ out_pkts_user]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ out_pkts_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ out_pkts_id]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ out_pkts_dest]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ in_pkts_data_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_keep_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_keep_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_strb_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_strb_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_user_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_user_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_last_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_last_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_id_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_id_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_dest_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_dest_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_pkts_dest_0_3_val_read (read               ) [ 001111100]
in_pkts_dest_0_0_val_read (read               ) [ 001111100]
in_pkts_id_0_3_val_read   (read               ) [ 001111100]
in_pkts_id_0_0_val_read   (read               ) [ 001111100]
in_pkts_last_0_3_val_read (read               ) [ 001111100]
in_pkts_last_0_0_val_read (read               ) [ 001111100]
in_pkts_user_0_3_val_read (read               ) [ 001111100]
in_pkts_user_0_0_val_read (read               ) [ 001111100]
in_pkts_strb_0_3_val_read (read               ) [ 001111100]
in_pkts_strb_0_0_val_read (read               ) [ 001111100]
in_pkts_keep_0_3_val_read (read               ) [ 001111100]
in_pkts_keep_0_0_val_read (read               ) [ 001111100]
in_pkts_data_0_3_val_read (read               ) [ 001111100]
empty                     (wait               ) [ 000000000]
call_ln197                (call               ) [ 000000000]
empty_52                  (wait               ) [ 000000000]
empty_53                  (wait               ) [ 000000000]
call_ln197                (call               ) [ 000000000]
specaxissidechannel_ln0   (specaxissidechannel) [ 000000000]
specinterface_ln0         (specinterface      ) [ 000000000]
call_ln0                  (call               ) [ 000000000]
ret_ln217                 (ret                ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_pkts_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_pkts_keep">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_keep"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_pkts_strb">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_strb"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_pkts_user">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_user"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_pkts_last">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_last"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_pkts_id">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_id"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_pkts_dest">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_dest"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_pkts_data_0_3_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_data_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_pkts_keep_0_0_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_keep_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_pkts_keep_0_3_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_keep_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_pkts_strb_0_0_val">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_strb_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_pkts_strb_0_3_val">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_strb_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_pkts_user_0_0_val">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_user_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_pkts_user_0_3_val">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_user_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_pkts_last_0_0_val">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_last_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_pkts_last_0_3_val">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_last_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_pkts_id_0_0_val">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_id_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in_pkts_id_0_3_val">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_id_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_pkts_dest_0_0_val">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_dest_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="in_pkts_dest_0_3_val">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_dest_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_dispatch_Pipeline_VITIS_LOOP_197_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_dispatch_Pipeline_VITIS_LOOP_204_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="in_pkts_dest_0_3_val_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_dest_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_pkts_dest_0_0_val_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_dest_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_pkts_id_0_3_val_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_id_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_pkts_id_0_0_val_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_id_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_pkts_last_0_3_val_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_last_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_pkts_last_0_0_val_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_last_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="in_pkts_user_0_3_val_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="0"/>
<pin id="133" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_user_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_pkts_user_0_0_val_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_user_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="in_pkts_strb_0_3_val_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_strb_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_pkts_strb_0_0_val_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_strb_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="in_pkts_keep_0_3_val_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_keep_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="in_pkts_keep_0_0_val_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_keep_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="in_pkts_data_0_3_val_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_data_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_output_stream_dispatch_Pipeline_VITIS_LOOP_197_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="4" slack="0"/>
<pin id="177" dir="0" index="4" bw="2" slack="0"/>
<pin id="178" dir="0" index="5" bw="1" slack="0"/>
<pin id="179" dir="0" index="6" bw="5" slack="0"/>
<pin id="180" dir="0" index="7" bw="6" slack="0"/>
<pin id="181" dir="0" index="8" bw="4" slack="1"/>
<pin id="182" dir="0" index="9" bw="4" slack="1"/>
<pin id="183" dir="0" index="10" bw="2" slack="1"/>
<pin id="184" dir="0" index="11" bw="1" slack="1"/>
<pin id="185" dir="0" index="12" bw="5" slack="1"/>
<pin id="186" dir="0" index="13" bw="6" slack="1"/>
<pin id="187" dir="0" index="14" bw="32" slack="0"/>
<pin id="188" dir="0" index="15" bw="4" slack="0"/>
<pin id="189" dir="0" index="16" bw="4" slack="0"/>
<pin id="190" dir="0" index="17" bw="2" slack="0"/>
<pin id="191" dir="0" index="18" bw="1" slack="0"/>
<pin id="192" dir="0" index="19" bw="5" slack="0"/>
<pin id="193" dir="0" index="20" bw="6" slack="0"/>
<pin id="194" dir="0" index="21" bw="16" slack="0"/>
<pin id="195" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln197/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="0" index="4" bw="2" slack="0"/>
<pin id="218" dir="0" index="5" bw="4" slack="0"/>
<pin id="219" dir="0" index="6" bw="4" slack="0"/>
<pin id="220" dir="0" index="7" bw="32" slack="0"/>
<pin id="221" dir="0" index="8" bw="32" slack="0"/>
<pin id="222" dir="0" index="9" bw="4" slack="0"/>
<pin id="223" dir="0" index="10" bw="4" slack="0"/>
<pin id="224" dir="0" index="11" bw="2" slack="0"/>
<pin id="225" dir="0" index="12" bw="1" slack="0"/>
<pin id="226" dir="0" index="13" bw="5" slack="0"/>
<pin id="227" dir="0" index="14" bw="6" slack="0"/>
<pin id="228" dir="0" index="15" bw="4" slack="4"/>
<pin id="229" dir="0" index="16" bw="4" slack="4"/>
<pin id="230" dir="0" index="17" bw="2" slack="4"/>
<pin id="231" dir="0" index="18" bw="1" slack="4"/>
<pin id="232" dir="0" index="19" bw="5" slack="4"/>
<pin id="233" dir="0" index="20" bw="6" slack="4"/>
<pin id="234" dir="0" index="21" bw="32" slack="4"/>
<pin id="235" dir="0" index="22" bw="4" slack="4"/>
<pin id="236" dir="0" index="23" bw="4" slack="4"/>
<pin id="237" dir="0" index="24" bw="2" slack="4"/>
<pin id="238" dir="0" index="25" bw="1" slack="4"/>
<pin id="239" dir="0" index="26" bw="5" slack="4"/>
<pin id="240" dir="0" index="27" bw="6" slack="4"/>
<pin id="241" dir="0" index="28" bw="1" slack="0"/>
<pin id="242" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln197/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="in_pkts_dest_0_3_val_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="4"/>
<pin id="267" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="in_pkts_dest_0_3_val_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="in_pkts_dest_0_0_val_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_dest_0_0_val_read "/>
</bind>
</comp>

<comp id="276" class="1005" name="in_pkts_id_0_3_val_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="4"/>
<pin id="278" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="in_pkts_id_0_3_val_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="in_pkts_id_0_0_val_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="1"/>
<pin id="283" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_id_0_0_val_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="in_pkts_last_0_3_val_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="4"/>
<pin id="289" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="in_pkts_last_0_3_val_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="in_pkts_last_0_0_val_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_last_0_0_val_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="in_pkts_user_0_3_val_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="4"/>
<pin id="300" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="in_pkts_user_0_3_val_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="in_pkts_user_0_0_val_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_user_0_0_val_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="in_pkts_strb_0_3_val_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="4"/>
<pin id="311" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="in_pkts_strb_0_3_val_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="in_pkts_strb_0_0_val_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_strb_0_0_val_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="in_pkts_keep_0_3_val_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="4"/>
<pin id="322" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="in_pkts_keep_0_3_val_read "/>
</bind>
</comp>

<comp id="325" class="1005" name="in_pkts_keep_0_0_val_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_keep_0_0_val_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="in_pkts_data_0_3_val_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="4"/>
<pin id="333" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="in_pkts_data_0_3_val_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="58" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="52" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="58" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="62" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="66" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="172" pin=14"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="172" pin=15"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="172" pin=16"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="172" pin=17"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="172" pin=18"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="172" pin=19"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="172" pin=20"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="172" pin=21"/></net>

<net id="243"><net_src comp="74" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="212" pin=6"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="212" pin=7"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="212" pin=8"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="212" pin=9"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="212" pin=10"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="212" pin=11"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="212" pin=12"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="212" pin=13"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="212" pin=14"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="212" pin=28"/></net>

<net id="263"><net_src comp="76" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="56" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="94" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="212" pin=27"/></net>

<net id="273"><net_src comp="100" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="172" pin=13"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="212" pin=20"/></net>

<net id="279"><net_src comp="106" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="212" pin=26"/></net>

<net id="284"><net_src comp="112" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="172" pin=12"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="212" pin=19"/></net>

<net id="290"><net_src comp="118" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="212" pin=25"/></net>

<net id="295"><net_src comp="124" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="172" pin=11"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="212" pin=18"/></net>

<net id="301"><net_src comp="130" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="212" pin=24"/></net>

<net id="306"><net_src comp="136" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="172" pin=10"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="212" pin=17"/></net>

<net id="312"><net_src comp="142" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="212" pin=23"/></net>

<net id="317"><net_src comp="148" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="172" pin=9"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="212" pin=16"/></net>

<net id="323"><net_src comp="154" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="212" pin=22"/></net>

<net id="328"><net_src comp="160" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="172" pin=8"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="212" pin=15"/></net>

<net id="334"><net_src comp="166" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="212" pin=21"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {2 3 5 6 }
	Port: out_stream_V_keep_V | {2 3 5 6 }
	Port: out_stream_V_strb_V | {2 3 5 6 }
	Port: out_stream_V_user_V | {2 3 5 6 }
	Port: out_stream_V_last_V | {2 3 5 6 }
	Port: out_stream_V_id_V | {2 3 5 6 }
	Port: out_stream_V_dest_V | {2 3 5 6 }
	Port: out_pkts_data | {2 3 5 6 }
	Port: out_pkts_keep | {2 3 5 6 }
	Port: out_pkts_strb | {2 3 5 6 }
	Port: out_pkts_user | {2 3 5 6 }
	Port: out_pkts_last | {2 3 5 6 }
	Port: out_pkts_id | {2 3 5 6 }
	Port: out_pkts_dest | {2 3 5 6 }
	Port: NEURONS_MEMBRANE | {}
	Port: NEURONS_STATE | {7 8 }
 - Input state : 
	Port: output_stream_dispatch : out_stream_V_data_V | {}
	Port: output_stream_dispatch : out_stream_V_keep_V | {}
	Port: output_stream_dispatch : out_stream_V_strb_V | {}
	Port: output_stream_dispatch : out_stream_V_user_V | {}
	Port: output_stream_dispatch : out_stream_V_last_V | {}
	Port: output_stream_dispatch : out_stream_V_id_V | {}
	Port: output_stream_dispatch : out_stream_V_dest_V | {}
	Port: output_stream_dispatch : out_pkts_keep | {5 6 }
	Port: output_stream_dispatch : out_pkts_strb | {5 6 }
	Port: output_stream_dispatch : out_pkts_user | {5 6 }
	Port: output_stream_dispatch : out_pkts_last | {5 6 }
	Port: output_stream_dispatch : out_pkts_id | {5 6 }
	Port: output_stream_dispatch : out_pkts_dest | {5 6 }
	Port: output_stream_dispatch : in_pkts_data_0_3_val | {1 }
	Port: output_stream_dispatch : in_pkts_keep_0_0_val | {1 }
	Port: output_stream_dispatch : in_pkts_keep_0_3_val | {1 }
	Port: output_stream_dispatch : in_pkts_strb_0_0_val | {1 }
	Port: output_stream_dispatch : in_pkts_strb_0_3_val | {1 }
	Port: output_stream_dispatch : in_pkts_user_0_0_val | {1 }
	Port: output_stream_dispatch : in_pkts_user_0_3_val | {1 }
	Port: output_stream_dispatch : in_pkts_last_0_0_val | {1 }
	Port: output_stream_dispatch : in_pkts_last_0_3_val | {1 }
	Port: output_stream_dispatch : in_pkts_id_0_0_val | {1 }
	Port: output_stream_dispatch : in_pkts_id_0_3_val | {1 }
	Port: output_stream_dispatch : in_pkts_dest_0_0_val | {1 }
	Port: output_stream_dispatch : in_pkts_dest_0_3_val | {1 }
	Port: output_stream_dispatch : NEURONS_MEMBRANE | {2 3 }
	Port: output_stream_dispatch : NEURONS_STATE | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|
| Operation|                           Functional Unit                           |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|          |     grp_output_stream_dispatch_Pipeline_VITIS_LOOP_197_1_fu_172     |  1.588  |   102   |    39   |
|   call   |     grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212     |  14.292 |   107   |   133   |
|          | grp_output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP_fu_259 |    0    |    5    |    26   |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|          |                 in_pkts_dest_0_3_val_read_read_fu_94                |    0    |    0    |    0    |
|          |                in_pkts_dest_0_0_val_read_read_fu_100                |    0    |    0    |    0    |
|          |                 in_pkts_id_0_3_val_read_read_fu_106                 |    0    |    0    |    0    |
|          |                 in_pkts_id_0_0_val_read_read_fu_112                 |    0    |    0    |    0    |
|          |                in_pkts_last_0_3_val_read_read_fu_118                |    0    |    0    |    0    |
|          |                in_pkts_last_0_0_val_read_read_fu_124                |    0    |    0    |    0    |
|   read   |                in_pkts_user_0_3_val_read_read_fu_130                |    0    |    0    |    0    |
|          |                in_pkts_user_0_0_val_read_read_fu_136                |    0    |    0    |    0    |
|          |                in_pkts_strb_0_3_val_read_read_fu_142                |    0    |    0    |    0    |
|          |                in_pkts_strb_0_0_val_read_read_fu_148                |    0    |    0    |    0    |
|          |                in_pkts_keep_0_3_val_read_read_fu_154                |    0    |    0    |    0    |
|          |                in_pkts_keep_0_0_val_read_read_fu_160                |    0    |    0    |    0    |
|          |                in_pkts_data_0_3_val_read_read_fu_166                |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                     |  15.88  |   214   |   198   |
|----------|---------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|in_pkts_data_0_3_val_read_reg_331|   32   |
|in_pkts_dest_0_0_val_read_reg_270|    6   |
|in_pkts_dest_0_3_val_read_reg_265|    6   |
| in_pkts_id_0_0_val_read_reg_281 |    5   |
| in_pkts_id_0_3_val_read_reg_276 |    5   |
|in_pkts_keep_0_0_val_read_reg_325|    4   |
|in_pkts_keep_0_3_val_read_reg_320|    4   |
|in_pkts_last_0_0_val_read_reg_292|    1   |
|in_pkts_last_0_3_val_read_reg_287|    1   |
|in_pkts_strb_0_0_val_read_reg_314|    4   |
|in_pkts_strb_0_3_val_read_reg_309|    4   |
|in_pkts_user_0_0_val_read_reg_303|    2   |
|in_pkts_user_0_3_val_read_reg_298|    2   |
+---------------------------------+--------+
|              Total              |   76   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |   214  |   198  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   290  |   198  |
+-----------+--------+--------+--------+
