 
----------------------------- DISCLAIMER ------------------------------
The power reported here is an estimate of the actual power.
The actual power should be obtained using hardware power analysis tools.
The actual power depends on many factors beyond the control of the
estimator. These factors include but are not limited to 
technology process, standard cell library, synthesis tool quality,
synthesis scripts, optimization switches, MHz / performance goal,
and power goal. Furthermore, the power reported here is in pJ/cycle (uW/MHz)
for 0.13 micron lv technology.

Every attempt has been made to provide an accurate estimate, however,
the actual power may vary. TIE developer is advised to rely on the 
power estimate during the early phases of the design and validate the
estimated power using hardware synthesis tool as design attains maturity.
------------------------------ DISCLAIMER ------------------------------

 1181091 TIE
            4579 TIE_decoder (0.39%)
               0 TIE_AR_Regfile [additional power] (0.00%)
           68136 TIE_reg8x16_Regfile (5.77%)
             684 TIE_REG_K_State (0.06%)
               0 TIE_slot1_semantic_NOP (0.00%)
               0 TIE_slot2_semantic_NOP (0.00%)
           12147 TIE_slot2_semantic_xt_sem_loads_stores (1.03%)
            1179 TIE_slot2_semantic_st_reg8x16 (0.10%)
            1179 TIE_slot0_semantic_st_reg8x16 (0.10%)
            1179 TIE_slot2_semantic_ld_reg8x16 (0.10%)
            1179 TIE_slot0_semantic_ld_reg8x16 (0.10%)
              35 TIE_slot2_semantic_mv_reg8x16 (0.00%)
              35 TIE_slot0_semantic_mv_reg8x16 (0.00%)
              35 TIE_slot0_semantic_RUR_REG_K (0.00%)
             105 TIE_slot0_semantic_WUR_REG_K (0.01%)
            3230 TIE_slot0_semantic_BIT_REVERSE (0.27%)
              35 TIE_slot0_semantic_DIT_FIRST_STAGE (0.00%)
              35 TIE_slot0_semantic_DIT_SECOND_STAGE (0.00%)
              35 TIE_slot0_semantic_DIT_THIRD_STAGE (0.00%)
              35 TIE_slot0_semantic_DIT_CALC_STAGE (0.00%)
              35 TIE_slot0_semantic_DIF_FIRST_STAGE (0.00%)
              35 TIE_slot0_semantic_DIF_SECOND_STAGE (0.00%)
              35 TIE_slot0_semantic_DIF_LAST_STAGE (0.00%)
              35 TIE_slot0_semantic_DIF_CALC_STAGE (0.00%)
           35171 TIE_slot0_semantic_SHIFT_CONDITION (2.98%)
              70 TIE_slot2_semantic_SIMD_LOAD (0.01%)
              70 TIE_slot0_semantic_SIMD_LOAD (0.01%)
              70 TIE_slot0_semantic_SIMD_STORE (0.01%)
            2605 TIE_slot2_semantic_SIMD_LOAD_SHUFFLED (0.22%)
            2605 TIE_slot0_semantic_SIMD_LOAD_SHUFFLED (0.22%)
            3959 TIE_slot0_semantic_SIMD_STORE_SHUFFLED (0.34%)
            7868 TIE_slot0_semantic_SIMD_LOAD_INTERLEAVED (0.67%)
            3314 TIE_slot0_semantic_SIMD_STORE_INTERLEAVED (0.28%)
            1386 TIE_slot2_operand_opnd_st_reg8x16_b (0.12%)
            1386 TIE_slot0_operand_opnd_st_reg8x16_b (0.12%)
               0 TIE_slot2_operand_opnd_st_reg8x16_a (0.00%)
               0 TIE_slot0_operand_opnd_st_reg8x16_a (0.00%)
            1386 TIE_slot2_operand_opnd_ld_reg8x16_b (0.12%)
            1386 TIE_slot0_operand_opnd_ld_reg8x16_b (0.12%)
               0 TIE_slot2_operand_opnd_ld_reg8x16_a (0.00%)
               0 TIE_slot0_operand_opnd_ld_reg8x16_a (0.00%)
               0 TIE_slot2_operand_opnd_mv_reg8x16_b (0.00%)
               0 TIE_slot0_operand_opnd_mv_reg8x16_b (0.00%)
               0 TIE_slot2_operand_opnd_mv_reg8x16_a (0.00%)
               0 TIE_slot0_operand_opnd_mv_reg8x16_a (0.00%)
            1386 TIE_slot0_operand_opnd_BIT_REVERSE_reversed_data (0.12%)
            1386 TIE_slot0_operand_opnd_BIT_REVERSE_size (0.12%)
            1386 TIE_slot0_operand_opnd_BIT_REVERSE_d (0.12%)
               0 TIE_slot0_operand_opnd_DIT_FIRST_STAGE_imag (0.00%)
               0 TIE_slot0_operand_opnd_DIT_FIRST_STAGE_real (0.00%)
               0 TIE_slot0_operand_opnd_DIT_FIRST_STAGE_shift (0.00%)
               0 TIE_slot0_operand_opnd_DIT_FIRST_STAGE_inverse (0.00%)
            1386 TIE_slot0_operand_opnd_DIT_FIRST_STAGE_k (0.12%)
               0 TIE_slot0_operand_opnd_DIT_SECOND_STAGE_imag (0.00%)
               0 TIE_slot0_operand_opnd_DIT_SECOND_STAGE_real (0.00%)
               0 TIE_slot0_operand_opnd_DIT_SECOND_STAGE_shift (0.00%)
               0 TIE_slot0_operand_opnd_DIT_SECOND_STAGE_inverse (0.00%)
            1386 TIE_slot0_operand_opnd_DIT_SECOND_STAGE_k (0.12%)
               0 TIE_slot0_operand_opnd_DIT_THIRD_STAGE_imag (0.00%)
               0 TIE_slot0_operand_opnd_DIT_THIRD_STAGE_real (0.00%)
               0 TIE_slot0_operand_opnd_DIT_THIRD_STAGE_shift (0.00%)
               0 TIE_slot0_operand_opnd_DIT_THIRD_STAGE_inverse (0.00%)
            1386 TIE_slot0_operand_opnd_DIT_THIRD_STAGE_k (0.12%)
               0 TIE_slot0_operand_opnd_DIT_CALC_STAGE_inverse (0.00%)
            1386 TIE_slot0_operand_opnd_DIT_CALC_STAGE_m (0.12%)
               0 TIE_slot0_operand_opnd_DIT_CALC_STAGE_shift (0.00%)
               0 TIE_slot0_operand_opnd_DIT_CALC_STAGE_imag (0.00%)
               0 TIE_slot0_operand_opnd_DIT_CALC_STAGE_real (0.00%)
               0 TIE_slot0_operand_opnd_DIF_FIRST_STAGE_imag (0.00%)
               0 TIE_slot0_operand_opnd_DIF_FIRST_STAGE_real (0.00%)
               0 TIE_slot0_operand_opnd_DIF_FIRST_STAGE_shift (0.00%)
               0 TIE_slot0_operand_opnd_DIF_FIRST_STAGE_inverse (0.00%)
            1386 TIE_slot0_operand_opnd_DIF_FIRST_STAGE_k (0.12%)
               0 TIE_slot0_operand_opnd_DIF_SECOND_STAGE_imag (0.00%)
               0 TIE_slot0_operand_opnd_DIF_SECOND_STAGE_real (0.00%)
               0 TIE_slot0_operand_opnd_DIF_SECOND_STAGE_shift (0.00%)
               0 TIE_slot0_operand_opnd_DIF_SECOND_STAGE_inverse (0.00%)
            1386 TIE_slot0_operand_opnd_DIF_SECOND_STAGE_k (0.12%)
               0 TIE_slot0_operand_opnd_DIF_LAST_STAGE_imag (0.00%)
               0 TIE_slot0_operand_opnd_DIF_LAST_STAGE_real (0.00%)
               0 TIE_slot0_operand_opnd_DIF_LAST_STAGE_shift (0.00%)
               0 TIE_slot0_operand_opnd_DIF_LAST_STAGE_inverse (0.00%)
            1386 TIE_slot0_operand_opnd_DIF_LAST_STAGE_k (0.12%)
               0 TIE_slot0_operand_opnd_DIF_CALC_STAGE_inverse (0.00%)
            1386 TIE_slot0_operand_opnd_DIF_CALC_STAGE_m (0.12%)
               0 TIE_slot0_operand_opnd_DIF_CALC_STAGE_shift (0.00%)
               0 TIE_slot0_operand_opnd_DIF_CALC_STAGE_imag (0.00%)
               0 TIE_slot0_operand_opnd_DIF_CALC_STAGE_real (0.00%)
               0 TIE_slot0_operand_opnd_SHIFT_CONDITION_shift (0.00%)
               0 TIE_slot0_operand_opnd_SHIFT_CONDITION_m_vector (0.00%)
               0 TIE_slot0_operand_opnd_SHIFT_CONDITION_j_vector (0.00%)
               0 TIE_slot2_operand_opnd_SIMD_LOAD_output (0.00%)
               0 TIE_slot0_operand_opnd_SIMD_LOAD_output (0.00%)
            1386 TIE_slot2_operand_opnd_SIMD_LOAD_offset (0.12%)
            1386 TIE_slot0_operand_opnd_SIMD_LOAD_offset (0.12%)
            1386 TIE_slot2_operand_opnd_SIMD_LOAD_addr (0.12%)
            1386 TIE_slot0_operand_opnd_SIMD_LOAD_addr (0.12%)
               0 TIE_slot0_operand_opnd_SIMD_STORE_data (0.00%)
            1386 TIE_slot0_operand_opnd_SIMD_STORE_offset (0.12%)
            1386 TIE_slot0_operand_opnd_SIMD_STORE_addr (0.12%)
               0 TIE_slot2_operand_opnd_SIMD_LOAD_SHUFFLED_output (0.00%)
               0 TIE_slot0_operand_opnd_SIMD_LOAD_SHUFFLED_output (0.00%)
            1386 TIE_slot2_operand_opnd_SIMD_LOAD_SHUFFLED_offset (0.12%)
            1386 TIE_slot0_operand_opnd_SIMD_LOAD_SHUFFLED_offset (0.12%)
            1386 TIE_slot2_operand_opnd_SIMD_LOAD_SHUFFLED_addr (0.12%)
            1386 TIE_slot0_operand_opnd_SIMD_LOAD_SHUFFLED_addr (0.12%)
               0 TIE_slot0_operand_opnd_SIMD_STORE_SHUFFLED_input (0.00%)
            1386 TIE_slot0_operand_opnd_SIMD_STORE_SHUFFLED_offset (0.12%)
            1386 TIE_slot0_operand_opnd_SIMD_STORE_SHUFFLED_addr (0.12%)
               0 TIE_slot0_operand_opnd_SIMD_LOAD_INTERLEAVED_vec2 (0.00%)
               0 TIE_slot0_operand_opnd_SIMD_LOAD_INTERLEAVED_vec1 (0.00%)
            1386 TIE_slot0_operand_opnd_SIMD_LOAD_INTERLEAVED_offset (0.12%)
            1386 TIE_slot0_operand_opnd_SIMD_LOAD_INTERLEAVED_addr (0.12%)
               0 TIE_slot0_operand_opnd_SIMD_STORE_INTERLEAVED_vec2 (0.00%)
               0 TIE_slot0_operand_opnd_SIMD_STORE_INTERLEAVED_vec1 (0.00%)
            1386 TIE_slot0_operand_opnd_SIMD_STORE_INTERLEAVED_offset (0.12%)
            1386 TIE_slot0_operand_opnd_SIMD_STORE_INTERLEAVED_addr (0.12%)
               0 TIE_slot2_immediate_opnd_imm_reg8x16 (0.00%)
               0 TIE_slot0_immediate_opnd_imm_reg8x16 (0.00%)
               0 TIE_slot2_immediate_opnd_SIMD_LOAD_SHUFFLED_reverse (0.00%)
               0 TIE_slot0_immediate_opnd_SIMD_LOAD_SHUFFLED_reverse (0.00%)
               0 TIE_slot0_immediate_opnd_SIMD_STORE_SHUFFLED_reverse (0.00%)
               0 TIE_slot0_immediate_opnd_SIMD_LOAD_INTERLEAVED_load_upper (0.00%)
               0 TIE_slot0_immediate_opnd_SIMD_STORE_INTERLEAVED_store_upper (0.00%)
          187634 iXm_hwsw_codesign2019_alignedTIE_sf_calc_4_twiddle_factors (15.89%)
          384145 iXm_hwsw_codesign2019_alignedTIE_sf_calc_4_butterflies_dit (32.52%)
          384145 iXm_hwsw_codesign2019_alignedTIE_sf_calc_4_butterflies_dif (32.52%)
            9654 iXm_hwsw_codesign2019_alignedTIE_slot2_sf_address_calc (0.82%)
            9654 iXm_hwsw_codesign2019_alignedTIE_slot0_sf_address_calc (0.82%)
           13179 TIE toplogic for muxing and pipeline management (1.12%)


  ACTIVATED BLOCK POWER BEGIN

  decoder     4.579 toplogic   13.179
  Instruction                            core semantic    state  regfile
  st_reg8x16                            store    1.179    0.000   68.136
  ld_reg8x16                             load    1.179    0.000   68.136
  mv_reg8x16                              nop    0.035    0.000   68.136
  RUR_REG_K                               nop    0.035    0.000    0.000
  WUR_REG_K                               nop    0.105    0.684    0.000
  BIT_REVERSE                             nop    3.230    0.000    0.000
  DIT_FIRST_STAGE                         nop  571.814    0.000   68.136
  DIT_SECOND_STAGE                        nop  571.814    0.000   68.136
  DIT_THIRD_STAGE                         nop  571.814    0.000   68.136
  DIT_CALC_STAGE                          nop  571.814    0.000   68.136
  DIF_FIRST_STAGE                         nop  571.814    0.000   68.136
  DIF_SECOND_STAGE                        nop  571.814    0.000   68.136
  DIF_LAST_STAGE                          nop  571.814    0.000   68.136
  DIF_CALC_STAGE                          nop  571.814    0.000   68.136
  SHIFT_CONDITION                         nop   35.171    0.000   68.136


  ACTIVATED BLOCK POWER END



  INSTRUCTION POWER BEGIN

  st.reg8x16                            store    8.296
  ld.reg8x16                             load    8.296
  mv.reg8x16                              nop    7.274
  rur.reg_k                               nop    0.031
  wur.reg_k                               nop    0.128
  bit_reverse                             nop    2.885
  dit_first_stage                         nop  518.044
  dit_second_stage                        nop  518.044
  dit_third_stage                         nop  518.044
  dit_calc_stage                          nop  518.044
  dif_first_stage                         nop  518.044
  dif_second_stage                        nop  518.044
  dif_last_stage                          nop  518.044
  dif_calc_stage                          nop  518.044
  shift_condition                         nop   38.661
  simd_load                              load   15.929
  simd_store                            store   15.929
  simd_load_shuffled                     load   18.194
  simd_store_shuffled                   store   19.403
  simd_load_interleaved                  load   22.895
  simd_store_interleaved                store   18.827


  INSTRUCTION POWER END



cpu_seconds 0.22
