
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401510 <.init>:
  401510:	stp	x29, x30, [sp, #-16]!
  401514:	mov	x29, sp
  401518:	bl	401950 <ferror@plt+0x60>
  40151c:	ldp	x29, x30, [sp], #16
  401520:	ret

Disassembly of section .plt:

0000000000401530 <mbrtowc@plt-0x20>:
  401530:	stp	x16, x30, [sp, #-16]!
  401534:	adrp	x16, 41a000 <ferror@plt+0x18710>
  401538:	ldr	x17, [x16, #4088]
  40153c:	add	x16, x16, #0xff8
  401540:	br	x17
  401544:	nop
  401548:	nop
  40154c:	nop

0000000000401550 <mbrtowc@plt>:
  401550:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401554:	ldr	x17, [x16]
  401558:	add	x16, x16, #0x0
  40155c:	br	x17

0000000000401560 <memcpy@plt>:
  401560:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401564:	ldr	x17, [x16, #8]
  401568:	add	x16, x16, #0x8
  40156c:	br	x17

0000000000401570 <_exit@plt>:
  401570:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401574:	ldr	x17, [x16, #16]
  401578:	add	x16, x16, #0x10
  40157c:	br	x17

0000000000401580 <strtoul@plt>:
  401580:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401584:	ldr	x17, [x16, #24]
  401588:	add	x16, x16, #0x18
  40158c:	br	x17

0000000000401590 <strlen@plt>:
  401590:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401594:	ldr	x17, [x16, #32]
  401598:	add	x16, x16, #0x20
  40159c:	br	x17

00000000004015a0 <exit@plt>:
  4015a0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015a4:	ldr	x17, [x16, #40]
  4015a8:	add	x16, x16, #0x28
  4015ac:	br	x17

00000000004015b0 <error@plt>:
  4015b0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015b4:	ldr	x17, [x16, #48]
  4015b8:	add	x16, x16, #0x30
  4015bc:	br	x17

00000000004015c0 <__cxa_atexit@plt>:
  4015c0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015c4:	ldr	x17, [x16, #56]
  4015c8:	add	x16, x16, #0x38
  4015cc:	br	x17

00000000004015d0 <setvbuf@plt>:
  4015d0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015d4:	ldr	x17, [x16, #64]
  4015d8:	add	x16, x16, #0x40
  4015dc:	br	x17

00000000004015e0 <lseek@plt>:
  4015e0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015e4:	ldr	x17, [x16, #72]
  4015e8:	add	x16, x16, #0x48
  4015ec:	br	x17

00000000004015f0 <__fpending@plt>:
  4015f0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015f4:	ldr	x17, [x16, #80]
  4015f8:	add	x16, x16, #0x50
  4015fc:	br	x17

0000000000401600 <__ctype_tolower_loc@plt>:
  401600:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401604:	ldr	x17, [x16, #88]
  401608:	add	x16, x16, #0x58
  40160c:	br	x17

0000000000401610 <fileno@plt>:
  401610:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401614:	ldr	x17, [x16, #96]
  401618:	add	x16, x16, #0x60
  40161c:	br	x17

0000000000401620 <__memcpy_chk@plt>:
  401620:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401624:	ldr	x17, [x16, #104]
  401628:	add	x16, x16, #0x68
  40162c:	br	x17

0000000000401630 <fclose@plt>:
  401630:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401634:	ldr	x17, [x16, #112]
  401638:	add	x16, x16, #0x70
  40163c:	br	x17

0000000000401640 <nl_langinfo@plt>:
  401640:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401644:	ldr	x17, [x16, #120]
  401648:	add	x16, x16, #0x78
  40164c:	br	x17

0000000000401650 <fopen@plt>:
  401650:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401654:	ldr	x17, [x16, #128]
  401658:	add	x16, x16, #0x80
  40165c:	br	x17

0000000000401660 <malloc@plt>:
  401660:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401664:	ldr	x17, [x16, #136]
  401668:	add	x16, x16, #0x88
  40166c:	br	x17

0000000000401670 <strncmp@plt>:
  401670:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401674:	ldr	x17, [x16, #144]
  401678:	add	x16, x16, #0x90
  40167c:	br	x17

0000000000401680 <bindtextdomain@plt>:
  401680:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401684:	ldr	x17, [x16, #152]
  401688:	add	x16, x16, #0x98
  40168c:	br	x17

0000000000401690 <__libc_start_main@plt>:
  401690:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401694:	ldr	x17, [x16, #160]
  401698:	add	x16, x16, #0xa0
  40169c:	br	x17

00000000004016a0 <__printf_chk@plt>:
  4016a0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016a4:	ldr	x17, [x16, #168]
  4016a8:	add	x16, x16, #0xa8
  4016ac:	br	x17

00000000004016b0 <memset@plt>:
  4016b0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016b4:	ldr	x17, [x16, #176]
  4016b8:	add	x16, x16, #0xb0
  4016bc:	br	x17

00000000004016c0 <fdopen@plt>:
  4016c0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016c4:	ldr	x17, [x16, #184]
  4016c8:	add	x16, x16, #0xb8
  4016cc:	br	x17

00000000004016d0 <__strtoul_internal@plt>:
  4016d0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016d4:	ldr	x17, [x16, #192]
  4016d8:	add	x16, x16, #0xc0
  4016dc:	br	x17

00000000004016e0 <calloc@plt>:
  4016e0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016e4:	ldr	x17, [x16, #200]
  4016e8:	add	x16, x16, #0xc8
  4016ec:	br	x17

00000000004016f0 <bcmp@plt>:
  4016f0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016f4:	ldr	x17, [x16, #208]
  4016f8:	add	x16, x16, #0xd0
  4016fc:	br	x17

0000000000401700 <realloc@plt>:
  401700:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401704:	ldr	x17, [x16, #216]
  401708:	add	x16, x16, #0xd8
  40170c:	br	x17

0000000000401710 <close@plt>:
  401710:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401714:	ldr	x17, [x16, #224]
  401718:	add	x16, x16, #0xe0
  40171c:	br	x17

0000000000401720 <strrchr@plt>:
  401720:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401724:	ldr	x17, [x16, #232]
  401728:	add	x16, x16, #0xe8
  40172c:	br	x17

0000000000401730 <__gmon_start__@plt>:
  401730:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401734:	ldr	x17, [x16, #240]
  401738:	add	x16, x16, #0xf0
  40173c:	br	x17

0000000000401740 <abort@plt>:
  401740:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401744:	ldr	x17, [x16, #248]
  401748:	add	x16, x16, #0xf8
  40174c:	br	x17

0000000000401750 <posix_fadvise@plt>:
  401750:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401754:	ldr	x17, [x16, #256]
  401758:	add	x16, x16, #0x100
  40175c:	br	x17

0000000000401760 <mbsinit@plt>:
  401760:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401764:	ldr	x17, [x16, #264]
  401768:	add	x16, x16, #0x108
  40176c:	br	x17

0000000000401770 <__overflow@plt>:
  401770:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401774:	ldr	x17, [x16, #272]
  401778:	add	x16, x16, #0x110
  40177c:	br	x17

0000000000401780 <feof@plt>:
  401780:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401784:	ldr	x17, [x16, #280]
  401788:	add	x16, x16, #0x118
  40178c:	br	x17

0000000000401790 <textdomain@plt>:
  401790:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401794:	ldr	x17, [x16, #288]
  401798:	add	x16, x16, #0x120
  40179c:	br	x17

00000000004017a0 <getopt_long@plt>:
  4017a0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017a4:	ldr	x17, [x16, #296]
  4017a8:	add	x16, x16, #0x128
  4017ac:	br	x17

00000000004017b0 <__fprintf_chk@plt>:
  4017b0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017b4:	ldr	x17, [x16, #304]
  4017b8:	add	x16, x16, #0x130
  4017bc:	br	x17

00000000004017c0 <strcmp@plt>:
  4017c0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017c4:	ldr	x17, [x16, #312]
  4017c8:	add	x16, x16, #0x138
  4017cc:	br	x17

00000000004017d0 <__ctype_b_loc@plt>:
  4017d0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017d4:	ldr	x17, [x16, #320]
  4017d8:	add	x16, x16, #0x140
  4017dc:	br	x17

00000000004017e0 <fseeko@plt>:
  4017e0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017e4:	ldr	x17, [x16, #328]
  4017e8:	add	x16, x16, #0x148
  4017ec:	br	x17

00000000004017f0 <fread@plt>:
  4017f0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017f4:	ldr	x17, [x16, #336]
  4017f8:	add	x16, x16, #0x150
  4017fc:	br	x17

0000000000401800 <free@plt>:
  401800:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401804:	ldr	x17, [x16, #344]
  401808:	add	x16, x16, #0x158
  40180c:	br	x17

0000000000401810 <__ctype_get_mb_cur_max@plt>:
  401810:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401814:	ldr	x17, [x16, #352]
  401818:	add	x16, x16, #0x160
  40181c:	br	x17

0000000000401820 <strchr@plt>:
  401820:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401824:	ldr	x17, [x16, #360]
  401828:	add	x16, x16, #0x168
  40182c:	br	x17

0000000000401830 <fwrite@plt>:
  401830:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401834:	ldr	x17, [x16, #368]
  401838:	add	x16, x16, #0x170
  40183c:	br	x17

0000000000401840 <fcntl@plt>:
  401840:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401844:	ldr	x17, [x16, #376]
  401848:	add	x16, x16, #0x178
  40184c:	br	x17

0000000000401850 <dcngettext@plt>:
  401850:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401854:	ldr	x17, [x16, #384]
  401858:	add	x16, x16, #0x180
  40185c:	br	x17

0000000000401860 <fflush@plt>:
  401860:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401864:	ldr	x17, [x16, #392]
  401868:	add	x16, x16, #0x188
  40186c:	br	x17

0000000000401870 <dcgettext@plt>:
  401870:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401874:	ldr	x17, [x16, #400]
  401878:	add	x16, x16, #0x190
  40187c:	br	x17

0000000000401880 <fputs_unlocked@plt>:
  401880:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401884:	ldr	x17, [x16, #408]
  401888:	add	x16, x16, #0x198
  40188c:	br	x17

0000000000401890 <__freading@plt>:
  401890:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401894:	ldr	x17, [x16, #416]
  401898:	add	x16, x16, #0x1a0
  40189c:	br	x17

00000000004018a0 <iswprint@plt>:
  4018a0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018a4:	ldr	x17, [x16, #424]
  4018a8:	add	x16, x16, #0x1a8
  4018ac:	br	x17

00000000004018b0 <__assert_fail@plt>:
  4018b0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018b4:	ldr	x17, [x16, #432]
  4018b8:	add	x16, x16, #0x1b0
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018c4:	ldr	x17, [x16, #440]
  4018c8:	add	x16, x16, #0x1b8
  4018cc:	br	x17

00000000004018d0 <__getdelim@plt>:
  4018d0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018d4:	ldr	x17, [x16, #448]
  4018d8:	add	x16, x16, #0x1c0
  4018dc:	br	x17

00000000004018e0 <setlocale@plt>:
  4018e0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018e4:	ldr	x17, [x16, #456]
  4018e8:	add	x16, x16, #0x1c8
  4018ec:	br	x17

00000000004018f0 <ferror@plt>:
  4018f0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018f4:	ldr	x17, [x16, #464]
  4018f8:	add	x16, x16, #0x1d0
  4018fc:	br	x17

Disassembly of section .text:

0000000000401900 <.text>:
  401900:	mov	x29, #0x0                   	// #0
  401904:	mov	x30, #0x0                   	// #0
  401908:	mov	x5, x0
  40190c:	ldr	x1, [sp]
  401910:	add	x2, sp, #0x8
  401914:	mov	x6, sp
  401918:	movz	x0, #0x0, lsl #48
  40191c:	movk	x0, #0x0, lsl #32
  401920:	movk	x0, #0x40, lsl #16
  401924:	movk	x0, #0x1d28
  401928:	movz	x3, #0x0, lsl #48
  40192c:	movk	x3, #0x0, lsl #32
  401930:	movk	x3, #0x40, lsl #16
  401934:	movk	x3, #0x8ed0
  401938:	movz	x4, #0x0, lsl #48
  40193c:	movk	x4, #0x0, lsl #32
  401940:	movk	x4, #0x40, lsl #16
  401944:	movk	x4, #0x8f50
  401948:	bl	401690 <__libc_start_main@plt>
  40194c:	bl	401740 <abort@plt>
  401950:	adrp	x0, 41a000 <ferror@plt+0x18710>
  401954:	ldr	x0, [x0, #4064]
  401958:	cbz	x0, 401960 <ferror@plt+0x70>
  40195c:	b	401730 <__gmon_start__@plt>
  401960:	ret
  401964:	nop
  401968:	adrp	x0, 41b000 <ferror@plt+0x19710>
  40196c:	add	x0, x0, #0x260
  401970:	adrp	x1, 41b000 <ferror@plt+0x19710>
  401974:	add	x1, x1, #0x260
  401978:	cmp	x1, x0
  40197c:	b.eq	401994 <ferror@plt+0xa4>  // b.none
  401980:	adrp	x1, 408000 <ferror@plt+0x6710>
  401984:	ldr	x1, [x1, #3968]
  401988:	cbz	x1, 401994 <ferror@plt+0xa4>
  40198c:	mov	x16, x1
  401990:	br	x16
  401994:	ret
  401998:	adrp	x0, 41b000 <ferror@plt+0x19710>
  40199c:	add	x0, x0, #0x260
  4019a0:	adrp	x1, 41b000 <ferror@plt+0x19710>
  4019a4:	add	x1, x1, #0x260
  4019a8:	sub	x1, x1, x0
  4019ac:	lsr	x2, x1, #63
  4019b0:	add	x1, x2, x1, asr #3
  4019b4:	cmp	xzr, x1, asr #1
  4019b8:	asr	x1, x1, #1
  4019bc:	b.eq	4019d4 <ferror@plt+0xe4>  // b.none
  4019c0:	adrp	x2, 408000 <ferror@plt+0x6710>
  4019c4:	ldr	x2, [x2, #3976]
  4019c8:	cbz	x2, 4019d4 <ferror@plt+0xe4>
  4019cc:	mov	x16, x2
  4019d0:	br	x16
  4019d4:	ret
  4019d8:	stp	x29, x30, [sp, #-32]!
  4019dc:	mov	x29, sp
  4019e0:	str	x19, [sp, #16]
  4019e4:	adrp	x19, 41b000 <ferror@plt+0x19710>
  4019e8:	ldrb	w0, [x19, #664]
  4019ec:	cbnz	w0, 4019fc <ferror@plt+0x10c>
  4019f0:	bl	401968 <ferror@plt+0x78>
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	strb	w0, [x19, #664]
  4019fc:	ldr	x19, [sp, #16]
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	b	401998 <ferror@plt+0xa8>
  401a0c:	sub	sp, sp, #0xa0
  401a10:	stp	x20, x19, [sp, #144]
  401a14:	mov	w19, w0
  401a18:	stp	x29, x30, [sp, #112]
  401a1c:	stp	x22, x21, [sp, #128]
  401a20:	add	x29, sp, #0x70
  401a24:	cbnz	w0, 401cec <ferror@plt+0x3fc>
  401a28:	adrp	x1, 409000 <ferror@plt+0x7710>
  401a2c:	add	x1, x1, #0x23f
  401a30:	mov	w2, #0x5                   	// #5
  401a34:	mov	x0, xzr
  401a38:	bl	401870 <dcgettext@plt>
  401a3c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401a40:	ldr	x2, [x8, #728]
  401a44:	adrp	x20, 409000 <ferror@plt+0x7710>
  401a48:	add	x20, x20, #0x286
  401a4c:	mov	x1, x0
  401a50:	mov	w0, #0x1                   	// #1
  401a54:	mov	w4, #0x200                 	// #512
  401a58:	mov	x3, x20
  401a5c:	bl	4016a0 <__printf_chk@plt>
  401a60:	adrp	x1, 409000 <ferror@plt+0x7710>
  401a64:	add	x1, x1, #0xab7
  401a68:	mov	w2, #0x5                   	// #5
  401a6c:	mov	x0, xzr
  401a70:	bl	401870 <dcgettext@plt>
  401a74:	adrp	x22, 41b000 <ferror@plt+0x19710>
  401a78:	ldr	x1, [x22, #640]
  401a7c:	bl	401880 <fputs_unlocked@plt>
  401a80:	adrp	x1, 409000 <ferror@plt+0x7710>
  401a84:	add	x1, x1, #0x28d
  401a88:	mov	w2, #0x5                   	// #5
  401a8c:	mov	x0, xzr
  401a90:	bl	401870 <dcgettext@plt>
  401a94:	ldr	x1, [x22, #640]
  401a98:	bl	401880 <fputs_unlocked@plt>
  401a9c:	adrp	x1, 409000 <ferror@plt+0x7710>
  401aa0:	add	x1, x1, #0x2ba
  401aa4:	mov	w2, #0x5                   	// #5
  401aa8:	mov	x0, xzr
  401aac:	bl	401870 <dcgettext@plt>
  401ab0:	mov	x1, x0
  401ab4:	mov	w0, #0x1                   	// #1
  401ab8:	mov	x2, x20
  401abc:	bl	4016a0 <__printf_chk@plt>
  401ac0:	adrp	x1, 409000 <ferror@plt+0x7710>
  401ac4:	add	x1, x1, #0x2fd
  401ac8:	mov	w2, #0x5                   	// #5
  401acc:	mov	x0, xzr
  401ad0:	bl	401870 <dcgettext@plt>
  401ad4:	ldr	x1, [x22, #640]
  401ad8:	bl	401880 <fputs_unlocked@plt>
  401adc:	adrp	x1, 409000 <ferror@plt+0x7710>
  401ae0:	add	x1, x1, #0x394
  401ae4:	mov	w2, #0x5                   	// #5
  401ae8:	mov	x0, xzr
  401aec:	bl	401870 <dcgettext@plt>
  401af0:	ldr	x1, [x22, #640]
  401af4:	bl	401880 <fputs_unlocked@plt>
  401af8:	adrp	x1, 409000 <ferror@plt+0x7710>
  401afc:	add	x1, x1, #0x3c8
  401b00:	mov	w2, #0x5                   	// #5
  401b04:	mov	x0, xzr
  401b08:	bl	401870 <dcgettext@plt>
  401b0c:	ldr	x1, [x22, #640]
  401b10:	bl	401880 <fputs_unlocked@plt>
  401b14:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b18:	add	x1, x1, #0x3fc
  401b1c:	mov	w2, #0x5                   	// #5
  401b20:	mov	x0, xzr
  401b24:	bl	401870 <dcgettext@plt>
  401b28:	ldr	x1, [x22, #640]
  401b2c:	bl	401880 <fputs_unlocked@plt>
  401b30:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b34:	add	x1, x1, #0x476
  401b38:	mov	w2, #0x5                   	// #5
  401b3c:	mov	x0, xzr
  401b40:	bl	401870 <dcgettext@plt>
  401b44:	ldr	x1, [x22, #640]
  401b48:	bl	401880 <fputs_unlocked@plt>
  401b4c:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b50:	add	x1, x1, #0x629
  401b54:	mov	w2, #0x5                   	// #5
  401b58:	mov	x0, xzr
  401b5c:	bl	401870 <dcgettext@plt>
  401b60:	ldr	x1, [x22, #640]
  401b64:	bl	401880 <fputs_unlocked@plt>
  401b68:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b6c:	add	x1, x1, #0x656
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	mov	x0, xzr
  401b78:	bl	401870 <dcgettext@plt>
  401b7c:	ldr	x1, [x22, #640]
  401b80:	bl	401880 <fputs_unlocked@plt>
  401b84:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b88:	add	x1, x1, #0x68c
  401b8c:	mov	w2, #0x5                   	// #5
  401b90:	mov	x0, xzr
  401b94:	bl	401870 <dcgettext@plt>
  401b98:	adrp	x2, 409000 <ferror@plt+0x7710>
  401b9c:	mov	x1, x0
  401ba0:	add	x2, x2, #0x7b5
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	bl	4016a0 <__printf_chk@plt>
  401bac:	adrp	x8, 409000 <ferror@plt+0x7710>
  401bb0:	add	x8, x8, #0x1a8
  401bb4:	ldp	q0, q1, [x8, #48]
  401bb8:	adrp	x1, 409000 <ferror@plt+0x7710>
  401bbc:	adrp	x20, 409000 <ferror@plt+0x7710>
  401bc0:	add	x1, x1, #0xaef
  401bc4:	str	q0, [sp, #48]
  401bc8:	ldp	q2, q0, [x8, #80]
  401bcc:	mov	x21, sp
  401bd0:	add	x20, x20, #0x7be
  401bd4:	stp	q1, q2, [sp, #64]
  401bd8:	ldr	q1, [x8]
  401bdc:	str	q0, [sp, #96]
  401be0:	ldp	q0, q3, [x8, #16]
  401be4:	stp	q1, q0, [sp]
  401be8:	str	q3, [sp, #32]
  401bec:	mov	x0, x20
  401bf0:	bl	4017c0 <strcmp@plt>
  401bf4:	cbz	w0, 401c00 <ferror@plt+0x310>
  401bf8:	ldr	x1, [x21, #16]!
  401bfc:	cbnz	x1, 401bec <ferror@plt+0x2fc>
  401c00:	ldr	x8, [x21, #8]
  401c04:	adrp	x1, 409000 <ferror@plt+0x7710>
  401c08:	add	x1, x1, #0xb4e
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	cmp	x8, #0x0
  401c14:	mov	x0, xzr
  401c18:	csel	x21, x20, x8, eq  // eq = none
  401c1c:	bl	401870 <dcgettext@plt>
  401c20:	adrp	x2, 409000 <ferror@plt+0x7710>
  401c24:	adrp	x3, 409000 <ferror@plt+0x7710>
  401c28:	mov	x1, x0
  401c2c:	add	x2, x2, #0x81e
  401c30:	add	x3, x3, #0xb65
  401c34:	mov	w0, #0x1                   	// #1
  401c38:	bl	4016a0 <__printf_chk@plt>
  401c3c:	mov	w0, #0x5                   	// #5
  401c40:	mov	x1, xzr
  401c44:	bl	4018e0 <setlocale@plt>
  401c48:	cbz	x0, 401c7c <ferror@plt+0x38c>
  401c4c:	adrp	x1, 409000 <ferror@plt+0x7710>
  401c50:	add	x1, x1, #0xb8d
  401c54:	mov	w2, #0x3                   	// #3
  401c58:	bl	401670 <strncmp@plt>
  401c5c:	cbz	w0, 401c7c <ferror@plt+0x38c>
  401c60:	adrp	x1, 409000 <ferror@plt+0x7710>
  401c64:	add	x1, x1, #0xb91
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	mov	x0, xzr
  401c70:	bl	401870 <dcgettext@plt>
  401c74:	ldr	x1, [x22, #640]
  401c78:	bl	401880 <fputs_unlocked@plt>
  401c7c:	adrp	x1, 409000 <ferror@plt+0x7710>
  401c80:	add	x1, x1, #0xbd8
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	mov	x0, xzr
  401c8c:	bl	401870 <dcgettext@plt>
  401c90:	adrp	x2, 409000 <ferror@plt+0x7710>
  401c94:	mov	x1, x0
  401c98:	add	x2, x2, #0xb65
  401c9c:	mov	w0, #0x1                   	// #1
  401ca0:	mov	x3, x20
  401ca4:	bl	4016a0 <__printf_chk@plt>
  401ca8:	adrp	x1, 409000 <ferror@plt+0x7710>
  401cac:	add	x1, x1, #0xbf3
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	mov	x0, xzr
  401cb8:	bl	401870 <dcgettext@plt>
  401cbc:	adrp	x8, 40a000 <ferror@plt+0x8710>
  401cc0:	adrp	x9, 409000 <ferror@plt+0x7710>
  401cc4:	add	x8, x8, #0x1c5
  401cc8:	add	x9, x9, #0xb0b
  401ccc:	cmp	x21, x20
  401cd0:	mov	x1, x0
  401cd4:	csel	x3, x9, x8, eq  // eq = none
  401cd8:	mov	w0, #0x1                   	// #1
  401cdc:	mov	x2, x21
  401ce0:	bl	4016a0 <__printf_chk@plt>
  401ce4:	mov	w0, w19
  401ce8:	bl	4015a0 <exit@plt>
  401cec:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401cf0:	ldr	x20, [x8, #616]
  401cf4:	adrp	x1, 409000 <ferror@plt+0x7710>
  401cf8:	add	x1, x1, #0x218
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	bl	401870 <dcgettext@plt>
  401d08:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401d0c:	ldr	x3, [x8, #728]
  401d10:	mov	x2, x0
  401d14:	mov	w1, #0x1                   	// #1
  401d18:	mov	x0, x20
  401d1c:	bl	4017b0 <__fprintf_chk@plt>
  401d20:	mov	w0, w19
  401d24:	bl	4015a0 <exit@plt>
  401d28:	sub	sp, sp, #0x190
  401d2c:	stp	x29, x30, [sp, #304]
  401d30:	stp	x28, x27, [sp, #320]
  401d34:	stp	x26, x25, [sp, #336]
  401d38:	stp	x24, x23, [sp, #352]
  401d3c:	stp	x22, x21, [sp, #368]
  401d40:	stp	x20, x19, [sp, #384]
  401d44:	mov	w20, w0
  401d48:	ldr	x0, [x1]
  401d4c:	add	x8, sp, #0x80
  401d50:	add	x8, x8, #0x7
  401d54:	and	x26, x8, #0x7
  401d58:	and	x8, x8, #0xfffffffffffffff8
  401d5c:	add	x29, sp, #0x130
  401d60:	mov	x19, x1
  401d64:	str	x8, [sp, #64]
  401d68:	bl	405d00 <ferror@plt+0x4410>
  401d6c:	adrp	x21, 40a000 <ferror@plt+0x8710>
  401d70:	add	x21, x21, #0x1c5
  401d74:	mov	w0, #0x6                   	// #6
  401d78:	mov	x1, x21
  401d7c:	bl	4018e0 <setlocale@plt>
  401d80:	adrp	x22, 409000 <ferror@plt+0x7710>
  401d84:	add	x22, x22, #0x822
  401d88:	adrp	x1, 409000 <ferror@plt+0x7710>
  401d8c:	add	x1, x1, #0x7c4
  401d90:	mov	x0, x22
  401d94:	bl	401680 <bindtextdomain@plt>
  401d98:	mov	x0, x22
  401d9c:	bl	401790 <textdomain@plt>
  401da0:	adrp	x0, 405000 <ferror@plt+0x3710>
  401da4:	add	x0, x0, #0xb48
  401da8:	bl	408f58 <ferror@plt+0x7668>
  401dac:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401db0:	ldr	x0, [x8, #640]
  401db4:	mov	w2, #0x1                   	// #1
  401db8:	mov	x1, xzr
  401dbc:	mov	x3, xzr
  401dc0:	bl	4015d0 <setvbuf@plt>
  401dc4:	adrp	x22, 409000 <ferror@plt+0x7710>
  401dc8:	adrp	x23, 408000 <ferror@plt+0x6710>
  401dcc:	adrp	x25, 408000 <ferror@plt+0x6710>
  401dd0:	adrp	x28, 408000 <ferror@plt+0x6710>
  401dd4:	mov	w8, #0xffffffff            	// #-1
  401dd8:	add	x22, x22, #0x7d6
  401ddc:	add	x23, x23, #0xfc8
  401de0:	add	x25, x25, #0xfc2
  401de4:	add	x28, x28, #0xf90
  401de8:	mov	x24, x21
  401dec:	str	xzr, [sp, #80]
  401df0:	mov	w0, w20
  401df4:	mov	x1, x19
  401df8:	mov	x2, x22
  401dfc:	mov	x3, x23
  401e00:	mov	x4, xzr
  401e04:	mov	w27, w8
  401e08:	bl	4017a0 <getopt_long@plt>
  401e0c:	cmp	w0, #0x61
  401e10:	b.le	401f6c <ferror@plt+0x67c>
  401e14:	sub	w8, w0, #0x62
  401e18:	cmp	w8, #0x18
  401e1c:	b.hi	401e44 <ferror@plt+0x554>  // b.pmore
  401e20:	adr	x9, 401df0 <ferror@plt+0x500>
  401e24:	ldrh	w10, [x28, x8, lsl #1]
  401e28:	add	x9, x9, x10, lsl #2
  401e2c:	mov	w8, #0x1                   	// #1
  401e30:	br	x9
  401e34:	mov	w8, #0x1                   	// #1
  401e38:	str	w8, [sp, #84]
  401e3c:	mov	w8, w27
  401e40:	b	401df0 <ferror@plt+0x500>
  401e44:	sub	w8, w0, #0x100
  401e48:	cmp	w8, #0x4
  401e4c:	b.hi	4031d0 <ferror@plt+0x18e0>  // b.pmore
  401e50:	adr	x9, 401e60 <ferror@plt+0x570>
  401e54:	ldrb	w10, [x25, x8]
  401e58:	add	x9, x9, x10, lsl #2
  401e5c:	br	x9
  401e60:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401e64:	mov	w9, #0x1                   	// #1
  401e68:	strb	w9, [x8, #683]
  401e6c:	mov	w8, w27
  401e70:	b	401df0 <ferror@plt+0x500>
  401e74:	mov	w9, #0x1                   	// #1
  401e78:	mov	w8, #0x1                   	// #1
  401e7c:	str	w9, [sp, #80]
  401e80:	b	401df0 <ferror@plt+0x500>
  401e84:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401e88:	strb	wzr, [x8, #680]
  401e8c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401e90:	mov	w9, #0x1                   	// #1
  401e94:	strb	w9, [x8, #681]
  401e98:	b	401f48 <ferror@plt+0x658>
  401e9c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401ea0:	ldr	x24, [x8, #624]
  401ea4:	adrp	x1, 409000 <ferror@plt+0x7710>
  401ea8:	mov	w2, #0x5                   	// #5
  401eac:	mov	x0, xzr
  401eb0:	add	x1, x1, #0x7de
  401eb4:	bl	401870 <dcgettext@plt>
  401eb8:	mov	x4, x0
  401ebc:	mov	x2, #0xffffffffffffffff    	// #-1
  401ec0:	mov	x0, x24
  401ec4:	mov	x1, xzr
  401ec8:	mov	x3, x21
  401ecc:	mov	w5, wzr
  401ed0:	bl	40818c <ferror@plt+0x689c>
  401ed4:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401ed8:	ldr	x24, [x8, #624]
  401edc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401ee0:	tst	x0, #0x7
  401ee4:	str	x0, [x8, #672]
  401ee8:	mov	w8, w27
  401eec:	b.eq	401df0 <ferror@plt+0x500>  // b.none
  401ef0:	b	403178 <ferror@plt+0x1888>
  401ef4:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401ef8:	strb	wzr, [x8, #680]
  401efc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f00:	strb	wzr, [x8, #681]
  401f04:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f08:	mov	w9, #0x1                   	// #1
  401f0c:	strb	w9, [x8, #682]
  401f10:	mov	w8, w27
  401f14:	b	401df0 <ferror@plt+0x500>
  401f18:	mov	w8, wzr
  401f1c:	b	401df0 <ferror@plt+0x500>
  401f20:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f24:	mov	w9, #0x1                   	// #1
  401f28:	strb	w9, [x8, #684]
  401f2c:	mov	w8, w27
  401f30:	b	401df0 <ferror@plt+0x500>
  401f34:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f38:	mov	w9, #0x1                   	// #1
  401f3c:	strb	w9, [x8, #680]
  401f40:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f44:	strb	wzr, [x8, #681]
  401f48:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f4c:	strb	wzr, [x8, #682]
  401f50:	mov	w8, w27
  401f54:	b	401df0 <ferror@plt+0x500>
  401f58:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f5c:	mov	w9, #0x1                   	// #1
  401f60:	strb	w9, [x8, #685]
  401f64:	mov	w8, w27
  401f68:	b	401df0 <ferror@plt+0x500>
  401f6c:	cmn	w0, #0x1
  401f70:	b.ne	403120 <ferror@plt+0x1830>  // b.any
  401f74:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f78:	ldr	x8, [x8, #672]
  401f7c:	ldr	w23, [sp, #84]
  401f80:	adrp	x10, 41b000 <ferror@plt+0x19710>
  401f84:	mov	w9, #0x1                   	// #1
  401f88:	cmp	x8, #0x201
  401f8c:	adrp	x22, 41b000 <ferror@plt+0x19710>
  401f90:	strb	w9, [x10, #688]
  401f94:	b.cs	4031d8 <ferror@plt+0x18e8>  // b.hs, b.nlast
  401f98:	cmp	x8, #0x0
  401f9c:	cset	w9, ne  // ne = any
  401fa0:	orr	w9, w23, w9
  401fa4:	tbnz	w9, #0, 401fb4 <ferror@plt+0x6c4>
  401fa8:	mov	w8, #0x200                 	// #512
  401fac:	adrp	x9, 41b000 <ferror@plt+0x19710>
  401fb0:	str	x8, [x9, #672]
  401fb4:	lsr	x8, x8, #2
  401fb8:	adrp	x24, 41b000 <ferror@plt+0x19710>
  401fbc:	str	x8, [x24, #696]
  401fc0:	ldr	w8, [sp, #80]
  401fc4:	eor	w9, w8, #0x1
  401fc8:	cbnz	w27, 401fd0 <ferror@plt+0x6e0>
  401fcc:	tbz	w9, #0, 403258 <ferror@plt+0x1968>
  401fd0:	eor	w8, w23, #0x1
  401fd4:	tbnz	w8, #0, 401fe4 <ferror@plt+0x6f4>
  401fd8:	adrp	x10, 41b000 <ferror@plt+0x19710>
  401fdc:	ldrb	w10, [x10, #685]
  401fe0:	cbnz	w10, 403264 <ferror@plt+0x1974>
  401fe4:	orr	w9, w9, w8
  401fe8:	tbz	w9, #0, 403270 <ferror@plt+0x1980>
  401fec:	cmp	w27, #0x0
  401ff0:	cset	w9, lt  // lt = tstop
  401ff4:	orr	w9, w9, w8
  401ff8:	tbz	w9, #0, 40327c <ferror@plt+0x198c>
  401ffc:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402000:	ldrb	w9, [x9, #683]
  402004:	orn	w9, w23, w9
  402008:	tbz	w9, #0, 403288 <ferror@plt+0x1998>
  40200c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402010:	ldrb	w9, [x9, #680]
  402014:	orn	w9, w23, w9
  402018:	tbz	w9, #0, 403294 <ferror@plt+0x19a4>
  40201c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402020:	ldrb	w9, [x9, #681]
  402024:	orn	w9, w23, w9
  402028:	tbz	w9, #0, 4032a0 <ferror@plt+0x19b0>
  40202c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402030:	ldrb	w9, [x9, #682]
  402034:	orn	w9, w23, w9
  402038:	tbz	w9, #0, 4032ac <ferror@plt+0x19bc>
  40203c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402040:	ldrb	w9, [x9, #684]
  402044:	and	w8, w9, w8
  402048:	tbnz	w8, #0, 4032b8 <ferror@plt+0x19c8>
  40204c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402050:	ldrsw	x8, [x8, #632]
  402054:	add	x25, x19, w20, sxtw #3
  402058:	cmp	w8, w20
  40205c:	b.ne	40206c <ferror@plt+0x77c>  // b.any
  402060:	adrp	x9, 409000 <ferror@plt+0x7710>
  402064:	add	x9, x9, #0xf64
  402068:	str	x9, [x25], #8
  40206c:	add	x28, x19, x8, lsl #3
  402070:	cmp	x28, x25
  402074:	mov	w8, #0x1                   	// #1
  402078:	str	w8, [sp, #100]
  40207c:	b.cs	403098 <ferror@plt+0x17a8>  // b.hs, b.nlast
  402080:	sub	x9, x29, #0x58
  402084:	cmp	w27, #0x1
  402088:	mov	w8, #0x2a                  	// #42
  40208c:	mov	w13, #0x20                  	// #32
  402090:	add	x11, x9, #0x7
  402094:	and	x12, x11, #0x7
  402098:	csel	w8, w13, w8, lt  // lt = tstop
  40209c:	add	x10, sp, #0x80
  4020a0:	sub	x9, x9, x12
  4020a4:	str	w8, [sp, #24]
  4020a8:	and	x8, x11, #0xfffffffffffffff8
  4020ac:	sub	x10, x10, x26
  4020b0:	str	x8, [sp, #8]
  4020b4:	add	x8, x9, #0x7
  4020b8:	adrp	x21, 409000 <ferror@plt+0x7710>
  4020bc:	add	x26, x10, #0x7
  4020c0:	str	x8, [sp, #16]
  4020c4:	add	x21, x21, #0xaa3
  4020c8:	mov	w8, #0x1                   	// #1
  4020cc:	str	w8, [sp, #100]
  4020d0:	str	x25, [sp, #56]
  4020d4:	b	4020e8 <ferror@plt+0x7f8>
  4020d8:	str	wzr, [sp, #100]
  4020dc:	add	x28, x28, #0x8
  4020e0:	cmp	x28, x25
  4020e4:	b.cs	403098 <ferror@plt+0x17a8>  // b.hs, b.nlast
  4020e8:	ldr	x19, [x28]
  4020ec:	tbz	w23, #0, 40212c <ferror@plt+0x83c>
  4020f0:	adrp	x1, 409000 <ferror@plt+0x7710>
  4020f4:	mov	x0, x19
  4020f8:	add	x1, x1, #0xf64
  4020fc:	str	x28, [sp, #88]
  402100:	bl	4017c0 <strcmp@plt>
  402104:	mov	w20, w0
  402108:	cbz	w0, 402284 <ferror@plt+0x994>
  40210c:	adrp	x1, 409000 <ferror@plt+0x7710>
  402110:	mov	x0, x19
  402114:	add	x1, x1, #0xcf4
  402118:	bl	405c54 <ferror@plt+0x4364>
  40211c:	cbz	x0, 402cac <ferror@plt+0x13bc>
  402120:	mov	x28, x0
  402124:	str	w20, [sp, #76]
  402128:	b	4022b4 <ferror@plt+0x9c4>
  40212c:	ldr	x1, [sp, #64]
  402130:	sub	x2, x29, #0x58
  402134:	mov	x0, x19
  402138:	bl	403310 <ferror@plt+0x1a20>
  40213c:	tbz	w0, #0, 4020d8 <ferror@plt+0x7e8>
  402140:	mov	w1, #0x5c                  	// #92
  402144:	mov	x0, x19
  402148:	bl	401820 <strchr@plt>
  40214c:	cbnz	x0, 402160 <ferror@plt+0x870>
  402150:	mov	w1, #0xa                   	// #10
  402154:	mov	x0, x19
  402158:	bl	401820 <strchr@plt>
  40215c:	cbz	x0, 402ef0 <ferror@plt+0x1600>
  402160:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402164:	ldrb	w8, [x8, #685]
  402168:	mov	x27, x19
  40216c:	eor	w19, w8, #0x1
  402170:	ldr	w8, [sp, #80]
  402174:	tbz	w8, #0, 402f00 <ferror@plt+0x1610>
  402178:	tbz	w19, #0, 40219c <ferror@plt+0x8ac>
  40217c:	ldr	x0, [x22, #640]
  402180:	ldp	x8, x9, [x0, #40]
  402184:	cmp	x8, x9
  402188:	b.cs	403080 <ferror@plt+0x1790>  // b.hs, b.nlast
  40218c:	add	x9, x8, #0x1
  402190:	str	x9, [x0, #40]
  402194:	mov	w9, #0x5c                  	// #92
  402198:	strb	w9, [x8]
  40219c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4021a0:	ldr	w8, [x8, #692]
  4021a4:	adrp	x9, 409000 <ferror@plt+0x7710>
  4021a8:	add	x9, x9, #0x198
  4021ac:	ldr	x1, [x22, #640]
  4021b0:	ldr	x0, [x9, x8, lsl #3]
  4021b4:	bl	401880 <fputs_unlocked@plt>
  4021b8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4021bc:	ldr	x2, [x8, #672]
  4021c0:	cmp	x2, #0x1ff
  4021c4:	b.hi	4021d8 <ferror@plt+0x8e8>  // b.pmore
  4021c8:	adrp	x1, 409000 <ferror@plt+0x7710>
  4021cc:	mov	w0, #0x1                   	// #1
  4021d0:	add	x1, x1, #0xa96
  4021d4:	bl	4016a0 <__printf_chk@plt>
  4021d8:	ldr	x1, [x22, #640]
  4021dc:	adrp	x0, 409000 <ferror@plt+0x7710>
  4021e0:	add	x0, x0, #0xa9b
  4021e4:	bl	401880 <fputs_unlocked@plt>
  4021e8:	mov	x20, x27
  4021ec:	tbnz	w19, #0, 402224 <ferror@plt+0x934>
  4021f0:	ldr	x1, [x22, #640]
  4021f4:	mov	x0, x27
  4021f8:	bl	401880 <fputs_unlocked@plt>
  4021fc:	ldr	x1, [x22, #640]
  402200:	adrp	x0, 409000 <ferror@plt+0x7710>
  402204:	add	x0, x0, #0xa9e
  402208:	bl	401880 <fputs_unlocked@plt>
  40220c:	b	402f24 <ferror@plt+0x1634>
  402210:	ldr	x1, [x22, #640]
  402214:	adrp	x0, 409000 <ferror@plt+0x7710>
  402218:	add	x0, x0, #0xe54
  40221c:	bl	401880 <fputs_unlocked@plt>
  402220:	add	x20, x20, #0x1
  402224:	ldrb	w1, [x20]
  402228:	cmp	w1, #0xa
  40222c:	b.eq	402260 <ferror@plt+0x970>  // b.none
  402230:	cmp	w1, #0x5c
  402234:	b.eq	402210 <ferror@plt+0x920>  // b.none
  402238:	cbz	w1, 4021fc <ferror@plt+0x90c>
  40223c:	ldr	x0, [x22, #640]
  402240:	ldp	x8, x9, [x0, #40]
  402244:	cmp	x8, x9
  402248:	b.cs	402278 <ferror@plt+0x988>  // b.hs, b.nlast
  40224c:	add	x9, x8, #0x1
  402250:	str	x9, [x0, #40]
  402254:	strb	w1, [x8]
  402258:	add	x20, x20, #0x1
  40225c:	b	402224 <ferror@plt+0x934>
  402260:	ldr	x1, [x22, #640]
  402264:	adrp	x0, 409000 <ferror@plt+0x7710>
  402268:	add	x0, x0, #0xe51
  40226c:	bl	401880 <fputs_unlocked@plt>
  402270:	add	x20, x20, #0x1
  402274:	b	402224 <ferror@plt+0x934>
  402278:	bl	401770 <__overflow@plt>
  40227c:	add	x20, x20, #0x1
  402280:	b	402224 <ferror@plt+0x934>
  402284:	adrp	x1, 409000 <ferror@plt+0x7710>
  402288:	mov	w8, #0x1                   	// #1
  40228c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402290:	mov	w2, #0x5                   	// #5
  402294:	mov	x0, xzr
  402298:	add	x1, x1, #0xaa8
  40229c:	str	w20, [sp, #76]
  4022a0:	strb	w8, [x9, #704]
  4022a4:	bl	401870 <dcgettext@plt>
  4022a8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4022ac:	ldr	x28, [x8, #648]
  4022b0:	mov	x19, x0
  4022b4:	mov	x22, xzr
  4022b8:	mov	x23, xzr
  4022bc:	mov	x24, xzr
  4022c0:	str	wzr, [sp, #28]
  4022c4:	str	wzr, [sp, #52]
  4022c8:	stp	xzr, xzr, [sp, #32]
  4022cc:	stp	xzr, xzr, [x29, #-104]
  4022d0:	str	x19, [sp, #104]
  4022d4:	b	4022f8 <ferror@plt+0xa08>
  4022d8:	ldr	x23, [sp, #112]
  4022dc:	mov	x26, x21
  4022e0:	adrp	x21, 409000 <ferror@plt+0x7710>
  4022e4:	add	x21, x21, #0xaa3
  4022e8:	add	x23, x23, #0x1
  4022ec:	ldrb	w8, [x28]
  4022f0:	tst	w8, #0x30
  4022f4:	b.ne	402c84 <ferror@plt+0x1394>  // b.any
  4022f8:	adds	x22, x22, #0x1
  4022fc:	b.cs	4030e4 <ferror@plt+0x17f4>  // b.hs, b.nlast
  402300:	sub	x0, x29, #0x60
  402304:	sub	x1, x29, #0x68
  402308:	mov	w2, #0xa                   	// #10
  40230c:	mov	x3, x28
  402310:	bl	4018d0 <__getdelim@plt>
  402314:	subs	x8, x0, #0x1
  402318:	b.lt	402c84 <ferror@plt+0x1394>  // b.tstop
  40231c:	ldur	x20, [x29, #-96]
  402320:	ldrb	w9, [x20]
  402324:	cmp	w9, #0x23
  402328:	b.eq	4022ec <ferror@plt+0x9fc>  // b.none
  40232c:	ldrb	w9, [x20, x8]
  402330:	cmp	w9, #0xa
  402334:	b.ne	402348 <ferror@plt+0xa58>  // b.any
  402338:	strb	wzr, [x20, x8]
  40233c:	ldur	x20, [x29, #-96]
  402340:	mov	x27, x8
  402344:	b	40234c <ferror@plt+0xa5c>
  402348:	mov	x27, x0
  40234c:	mov	x19, xzr
  402350:	b	402358 <ferror@plt+0xa68>
  402354:	add	x19, x19, #0x1
  402358:	ldrb	w8, [x20, x19]
  40235c:	cmp	w8, #0x9
  402360:	b.eq	402354 <ferror@plt+0xa64>  // b.none
  402364:	cmp	w8, #0x20
  402368:	b.eq	402354 <ferror@plt+0xa64>  // b.none
  40236c:	mov	x21, x26
  402370:	cmp	w8, #0x5c
  402374:	stp	x23, x24, [sp, #112]
  402378:	b.ne	402388 <ferror@plt+0xa98>  // b.any
  40237c:	add	x19, x19, #0x1
  402380:	mov	w26, #0x1                   	// #1
  402384:	b	40238c <ferror@plt+0xa9c>
  402388:	mov	w26, wzr
  40238c:	add	x25, x20, x19
  402390:	adrp	x1, 409000 <ferror@plt+0x7710>
  402394:	mov	w2, #0x6                   	// #6
  402398:	mov	x0, x25
  40239c:	add	x1, x1, #0x286
  4023a0:	bl	401670 <strncmp@plt>
  4023a4:	cbz	w0, 4024d0 <ferror@plt+0xbe0>
  4023a8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4023ac:	ldrb	w8, [x8, #688]
  4023b0:	ldrb	w9, [x25]
  4023b4:	sub	x10, x27, x19
  4023b8:	cmp	w8, #0x0
  4023bc:	mov	w8, #0x3                   	// #3
  4023c0:	csel	x8, x8, xzr, ne  // ne = any
  4023c4:	cmp	w9, #0x5c
  4023c8:	cinc	x8, x8, eq  // eq = none
  4023cc:	cmp	x10, x8
  4023d0:	b.cc	402838 <ferror@plt+0xf48>  // b.lo, b.ul, b.last
  4023d4:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4023d8:	str	xzr, [x8, #696]
  4023dc:	bl	4017d0 <__ctype_b_loc@plt>
  4023e0:	ldr	x10, [x0]
  4023e4:	ldrb	w8, [x25]
  4023e8:	ldrh	w8, [x10, x8, lsl #1]
  4023ec:	tbz	w8, #12, 402838 <ferror@plt+0xf48>
  4023f0:	mov	x9, xzr
  4023f4:	mov	x8, #0xfffffffffffffffe    	// #-2
  4023f8:	add	x11, x25, x8
  4023fc:	ldrb	w11, [x11, #3]
  402400:	add	x8, x8, #0x1
  402404:	add	x9, x9, #0x4
  402408:	ldrh	w11, [x10, x11, lsl #1]
  40240c:	tbnz	w11, #12, 4023f8 <ferror@plt+0xb08>
  402410:	add	x10, x8, #0x2
  402414:	cmp	x8, #0x7e
  402418:	adrp	x11, 41b000 <ferror@plt+0x19710>
  40241c:	str	x10, [x11, #696]
  402420:	b.hi	402838 <ferror@plt+0xf48>  // b.pmore
  402424:	tbnz	w10, #0, 402838 <ferror@plt+0xf48>
  402428:	adrp	x11, 41b000 <ferror@plt+0x19710>
  40242c:	str	x9, [x11, #672]
  402430:	add	x9, x25, x8
  402434:	ldrb	w11, [x9, #2]
  402438:	cmp	w11, #0x20
  40243c:	b.eq	402448 <ferror@plt+0xb58>  // b.none
  402440:	cmp	w11, #0x9
  402444:	b.ne	402838 <ferror@plt+0xf48>  // b.any
  402448:	strb	wzr, [x9, #2]
  40244c:	ldr	x12, [x0]
  402450:	add	x9, x19, x8
  402454:	mov	x11, xzr
  402458:	add	x9, x9, #0x3
  40245c:	ldrb	w13, [x25, x11]
  402460:	ldrh	w13, [x12, x13, lsl #1]
  402464:	tbz	w13, #12, 402838 <ferror@plt+0xf48>
  402468:	add	x11, x11, #0x1
  40246c:	cmp	x10, w11, uxtw
  402470:	b.hi	40245c <ferror@plt+0xb6c>  // b.pmore
  402474:	ldrb	w10, [x25, x11]
  402478:	cbnz	w10, 402838 <ferror@plt+0xf48>
  40247c:	sub	x10, x19, x27
  402480:	add	x10, x10, x8
  402484:	cmn	x10, #0x4
  402488:	b.eq	402764 <ferror@plt+0xe74>  // b.none
  40248c:	add	x10, x25, x8
  402490:	ldrb	w10, [x10, #3]
  402494:	cmp	w10, #0x20
  402498:	b.eq	4024a4 <ferror@plt+0xbb4>  // b.none
  40249c:	cmp	w10, #0x2a
  4024a0:	b.ne	402764 <ferror@plt+0xe74>  // b.any
  4024a4:	adrp	x10, 41b000 <ferror@plt+0x19710>
  4024a8:	ldr	w10, [x10, #488]
  4024ac:	cmp	w10, #0x1
  4024b0:	b.eq	4024c4 <ferror@plt+0xbd4>  // b.none
  4024b4:	adrp	x9, 41b000 <ferror@plt+0x19710>
  4024b8:	add	x8, x19, x8
  4024bc:	str	wzr, [x9, #488]
  4024c0:	add	x9, x8, #0x4
  4024c4:	add	x16, x20, x9
  4024c8:	cbnz	w26, 402784 <ferror@plt+0xe94>
  4024cc:	b	402800 <ferror@plt+0xf10>
  4024d0:	mov	x10, #0x201                 	// #513
  4024d4:	add	x19, x19, #0x6
  4024d8:	mov	w9, #0x1                   	// #1
  4024dc:	movk	x10, #0x2101, lsl #32
  4024e0:	b	4024e8 <ferror@plt+0xbf8>
  4024e4:	add	x19, x19, #0x1
  4024e8:	ldrb	w23, [x20, x19]
  4024ec:	cmp	w23, #0x2d
  4024f0:	b.hi	4024e4 <ferror@plt+0xbf4>  // b.pmore
  4024f4:	lsl	x8, x9, x23
  4024f8:	tst	x8, x10
  4024fc:	b.eq	4024e4 <ferror@plt+0xbf4>  // b.none
  402500:	adrp	x1, 409000 <ferror@plt+0x7710>
  402504:	mov	x0, x25
  402508:	add	x1, x1, #0x198
  40250c:	mov	x2, xzr
  402510:	mov	x3, xzr
  402514:	strb	wzr, [x20, x19]
  402518:	bl	405664 <ferror@plt+0x3d74>
  40251c:	tbnz	x0, #63, 402838 <ferror@plt+0xf48>
  402520:	cmp	w23, #0x28
  402524:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402528:	str	w0, [x8, #692]
  40252c:	b.ne	402558 <ferror@plt+0xc68>  // b.any
  402530:	mov	w8, #0x28                  	// #40
  402534:	strb	w8, [x20, x19]
  402538:	cmp	w23, #0x2d
  40253c:	b.eq	402564 <ferror@plt+0xc74>  // b.none
  402540:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402544:	mov	w9, #0x200                 	// #512
  402548:	str	x9, [x8, #672]
  40254c:	ldrb	w9, [x20, x19]
  402550:	mov	w23, #0x80                  	// #128
  402554:	b	4025bc <ferror@plt+0xccc>
  402558:	add	x19, x19, #0x1
  40255c:	cmp	w23, #0x2d
  402560:	b.ne	402540 <ferror@plt+0xc50>  // b.any
  402564:	add	x0, x20, x19
  402568:	sub	x3, x29, #0x10
  40256c:	mov	x1, xzr
  402570:	mov	w2, wzr
  402574:	mov	x4, xzr
  402578:	bl	4081a8 <ferror@plt+0x68b8>
  40257c:	ldur	x8, [x29, #-16]
  402580:	tst	x8, #0x7
  402584:	b.ne	402838 <ferror@plt+0xf48>  // b.any
  402588:	cbnz	w0, 402838 <ferror@plt+0xf48>
  40258c:	sub	x9, x8, #0x1
  402590:	cmp	x9, #0x1ff
  402594:	b.hi	402838 <ferror@plt+0xf48>  // b.pmore
  402598:	adrp	x9, 41b000 <ferror@plt+0x19710>
  40259c:	str	x8, [x9, #672]
  4025a0:	ldrb	w9, [x20, x19]
  4025a4:	add	x19, x19, #0x1
  4025a8:	sub	w10, w9, #0x30
  4025ac:	cmp	w10, #0xa
  4025b0:	b.cc	4025a0 <ferror@plt+0xcb0>  // b.lo, b.ul, b.last
  4025b4:	lsr	x23, x8, #2
  4025b8:	sub	x19, x19, #0x1
  4025bc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4025c0:	cmp	w9, #0x20
  4025c4:	str	x23, [x8, #696]
  4025c8:	cinc	x9, x19, eq  // eq = none
  4025cc:	ldrb	w8, [x20, x9]
  4025d0:	cset	w11, eq  // eq = none
  4025d4:	cmp	w8, #0x28
  4025d8:	b.ne	402838 <ferror@plt+0xf48>  // b.any
  4025dc:	add	x8, x9, #0x1
  4025e0:	cmp	x27, x8
  4025e4:	b.eq	402838 <ferror@plt+0xf48>  // b.none
  4025e8:	add	x16, x20, x8
  4025ec:	add	x8, x20, x27
  4025f0:	add	x10, x9, #0x2
  4025f4:	add	x12, x8, #0x1
  4025f8:	add	x13, x8, #0x2
  4025fc:	mov	x8, x27
  402600:	cmp	x10, x27
  402604:	mov	x25, x12
  402608:	mov	x24, x13
  40260c:	b.eq	402638 <ferror@plt+0xd48>  // b.none
  402610:	add	x12, x20, x8
  402614:	ldurb	w13, [x12, #-1]
  402618:	sub	x27, x8, #0x1
  40261c:	sub	x12, x25, #0x1
  402620:	cmp	w13, #0x29
  402624:	sub	x13, x24, #0x1
  402628:	b.ne	4025fc <ferror@plt+0xd0c>  // b.any
  40262c:	mov	w13, wzr
  402630:	add	x10, x20, x27
  402634:	b	40264c <ferror@plt+0xd5c>
  402638:	ldrb	w10, [x16]
  40263c:	cmp	w10, #0x29
  402640:	b.ne	402838 <ferror@plt+0xf48>  // b.any
  402644:	mov	w13, #0x1                   	// #1
  402648:	mov	x10, x16
  40264c:	add	x11, x19, x11
  402650:	sub	x11, x8, x11
  402654:	cbz	w26, 40266c <ferror@plt+0xd7c>
  402658:	mov	x12, x16
  40265c:	tbz	w13, #0, 402700 <ferror@plt+0xe10>
  402660:	cmp	x12, x10
  402664:	b.cs	40266c <ferror@plt+0xd7c>  // b.hs, b.nlast
  402668:	strb	wzr, [x12]
  40266c:	sub	x9, x11, #0x1
  402670:	strb	wzr, [x10]
  402674:	b	402688 <ferror@plt+0xd98>
  402678:	add	x9, x9, #0x1
  40267c:	add	x20, x20, #0x1
  402680:	add	x25, x25, #0x1
  402684:	add	x24, x24, #0x1
  402688:	ldrb	w10, [x20, x8]
  40268c:	cmp	w10, #0x9
  402690:	b.eq	402678 <ferror@plt+0xd88>  // b.none
  402694:	cmp	w10, #0x20
  402698:	b.eq	402678 <ferror@plt+0xd88>  // b.none
  40269c:	cmp	w10, #0x3d
  4026a0:	b.eq	4026b0 <ferror@plt+0xdc0>  // b.none
  4026a4:	b	402838 <ferror@plt+0xf48>
  4026a8:	add	x25, x25, #0x1
  4026ac:	add	x24, x24, #0x1
  4026b0:	ldrb	w19, [x25]
  4026b4:	cmp	w19, #0x20
  4026b8:	b.eq	4026a8 <ferror@plt+0xdb8>  // b.none
  4026bc:	cmp	w19, #0x9
  4026c0:	b.eq	4026a8 <ferror@plt+0xdb8>  // b.none
  4026c4:	cbz	x23, 4026f8 <ferror@plt+0xe08>
  4026c8:	mov	x20, x16
  4026cc:	bl	4017d0 <__ctype_b_loc@plt>
  4026d0:	ldr	x8, [x0]
  4026d4:	mov	x16, x20
  4026d8:	mov	w9, #0x1                   	// #1
  4026dc:	and	x10, x19, #0xff
  4026e0:	ldrh	w10, [x8, x10, lsl #1]
  4026e4:	tbz	w10, #12, 402838 <ferror@plt+0xf48>
  4026e8:	ldrb	w19, [x24], #1
  4026ec:	cmp	x23, w9, uxtw
  4026f0:	add	w9, w9, #0x1
  4026f4:	b.hi	4026dc <ferror@plt+0xdec>  // b.pmore
  4026f8:	cbnz	w19, 402838 <ferror@plt+0xf48>
  4026fc:	b	402800 <ferror@plt+0xf10>
  402700:	mov	x13, xzr
  402704:	sub	x14, x11, #0x2
  402708:	mov	x12, x16
  40270c:	b	402724 <ferror@plt+0xe34>
  402710:	cbz	w15, 402838 <ferror@plt+0xf48>
  402714:	add	x13, x13, #0x1
  402718:	cmp	x13, x14
  40271c:	strb	w15, [x12], #1
  402720:	b.cs	402660 <ferror@plt+0xd70>  // b.hs, b.nlast
  402724:	ldrb	w15, [x16, x13]
  402728:	cmp	w15, #0x5c
  40272c:	b.ne	402710 <ferror@plt+0xe20>  // b.any
  402730:	add	x15, x9, x13
  402734:	add	x15, x15, #0x3
  402738:	cmp	x15, x8
  40273c:	b.eq	402838 <ferror@plt+0xf48>  // b.none
  402740:	add	x13, x13, #0x1
  402744:	ldrb	w15, [x16, x13]
  402748:	cmp	w15, #0x6e
  40274c:	b.eq	40275c <ferror@plt+0xe6c>  // b.none
  402750:	cmp	w15, #0x5c
  402754:	b.eq	402714 <ferror@plt+0xe24>  // b.none
  402758:	b	402838 <ferror@plt+0xf48>
  40275c:	mov	w15, #0xa                   	// #10
  402760:	b	402714 <ferror@plt+0xe24>
  402764:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402768:	ldr	w8, [x8, #488]
  40276c:	cbz	w8, 402838 <ferror@plt+0xf48>
  402770:	mov	w8, #0x1                   	// #1
  402774:	adrp	x10, 41b000 <ferror@plt+0x19710>
  402778:	str	w8, [x10, #488]
  40277c:	add	x16, x20, x9
  402780:	cbz	w26, 402800 <ferror@plt+0xf10>
  402784:	subs	x9, x27, x9
  402788:	mov	x8, x16
  40278c:	b.eq	4027ec <ferror@plt+0xefc>  // b.none
  402790:	mov	x10, xzr
  402794:	sub	x11, x9, #0x1
  402798:	mov	x8, x16
  40279c:	b	4027b4 <ferror@plt+0xec4>
  4027a0:	cbz	w12, 402838 <ferror@plt+0xf48>
  4027a4:	add	x10, x10, #0x1
  4027a8:	cmp	x10, x9
  4027ac:	strb	w12, [x8], #1
  4027b0:	b.cs	4027ec <ferror@plt+0xefc>  // b.hs, b.nlast
  4027b4:	ldrb	w12, [x16, x10]
  4027b8:	cmp	w12, #0x5c
  4027bc:	b.ne	4027a0 <ferror@plt+0xeb0>  // b.any
  4027c0:	cmp	x10, x11
  4027c4:	b.eq	402838 <ferror@plt+0xf48>  // b.none
  4027c8:	add	x10, x10, #0x1
  4027cc:	ldrb	w12, [x16, x10]
  4027d0:	cmp	w12, #0x6e
  4027d4:	b.eq	4027e4 <ferror@plt+0xef4>  // b.none
  4027d8:	cmp	w12, #0x5c
  4027dc:	b.eq	4027a4 <ferror@plt+0xeb4>  // b.none
  4027e0:	b	402838 <ferror@plt+0xf48>
  4027e4:	mov	w12, #0xa                   	// #10
  4027e8:	b	4027a4 <ferror@plt+0xeb4>
  4027ec:	add	x9, x20, x27
  4027f0:	cmp	x8, x9
  4027f4:	b.cs	4027fc <ferror@plt+0xf0c>  // b.hs, b.nlast
  4027f8:	strb	wzr, [x8]
  4027fc:	cbz	x20, 402838 <ferror@plt+0xf48>
  402800:	ldr	w8, [sp, #76]
  402804:	mov	x27, x16
  402808:	cbnz	w8, 402824 <ferror@plt+0xf34>
  40280c:	adrp	x1, 409000 <ferror@plt+0x7710>
  402810:	mov	x0, x16
  402814:	add	x1, x1, #0xf64
  402818:	bl	4017c0 <strcmp@plt>
  40281c:	mov	x16, x27
  402820:	cbz	w0, 402838 <ferror@plt+0xf48>
  402824:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402828:	ldrb	w8, [x8, #680]
  40282c:	tbz	w8, #0, 4028a0 <ferror@plt+0xfb0>
  402830:	mov	w23, wzr
  402834:	b	4028b8 <ferror@plt+0xfc8>
  402838:	adrp	x8, 41b000 <ferror@plt+0x19710>
  40283c:	ldrb	w8, [x8, #681]
  402840:	ldr	x24, [sp, #120]
  402844:	ldr	x19, [sp, #104]
  402848:	cmp	w8, #0x1
  40284c:	add	x24, x24, #0x1
  402850:	b.ne	4022d8 <ferror@plt+0x9e8>  // b.any
  402854:	adrp	x1, 409000 <ferror@plt+0x7710>
  402858:	mov	w2, #0x5                   	// #5
  40285c:	mov	x0, xzr
  402860:	add	x1, x1, #0xc9a
  402864:	bl	401870 <dcgettext@plt>
  402868:	mov	x20, x0
  40286c:	mov	w1, #0x3                   	// #3
  402870:	mov	w0, wzr
  402874:	mov	x2, x19
  402878:	bl	40728c <ferror@plt+0x599c>
  40287c:	adrp	x5, 409000 <ferror@plt+0x7710>
  402880:	mov	x3, x0
  402884:	mov	w0, wzr
  402888:	mov	w1, wzr
  40288c:	mov	x2, x20
  402890:	mov	x4, x22
  402894:	add	x5, x5, #0x286
  402898:	bl	4015b0 <error@plt>
  40289c:	b	4022d8 <ferror@plt+0x9e8>
  4028a0:	mov	w1, #0xa                   	// #10
  4028a4:	mov	x0, x16
  4028a8:	bl	401820 <strchr@plt>
  4028ac:	cmp	x0, #0x0
  4028b0:	mov	x16, x27
  4028b4:	cset	w23, ne  // ne = any
  4028b8:	ldr	x1, [sp, #8]
  4028bc:	sub	x2, x29, #0x10
  4028c0:	mov	x0, x16
  4028c4:	bl	403310 <ferror@plt+0x1a20>
  4028c8:	mov	x26, x21
  4028cc:	tbz	w0, #0, 4028f8 <ferror@plt+0x1008>
  4028d0:	ldurb	w8, [x29, #-16]
  4028d4:	adrp	x21, 409000 <ferror@plt+0x7710>
  4028d8:	add	x21, x21, #0xaa3
  4028dc:	cbz	w8, 402928 <ferror@plt+0x1038>
  4028e0:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4028e4:	ldrb	w8, [x8, #683]
  4028e8:	cbz	w8, 402928 <ferror@plt+0x1038>
  4028ec:	ldp	x19, x23, [sp, #104]
  4028f0:	ldr	x24, [sp, #120]
  4028f4:	b	402c28 <ferror@plt+0x1338>
  4028f8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4028fc:	ldr	x9, [sp, #32]
  402900:	ldrb	w8, [x8, #680]
  402904:	ldr	x19, [sp, #104]
  402908:	ldr	x24, [sp, #120]
  40290c:	adrp	x21, 409000 <ferror@plt+0x7710>
  402910:	add	x9, x9, #0x1
  402914:	add	x21, x21, #0xaa3
  402918:	str	x9, [sp, #32]
  40291c:	tbz	w8, #0, 4029a8 <ferror@plt+0x10b8>
  402920:	ldr	x23, [sp, #112]
  402924:	b	402c28 <ferror@plt+0x1338>
  402928:	adrp	x8, 41b000 <ferror@plt+0x19710>
  40292c:	ldr	x8, [x8, #696]
  402930:	lsr	x19, x8, #1
  402934:	cbz	x19, 402aa0 <ferror@plt+0x11b0>
  402938:	bl	401600 <__ctype_tolower_loc@plt>
  40293c:	ldr	x8, [x0]
  402940:	ldr	x24, [sp, #120]
  402944:	mov	x20, xzr
  402948:	add	x9, x25, #0x1
  40294c:	mov	x14, x27
  402950:	ldr	x10, [sp, #16]
  402954:	ldurb	w11, [x9, #-1]
  402958:	adrp	x13, 409000 <ferror@plt+0x7710>
  40295c:	add	x13, x13, #0xe57
  402960:	ldrb	w10, [x10, x20]
  402964:	ldr	w11, [x8, x11, lsl #2]
  402968:	lsr	x12, x10, #4
  40296c:	ldrb	w12, [x13, x12]
  402970:	cmp	w11, w12
  402974:	b.ne	402aac <ferror@plt+0x11bc>  // b.any
  402978:	ldrb	w11, [x9]
  40297c:	and	x10, x10, #0xf
  402980:	ldrb	w10, [x13, x10]
  402984:	ldr	w11, [x8, x11, lsl #2]
  402988:	cmp	w11, w10
  40298c:	b.ne	402aac <ferror@plt+0x11bc>  // b.any
  402990:	add	x20, x20, #0x1
  402994:	cmp	x19, x20
  402998:	add	x9, x9, #0x2
  40299c:	b.ne	402950 <ferror@plt+0x1060>  // b.any
  4029a0:	mov	x20, x19
  4029a4:	b	402aac <ferror@plt+0x11bc>
  4029a8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4029ac:	ldr	x8, [x8, #640]
  4029b0:	cbz	w23, 402a64 <ferror@plt+0x1174>
  4029b4:	ldp	x9, x10, [x8, #40]
  4029b8:	cmp	x9, x10
  4029bc:	b.cs	402c5c <ferror@plt+0x136c>  // b.hs, b.nlast
  4029c0:	add	x10, x9, #0x1
  4029c4:	mov	x11, x27
  4029c8:	str	x10, [x8, #40]
  4029cc:	mov	w8, #0x5c                  	// #92
  4029d0:	strb	w8, [x9]
  4029d4:	ldr	x23, [sp, #112]
  4029d8:	b	4029fc <ferror@plt+0x110c>
  4029dc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4029e0:	ldr	x1, [x8, #640]
  4029e4:	adrp	x0, 409000 <ferror@plt+0x7710>
  4029e8:	add	x0, x0, #0xe54
  4029ec:	mov	x20, x11
  4029f0:	bl	401880 <fputs_unlocked@plt>
  4029f4:	mov	x11, x20
  4029f8:	add	x11, x20, #0x1
  4029fc:	ldrb	w1, [x11]
  402a00:	cmp	w1, #0xa
  402a04:	b.eq	402a3c <ferror@plt+0x114c>  // b.none
  402a08:	cmp	w1, #0x5c
  402a0c:	b.eq	4029dc <ferror@plt+0x10ec>  // b.none
  402a10:	cbz	w1, 402a74 <ferror@plt+0x1184>
  402a14:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402a18:	ldr	x0, [x8, #640]
  402a1c:	ldp	x8, x9, [x0, #40]
  402a20:	cmp	x8, x9
  402a24:	b.cs	402a50 <ferror@plt+0x1160>  // b.hs, b.nlast
  402a28:	add	x9, x8, #0x1
  402a2c:	str	x9, [x0, #40]
  402a30:	strb	w1, [x8]
  402a34:	add	x11, x11, #0x1
  402a38:	b	4029fc <ferror@plt+0x110c>
  402a3c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402a40:	ldr	x1, [x8, #640]
  402a44:	adrp	x0, 409000 <ferror@plt+0x7710>
  402a48:	add	x0, x0, #0xe51
  402a4c:	b	4029ec <ferror@plt+0x10fc>
  402a50:	mov	x20, x11
  402a54:	bl	401770 <__overflow@plt>
  402a58:	mov	x11, x20
  402a5c:	add	x11, x20, #0x1
  402a60:	b	4029fc <ferror@plt+0x110c>
  402a64:	mov	x0, x27
  402a68:	mov	x1, x8
  402a6c:	bl	401880 <fputs_unlocked@plt>
  402a70:	ldr	x23, [sp, #112]
  402a74:	adrp	x1, 409000 <ferror@plt+0x7710>
  402a78:	mov	w2, #0x5                   	// #5
  402a7c:	mov	x0, xzr
  402a80:	add	x1, x1, #0xcc9
  402a84:	bl	401870 <dcgettext@plt>
  402a88:	mov	x2, x0
  402a8c:	mov	w0, #0x1                   	// #1
  402a90:	adrp	x1, 40a000 <ferror@plt+0x8710>
  402a94:	add	x1, x1, #0x350
  402a98:	bl	4016a0 <__printf_chk@plt>
  402a9c:	b	402c28 <ferror@plt+0x1338>
  402aa0:	ldr	x24, [sp, #120]
  402aa4:	mov	x20, xzr
  402aa8:	mov	x14, x27
  402aac:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402ab0:	ldrb	w10, [x8, #680]
  402ab4:	ldr	x8, [sp, #40]
  402ab8:	cmp	x20, x19
  402abc:	cset	w9, eq  // eq = none
  402ac0:	cinc	x8, x8, ne  // ne = any
  402ac4:	tbz	w10, #0, 402ae0 <ferror@plt+0x11f0>
  402ac8:	ldr	w10, [sp, #28]
  402acc:	str	x8, [sp, #40]
  402ad0:	orr	w10, w10, w9
  402ad4:	str	w10, [sp, #28]
  402ad8:	ldp	x19, x23, [sp, #104]
  402adc:	b	402c28 <ferror@plt+0x1338>
  402ae0:	cmp	x20, x19
  402ae4:	b.ne	402b00 <ferror@plt+0x1210>  // b.any
  402ae8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402aec:	ldrb	w8, [x8, #682]
  402af0:	tbz	w8, #0, 402b00 <ferror@plt+0x1210>
  402af4:	mov	w8, #0x1                   	// #1
  402af8:	str	w8, [sp, #28]
  402afc:	b	402ad8 <ferror@plt+0x11e8>
  402b00:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402b04:	ldr	x8, [x8, #640]
  402b08:	cbz	w23, 402bbc <ferror@plt+0x12cc>
  402b0c:	ldp	x9, x10, [x8, #40]
  402b10:	cmp	x9, x10
  402b14:	b.cs	402c70 <ferror@plt+0x1380>  // b.hs, b.nlast
  402b18:	add	x10, x9, #0x1
  402b1c:	str	x10, [x8, #40]
  402b20:	mov	w8, #0x5c                  	// #92
  402b24:	strb	w8, [x9]
  402b28:	ldr	x23, [sp, #112]
  402b2c:	b	402b50 <ferror@plt+0x1260>
  402b30:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402b34:	ldr	x1, [x8, #640]
  402b38:	adrp	x0, 409000 <ferror@plt+0x7710>
  402b3c:	add	x0, x0, #0xe54
  402b40:	mov	x25, x14
  402b44:	bl	401880 <fputs_unlocked@plt>
  402b48:	mov	x14, x25
  402b4c:	add	x14, x25, #0x1
  402b50:	ldrb	w1, [x14]
  402b54:	ldr	x8, [sp, #40]
  402b58:	cmp	w1, #0xa
  402b5c:	b.eq	402b94 <ferror@plt+0x12a4>  // b.none
  402b60:	cmp	w1, #0x5c
  402b64:	b.eq	402b30 <ferror@plt+0x1240>  // b.none
  402b68:	cbz	w1, 402bd0 <ferror@plt+0x12e0>
  402b6c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402b70:	ldr	x0, [x8, #640]
  402b74:	ldp	x8, x9, [x0, #40]
  402b78:	cmp	x8, x9
  402b7c:	b.cs	402ba8 <ferror@plt+0x12b8>  // b.hs, b.nlast
  402b80:	add	x9, x8, #0x1
  402b84:	str	x9, [x0, #40]
  402b88:	strb	w1, [x8]
  402b8c:	add	x14, x14, #0x1
  402b90:	b	402b50 <ferror@plt+0x1260>
  402b94:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402b98:	ldr	x1, [x8, #640]
  402b9c:	adrp	x0, 409000 <ferror@plt+0x7710>
  402ba0:	add	x0, x0, #0xe51
  402ba4:	b	402b40 <ferror@plt+0x1250>
  402ba8:	mov	x25, x14
  402bac:	bl	401770 <__overflow@plt>
  402bb0:	mov	x14, x25
  402bb4:	add	x14, x25, #0x1
  402bb8:	b	402b50 <ferror@plt+0x1260>
  402bbc:	mov	x0, x14
  402bc0:	mov	x1, x8
  402bc4:	bl	401880 <fputs_unlocked@plt>
  402bc8:	ldr	x23, [sp, #112]
  402bcc:	ldr	x8, [sp, #40]
  402bd0:	cmp	x20, x19
  402bd4:	b.eq	402c10 <ferror@plt+0x1320>  // b.none
  402bd8:	adrp	x1, 409000 <ferror@plt+0x7710>
  402bdc:	add	x8, x8, #0x1
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	mov	x0, xzr
  402be8:	add	x1, x1, #0xcdd
  402bec:	str	x8, [sp, #40]
  402bf0:	bl	401870 <dcgettext@plt>
  402bf4:	adrp	x1, 40a000 <ferror@plt+0x8710>
  402bf8:	mov	x2, x0
  402bfc:	mov	w0, #0x1                   	// #1
  402c00:	add	x1, x1, #0x350
  402c04:	bl	4016a0 <__printf_chk@plt>
  402c08:	ldr	x19, [sp, #104]
  402c0c:	b	402c28 <ferror@plt+0x1338>
  402c10:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402c14:	ldrb	w8, [x8, #682]
  402c18:	ldr	x19, [sp, #104]
  402c1c:	tbz	w8, #0, 402c34 <ferror@plt+0x1344>
  402c20:	mov	w8, #0x1                   	// #1
  402c24:	str	w8, [sp, #28]
  402c28:	mov	w8, #0x1                   	// #1
  402c2c:	str	w8, [sp, #52]
  402c30:	b	4022ec <ferror@plt+0x9fc>
  402c34:	adrp	x1, 409000 <ferror@plt+0x7710>
  402c38:	mov	w2, #0x5                   	// #5
  402c3c:	mov	x0, xzr
  402c40:	add	x1, x1, #0xce4
  402c44:	bl	401870 <dcgettext@plt>
  402c48:	mov	x2, x0
  402c4c:	mov	w0, #0x1                   	// #1
  402c50:	mov	w8, #0x1                   	// #1
  402c54:	str	w8, [sp, #28]
  402c58:	b	402a90 <ferror@plt+0x11a0>
  402c5c:	mov	w1, #0x5c                  	// #92
  402c60:	mov	x0, x8
  402c64:	bl	401770 <__overflow@plt>
  402c68:	mov	x11, x27
  402c6c:	b	4029d4 <ferror@plt+0x10e4>
  402c70:	mov	w1, #0x5c                  	// #92
  402c74:	mov	x0, x8
  402c78:	bl	401770 <__overflow@plt>
  402c7c:	mov	x14, x27
  402c80:	b	402b28 <ferror@plt+0x1238>
  402c84:	ldur	x0, [x29, #-96]
  402c88:	bl	401800 <free@plt>
  402c8c:	ldrb	w8, [x28]
  402c90:	tbnz	w8, #5, 402ce0 <ferror@plt+0x13f0>
  402c94:	ldr	w8, [sp, #76]
  402c98:	adrp	x22, 41b000 <ferror@plt+0x19710>
  402c9c:	cbz	w8, 402d28 <ferror@plt+0x1438>
  402ca0:	mov	x0, x28
  402ca4:	bl	408930 <ferror@plt+0x7040>
  402ca8:	cbz	w0, 402d28 <ferror@plt+0x1438>
  402cac:	bl	4018c0 <__errno_location@plt>
  402cb0:	mov	x2, x19
  402cb4:	ldr	w19, [x0]
  402cb8:	mov	w1, #0x3                   	// #3
  402cbc:	mov	w0, wzr
  402cc0:	bl	40728c <ferror@plt+0x599c>
  402cc4:	adrp	x2, 409000 <ferror@plt+0x7710>
  402cc8:	mov	x3, x0
  402ccc:	mov	w0, wzr
  402cd0:	mov	w1, w19
  402cd4:	add	x2, x2, #0xf0c
  402cd8:	bl	4015b0 <error@plt>
  402cdc:	b	402ecc <ferror@plt+0x15dc>
  402ce0:	adrp	x1, 409000 <ferror@plt+0x7710>
  402ce4:	mov	w2, #0x5                   	// #5
  402ce8:	mov	x0, xzr
  402cec:	add	x1, x1, #0xce7
  402cf0:	bl	401870 <dcgettext@plt>
  402cf4:	mov	x2, x19
  402cf8:	mov	x19, x0
  402cfc:	mov	w1, #0x3                   	// #3
  402d00:	mov	w0, wzr
  402d04:	bl	40728c <ferror@plt+0x599c>
  402d08:	mov	x3, x0
  402d0c:	mov	w0, wzr
  402d10:	mov	w1, wzr
  402d14:	mov	x2, x19
  402d18:	bl	4015b0 <error@plt>
  402d1c:	mov	w8, wzr
  402d20:	adrp	x22, 41b000 <ferror@plt+0x19710>
  402d24:	b	402ed0 <ferror@plt+0x15e0>
  402d28:	ldr	w8, [sp, #52]
  402d2c:	tbz	w8, #0, 402e88 <ferror@plt+0x1598>
  402d30:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402d34:	mov	x20, x23
  402d38:	ldrb	w8, [x8, #680]
  402d3c:	ldr	w23, [sp, #84]
  402d40:	ldr	x25, [sp, #56]
  402d44:	ldr	x28, [sp, #88]
  402d48:	mov	x27, x24
  402d4c:	adrp	x24, 41b000 <ferror@plt+0x19710>
  402d50:	tbnz	w8, #0, 402e50 <ferror@plt+0x1560>
  402d54:	cbz	x27, 402d8c <ferror@plt+0x149c>
  402d58:	adrp	x1, 409000 <ferror@plt+0x7710>
  402d5c:	adrp	x2, 409000 <ferror@plt+0x7710>
  402d60:	mov	w4, #0x5                   	// #5
  402d64:	mov	x0, xzr
  402d68:	add	x1, x1, #0xd28
  402d6c:	add	x2, x2, #0xd52
  402d70:	mov	x3, x27
  402d74:	bl	401850 <dcngettext@plt>
  402d78:	mov	x2, x0
  402d7c:	mov	w0, wzr
  402d80:	mov	w1, wzr
  402d84:	mov	x3, x27
  402d88:	bl	4015b0 <error@plt>
  402d8c:	ldr	x3, [sp, #32]
  402d90:	cbz	x3, 402dc4 <ferror@plt+0x14d4>
  402d94:	adrp	x1, 409000 <ferror@plt+0x7710>
  402d98:	adrp	x2, 409000 <ferror@plt+0x7710>
  402d9c:	mov	w4, #0x5                   	// #5
  402da0:	mov	x0, xzr
  402da4:	add	x1, x1, #0xd7e
  402da8:	add	x2, x2, #0xda9
  402dac:	bl	401850 <dcngettext@plt>
  402db0:	ldr	x3, [sp, #32]
  402db4:	mov	x2, x0
  402db8:	mov	w0, wzr
  402dbc:	mov	w1, wzr
  402dc0:	bl	4015b0 <error@plt>
  402dc4:	ldr	x27, [sp, #40]
  402dc8:	cbz	x27, 402e00 <ferror@plt+0x1510>
  402dcc:	adrp	x1, 409000 <ferror@plt+0x7710>
  402dd0:	adrp	x2, 409000 <ferror@plt+0x7710>
  402dd4:	mov	w4, #0x5                   	// #5
  402dd8:	mov	x0, xzr
  402ddc:	add	x1, x1, #0xdd5
  402de0:	add	x2, x2, #0xe02
  402de4:	mov	x3, x27
  402de8:	bl	401850 <dcngettext@plt>
  402dec:	mov	x2, x0
  402df0:	mov	w0, wzr
  402df4:	mov	w1, wzr
  402df8:	mov	x3, x27
  402dfc:	bl	4015b0 <error@plt>
  402e00:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402e04:	ldrb	w8, [x8, #683]
  402e08:	ldr	w9, [sp, #28]
  402e0c:	orn	w8, w9, w8
  402e10:	tbnz	w8, #0, 402e50 <ferror@plt+0x1560>
  402e14:	adrp	x1, 409000 <ferror@plt+0x7710>
  402e18:	mov	w2, #0x5                   	// #5
  402e1c:	mov	x0, xzr
  402e20:	add	x1, x1, #0xe30
  402e24:	bl	401870 <dcgettext@plt>
  402e28:	mov	x2, x19
  402e2c:	mov	x19, x0
  402e30:	mov	w1, #0x3                   	// #3
  402e34:	mov	w0, wzr
  402e38:	bl	40728c <ferror@plt+0x599c>
  402e3c:	mov	x3, x0
  402e40:	mov	w0, wzr
  402e44:	mov	w1, wzr
  402e48:	mov	x2, x19
  402e4c:	bl	4015b0 <error@plt>
  402e50:	ldp	x8, x9, [sp, #32]
  402e54:	orr	x8, x8, x9
  402e58:	ldr	w9, [sp, #28]
  402e5c:	cmp	x8, #0x0
  402e60:	cset	w8, ne  // ne = any
  402e64:	orn	w8, w8, w9
  402e68:	tbnz	w8, #0, 402fe0 <ferror@plt+0x16f0>
  402e6c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402e70:	ldrb	w8, [x8, #684]
  402e74:	cmp	x20, #0x0
  402e78:	cset	w9, eq  // eq = none
  402e7c:	eor	w8, w8, #0x1
  402e80:	orr	w8, w9, w8
  402e84:	b	402ee0 <ferror@plt+0x15f0>
  402e88:	adrp	x1, 409000 <ferror@plt+0x7710>
  402e8c:	mov	w2, #0x5                   	// #5
  402e90:	mov	x0, xzr
  402e94:	add	x1, x1, #0xcf6
  402e98:	bl	401870 <dcgettext@plt>
  402e9c:	mov	x2, x19
  402ea0:	mov	x19, x0
  402ea4:	mov	w1, #0x3                   	// #3
  402ea8:	mov	w0, wzr
  402eac:	bl	40728c <ferror@plt+0x599c>
  402eb0:	adrp	x4, 409000 <ferror@plt+0x7710>
  402eb4:	mov	x3, x0
  402eb8:	mov	w0, wzr
  402ebc:	mov	w1, wzr
  402ec0:	mov	x2, x19
  402ec4:	add	x4, x4, #0x286
  402ec8:	bl	4015b0 <error@plt>
  402ecc:	mov	w8, wzr
  402ed0:	ldr	w23, [sp, #84]
  402ed4:	ldr	x25, [sp, #56]
  402ed8:	ldr	x28, [sp, #88]
  402edc:	adrp	x24, 41b000 <ferror@plt+0x19710>
  402ee0:	ldr	w9, [sp, #100]
  402ee4:	and	w9, w9, w8
  402ee8:	str	w9, [sp, #100]
  402eec:	b	4020dc <ferror@plt+0x7ec>
  402ef0:	mov	x27, x19
  402ef4:	mov	w19, wzr
  402ef8:	ldr	w8, [sp, #80]
  402efc:	tbnz	w8, #0, 402178 <ferror@plt+0x888>
  402f00:	tbz	w19, #0, 402f24 <ferror@plt+0x1634>
  402f04:	ldr	x0, [x22, #640]
  402f08:	ldp	x8, x9, [x0, #40]
  402f0c:	cmp	x8, x9
  402f10:	b.cs	40308c <ferror@plt+0x179c>  // b.hs, b.nlast
  402f14:	add	x9, x8, #0x1
  402f18:	str	x9, [x0, #40]
  402f1c:	mov	w9, #0x5c                  	// #92
  402f20:	strb	w9, [x8]
  402f24:	ldr	x8, [x24, #696]
  402f28:	cmp	x8, #0x2
  402f2c:	b.cc	402f54 <ferror@plt+0x1664>  // b.lo, b.ul, b.last
  402f30:	mov	x20, xzr
  402f34:	ldrb	w2, [x26, x20]
  402f38:	mov	w0, #0x1                   	// #1
  402f3c:	mov	x1, x21
  402f40:	bl	4016a0 <__printf_chk@plt>
  402f44:	ldr	x8, [x24, #696]
  402f48:	add	x20, x20, #0x1
  402f4c:	cmp	x20, x8, lsr #1
  402f50:	b.cc	402f34 <ferror@plt+0x1644>  // b.lo, b.ul, b.last
  402f54:	ldr	w8, [sp, #80]
  402f58:	tbnz	w8, #0, 402fac <ferror@plt+0x16bc>
  402f5c:	ldr	x0, [x22, #640]
  402f60:	ldp	x8, x9, [x0, #40]
  402f64:	cmp	x8, x9
  402f68:	b.cs	402ff0 <ferror@plt+0x1700>  // b.hs, b.nlast
  402f6c:	add	x9, x8, #0x1
  402f70:	str	x9, [x0, #40]
  402f74:	mov	w9, #0x20                  	// #32
  402f78:	strb	w9, [x8]
  402f7c:	ldr	x0, [x22, #640]
  402f80:	ldp	x8, x9, [x0, #40]
  402f84:	cmp	x8, x9
  402f88:	b.cs	402ffc <ferror@plt+0x170c>  // b.hs, b.nlast
  402f8c:	add	x9, x8, #0x1
  402f90:	str	x9, [x0, #40]
  402f94:	ldr	w9, [sp, #24]
  402f98:	strb	w9, [x8]
  402f9c:	tbnz	w19, #0, 403020 <ferror@plt+0x1730>
  402fa0:	ldr	x1, [x22, #640]
  402fa4:	mov	x0, x27
  402fa8:	bl	401880 <fputs_unlocked@plt>
  402fac:	ldr	x0, [x22, #640]
  402fb0:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402fb4:	ldrb	w9, [x8, #685]
  402fb8:	ldp	x8, x10, [x0, #40]
  402fbc:	cmp	w9, #0x0
  402fc0:	mov	w9, #0xa                   	// #10
  402fc4:	csel	w1, wzr, w9, ne  // ne = any
  402fc8:	cmp	x8, x10
  402fcc:	b.cs	402fe8 <ferror@plt+0x16f8>  // b.hs, b.nlast
  402fd0:	add	x9, x8, #0x1
  402fd4:	str	x9, [x0, #40]
  402fd8:	strb	w1, [x8]
  402fdc:	b	4020dc <ferror@plt+0x7ec>
  402fe0:	mov	w8, wzr
  402fe4:	b	402ee0 <ferror@plt+0x15f0>
  402fe8:	bl	401770 <__overflow@plt>
  402fec:	b	4020dc <ferror@plt+0x7ec>
  402ff0:	mov	w1, #0x20                  	// #32
  402ff4:	bl	401770 <__overflow@plt>
  402ff8:	b	402f7c <ferror@plt+0x168c>
  402ffc:	ldr	w1, [sp, #24]
  403000:	bl	401770 <__overflow@plt>
  403004:	tbnz	w19, #0, 403020 <ferror@plt+0x1730>
  403008:	b	402fa0 <ferror@plt+0x16b0>
  40300c:	ldr	x1, [x22, #640]
  403010:	adrp	x0, 409000 <ferror@plt+0x7710>
  403014:	add	x0, x0, #0xe54
  403018:	bl	401880 <fputs_unlocked@plt>
  40301c:	add	x27, x27, #0x1
  403020:	ldrb	w1, [x27]
  403024:	cmp	w1, #0xa
  403028:	b.eq	40305c <ferror@plt+0x176c>  // b.none
  40302c:	cmp	w1, #0x5c
  403030:	b.eq	40300c <ferror@plt+0x171c>  // b.none
  403034:	cbz	w1, 402fac <ferror@plt+0x16bc>
  403038:	ldr	x0, [x22, #640]
  40303c:	ldp	x8, x9, [x0, #40]
  403040:	cmp	x8, x9
  403044:	b.cs	403074 <ferror@plt+0x1784>  // b.hs, b.nlast
  403048:	add	x9, x8, #0x1
  40304c:	str	x9, [x0, #40]
  403050:	strb	w1, [x8]
  403054:	add	x27, x27, #0x1
  403058:	b	403020 <ferror@plt+0x1730>
  40305c:	ldr	x1, [x22, #640]
  403060:	adrp	x0, 409000 <ferror@plt+0x7710>
  403064:	add	x0, x0, #0xe51
  403068:	bl	401880 <fputs_unlocked@plt>
  40306c:	add	x27, x27, #0x1
  403070:	b	403020 <ferror@plt+0x1730>
  403074:	bl	401770 <__overflow@plt>
  403078:	add	x27, x27, #0x1
  40307c:	b	403020 <ferror@plt+0x1730>
  403080:	mov	w1, #0x5c                  	// #92
  403084:	bl	401770 <__overflow@plt>
  403088:	b	40219c <ferror@plt+0x8ac>
  40308c:	mov	w1, #0x5c                  	// #92
  403090:	bl	401770 <__overflow@plt>
  403094:	b	402f24 <ferror@plt+0x1634>
  403098:	adrp	x8, 41b000 <ferror@plt+0x19710>
  40309c:	ldrb	w8, [x8, #704]
  4030a0:	tbz	w8, #0, 4030b8 <ferror@plt+0x17c8>
  4030a4:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4030a8:	ldr	x0, [x8, #648]
  4030ac:	bl	408930 <ferror@plt+0x7040>
  4030b0:	cmn	w0, #0x1
  4030b4:	b.eq	4032e4 <ferror@plt+0x19f4>  // b.none
  4030b8:	ldr	w8, [sp, #100]
  4030bc:	ldp	x20, x19, [sp, #384]
  4030c0:	ldp	x22, x21, [sp, #368]
  4030c4:	ldp	x24, x23, [sp, #352]
  4030c8:	ldp	x26, x25, [sp, #336]
  4030cc:	ldp	x28, x27, [sp, #320]
  4030d0:	ldp	x29, x30, [sp, #304]
  4030d4:	mvn	w8, w8
  4030d8:	and	w0, w8, #0x1
  4030dc:	add	sp, sp, #0x190
  4030e0:	ret
  4030e4:	adrp	x1, 409000 <ferror@plt+0x7710>
  4030e8:	add	x1, x1, #0xc7e
  4030ec:	mov	w2, #0x5                   	// #5
  4030f0:	mov	x0, xzr
  4030f4:	bl	401870 <dcgettext@plt>
  4030f8:	mov	x2, x19
  4030fc:	mov	x19, x0
  403100:	mov	w1, #0x3                   	// #3
  403104:	mov	w0, wzr
  403108:	bl	40728c <ferror@plt+0x599c>
  40310c:	mov	x3, x0
  403110:	mov	w0, #0x1                   	// #1
  403114:	mov	w1, wzr
  403118:	mov	x2, x19
  40311c:	bl	4015b0 <error@plt>
  403120:	cmn	w0, #0x3
  403124:	b.ne	403168 <ferror@plt+0x1878>  // b.any
  403128:	adrp	x8, 41b000 <ferror@plt+0x19710>
  40312c:	ldr	x0, [x8, #640]
  403130:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403134:	ldr	x3, [x8, #496]
  403138:	adrp	x1, 409000 <ferror@plt+0x7710>
  40313c:	adrp	x2, 409000 <ferror@plt+0x7710>
  403140:	adrp	x4, 409000 <ferror@plt+0x7710>
  403144:	adrp	x5, 409000 <ferror@plt+0x7710>
  403148:	add	x1, x1, #0x7be
  40314c:	add	x2, x2, #0x81e
  403150:	add	x4, x4, #0x82c
  403154:	add	x5, x5, #0x83a
  403158:	mov	x6, xzr
  40315c:	bl	407c18 <ferror@plt+0x6328>
  403160:	mov	w0, wzr
  403164:	bl	4015a0 <exit@plt>
  403168:	cmn	w0, #0x2
  40316c:	b.ne	4031d0 <ferror@plt+0x18e0>  // b.any
  403170:	mov	w0, wzr
  403174:	bl	401a0c <ferror@plt+0x11c>
  403178:	adrp	x1, 409000 <ferror@plt+0x7710>
  40317c:	add	x1, x1, #0x7ed
  403180:	mov	w2, #0x5                   	// #5
  403184:	mov	x0, xzr
  403188:	bl	401870 <dcgettext@plt>
  40318c:	mov	x19, x0
  403190:	mov	x0, x24
  403194:	bl	4074cc <ferror@plt+0x5bdc>
  403198:	mov	x3, x0
  40319c:	mov	w0, wzr
  4031a0:	mov	w1, wzr
  4031a4:	mov	x2, x19
  4031a8:	bl	4015b0 <error@plt>
  4031ac:	adrp	x1, 409000 <ferror@plt+0x7710>
  4031b0:	add	x1, x1, #0x800
  4031b4:	mov	w2, #0x5                   	// #5
  4031b8:	mov	x0, xzr
  4031bc:	bl	401870 <dcgettext@plt>
  4031c0:	mov	x2, x0
  4031c4:	mov	w0, #0x1                   	// #1
  4031c8:	mov	w1, wzr
  4031cc:	bl	4015b0 <error@plt>
  4031d0:	mov	w0, #0x1                   	// #1
  4031d4:	bl	401a0c <ferror@plt+0x11c>
  4031d8:	adrp	x1, 409000 <ferror@plt+0x7710>
  4031dc:	add	x1, x1, #0x7ed
  4031e0:	mov	w2, #0x5                   	// #5
  4031e4:	mov	x0, xzr
  4031e8:	bl	401870 <dcgettext@plt>
  4031ec:	mov	x19, x0
  4031f0:	mov	x0, x24
  4031f4:	bl	4074cc <ferror@plt+0x5bdc>
  4031f8:	mov	x3, x0
  4031fc:	mov	w0, wzr
  403200:	mov	w1, wzr
  403204:	mov	x2, x19
  403208:	bl	4015b0 <error@plt>
  40320c:	adrp	x1, 409000 <ferror@plt+0x7710>
  403210:	add	x1, x1, #0x847
  403214:	mov	w2, #0x5                   	// #5
  403218:	mov	x0, xzr
  40321c:	bl	401870 <dcgettext@plt>
  403220:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403224:	ldr	w8, [x8, #692]
  403228:	adrp	x9, 409000 <ferror@plt+0x7710>
  40322c:	add	x9, x9, #0x188
  403230:	mov	x19, x0
  403234:	ldr	x8, [x9, x8, lsl #3]
  403238:	mov	x0, x8
  40323c:	bl	4074cc <ferror@plt+0x5bdc>
  403240:	mov	x3, x0
  403244:	mov	w0, #0x1                   	// #1
  403248:	mov	w4, #0x200                 	// #512
  40324c:	mov	w1, wzr
  403250:	mov	x2, x19
  403254:	bl	4015b0 <error@plt>
  403258:	adrp	x1, 409000 <ferror@plt+0x7710>
  40325c:	add	x1, x1, #0x870
  403260:	b	4032c0 <ferror@plt+0x19d0>
  403264:	adrp	x1, 409000 <ferror@plt+0x7710>
  403268:	add	x1, x1, #0x893
  40326c:	b	4032c0 <ferror@plt+0x19d0>
  403270:	adrp	x1, 409000 <ferror@plt+0x7710>
  403274:	add	x1, x1, #0x8cf
  403278:	b	4032c0 <ferror@plt+0x19d0>
  40327c:	adrp	x1, 409000 <ferror@plt+0x7710>
  403280:	add	x1, x1, #0x908
  403284:	b	4032c0 <ferror@plt+0x19d0>
  403288:	adrp	x1, 409000 <ferror@plt+0x7710>
  40328c:	add	x1, x1, #0x951
  403290:	b	4032c0 <ferror@plt+0x19d0>
  403294:	adrp	x1, 409000 <ferror@plt+0x7710>
  403298:	add	x1, x1, #0x999
  40329c:	b	4032c0 <ferror@plt+0x19d0>
  4032a0:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032a4:	add	x1, x1, #0x9d9
  4032a8:	b	4032c0 <ferror@plt+0x19d0>
  4032ac:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032b0:	add	x1, x1, #0xa17
  4032b4:	b	4032c0 <ferror@plt+0x19d0>
  4032b8:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032bc:	add	x1, x1, #0xa56
  4032c0:	mov	w2, #0x5                   	// #5
  4032c4:	mov	x0, xzr
  4032c8:	bl	401870 <dcgettext@plt>
  4032cc:	mov	x2, x0
  4032d0:	mov	w0, wzr
  4032d4:	mov	w1, wzr
  4032d8:	bl	4015b0 <error@plt>
  4032dc:	mov	w0, #0x1                   	// #1
  4032e0:	bl	401a0c <ferror@plt+0x11c>
  4032e4:	bl	4018c0 <__errno_location@plt>
  4032e8:	ldr	w19, [x0]
  4032ec:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032f0:	add	x1, x1, #0xaa8
  4032f4:	mov	w2, #0x5                   	// #5
  4032f8:	mov	x0, xzr
  4032fc:	bl	401870 <dcgettext@plt>
  403300:	mov	x2, x0
  403304:	mov	w0, #0x1                   	// #1
  403308:	mov	w1, w19
  40330c:	bl	4015b0 <error@plt>
  403310:	stp	x29, x30, [sp, #-64]!
  403314:	stp	x22, x21, [sp, #32]
  403318:	mov	x22, x1
  40331c:	adrp	x1, 409000 <ferror@plt+0x7710>
  403320:	add	x1, x1, #0xf64
  403324:	str	x23, [sp, #16]
  403328:	stp	x20, x19, [sp, #48]
  40332c:	mov	x29, sp
  403330:	mov	x23, x2
  403334:	mov	x19, x0
  403338:	bl	4017c0 <strcmp@plt>
  40333c:	mov	w21, w0
  403340:	strb	wzr, [x23]
  403344:	cbz	w0, 40338c <ferror@plt+0x1a9c>
  403348:	adrp	x1, 409000 <ferror@plt+0x7710>
  40334c:	add	x1, x1, #0xcf4
  403350:	mov	x0, x19
  403354:	bl	405c54 <ferror@plt+0x4364>
  403358:	mov	x20, x0
  40335c:	cbnz	x0, 4033a0 <ferror@plt+0x1ab0>
  403360:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403364:	ldrb	w20, [x8, #683]
  403368:	bl	4018c0 <__errno_location@plt>
  40336c:	cmp	w20, #0x1
  403370:	b.ne	403428 <ferror@plt+0x1b38>  // b.any
  403374:	ldr	w8, [x0]
  403378:	cmp	w8, #0x2
  40337c:	b.ne	403428 <ferror@plt+0x1b38>  // b.any
  403380:	mov	w0, #0x1                   	// #1
  403384:	strb	w0, [x23]
  403388:	b	403458 <ferror@plt+0x1b68>
  40338c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403390:	ldr	x20, [x8, #648]
  403394:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403398:	mov	w9, #0x1                   	// #1
  40339c:	strb	w9, [x8, #704]
  4033a0:	mov	w1, #0x2                   	// #2
  4033a4:	mov	x0, x20
  4033a8:	bl	405c20 <ferror@plt+0x4330>
  4033ac:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4033b0:	ldr	x8, [x8, #672]
  4033b4:	mov	x0, x20
  4033b8:	mov	x1, x22
  4033bc:	lsr	x2, x8, #3
  4033c0:	bl	405558 <ferror@plt+0x3c68>
  4033c4:	cbz	w0, 403414 <ferror@plt+0x1b24>
  4033c8:	bl	4018c0 <__errno_location@plt>
  4033cc:	ldr	w21, [x0]
  4033d0:	mov	w1, #0x3                   	// #3
  4033d4:	mov	w0, wzr
  4033d8:	mov	x2, x19
  4033dc:	bl	40728c <ferror@plt+0x599c>
  4033e0:	adrp	x2, 409000 <ferror@plt+0x7710>
  4033e4:	mov	x3, x0
  4033e8:	add	x2, x2, #0xf0c
  4033ec:	mov	w0, wzr
  4033f0:	mov	w1, w21
  4033f4:	bl	4015b0 <error@plt>
  4033f8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4033fc:	ldr	x8, [x8, #648]
  403400:	cmp	x20, x8
  403404:	b.eq	403454 <ferror@plt+0x1b64>  // b.none
  403408:	mov	x0, x20
  40340c:	bl	408930 <ferror@plt+0x7040>
  403410:	b	403454 <ferror@plt+0x1b64>
  403414:	cbz	w21, 40346c <ferror@plt+0x1b7c>
  403418:	mov	x0, x20
  40341c:	bl	408930 <ferror@plt+0x7040>
  403420:	cbz	w0, 40346c <ferror@plt+0x1b7c>
  403424:	bl	4018c0 <__errno_location@plt>
  403428:	ldr	w20, [x0]
  40342c:	mov	w1, #0x3                   	// #3
  403430:	mov	w0, wzr
  403434:	mov	x2, x19
  403438:	bl	40728c <ferror@plt+0x599c>
  40343c:	adrp	x2, 409000 <ferror@plt+0x7710>
  403440:	mov	x3, x0
  403444:	add	x2, x2, #0xf0c
  403448:	mov	w0, wzr
  40344c:	mov	w1, w20
  403450:	bl	4015b0 <error@plt>
  403454:	mov	w0, wzr
  403458:	ldp	x20, x19, [sp, #48]
  40345c:	ldp	x22, x21, [sp, #32]
  403460:	ldr	x23, [sp, #16]
  403464:	ldp	x29, x30, [sp], #64
  403468:	ret
  40346c:	mov	w0, #0x1                   	// #1
  403470:	b	403458 <ferror@plt+0x1b68>
  403474:	adrp	x9, 409000 <ferror@plt+0x7710>
  403478:	movi	v0.2d, #0x0
  40347c:	add	x9, x9, #0xe68
  403480:	stp	q0, q0, [x0, #208]
  403484:	stp	q0, q0, [x0, #176]
  403488:	stp	q0, q0, [x0, #144]
  40348c:	stp	q0, q0, [x0, #112]
  403490:	stp	q0, q0, [x0, #80]
  403494:	stp	q0, q0, [x0, #48]
  403498:	stp	q0, q0, [x0, #16]
  40349c:	str	q0, [x0]
  4034a0:	ldp	q0, q1, [x9, #32]
  4034a4:	ldp	q2, q3, [x9]
  4034a8:	mov	x8, xzr
  4034ac:	add	x9, x1, #0x3
  4034b0:	str	xzr, [x0, #240]
  4034b4:	stp	q0, q1, [x0, #32]
  4034b8:	stp	q2, q3, [x0]
  4034bc:	add	x10, x9, x8
  4034c0:	ldr	x11, [x0, x8]
  4034c4:	ldur	x10, [x10, #-3]
  4034c8:	eor	x10, x10, x11
  4034cc:	str	x10, [x0, x8]
  4034d0:	add	x8, x8, #0x8
  4034d4:	cmp	x8, #0x40
  4034d8:	b.ne	4034bc <ferror@plt+0x1bcc>  // b.any
  4034dc:	ldrb	w8, [x1]
  4034e0:	str	x8, [x0, #232]
  4034e4:	mov	w0, wzr
  4034e8:	ret
  4034ec:	sub	x8, x1, #0x1
  4034f0:	cmp	x8, #0x3f
  4034f4:	b.ls	403500 <ferror@plt+0x1c10>  // b.plast
  4034f8:	mov	w0, #0xffffffff            	// #-1
  4034fc:	ret
  403500:	mov	x8, xzr
  403504:	strb	w1, [sp, #-64]!
  403508:	mov	w10, #0x100                 	// #256
  40350c:	sturh	w10, [sp, #1]
  403510:	mov	w10, #0x1                   	// #1
  403514:	strb	w10, [sp, #3]
  403518:	adrp	x10, 409000 <ferror@plt+0x7710>
  40351c:	movi	v0.2d, #0x0
  403520:	add	x10, x10, #0xe68
  403524:	stur	q0, [sp, #4]
  403528:	stur	q0, [sp, #20]
  40352c:	stur	q0, [sp, #36]
  403530:	str	q0, [sp, #48]
  403534:	stp	q0, q0, [x0, #208]
  403538:	stp	q0, q0, [x0, #176]
  40353c:	stp	q0, q0, [x0, #144]
  403540:	stp	q0, q0, [x0, #112]
  403544:	stp	q0, q0, [x0, #80]
  403548:	stp	q0, q0, [x0, #48]
  40354c:	stp	q0, q0, [x0, #16]
  403550:	str	q0, [x0]
  403554:	ldp	q0, q1, [x10, #32]
  403558:	ldp	q2, q3, [x10]
  40355c:	mov	x9, sp
  403560:	orr	x10, x9, #0x3
  403564:	str	xzr, [x0, #240]
  403568:	stp	q0, q1, [x0, #32]
  40356c:	stp	q2, q3, [x0]
  403570:	add	x12, x10, x8
  403574:	ldrb	w11, [x9, x8]
  403578:	ldurb	w13, [x12, #-2]
  40357c:	ldurb	w14, [x12, #-1]
  403580:	ldrb	w15, [x12]
  403584:	bfi	x11, x13, #8, #8
  403588:	ldrb	w13, [x12, #1]
  40358c:	bfi	x11, x14, #16, #8
  403590:	ldrb	w14, [x12, #2]
  403594:	bfi	x11, x15, #24, #8
  403598:	ldrb	w15, [x12, #3]
  40359c:	ldrb	w12, [x12, #4]
  4035a0:	bfi	x11, x13, #32, #8
  4035a4:	ldr	x13, [x0, x8]
  4035a8:	bfi	x11, x14, #40, #8
  4035ac:	orr	x11, x11, x15, lsl #48
  4035b0:	orr	x11, x11, x12, lsl #56
  4035b4:	eor	x11, x11, x13
  4035b8:	str	x11, [x0, x8]
  4035bc:	add	x8, x8, #0x8
  4035c0:	cmp	x8, #0x40
  4035c4:	b.ne	403570 <ferror@plt+0x1c80>  // b.any
  4035c8:	and	x9, x1, #0xff
  4035cc:	str	x9, [x0, #232]
  4035d0:	add	sp, sp, #0x40
  4035d4:	mov	w0, wzr
  4035d8:	ret
  4035dc:	sub	sp, sp, #0xe0
  4035e0:	sub	x9, x1, #0x1
  4035e4:	cmp	x9, #0x3f
  4035e8:	stp	x29, x30, [sp, #192]
  4035ec:	str	x19, [sp, #208]
  4035f0:	add	x29, sp, #0xc0
  4035f4:	b.ls	403600 <ferror@plt+0x1d10>  // b.plast
  4035f8:	mov	w0, #0xffffffff            	// #-1
  4035fc:	b	403740 <ferror@plt+0x1e50>
  403600:	mov	x19, x0
  403604:	mov	w0, #0xffffffff            	// #-1
  403608:	cbz	x2, 403740 <ferror@plt+0x1e50>
  40360c:	sub	x9, x3, #0x1
  403610:	mov	x8, x3
  403614:	cmp	x9, #0x3f
  403618:	b.hi	403740 <ferror@plt+0x1e50>  // b.pmore
  40361c:	sub	x11, x29, #0x40
  403620:	mov	w10, #0x101                 	// #257
  403624:	movi	v0.2d, #0x0
  403628:	sturb	w1, [x29, #-64]
  40362c:	sturb	w8, [x29, #-63]
  403630:	sturh	w10, [x29, #-62]
  403634:	stur	q0, [x11, #4]
  403638:	stur	q0, [x11, #20]
  40363c:	stur	q0, [x11, #36]
  403640:	adrp	x11, 409000 <ferror@plt+0x7710>
  403644:	add	x11, x11, #0xe68
  403648:	stur	q0, [x29, #-16]
  40364c:	stp	q0, q0, [x19, #208]
  403650:	stp	q0, q0, [x19, #176]
  403654:	stp	q0, q0, [x19, #144]
  403658:	stp	q0, q0, [x19, #112]
  40365c:	stp	q0, q0, [x19, #80]
  403660:	stp	q0, q0, [x19, #48]
  403664:	stp	q0, q0, [x19, #16]
  403668:	str	q0, [x19]
  40366c:	ldp	q0, q1, [x11, #32]
  403670:	ldp	q2, q3, [x11]
  403674:	sub	x10, x29, #0x40
  403678:	mov	x9, xzr
  40367c:	orr	x11, x10, #0x3
  403680:	str	xzr, [x19, #240]
  403684:	stp	q0, q1, [x19, #32]
  403688:	stp	q2, q3, [x19]
  40368c:	add	x13, x11, x9
  403690:	ldrb	w12, [x10, x9]
  403694:	ldurb	w14, [x13, #-2]
  403698:	ldurb	w15, [x13, #-1]
  40369c:	ldrb	w16, [x13]
  4036a0:	bfi	x12, x14, #8, #8
  4036a4:	ldrb	w14, [x13, #1]
  4036a8:	bfi	x12, x15, #16, #8
  4036ac:	ldrb	w15, [x13, #2]
  4036b0:	bfi	x12, x16, #24, #8
  4036b4:	ldrb	w16, [x13, #3]
  4036b8:	ldrb	w13, [x13, #4]
  4036bc:	bfi	x12, x14, #32, #8
  4036c0:	ldr	x14, [x19, x9]
  4036c4:	bfi	x12, x15, #40, #8
  4036c8:	orr	x12, x12, x16, lsl #48
  4036cc:	orr	x12, x12, x13, lsl #56
  4036d0:	eor	x12, x12, x14
  4036d4:	str	x12, [x19, x9]
  4036d8:	add	x9, x9, #0x8
  4036dc:	cmp	x9, #0x40
  4036e0:	b.ne	40368c <ferror@plt+0x1d9c>  // b.any
  4036e4:	and	x9, x1, #0xff
  4036e8:	movi	v0.2d, #0x0
  4036ec:	mov	x0, sp
  4036f0:	mov	w3, #0x80                  	// #128
  4036f4:	mov	x1, x2
  4036f8:	mov	x2, x8
  4036fc:	str	x9, [x19, #232]
  403700:	stp	q0, q0, [sp, #96]
  403704:	stp	q0, q0, [sp, #64]
  403708:	stp	q0, q0, [sp, #32]
  40370c:	stp	q0, q0, [sp]
  403710:	bl	401620 <__memcpy_chk@plt>
  403714:	mov	x1, sp
  403718:	mov	w2, #0x80                  	// #128
  40371c:	mov	x0, x19
  403720:	bl	403750 <ferror@plt+0x1e60>
  403724:	adrp	x8, 409000 <ferror@plt+0x7710>
  403728:	ldr	x8, [x8, #3752]
  40372c:	mov	x0, sp
  403730:	mov	w2, #0x80                  	// #128
  403734:	mov	w1, wzr
  403738:	blr	x8
  40373c:	mov	w0, wzr
  403740:	ldr	x19, [sp, #208]
  403744:	ldp	x29, x30, [sp, #192]
  403748:	add	sp, sp, #0xe0
  40374c:	ret
  403750:	cbz	x2, 403850 <ferror@plt+0x1f60>
  403754:	stp	x29, x30, [sp, #-64]!
  403758:	stp	x24, x23, [sp, #16]
  40375c:	stp	x22, x21, [sp, #32]
  403760:	stp	x20, x19, [sp, #48]
  403764:	ldr	x24, [x0, #224]
  403768:	mov	w8, #0x80                  	// #128
  40376c:	mov	x21, x2
  403770:	mov	x20, x1
  403774:	sub	x22, x8, x24
  403778:	mov	x19, x0
  40377c:	cmp	x22, x2
  403780:	mov	x29, sp
  403784:	b.cs	40381c <ferror@plt+0x1f2c>  // b.hs, b.nlast
  403788:	add	x23, x19, #0x60
  40378c:	add	x0, x23, x24
  403790:	mov	x1, x20
  403794:	mov	x2, x22
  403798:	str	xzr, [x19, #224]
  40379c:	bl	401560 <memcpy@plt>
  4037a0:	ldp	x8, x9, [x19, #64]
  4037a4:	mov	x0, x19
  4037a8:	mov	x1, x23
  4037ac:	cmn	x8, #0x81
  4037b0:	add	x10, x8, #0x80
  4037b4:	cinc	x8, x9, hi  // hi = pmore
  4037b8:	stp	x10, x8, [x19, #64]
  4037bc:	bl	403858 <ferror@plt+0x1f68>
  4037c0:	sub	x23, x21, x22
  4037c4:	cmp	x23, #0x81
  4037c8:	add	x20, x20, x22
  4037cc:	b.cc	403818 <ferror@plt+0x1f28>  // b.lo, b.ul, b.last
  4037d0:	add	x21, x24, x21
  4037d4:	sub	x8, x21, #0x101
  4037d8:	and	x22, x8, #0xffffffffffffff80
  4037dc:	ldp	x8, x9, [x19, #64]
  4037e0:	mov	x0, x19
  4037e4:	mov	x1, x20
  4037e8:	cmn	x8, #0x81
  4037ec:	add	x10, x8, #0x80
  4037f0:	cinc	x8, x9, hi  // hi = pmore
  4037f4:	stp	x10, x8, [x19, #64]
  4037f8:	bl	403858 <ferror@plt+0x1f68>
  4037fc:	sub	x23, x23, #0x80
  403800:	cmp	x23, #0x80
  403804:	add	x20, x20, #0x80
  403808:	b.hi	4037dc <ferror@plt+0x1eec>  // b.pmore
  40380c:	sub	x8, x21, x22
  403810:	sub	x21, x8, #0x100
  403814:	b	40381c <ferror@plt+0x1f2c>
  403818:	mov	x21, x23
  40381c:	ldr	x8, [x19, #224]
  403820:	mov	x1, x20
  403824:	mov	x2, x21
  403828:	add	x8, x19, x8
  40382c:	add	x0, x8, #0x60
  403830:	bl	401560 <memcpy@plt>
  403834:	ldr	x8, [x19, #224]
  403838:	add	x8, x8, x21
  40383c:	str	x8, [x19, #224]
  403840:	ldp	x20, x19, [sp, #48]
  403844:	ldp	x22, x21, [sp, #32]
  403848:	ldp	x24, x23, [sp, #16]
  40384c:	ldp	x29, x30, [sp], #64
  403850:	mov	w0, wzr
  403854:	ret
  403858:	sub	sp, sp, #0x1e0
  40385c:	mov	x8, xzr
  403860:	add	x9, x1, #0x3
  403864:	add	x10, sp, #0x100
  403868:	stp	x29, x30, [sp, #384]
  40386c:	stp	x28, x27, [sp, #400]
  403870:	stp	x26, x25, [sp, #416]
  403874:	stp	x24, x23, [sp, #432]
  403878:	stp	x22, x21, [sp, #448]
  40387c:	stp	x20, x19, [sp, #464]
  403880:	add	x11, x9, x8
  403884:	ldur	x11, [x11, #-3]
  403888:	str	x11, [x10, x8]
  40388c:	add	x8, x8, #0x8
  403890:	cmp	x8, #0x80
  403894:	b.ne	403880 <ferror@plt+0x1f90>  // b.any
  403898:	ldr	x9, [sp, #256]
  40389c:	ldp	q0, q1, [x0]
  4038a0:	ldp	q2, q3, [x0, #32]
  4038a4:	mov	x1, #0xf82b                	// #63531
  4038a8:	str	x9, [sp, #104]
  4038ac:	ldr	x9, [sp, #280]
  4038b0:	mov	x17, #0x36f1                	// #14065
  4038b4:	ldp	x18, x8, [sp, #264]
  4038b8:	ldr	x5, [sp, #296]
  4038bc:	stp	x0, x9, [sp, #88]
  4038c0:	ldp	x20, x9, [sp, #280]
  4038c4:	movk	x1, #0xfe94, lsl #16
  4038c8:	movk	x17, #0x5f1d, lsl #16
  4038cc:	movk	x1, #0xf372, lsl #32
  4038d0:	movk	x17, #0xf53a, lsl #32
  4038d4:	movk	x1, #0x3c6e, lsl #48
  4038d8:	movk	x17, #0xa54f, lsl #48
  4038dc:	str	x8, [sp, #120]
  4038e0:	str	x5, [sp, #112]
  4038e4:	str	x9, [sp, #80]
  4038e8:	stp	x1, x17, [sp, #208]
  4038ec:	stp	q2, q3, [sp, #160]
  4038f0:	stp	q0, q1, [sp, #128]
  4038f4:	mov	x4, #0x2179                	// #8569
  4038f8:	ldp	x25, x26, [x0, #80]
  4038fc:	ldp	x28, x8, [sp, #128]
  403900:	ldp	x22, x23, [sp, #160]
  403904:	movk	x4, #0x137e, lsl #16
  403908:	ldr	x19, [sp, #256]
  40390c:	ldr	x9, [sp, #120]
  403910:	movk	x4, #0xcd19, lsl #32
  403914:	ldp	x29, x24, [x0, #64]
  403918:	movk	x4, #0x5be0, lsl #48
  40391c:	mov	x10, #0x82d1                	// #33489
  403920:	movk	x10, #0xade6, lsl #16
  403924:	eor	x4, x26, x4
  403928:	add	x26, x22, x28
  40392c:	add	x8, x23, x8
  403930:	movk	x10, #0x527f, lsl #32
  403934:	add	x28, x26, x19
  403938:	add	x8, x8, x9
  40393c:	movk	x10, #0x510e, lsl #48
  403940:	eor	x9, x24, x8
  403944:	add	x19, x20, x8
  403948:	eor	x8, x29, x28
  40394c:	ldp	x27, x30, [sp, #144]
  403950:	ldp	x24, x26, [sp, #176]
  403954:	eor	x29, x8, x10
  403958:	ldp	x8, x20, [sp, #280]
  40395c:	mov	x7, #0x6c1f                	// #27679
  403960:	movk	x7, #0x2b3e, lsl #16
  403964:	ldp	x3, x13, [sp, #304]
  403968:	movk	x7, #0x688c, lsl #32
  40396c:	mov	x2, #0xbd6b                	// #48491
  403970:	movk	x7, #0x9b05, lsl #48
  403974:	movk	x2, #0xfb41, lsl #16
  403978:	str	x8, [sp, #72]
  40397c:	add	x8, x24, x27
  403980:	movk	x2, #0xd9ab, lsl #32
  403984:	eor	x7, x9, x7
  403988:	add	x9, x26, x30
  40398c:	add	x8, x8, x20
  403990:	mov	x14, #0xc908                	// #51464
  403994:	mov	x15, #0xa73b                	// #42811
  403998:	movk	x2, #0x1f83, lsl #48
  40399c:	add	x9, x9, x3
  4039a0:	eor	x25, x25, x8
  4039a4:	movk	x14, #0xf3bc, lsl #16
  4039a8:	movk	x15, #0x84ca, lsl #16
  4039ac:	eor	x2, x25, x2
  4039b0:	eor	x25, x9, x4
  4039b4:	movk	x14, #0xe667, lsl #32
  4039b8:	movk	x15, #0xae85, lsl #32
  4039bc:	ror	x25, x25, #32
  4039c0:	movk	x14, #0x6a09, lsl #48
  4039c4:	movk	x15, #0xbb67, lsl #48
  4039c8:	add	x27, x18, x28
  4039cc:	ror	x28, x29, #32
  4039d0:	ror	x7, x7, #32
  4039d4:	add	x17, x25, x17
  4039d8:	ror	x2, x2, #32
  4039dc:	add	x29, x28, x14
  4039e0:	add	x30, x7, x15
  4039e4:	eor	x26, x17, x26
  4039e8:	add	x9, x13, x9
  4039ec:	add	x1, x2, x1
  4039f0:	eor	x22, x29, x22
  4039f4:	eor	x23, x30, x23
  4039f8:	ror	x26, x26, #24
  4039fc:	eor	x24, x1, x24
  403a00:	ror	x22, x22, #24
  403a04:	ror	x23, x23, #24
  403a08:	add	x9, x9, x26
  403a0c:	add	x8, x5, x8
  403a10:	ror	x24, x24, #24
  403a14:	add	x27, x27, x22
  403a18:	add	x19, x19, x23
  403a1c:	eor	x25, x9, x25
  403a20:	add	x8, x8, x24
  403a24:	eor	x28, x27, x28
  403a28:	eor	x7, x19, x7
  403a2c:	ror	x25, x25, #16
  403a30:	ldp	x6, x16, [sp, #352]
  403a34:	eor	x2, x8, x2
  403a38:	ror	x28, x28, #16
  403a3c:	ror	x7, x7, #16
  403a40:	add	x15, x25, x17
  403a44:	ror	x2, x2, #16
  403a48:	add	x29, x28, x29
  403a4c:	add	x30, x7, x30
  403a50:	eor	x17, x15, x26
  403a54:	str	x4, [sp, #248]
  403a58:	add	x4, x2, x1
  403a5c:	eor	x1, x29, x22
  403a60:	eor	x22, x30, x23
  403a64:	ror	x23, x17, #63
  403a68:	stp	x8, x9, [sp, #144]
  403a6c:	add	x8, x23, x8
  403a70:	add	x8, x8, x6
  403a74:	stp	x7, x2, [sp, #232]
  403a78:	eor	x7, x8, x7
  403a7c:	add	x26, x16, x8
  403a80:	ldp	x8, x17, [sp, #360]
  403a84:	ror	x1, x1, #63
  403a88:	add	x9, x9, x1
  403a8c:	ror	x7, x7, #32
  403a90:	add	x9, x9, x17
  403a94:	stp	x29, x30, [sp, #192]
  403a98:	eor	x2, x9, x2
  403a9c:	add	x29, x7, x29
  403aa0:	ldr	x21, [sp, #376]
  403aa4:	ror	x2, x2, #32
  403aa8:	eor	x23, x29, x23
  403aac:	add	x30, x2, x30
  403ab0:	ror	x23, x23, #24
  403ab4:	str	x1, [sp, #160]
  403ab8:	eor	x1, x30, x1
  403abc:	add	x26, x26, x23
  403ac0:	ror	x14, x1, #24
  403ac4:	eor	x1, x26, x7
  403ac8:	add	x9, x21, x9
  403acc:	ror	x1, x1, #16
  403ad0:	add	x9, x9, x14
  403ad4:	add	x29, x1, x29
  403ad8:	eor	x0, x9, x2
  403adc:	eor	x2, x29, x23
  403ae0:	ror	x2, x2, #63
  403ae4:	add	x7, x2, x16
  403ae8:	str	x8, [sp, #64]
  403aec:	stp	x16, x17, [sp, #16]
  403af0:	add	x16, x7, x9
  403af4:	ror	x10, x22, #63
  403af8:	ldp	x22, x9, [sp, #320]
  403afc:	ldr	x8, [sp, #320]
  403b00:	eor	x7, x4, x24
  403b04:	ror	x11, x7, #63
  403b08:	add	x7, x10, x27
  403b0c:	str	x8, [sp, #40]
  403b10:	add	x8, x7, x22
  403b14:	ldp	x12, x24, [sp, #328]
  403b18:	eor	x25, x25, x8
  403b1c:	ror	x25, x25, #32
  403b20:	add	x4, x25, x4
  403b24:	eor	x10, x4, x10
  403b28:	mov	x5, x13
  403b2c:	stp	x27, x19, [sp, #128]
  403b30:	add	x19, x11, x19
  403b34:	add	x13, x12, x8
  403b38:	ror	x10, x10, #24
  403b3c:	str	x9, [sp, #56]
  403b40:	add	x9, x19, x24
  403b44:	add	x13, x13, x10
  403b48:	ldr	x7, [sp, #344]
  403b4c:	eor	x8, x9, x28
  403b50:	eor	x25, x13, x25
  403b54:	ror	x8, x8, #32
  403b58:	ror	x25, x25, #16
  403b5c:	add	x15, x8, x15
  403b60:	add	x4, x25, x4
  403b64:	eor	x11, x15, x11
  403b68:	eor	x10, x4, x10
  403b6c:	add	x9, x7, x9
  403b70:	ror	x11, x11, #24
  403b74:	ror	x10, x10, #63
  403b78:	add	x9, x9, x11
  403b7c:	add	x20, x10, x20
  403b80:	eor	x8, x9, x8
  403b84:	add	x9, x20, x9
  403b88:	str	x13, [sp, #128]
  403b8c:	add	x13, x17, x13
  403b90:	ror	x17, x0, #16
  403b94:	eor	x1, x1, x9
  403b98:	add	x20, x17, x30
  403b9c:	ror	x1, x1, #32
  403ba0:	ror	x8, x8, #16
  403ba4:	eor	x14, x20, x14
  403ba8:	add	x20, x20, x1
  403bac:	add	x15, x8, x15
  403bb0:	ror	x14, x14, #63
  403bb4:	str	x10, [sp, #168]
  403bb8:	eor	x10, x20, x10
  403bbc:	eor	x11, x15, x11
  403bc0:	add	x13, x13, x14
  403bc4:	add	x9, x9, x22
  403bc8:	ror	x10, x10, #24
  403bcc:	ror	x11, x11, #63
  403bd0:	eor	x8, x13, x8
  403bd4:	add	x9, x9, x10
  403bd8:	str	x25, [sp, #248]
  403bdc:	eor	x25, x16, x25
  403be0:	add	x12, x11, x12
  403be4:	ror	x8, x8, #32
  403be8:	eor	x1, x9, x1
  403bec:	ror	x25, x25, #32
  403bf0:	ldr	x23, [sp, #344]
  403bf4:	add	x12, x12, x26
  403bf8:	add	x26, x8, x29
  403bfc:	ror	x1, x1, #16
  403c00:	stp	x4, x15, [sp, #208]
  403c04:	add	x15, x25, x15
  403c08:	eor	x14, x26, x14
  403c0c:	add	x20, x1, x20
  403c10:	stp	x11, x2, [sp, #176]
  403c14:	eor	x2, x15, x2
  403c18:	add	x13, x13, x24
  403c1c:	ror	x14, x14, #24
  403c20:	eor	x10, x20, x10
  403c24:	add	x16, x16, x3
  403c28:	eor	x17, x17, x12
  403c2c:	ror	x2, x2, #24
  403c30:	add	x13, x13, x14
  403c34:	ror	x10, x10, #63
  403c38:	ror	x17, x17, #32
  403c3c:	add	x16, x16, x2
  403c40:	str	x23, [sp, #48]
  403c44:	eor	x8, x13, x8
  403c48:	add	x29, x10, x18
  403c4c:	mov	x23, x18
  403c50:	add	x4, x17, x4
  403c54:	eor	x25, x16, x25
  403c58:	ldr	x18, [sp, #112]
  403c5c:	eor	x11, x4, x11
  403c60:	ror	x8, x8, #16
  403c64:	ror	x25, x25, #16
  403c68:	add	x12, x21, x12
  403c6c:	ror	x11, x11, #24
  403c70:	add	x26, x8, x26
  403c74:	add	x15, x25, x15
  403c78:	add	x12, x12, x11
  403c7c:	eor	x14, x26, x14
  403c80:	eor	x2, x15, x2
  403c84:	add	x16, x16, x18
  403c88:	eor	x17, x12, x17
  403c8c:	add	x12, x12, x7
  403c90:	ror	x14, x14, #63
  403c94:	ror	x2, x2, #63
  403c98:	ror	x17, x17, #16
  403c9c:	add	x12, x12, x2
  403ca0:	add	x16, x16, x14
  403ca4:	str	x28, [sp, #224]
  403ca8:	mov	x28, x3
  403cac:	stp	x1, x17, [sp, #232]
  403cb0:	add	x4, x17, x4
  403cb4:	eor	x1, x12, x1
  403cb8:	mov	x27, x5
  403cbc:	add	x12, x12, x5
  403cc0:	eor	x17, x16, x17
  403cc4:	ldp	x3, x5, [sp, #96]
  403cc8:	ror	x17, x17, #32
  403ccc:	eor	x11, x4, x11
  403cd0:	stp	x26, x20, [sp, #192]
  403cd4:	add	x20, x17, x20
  403cd8:	ror	x11, x11, #63
  403cdc:	str	x14, [sp, #160]
  403ce0:	ror	x1, x1, #32
  403ce4:	eor	x14, x20, x14
  403ce8:	add	x9, x11, x9
  403cec:	add	x13, x29, x13
  403cf0:	add	x26, x1, x26
  403cf4:	ror	x14, x14, #24
  403cf8:	add	x9, x9, x5
  403cfc:	eor	x2, x26, x2
  403d00:	add	x16, x14, x16
  403d04:	str	x8, [sp, #224]
  403d08:	eor	x25, x13, x25
  403d0c:	eor	x8, x9, x8
  403d10:	ldr	x30, [sp, #120]
  403d14:	ror	x2, x2, #24
  403d18:	add	x16, x16, x3
  403d1c:	ror	x25, x25, #32
  403d20:	ror	x8, x8, #32
  403d24:	add	x12, x12, x2
  403d28:	eor	x17, x16, x17
  403d2c:	add	x4, x25, x4
  403d30:	add	x15, x8, x15
  403d34:	eor	x1, x12, x1
  403d38:	eor	x10, x4, x10
  403d3c:	eor	x11, x15, x11
  403d40:	ror	x17, x17, #16
  403d44:	ror	x1, x1, #16
  403d48:	add	x13, x13, x6
  403d4c:	add	x9, x9, x30
  403d50:	ror	x10, x10, #24
  403d54:	ror	x11, x11, #24
  403d58:	add	x20, x17, x20
  403d5c:	add	x26, x1, x26
  403d60:	add	x13, x13, x10
  403d64:	add	x9, x9, x11
  403d68:	eor	x14, x20, x14
  403d6c:	eor	x2, x26, x2
  403d70:	eor	x25, x13, x25
  403d74:	eor	x8, x9, x8
  403d78:	add	x13, x13, x7
  403d7c:	ror	x14, x14, #63
  403d80:	ror	x2, x2, #63
  403d84:	ror	x8, x8, #16
  403d88:	add	x13, x13, x14
  403d8c:	add	x29, x2, x21
  403d90:	add	x15, x8, x15
  403d94:	eor	x8, x13, x8
  403d98:	add	x13, x13, x22
  403d9c:	ror	x22, x25, #16
  403da0:	add	x16, x29, x16
  403da4:	add	x4, x22, x4
  403da8:	eor	x10, x4, x10
  403dac:	add	x12, x12, x18
  403db0:	mov	x29, x18
  403db4:	str	x22, [sp, #248]
  403db8:	eor	x22, x16, x22
  403dbc:	ldr	x18, [sp, #16]
  403dc0:	ror	x10, x10, #63
  403dc4:	eor	x11, x15, x11
  403dc8:	ror	x22, x22, #32
  403dcc:	add	x25, x10, x6
  403dd0:	stp	x4, x15, [sp, #208]
  403dd4:	ror	x11, x11, #63
  403dd8:	add	x15, x22, x15
  403ddc:	add	x9, x25, x9
  403de0:	stp	x11, x2, [sp, #176]
  403de4:	add	x12, x12, x11
  403de8:	eor	x2, x15, x2
  403dec:	eor	x1, x9, x1
  403df0:	add	x16, x16, x18
  403df4:	eor	x17, x17, x12
  403df8:	ror	x2, x2, #24
  403dfc:	ror	x8, x8, #32
  403e00:	ror	x1, x1, #32
  403e04:	ror	x17, x17, #32
  403e08:	add	x16, x16, x2
  403e0c:	add	x25, x8, x26
  403e10:	add	x20, x20, x1
  403e14:	add	x4, x17, x4
  403e18:	eor	x22, x16, x22
  403e1c:	str	x10, [sp, #168]
  403e20:	eor	x14, x25, x14
  403e24:	eor	x10, x20, x10
  403e28:	eor	x11, x4, x11
  403e2c:	ror	x22, x22, #16
  403e30:	add	x9, x9, x5
  403e34:	ror	x14, x14, #24
  403e38:	ror	x10, x10, #24
  403e3c:	add	x12, x12, x30
  403e40:	ror	x11, x11, #24
  403e44:	add	x15, x22, x15
  403e48:	add	x13, x13, x14
  403e4c:	add	x9, x9, x10
  403e50:	add	x12, x12, x11
  403e54:	eor	x2, x15, x2
  403e58:	eor	x8, x13, x8
  403e5c:	eor	x1, x9, x1
  403e60:	eor	x17, x12, x17
  403e64:	add	x12, x12, x27
  403e68:	ror	x2, x2, #63
  403e6c:	ror	x1, x1, #16
  403e70:	ror	x8, x8, #16
  403e74:	add	x12, x12, x2
  403e78:	add	x20, x1, x20
  403e7c:	stp	x8, x1, [sp, #224]
  403e80:	eor	x1, x12, x1
  403e84:	add	x25, x8, x25
  403e88:	ror	x1, x1, #32
  403e8c:	ror	x17, x17, #16
  403e90:	eor	x10, x20, x10
  403e94:	str	x25, [sp, #192]
  403e98:	eor	x14, x25, x14
  403e9c:	add	x25, x1, x25
  403ea0:	add	x4, x17, x4
  403ea4:	ror	x10, x10, #63
  403ea8:	eor	x2, x25, x2
  403eac:	eor	x11, x4, x11
  403eb0:	add	x26, x10, x24
  403eb4:	add	x12, x12, x23
  403eb8:	ror	x2, x2, #24
  403ebc:	add	x9, x9, x3
  403ec0:	ror	x11, x11, #63
  403ec4:	add	x13, x26, x13
  403ec8:	add	x12, x12, x2
  403ecc:	add	x9, x9, x11
  403ed0:	ldr	x19, [sp, #328]
  403ed4:	eor	x1, x12, x1
  403ed8:	add	x12, x12, x18
  403edc:	mov	x18, x3
  403ee0:	eor	x8, x8, x9
  403ee4:	mov	x3, x28
  403ee8:	add	x9, x9, x28
  403eec:	eor	x22, x13, x22
  403ef0:	ldr	x28, [sp, #24]
  403ef4:	ror	x22, x22, #32
  403ef8:	ror	x14, x14, #63
  403efc:	add	x4, x22, x4
  403f00:	add	x16, x14, x16
  403f04:	eor	x10, x4, x10
  403f08:	add	x16, x16, x19
  403f0c:	add	x13, x13, x28
  403f10:	ror	x10, x10, #24
  403f14:	mov	x0, x6
  403f18:	ror	x8, x8, #32
  403f1c:	str	x17, [sp, #240]
  403f20:	ldr	x6, [sp, #288]
  403f24:	eor	x17, x16, x17
  403f28:	add	x13, x13, x10
  403f2c:	add	x15, x8, x15
  403f30:	ror	x17, x17, #32
  403f34:	eor	x22, x13, x22
  403f38:	eor	x11, x15, x11
  403f3c:	str	x20, [sp, #200]
  403f40:	add	x20, x17, x20
  403f44:	ror	x22, x22, #16
  403f48:	ror	x11, x11, #24
  403f4c:	str	x14, [sp, #160]
  403f50:	eor	x14, x20, x14
  403f54:	add	x4, x22, x4
  403f58:	add	x9, x9, x11
  403f5c:	add	x16, x6, x16
  403f60:	ror	x14, x14, #24
  403f64:	eor	x10, x4, x10
  403f68:	eor	x8, x9, x8
  403f6c:	add	x9, x9, x18
  403f70:	add	x16, x16, x14
  403f74:	ror	x10, x10, #63
  403f78:	ror	x1, x1, #16
  403f7c:	eor	x17, x16, x17
  403f80:	add	x9, x9, x10
  403f84:	add	x25, x1, x25
  403f88:	ror	x17, x17, #16
  403f8c:	eor	x1, x9, x1
  403f90:	eor	x2, x25, x2
  403f94:	ror	x8, x8, #16
  403f98:	add	x20, x17, x20
  403f9c:	ror	x1, x1, #32
  403fa0:	ror	x2, x2, #63
  403fa4:	add	x15, x8, x15
  403fa8:	eor	x14, x20, x14
  403fac:	add	x20, x20, x1
  403fb0:	add	x26, x2, x7
  403fb4:	str	x10, [sp, #168]
  403fb8:	eor	x10, x20, x10
  403fbc:	eor	x11, x15, x11
  403fc0:	add	x16, x26, x16
  403fc4:	add	x13, x13, x27
  403fc8:	ror	x14, x14, #63
  403fcc:	add	x9, x9, x23
  403fd0:	ror	x10, x10, #24
  403fd4:	ror	x11, x11, #63
  403fd8:	add	x13, x13, x14
  403fdc:	add	x9, x9, x10
  403fe0:	str	x22, [sp, #248]
  403fe4:	add	x12, x12, x11
  403fe8:	eor	x22, x16, x22
  403fec:	eor	x8, x13, x8
  403ff0:	eor	x1, x9, x1
  403ff4:	eor	x17, x17, x12
  403ff8:	ror	x22, x22, #32
  403ffc:	ror	x8, x8, #32
  404000:	ror	x1, x1, #16
  404004:	stp	x4, x15, [sp, #208]
  404008:	ror	x17, x17, #32
  40400c:	add	x15, x22, x15
  404010:	add	x25, x8, x25
  404014:	add	x20, x1, x20
  404018:	stp	x11, x2, [sp, #176]
  40401c:	add	x4, x17, x4
  404020:	eor	x2, x15, x2
  404024:	eor	x14, x25, x14
  404028:	eor	x10, x20, x10
  40402c:	add	x16, x16, x28
  404030:	eor	x11, x4, x11
  404034:	ror	x2, x2, #24
  404038:	add	x13, x13, x19
  40403c:	ror	x14, x14, #24
  404040:	ror	x10, x10, #63
  404044:	add	x12, x12, x0
  404048:	ror	x11, x11, #24
  40404c:	add	x16, x16, x2
  404050:	add	x13, x13, x14
  404054:	add	x26, x10, x30
  404058:	add	x12, x12, x11
  40405c:	eor	x22, x16, x22
  404060:	eor	x8, x13, x8
  404064:	add	x13, x26, x13
  404068:	eor	x17, x12, x17
  40406c:	ror	x22, x22, #16
  404070:	ror	x17, x17, #16
  404074:	add	x15, x22, x15
  404078:	eor	x22, x13, x22
  40407c:	add	x4, x17, x4
  404080:	ror	x22, x22, #32
  404084:	eor	x11, x4, x11
  404088:	add	x4, x22, x4
  40408c:	eor	x2, x15, x2
  404090:	eor	x10, x4, x10
  404094:	add	x12, x12, x6
  404098:	ror	x2, x2, #63
  40409c:	add	x13, x13, x3
  4040a0:	ror	x10, x10, #24
  4040a4:	ror	x8, x8, #16
  4040a8:	add	x9, x9, x29
  4040ac:	ror	x11, x11, #63
  4040b0:	add	x12, x12, x2
  4040b4:	add	x13, x13, x10
  4040b8:	stp	x8, x1, [sp, #224]
  4040bc:	add	x9, x9, x11
  4040c0:	eor	x1, x12, x1
  4040c4:	eor	x22, x13, x22
  4040c8:	add	x13, x13, x19
  4040cc:	add	x19, x8, x25
  4040d0:	eor	x8, x8, x9
  4040d4:	ror	x1, x1, #32
  4040d8:	str	x19, [sp, #192]
  4040dc:	eor	x14, x19, x14
  4040e0:	ror	x8, x8, #32
  4040e4:	add	x19, x1, x19
  4040e8:	add	x25, x8, x15
  4040ec:	eor	x15, x19, x2
  4040f0:	ror	x2, x15, #24
  4040f4:	ldr	x15, [sp, #256]
  4040f8:	str	x21, [sp, #32]
  4040fc:	mov	x5, x27
  404100:	ror	x14, x14, #63
  404104:	str	x15, [sp, #104]
  404108:	ldp	x15, x27, [sp, #32]
  40410c:	eor	x11, x25, x11
  404110:	add	x9, x9, x24
  404114:	ror	x11, x11, #24
  404118:	add	x16, x16, x15
  40411c:	add	x16, x16, x14
  404120:	str	x17, [sp, #240]
  404124:	eor	x17, x16, x17
  404128:	add	x9, x9, x11
  40412c:	ror	x17, x17, #32
  404130:	ldr	x26, [sp, #256]
  404134:	eor	x8, x9, x8
  404138:	str	x20, [sp, #200]
  40413c:	add	x20, x17, x20
  404140:	ror	x8, x8, #16
  404144:	str	x14, [sp, #160]
  404148:	eor	x14, x20, x14
  40414c:	add	x25, x8, x25
  404150:	ror	x14, x14, #24
  404154:	add	x12, x2, x12
  404158:	eor	x11, x25, x11
  40415c:	add	x16, x14, x16
  404160:	add	x12, x12, x26
  404164:	ror	x11, x11, #63
  404168:	add	x16, x16, x27
  40416c:	str	x23, [sp, #8]
  404170:	mov	x23, x3
  404174:	mov	x3, x29
  404178:	eor	x1, x12, x1
  40417c:	add	x29, x11, x30
  404180:	eor	x17, x16, x17
  404184:	add	x12, x29, x12
  404188:	ror	x17, x17, #16
  40418c:	ror	x1, x1, #16
  404190:	add	x20, x17, x20
  404194:	eor	x17, x17, x12
  404198:	add	x12, x12, x6
  40419c:	add	x6, x1, x19
  4041a0:	eor	x2, x6, x2
  4041a4:	ror	x2, x2, #63
  4041a8:	add	x19, x2, x24
  4041ac:	add	x16, x19, x16
  4041b0:	ror	x19, x22, #16
  4041b4:	add	x4, x19, x4
  4041b8:	eor	x10, x4, x10
  4041bc:	add	x9, x9, x3
  4041c0:	ror	x10, x10, #63
  4041c4:	add	x9, x9, x10
  4041c8:	eor	x1, x1, x9
  4041cc:	ror	x1, x1, #32
  4041d0:	eor	x14, x20, x14
  4041d4:	add	x20, x20, x1
  4041d8:	str	x10, [sp, #168]
  4041dc:	eor	x10, x20, x10
  4041e0:	ror	x14, x14, #63
  4041e4:	add	x9, x9, x5
  4041e8:	ror	x10, x10, #24
  4041ec:	add	x13, x13, x14
  4041f0:	add	x9, x9, x10
  4041f4:	eor	x8, x13, x8
  4041f8:	eor	x1, x9, x1
  4041fc:	ror	x8, x8, #32
  404200:	ror	x1, x1, #16
  404204:	add	x6, x8, x6
  404208:	add	x20, x1, x20
  40420c:	eor	x14, x6, x14
  404210:	eor	x10, x20, x10
  404214:	add	x13, x13, x26
  404218:	ror	x14, x14, #24
  40421c:	ror	x10, x10, #63
  404220:	str	x19, [sp, #248]
  404224:	eor	x19, x16, x19
  404228:	add	x13, x13, x14
  40422c:	add	x22, x10, x28
  404230:	ror	x19, x19, #32
  404234:	eor	x8, x13, x8
  404238:	add	x13, x22, x13
  40423c:	add	x22, x19, x25
  404240:	stp	x11, x2, [sp, #176]
  404244:	eor	x2, x22, x2
  404248:	add	x16, x16, x15
  40424c:	ror	x2, x2, #24
  404250:	ror	x17, x17, #32
  404254:	add	x16, x16, x2
  404258:	stp	x4, x25, [sp, #208]
  40425c:	add	x4, x17, x4
  404260:	eor	x19, x16, x19
  404264:	eor	x11, x4, x11
  404268:	ror	x19, x19, #16
  40426c:	ror	x11, x11, #24
  404270:	add	x22, x19, x22
  404274:	add	x12, x12, x11
  404278:	eor	x2, x22, x2
  40427c:	eor	x17, x12, x17
  404280:	add	x12, x12, x23
  404284:	ror	x2, x2, #63
  404288:	add	x12, x12, x2
  40428c:	ror	x17, x17, #16
  404290:	ror	x8, x8, #16
  404294:	str	x1, [sp, #232]
  404298:	eor	x1, x12, x1
  40429c:	add	x4, x17, x4
  4042a0:	add	x6, x8, x6
  4042a4:	ror	x1, x1, #32
  4042a8:	eor	x11, x4, x11
  4042ac:	str	x6, [sp, #192]
  4042b0:	eor	x14, x6, x14
  4042b4:	add	x25, x1, x6
  4042b8:	eor	x6, x13, x19
  4042bc:	ldr	x21, [sp, #8]
  4042c0:	add	x9, x9, x7
  4042c4:	ror	x11, x11, #63
  4042c8:	ror	x6, x6, #32
  4042cc:	add	x9, x9, x11
  4042d0:	ldr	x29, [sp, #280]
  4042d4:	add	x4, x6, x4
  4042d8:	str	x8, [sp, #224]
  4042dc:	eor	x8, x8, x9
  4042e0:	eor	x2, x25, x2
  4042e4:	eor	x10, x4, x10
  4042e8:	ror	x14, x14, #63
  4042ec:	ror	x8, x8, #32
  4042f0:	add	x12, x12, x27
  4042f4:	ror	x2, x2, #24
  4042f8:	add	x13, x13, x21
  4042fc:	ror	x10, x10, #24
  404300:	add	x16, x14, x16
  404304:	add	x22, x8, x22
  404308:	add	x12, x12, x2
  40430c:	add	x13, x13, x10
  404310:	add	x16, x16, x29
  404314:	eor	x11, x22, x11
  404318:	eor	x1, x12, x1
  40431c:	add	x12, x12, x26
  404320:	eor	x26, x13, x6
  404324:	add	x13, x13, x30
  404328:	str	x17, [sp, #240]
  40432c:	add	x9, x9, x0
  404330:	ldr	x30, [sp, #360]
  404334:	eor	x17, x16, x17
  404338:	ror	x11, x11, #24
  40433c:	ror	x17, x17, #32
  404340:	add	x9, x9, x11
  404344:	str	x20, [sp, #200]
  404348:	add	x20, x17, x20
  40434c:	eor	x8, x9, x8
  404350:	str	x14, [sp, #160]
  404354:	eor	x14, x20, x14
  404358:	ror	x8, x8, #16
  40435c:	add	x16, x30, x16
  404360:	ror	x14, x14, #24
  404364:	add	x22, x8, x22
  404368:	add	x16, x16, x14
  40436c:	eor	x11, x22, x11
  404370:	eor	x17, x16, x17
  404374:	ror	x11, x11, #63
  404378:	ldr	x18, [sp, #288]
  40437c:	ror	x17, x17, #16
  404380:	add	x12, x12, x11
  404384:	ror	x1, x1, #16
  404388:	add	x20, x17, x20
  40438c:	eor	x17, x17, x12
  404390:	add	x12, x12, x7
  404394:	add	x7, x1, x25
  404398:	eor	x2, x7, x2
  40439c:	ror	x2, x2, #63
  4043a0:	str	x18, [sp, #96]
  4043a4:	mov	x18, x23
  4043a8:	add	x23, x2, x27
  4043ac:	add	x16, x23, x16
  4043b0:	ror	x23, x26, #16
  4043b4:	add	x4, x23, x4
  4043b8:	eor	x10, x4, x10
  4043bc:	add	x9, x9, x18
  4043c0:	ror	x10, x10, #63
  4043c4:	add	x9, x9, x10
  4043c8:	str	x23, [sp, #248]
  4043cc:	eor	x23, x16, x23
  4043d0:	eor	x14, x20, x14
  4043d4:	eor	x1, x9, x1
  4043d8:	mov	x3, x5
  4043dc:	ror	x14, x14, #63
  4043e0:	ror	x1, x1, #32
  4043e4:	ror	x5, x23, #32
  4043e8:	ror	x17, x17, #32
  4043ec:	add	x13, x13, x14
  4043f0:	add	x20, x20, x1
  4043f4:	stp	x4, x22, [sp, #208]
  4043f8:	add	x22, x5, x22
  4043fc:	add	x4, x17, x4
  404400:	eor	x8, x13, x8
  404404:	str	x10, [sp, #168]
  404408:	eor	x10, x20, x10
  40440c:	stp	x11, x2, [sp, #176]
  404410:	eor	x2, x22, x2
  404414:	eor	x11, x4, x11
  404418:	add	x16, x16, x29
  40441c:	ror	x8, x8, #32
  404420:	add	x9, x9, x24
  404424:	ror	x10, x10, #24
  404428:	ror	x2, x2, #24
  40442c:	ror	x11, x11, #24
  404430:	add	x7, x8, x7
  404434:	add	x9, x9, x10
  404438:	add	x16, x16, x2
  40443c:	add	x12, x12, x11
  404440:	eor	x14, x7, x14
  404444:	eor	x1, x9, x1
  404448:	eor	x5, x16, x5
  40444c:	eor	x17, x12, x17
  404450:	add	x13, x13, x0
  404454:	ror	x14, x14, #24
  404458:	ror	x1, x1, #16
  40445c:	ror	x5, x5, #16
  404460:	ror	x17, x17, #16
  404464:	mov	x29, x18
  404468:	add	x13, x13, x14
  40446c:	add	x20, x1, x20
  404470:	ldr	x18, [sp, #96]
  404474:	add	x22, x5, x22
  404478:	add	x4, x17, x4
  40447c:	eor	x8, x13, x8
  404480:	eor	x10, x20, x10
  404484:	eor	x2, x22, x2
  404488:	eor	x11, x4, x11
  40448c:	ror	x10, x10, #63
  404490:	ror	x8, x8, #16
  404494:	add	x12, x12, x15
  404498:	ror	x2, x2, #63
  40449c:	add	x9, x9, x3
  4044a0:	ror	x11, x11, #63
  4044a4:	add	x13, x13, x10
  4044a8:	add	x7, x8, x7
  4044ac:	add	x12, x12, x2
  4044b0:	add	x9, x9, x11
  4044b4:	add	x13, x13, x18
  4044b8:	stp	x1, x17, [sp, #232]
  4044bc:	eor	x14, x7, x14
  4044c0:	eor	x1, x12, x1
  4044c4:	mov	x18, x28
  4044c8:	add	x12, x12, x28
  4044cc:	str	x8, [sp, #224]
  4044d0:	mov	x28, x3
  4044d4:	eor	x8, x8, x9
  4044d8:	ldr	x3, [sp, #112]
  4044dc:	add	x16, x16, x21
  4044e0:	ror	x14, x14, #63
  4044e4:	ror	x8, x8, #32
  4044e8:	add	x16, x16, x14
  4044ec:	ror	x1, x1, #32
  4044f0:	add	x22, x8, x22
  4044f4:	stp	x7, x20, [sp, #192]
  4044f8:	eor	x17, x16, x17
  4044fc:	add	x7, x1, x7
  404500:	eor	x11, x22, x11
  404504:	ror	x17, x17, #32
  404508:	eor	x2, x7, x2
  40450c:	add	x9, x9, x3
  404510:	ror	x11, x11, #24
  404514:	eor	x5, x13, x5
  404518:	add	x20, x17, x20
  40451c:	ldr	x23, [sp, #328]
  404520:	ror	x2, x2, #24
  404524:	add	x9, x9, x11
  404528:	str	x14, [sp, #160]
  40452c:	eor	x14, x20, x14
  404530:	add	x12, x12, x2
  404534:	ror	x5, x5, #32
  404538:	eor	x8, x9, x8
  40453c:	ror	x25, x14, #24
  404540:	eor	x1, x12, x1
  404544:	add	x4, x5, x4
  404548:	ror	x8, x8, #16
  40454c:	add	x14, x25, x16
  404550:	ror	x1, x1, #16
  404554:	eor	x10, x4, x10
  404558:	add	x22, x8, x22
  40455c:	add	x13, x13, x30
  404560:	add	x14, x14, x23
  404564:	add	x7, x1, x7
  404568:	ldr	x23, [sp, #288]
  40456c:	ror	x10, x10, #24
  404570:	eor	x11, x22, x11
  404574:	eor	x17, x14, x17
  404578:	eor	x2, x7, x2
  40457c:	add	x12, x12, x18
  404580:	add	x13, x13, x10
  404584:	ror	x11, x11, #63
  404588:	ror	x2, x2, #63
  40458c:	ror	x17, x17, #16
  404590:	eor	x5, x13, x5
  404594:	add	x12, x12, x11
  404598:	add	x26, x14, x2
  40459c:	add	x20, x17, x20
  4045a0:	ror	x5, x5, #16
  4045a4:	eor	x17, x17, x12
  4045a8:	add	x23, x26, x23
  4045ac:	add	x4, x5, x4
  4045b0:	ror	x17, x17, #32
  4045b4:	ldr	x19, [sp, #360]
  4045b8:	add	x26, x17, x4
  4045bc:	str	x5, [sp, #248]
  4045c0:	eor	x5, x23, x5
  4045c4:	stp	x11, x2, [sp, #176]
  4045c8:	eor	x11, x26, x11
  4045cc:	ror	x5, x5, #32
  4045d0:	stp	x4, x22, [sp, #208]
  4045d4:	ror	x11, x11, #24
  4045d8:	add	x22, x5, x22
  4045dc:	add	x12, x11, x12
  4045e0:	eor	x2, x22, x2
  4045e4:	add	x12, x12, x19
  4045e8:	add	x19, x23, x24
  4045ec:	ror	x2, x2, #24
  4045f0:	add	x19, x19, x2
  4045f4:	eor	x5, x19, x5
  4045f8:	ror	x5, x5, #16
  4045fc:	ldr	x16, [sp, #328]
  404600:	add	x22, x5, x22
  404604:	eor	x10, x4, x10
  404608:	eor	x2, x22, x2
  40460c:	ror	x2, x2, #63
  404610:	add	x9, x9, x21
  404614:	ror	x10, x10, #63
  404618:	eor	x17, x12, x17
  40461c:	add	x12, x2, x12
  404620:	add	x9, x9, x10
  404624:	add	x12, x12, x16
  404628:	eor	x16, x9, x1
  40462c:	ror	x16, x16, #32
  404630:	eor	x4, x20, x25
  404634:	add	x1, x20, x16
  404638:	add	x13, x13, x0
  40463c:	ror	x4, x4, #63
  404640:	str	x10, [sp, #168]
  404644:	eor	x10, x1, x10
  404648:	add	x13, x13, x4
  40464c:	add	x9, x9, x15
  404650:	ror	x10, x10, #24
  404654:	eor	x8, x13, x8
  404658:	add	x9, x9, x10
  40465c:	ror	x8, x8, #32
  404660:	eor	x16, x9, x16
  404664:	add	x7, x8, x7
  404668:	ror	x16, x16, #16
  40466c:	mov	x27, x0
  404670:	eor	x4, x7, x4
  404674:	mov	x0, x15
  404678:	add	x1, x16, x1
  40467c:	ldr	x15, [sp, #104]
  404680:	add	x13, x13, x3
  404684:	ror	x4, x4, #24
  404688:	eor	x10, x1, x10
  40468c:	add	x13, x13, x4
  404690:	ror	x10, x10, #63
  404694:	eor	x8, x13, x8
  404698:	add	x13, x13, x10
  40469c:	add	x13, x13, x15
  4046a0:	ldr	x15, [sp, #272]
  4046a4:	ror	x8, x8, #16
  4046a8:	ror	x17, x17, #16
  4046ac:	stp	x8, x16, [sp, #224]
  4046b0:	eor	x16, x12, x16
  4046b4:	add	x12, x15, x12
  4046b8:	add	x15, x17, x26
  4046bc:	eor	x11, x15, x11
  4046c0:	add	x9, x9, x29
  4046c4:	ror	x11, x11, #63
  4046c8:	add	x9, x9, x11
  4046cc:	add	x7, x8, x7
  4046d0:	eor	x8, x9, x8
  4046d4:	ror	x8, x8, #32
  4046d8:	ldr	x6, [sp, #280]
  4046dc:	add	x22, x22, x8
  4046e0:	eor	x11, x22, x11
  4046e4:	ldr	x23, [sp, #320]
  4046e8:	ror	x11, x11, #24
  4046ec:	eor	x4, x7, x4
  4046f0:	add	x9, x11, x9
  4046f4:	ror	x25, x4, #63
  4046f8:	add	x9, x9, x6
  4046fc:	eor	x5, x5, x13
  404700:	add	x19, x19, x25
  404704:	ror	x5, x5, #32
  404708:	eor	x8, x9, x8
  40470c:	add	x19, x19, x23
  404710:	add	x6, x5, x15
  404714:	ldr	x23, [sp, #360]
  404718:	ror	x16, x16, #32
  40471c:	ror	x8, x8, #16
  404720:	eor	x10, x6, x10
  404724:	stp	x7, x1, [sp, #192]
  404728:	add	x7, x16, x7
  40472c:	add	x22, x8, x22
  404730:	add	x13, x13, x28
  404734:	ror	x10, x10, #24
  404738:	eor	x2, x7, x2
  40473c:	eor	x11, x22, x11
  404740:	str	x17, [sp, #240]
  404744:	eor	x17, x19, x17
  404748:	ldr	x26, [sp, #48]
  40474c:	add	x13, x13, x10
  404750:	ror	x2, x2, #24
  404754:	ror	x11, x11, #63
  404758:	ror	x17, x17, #32
  40475c:	eor	x5, x13, x5
  404760:	add	x13, x23, x13
  404764:	add	x12, x12, x2
  404768:	add	x23, x11, x27
  40476c:	add	x1, x17, x1
  404770:	eor	x16, x12, x16
  404774:	add	x12, x23, x12
  404778:	eor	x23, x1, x25
  40477c:	add	x19, x26, x19
  404780:	ror	x23, x23, #24
  404784:	add	x19, x19, x23
  404788:	eor	x17, x19, x17
  40478c:	ror	x17, x17, #16
  404790:	add	x1, x17, x1
  404794:	eor	x23, x1, x23
  404798:	ror	x16, x16, #16
  40479c:	str	x25, [sp, #160]
  4047a0:	ror	x23, x23, #63
  4047a4:	add	x7, x16, x7
  4047a8:	ldr	x25, [sp, #280]
  4047ac:	add	x13, x13, x23
  4047b0:	eor	x2, x7, x2
  4047b4:	eor	x8, x13, x8
  4047b8:	add	x13, x13, x26
  4047bc:	ror	x26, x2, #63
  4047c0:	add	x2, x19, x26
  4047c4:	add	x25, x2, x25
  4047c8:	ror	x2, x5, #16
  4047cc:	add	x6, x2, x6
  4047d0:	mov	x30, x29
  4047d4:	mov	x29, x28
  4047d8:	eor	x10, x6, x10
  4047dc:	add	x9, x9, x29
  4047e0:	ror	x10, x10, #63
  4047e4:	add	x9, x9, x10
  4047e8:	ror	x8, x8, #32
  4047ec:	eor	x16, x16, x9
  4047f0:	eor	x17, x17, x12
  4047f4:	ldr	x5, [sp, #328]
  4047f8:	add	x7, x8, x7
  4047fc:	ror	x16, x16, #32
  404800:	ror	x17, x17, #32
  404804:	eor	x23, x7, x23
  404808:	add	x1, x1, x16
  40480c:	str	x6, [sp, #208]
  404810:	add	x6, x17, x6
  404814:	ror	x23, x23, #24
  404818:	stp	x10, x11, [sp, #168]
  40481c:	eor	x10, x1, x10
  404820:	eor	x11, x6, x11
  404824:	eor	x28, x25, x2
  404828:	add	x13, x13, x23
  40482c:	add	x9, x9, x18
  404830:	ror	x10, x10, #24
  404834:	add	x12, x12, x21
  404838:	ror	x11, x11, #24
  40483c:	add	x5, x5, x25
  404840:	ror	x25, x28, #32
  404844:	eor	x8, x13, x8
  404848:	add	x9, x9, x10
  40484c:	add	x12, x12, x11
  404850:	str	x22, [sp, #216]
  404854:	add	x22, x25, x22
  404858:	ror	x8, x8, #16
  40485c:	eor	x16, x9, x16
  404860:	eor	x17, x12, x17
  404864:	ldr	x20, [sp, #272]
  404868:	str	x26, [sp, #184]
  40486c:	eor	x26, x22, x26
  404870:	add	x7, x8, x7
  404874:	ror	x16, x16, #16
  404878:	ror	x17, x17, #16
  40487c:	ror	x26, x26, #24
  404880:	eor	x23, x7, x23
  404884:	add	x1, x16, x1
  404888:	add	x6, x17, x6
  40488c:	add	x5, x5, x26
  404890:	ror	x23, x23, #63
  404894:	eor	x10, x1, x10
  404898:	eor	x11, x6, x11
  40489c:	eor	x25, x5, x25
  4048a0:	add	x5, x5, x23
  4048a4:	ror	x10, x10, #63
  4048a8:	add	x9, x9, x0
  4048ac:	ror	x11, x11, #63
  4048b0:	add	x5, x5, x20
  4048b4:	add	x20, x10, x3
  4048b8:	add	x9, x9, x11
  4048bc:	add	x13, x20, x13
  4048c0:	ror	x20, x25, #16
  4048c4:	stp	x8, x16, [sp, #224]
  4048c8:	eor	x8, x8, x9
  4048cc:	ldr	x4, [sp, #320]
  4048d0:	add	x22, x20, x22
  4048d4:	ror	x8, x8, #32
  4048d8:	ldr	x14, [sp, #288]
  4048dc:	eor	x25, x22, x26
  4048e0:	add	x22, x22, x8
  4048e4:	ror	x25, x25, #63
  4048e8:	eor	x11, x22, x11
  4048ec:	add	x12, x25, x12
  4048f0:	ror	x11, x11, #24
  4048f4:	ldr	x26, [sp, #256]
  4048f8:	add	x12, x12, x4
  4048fc:	add	x9, x11, x9
  404900:	add	x9, x9, x14
  404904:	eor	x14, x12, x16
  404908:	str	x17, [sp, #240]
  40490c:	eor	x17, x5, x17
  404910:	ror	x14, x14, #32
  404914:	eor	x8, x9, x8
  404918:	ror	x17, x17, #32
  40491c:	stp	x7, x1, [sp, #192]
  404920:	add	x16, x14, x7
  404924:	ror	x8, x8, #16
  404928:	add	x1, x17, x1
  40492c:	eor	x4, x20, x13
  404930:	add	x13, x26, x13
  404934:	eor	x7, x16, x25
  404938:	add	x22, x8, x22
  40493c:	ldr	x26, [sp, #344]
  404940:	str	x23, [sp, #160]
  404944:	eor	x23, x1, x23
  404948:	ldr	x19, [sp, #280]
  40494c:	add	x12, x12, x30
  404950:	ror	x7, x7, #24
  404954:	eor	x11, x22, x11
  404958:	add	x5, x5, x24
  40495c:	ror	x23, x23, #24
  404960:	ror	x4, x4, #32
  404964:	add	x12, x12, x7
  404968:	ror	x11, x11, #63
  40496c:	add	x5, x5, x23
  404970:	add	x6, x4, x6
  404974:	eor	x25, x12, x14
  404978:	add	x12, x12, x11
  40497c:	eor	x17, x5, x17
  404980:	eor	x10, x6, x10
  404984:	add	x12, x12, x26
  404988:	ror	x17, x17, #16
  40498c:	ror	x10, x10, #24
  404990:	add	x1, x17, x1
  404994:	eor	x17, x12, x17
  404998:	add	x12, x19, x12
  40499c:	ror	x19, x25, #16
  4049a0:	add	x13, x13, x10
  4049a4:	ldr	x20, [sp, #256]
  4049a8:	add	x16, x19, x16
  4049ac:	eor	x4, x13, x4
  4049b0:	eor	x7, x16, x7
  4049b4:	ror	x4, x4, #16
  4049b8:	ror	x7, x7, #63
  4049bc:	add	x6, x4, x6
  4049c0:	add	x5, x5, x7
  4049c4:	eor	x10, x6, x10
  4049c8:	add	x5, x5, x20
  4049cc:	ldr	x20, [sp, #320]
  4049d0:	add	x9, x9, x18
  4049d4:	ror	x10, x10, #63
  4049d8:	add	x9, x9, x10
  4049dc:	eor	x19, x19, x9
  4049e0:	ror	x17, x17, #32
  4049e4:	ror	x19, x19, #32
  4049e8:	str	x6, [sp, #208]
  4049ec:	add	x6, x17, x6
  4049f0:	str	x2, [sp, #248]
  4049f4:	ldr	x2, [sp, #328]
  4049f8:	str	x4, [sp, #248]
  4049fc:	eor	x4, x5, x4
  404a00:	add	x5, x20, x5
  404a04:	eor	x20, x1, x23
  404a08:	add	x1, x1, x19
  404a0c:	stp	x11, x7, [sp, #176]
  404a10:	eor	x11, x6, x11
  404a14:	str	x10, [sp, #168]
  404a18:	eor	x10, x1, x10
  404a1c:	ror	x11, x11, #24
  404a20:	ror	x10, x10, #24
  404a24:	add	x12, x12, x11
  404a28:	add	x9, x10, x9
  404a2c:	eor	x17, x12, x17
  404a30:	add	x9, x9, x2
  404a34:	add	x13, x13, x30
  404a38:	ror	x2, x20, #63
  404a3c:	ror	x17, x17, #16
  404a40:	ldr	x15, [sp, #360]
  404a44:	add	x13, x13, x2
  404a48:	add	x6, x17, x6
  404a4c:	eor	x8, x13, x8
  404a50:	ror	x4, x4, #32
  404a54:	eor	x11, x6, x11
  404a58:	ror	x8, x8, #32
  404a5c:	add	x20, x4, x22
  404a60:	ror	x11, x11, #63
  404a64:	add	x16, x8, x16
  404a68:	eor	x7, x20, x7
  404a6c:	eor	x19, x9, x19
  404a70:	add	x9, x11, x9
  404a74:	eor	x2, x16, x2
  404a78:	ror	x7, x7, #24
  404a7c:	add	x9, x9, x15
  404a80:	ror	x15, x19, #16
  404a84:	add	x13, x13, x0
  404a88:	ror	x2, x2, #24
  404a8c:	add	x5, x5, x7
  404a90:	add	x1, x15, x1
  404a94:	add	x13, x13, x2
  404a98:	eor	x4, x5, x4
  404a9c:	eor	x10, x1, x10
  404aa0:	eor	x8, x13, x8
  404aa4:	add	x13, x13, x27
  404aa8:	ror	x4, x4, #16
  404aac:	ror	x10, x10, #63
  404ab0:	add	x19, x4, x20
  404ab4:	add	x13, x13, x10
  404ab8:	ldr	x20, [sp, #272]
  404abc:	eor	x4, x4, x13
  404ac0:	eor	x7, x19, x7
  404ac4:	ror	x8, x8, #16
  404ac8:	ror	x4, x4, #32
  404acc:	add	x12, x12, x21
  404ad0:	ror	x7, x7, #63
  404ad4:	add	x16, x8, x16
  404ad8:	add	x6, x4, x6
  404adc:	add	x12, x12, x7
  404ae0:	eor	x2, x16, x2
  404ae4:	eor	x10, x6, x10
  404ae8:	stp	x8, x15, [sp, #224]
  404aec:	eor	x15, x12, x15
  404af0:	ror	x2, x2, #63
  404af4:	add	x13, x20, x13
  404af8:	ror	x10, x10, #24
  404afc:	ror	x20, x15, #32
  404b00:	str	x22, [sp, #216]
  404b04:	add	x22, x2, x24
  404b08:	add	x13, x13, x10
  404b0c:	str	x16, [sp, #192]
  404b10:	eor	x8, x9, x8
  404b14:	add	x16, x20, x16
  404b18:	add	x5, x22, x5
  404b1c:	eor	x4, x13, x4
  404b20:	ror	x8, x8, #32
  404b24:	eor	x15, x16, x7
  404b28:	ldr	x7, [sp, #288]
  404b2c:	add	x19, x8, x19
  404b30:	ror	x4, x4, #16
  404b34:	str	x17, [sp, #240]
  404b38:	eor	x17, x5, x17
  404b3c:	ldr	x25, [sp, #320]
  404b40:	eor	x11, x19, x11
  404b44:	add	x6, x4, x6
  404b48:	ror	x23, x15, #24
  404b4c:	ror	x17, x17, #32
  404b50:	add	x9, x9, x29
  404b54:	ror	x11, x11, #24
  404b58:	eor	x10, x6, x10
  404b5c:	add	x12, x23, x12
  404b60:	stp	x1, x6, [sp, #200]
  404b64:	add	x1, x17, x1
  404b68:	add	x9, x9, x11
  404b6c:	ror	x10, x10, #63
  404b70:	add	x12, x12, x7
  404b74:	str	x2, [sp, #160]
  404b78:	eor	x2, x1, x2
  404b7c:	eor	x8, x9, x8
  404b80:	add	x9, x9, x10
  404b84:	eor	x20, x12, x20
  404b88:	add	x5, x5, x3
  404b8c:	ror	x2, x2, #24
  404b90:	add	x9, x9, x25
  404b94:	ror	x20, x20, #16
  404b98:	add	x5, x5, x2
  404b9c:	ror	x8, x8, #16
  404ba0:	add	x16, x20, x16
  404ba4:	eor	x20, x9, x20
  404ba8:	add	x9, x7, x9
  404bac:	eor	x17, x5, x17
  404bb0:	add	x7, x8, x19
  404bb4:	ror	x17, x17, #16
  404bb8:	eor	x11, x7, x11
  404bbc:	add	x1, x17, x1
  404bc0:	add	x12, x12, x29
  404bc4:	ror	x11, x11, #63
  404bc8:	eor	x2, x1, x2
  404bcc:	add	x12, x12, x11
  404bd0:	add	x13, x13, x24
  404bd4:	ror	x2, x2, #63
  404bd8:	eor	x17, x12, x17
  404bdc:	add	x13, x13, x2
  404be0:	ror	x17, x17, #32
  404be4:	eor	x8, x8, x13
  404be8:	add	x6, x17, x6
  404bec:	stp	x10, x11, [sp, #168]
  404bf0:	eor	x19, x16, x23
  404bf4:	ror	x8, x8, #32
  404bf8:	ror	x20, x20, #32
  404bfc:	eor	x11, x6, x11
  404c00:	ldr	x22, [sp, #272]
  404c04:	add	x12, x12, x30
  404c08:	add	x16, x16, x8
  404c0c:	add	x23, x20, x1
  404c10:	ror	x11, x11, #24
  404c14:	add	x5, x5, x21
  404c18:	ror	x19, x19, #63
  404c1c:	eor	x2, x16, x2
  404c20:	eor	x10, x23, x10
  404c24:	add	x12, x12, x11
  404c28:	add	x5, x5, x19
  404c2c:	ror	x2, x2, #24
  404c30:	ror	x10, x10, #24
  404c34:	eor	x17, x12, x17
  404c38:	str	x4, [sp, #248]
  404c3c:	eor	x4, x5, x4
  404c40:	add	x13, x2, x13
  404c44:	add	x9, x9, x10
  404c48:	ror	x17, x17, #16
  404c4c:	ror	x4, x4, #32
  404c50:	add	x13, x13, x22
  404c54:	eor	x20, x9, x20
  404c58:	add	x6, x17, x6
  404c5c:	ldr	x22, [sp, #328]
  404c60:	str	x7, [sp, #216]
  404c64:	add	x7, x4, x7
  404c68:	eor	x11, x6, x11
  404c6c:	str	x19, [sp, #184]
  404c70:	eor	x19, x7, x19
  404c74:	ror	x20, x20, #16
  404c78:	ror	x11, x11, #63
  404c7c:	add	x5, x5, x3
  404c80:	ror	x19, x19, #24
  404c84:	add	x23, x20, x23
  404c88:	add	x9, x9, x11
  404c8c:	eor	x8, x13, x8
  404c90:	add	x5, x5, x19
  404c94:	eor	x10, x23, x10
  404c98:	add	x9, x9, x22
  404c9c:	ror	x8, x8, #16
  404ca0:	eor	x22, x5, x4
  404ca4:	add	x13, x13, x0
  404ca8:	ror	x10, x10, #63
  404cac:	add	x16, x8, x16
  404cb0:	ldr	x24, [sp, #360]
  404cb4:	ror	x22, x22, #16
  404cb8:	add	x13, x13, x10
  404cbc:	eor	x2, x16, x2
  404cc0:	add	x7, x22, x7
  404cc4:	eor	x22, x13, x22
  404cc8:	ror	x2, x2, #63
  404ccc:	ror	x22, x22, #32
  404cd0:	ldr	x28, [sp, #344]
  404cd4:	add	x5, x2, x5
  404cd8:	add	x6, x22, x6
  404cdc:	add	x5, x5, x24
  404ce0:	ldr	x24, [sp, #280]
  404ce4:	eor	x10, x6, x10
  404ce8:	str	x8, [sp, #224]
  404cec:	eor	x8, x9, x8
  404cf0:	eor	x19, x7, x19
  404cf4:	ror	x10, x10, #24
  404cf8:	ror	x8, x8, #32
  404cfc:	ror	x19, x19, #63
  404d00:	add	x13, x10, x13
  404d04:	add	x7, x8, x7
  404d08:	add	x12, x19, x12
  404d0c:	add	x13, x13, x28
  404d10:	eor	x11, x7, x11
  404d14:	add	x12, x12, x24
  404d18:	eor	x22, x13, x22
  404d1c:	add	x9, x9, x18
  404d20:	ror	x11, x11, #24
  404d24:	ldr	x24, [sp, #256]
  404d28:	stp	x20, x17, [sp, #232]
  404d2c:	eor	x17, x5, x17
  404d30:	eor	x20, x12, x20
  404d34:	add	x9, x9, x11
  404d38:	ror	x22, x22, #16
  404d3c:	ror	x20, x20, #32
  404d40:	eor	x8, x9, x8
  404d44:	add	x6, x22, x6
  404d48:	ror	x17, x17, #32
  404d4c:	str	x16, [sp, #192]
  404d50:	add	x16, x20, x16
  404d54:	ror	x8, x8, #16
  404d58:	stp	x23, x6, [sp, #200]
  404d5c:	add	x23, x17, x23
  404d60:	ldr	x15, [sp, #288]
  404d64:	eor	x19, x16, x19
  404d68:	add	x7, x8, x7
  404d6c:	str	x2, [sp, #160]
  404d70:	eor	x2, x23, x2
  404d74:	add	x5, x24, x5
  404d78:	add	x12, x12, x27
  404d7c:	ror	x19, x19, #24
  404d80:	eor	x11, x7, x11
  404d84:	ror	x2, x2, #24
  404d88:	add	x12, x12, x19
  404d8c:	ror	x11, x11, #63
  404d90:	add	x5, x5, x2
  404d94:	eor	x20, x12, x20
  404d98:	add	x12, x12, x11
  404d9c:	eor	x17, x5, x17
  404da0:	add	x12, x12, x15
  404da4:	ror	x17, x17, #16
  404da8:	add	x13, x24, x13
  404dac:	ldr	x24, [sp, #272]
  404db0:	add	x23, x17, x23
  404db4:	eor	x17, x12, x17
  404db8:	eor	x10, x6, x10
  404dbc:	ror	x17, x17, #32
  404dc0:	ror	x10, x10, #63
  404dc4:	add	x6, x17, x6
  404dc8:	add	x9, x9, x10
  404dcc:	ror	x20, x20, #16
  404dd0:	stp	x10, x11, [sp, #168]
  404dd4:	eor	x11, x6, x11
  404dd8:	add	x9, x9, x24
  404ddc:	add	x16, x20, x16
  404de0:	add	x12, x12, x3
  404de4:	ror	x11, x11, #24
  404de8:	ldr	x25, [sp, #280]
  404dec:	eor	x19, x16, x19
  404df0:	eor	x20, x9, x20
  404df4:	eor	x2, x23, x2
  404df8:	add	x12, x12, x11
  404dfc:	ror	x19, x19, #63
  404e00:	ror	x20, x20, #32
  404e04:	eor	x17, x12, x17
  404e08:	ror	x2, x2, #63
  404e0c:	add	x24, x19, x30
  404e10:	add	x23, x20, x23
  404e14:	ror	x17, x17, #16
  404e18:	add	x13, x13, x2
  404e1c:	add	x5, x24, x5
  404e20:	eor	x10, x23, x10
  404e24:	add	x6, x17, x6
  404e28:	ldp	x24, x26, [sp, #336]
  404e2c:	eor	x8, x13, x8
  404e30:	add	x9, x25, x9
  404e34:	ror	x10, x10, #24
  404e38:	eor	x11, x6, x11
  404e3c:	ror	x8, x8, #32
  404e40:	add	x9, x9, x10
  404e44:	ror	x11, x11, #63
  404e48:	add	x16, x8, x16
  404e4c:	mov	x14, x21
  404e50:	eor	x20, x9, x20
  404e54:	add	x9, x11, x9
  404e58:	eor	x2, x16, x2
  404e5c:	add	x9, x9, x24
  404e60:	add	x13, x13, x14
  404e64:	ror	x24, x2, #24
  404e68:	add	x13, x13, x24
  404e6c:	eor	x8, x13, x8
  404e70:	str	x22, [sp, #248]
  404e74:	eor	x22, x5, x22
  404e78:	ror	x8, x8, #16
  404e7c:	ror	x22, x22, #32
  404e80:	stp	x7, x8, [sp, #216]
  404e84:	add	x16, x8, x16
  404e88:	add	x7, x22, x7
  404e8c:	stp	x19, x16, [sp, #184]
  404e90:	eor	x19, x7, x19
  404e94:	add	x5, x5, x29
  404e98:	ror	x19, x19, #24
  404e9c:	add	x5, x5, x19
  404ea0:	ror	x20, x20, #16
  404ea4:	eor	x22, x5, x22
  404ea8:	eor	x8, x9, x8
  404eac:	add	x9, x26, x9
  404eb0:	add	x23, x20, x23
  404eb4:	ldr	x26, [sp, #320]
  404eb8:	ror	x22, x22, #16
  404ebc:	eor	x10, x23, x10
  404ec0:	add	x7, x22, x7
  404ec4:	ror	x10, x10, #63
  404ec8:	eor	x19, x7, x19
  404ecc:	add	x13, x10, x13
  404ed0:	ror	x19, x19, #63
  404ed4:	ldr	x1, [sp, #328]
  404ed8:	add	x13, x13, x26
  404edc:	add	x26, x19, x27
  404ee0:	add	x12, x26, x12
  404ee4:	str	x20, [sp, #232]
  404ee8:	eor	x20, x12, x20
  404eec:	ror	x20, x20, #32
  404ef0:	ldr	x4, [sp, #360]
  404ef4:	eor	x22, x13, x22
  404ef8:	add	x13, x1, x13
  404efc:	eor	x1, x16, x24
  404f00:	add	x16, x20, x16
  404f04:	eor	x19, x16, x19
  404f08:	ror	x19, x19, #24
  404f0c:	add	x12, x19, x12
  404f10:	add	x12, x12, x4
  404f14:	add	x4, x5, x18
  404f18:	ror	x5, x22, #32
  404f1c:	add	x6, x5, x6
  404f20:	eor	x10, x6, x10
  404f24:	ror	x10, x10, #24
  404f28:	add	x13, x13, x10
  404f2c:	ror	x8, x8, #32
  404f30:	eor	x5, x13, x5
  404f34:	add	x13, x13, x18
  404f38:	add	x18, x8, x7
  404f3c:	ror	x1, x1, #63
  404f40:	eor	x11, x18, x11
  404f44:	add	x4, x4, x1
  404f48:	mov	x21, x0
  404f4c:	ldr	x0, [sp, #256]
  404f50:	ror	x11, x11, #24
  404f54:	str	x17, [sp, #240]
  404f58:	eor	x17, x17, x4
  404f5c:	add	x9, x9, x11
  404f60:	ror	x17, x17, #32
  404f64:	eor	x8, x9, x8
  404f68:	eor	x7, x12, x20
  404f6c:	add	x20, x17, x23
  404f70:	ror	x8, x8, #16
  404f74:	str	x1, [sp, #160]
  404f78:	eor	x1, x20, x1
  404f7c:	str	x0, [sp, #120]
  404f80:	add	x18, x8, x18
  404f84:	ldr	x0, [sp, #56]
  404f88:	add	x4, x4, x21
  404f8c:	ror	x1, x1, #24
  404f90:	eor	x11, x18, x11
  404f94:	add	x4, x4, x1
  404f98:	ror	x11, x11, #63
  404f9c:	eor	x17, x4, x17
  404fa0:	add	x12, x11, x12
  404fa4:	ror	x17, x17, #16
  404fa8:	ror	x5, x5, #16
  404fac:	add	x12, x12, x0
  404fb0:	add	x20, x17, x20
  404fb4:	add	x6, x5, x6
  404fb8:	ldr	x0, [sp, #80]
  404fbc:	eor	x1, x20, x1
  404fc0:	eor	x10, x6, x10
  404fc4:	ror	x1, x1, #63
  404fc8:	ror	x10, x10, #63
  404fcc:	add	x13, x13, x1
  404fd0:	ror	x7, x7, #16
  404fd4:	add	x9, x9, x10
  404fd8:	eor	x8, x8, x13
  404fdc:	add	x16, x7, x16
  404fe0:	add	x9, x9, x0
  404fe4:	ldr	x0, [sp, #64]
  404fe8:	ror	x8, x8, #32
  404fec:	eor	x19, x16, x19
  404ff0:	ldp	x25, x2, [sp, #336]
  404ff4:	add	x16, x16, x8
  404ff8:	ror	x19, x19, #63
  404ffc:	eor	x1, x16, x1
  405000:	eor	x17, x12, x17
  405004:	add	x4, x19, x4
  405008:	ldr	x28, [sp, #320]
  40500c:	ror	x1, x1, #24
  405010:	ror	x17, x17, #32
  405014:	eor	x7, x9, x7
  405018:	add	x4, x4, x0
  40501c:	str	x5, [sp, #248]
  405020:	stp	x23, x6, [sp, #200]
  405024:	add	x13, x1, x13
  405028:	add	x6, x17, x6
  40502c:	ror	x7, x7, #32
  405030:	eor	x5, x4, x5
  405034:	stp	x10, x11, [sp, #168]
  405038:	add	x13, x13, x25
  40503c:	eor	x11, x6, x11
  405040:	add	x20, x7, x20
  405044:	ror	x5, x5, #32
  405048:	str	x18, [sp, #216]
  40504c:	add	x12, x12, x21
  405050:	eor	x8, x13, x8
  405054:	ror	x11, x11, #24
  405058:	eor	x10, x20, x10
  40505c:	add	x18, x5, x18
  405060:	str	x19, [sp, #184]
  405064:	add	x9, x28, x9
  405068:	ror	x8, x8, #16
  40506c:	add	x12, x12, x11
  405070:	ror	x10, x10, #24
  405074:	eor	x19, x18, x19
  405078:	add	x4, x4, x30
  40507c:	add	x16, x8, x16
  405080:	eor	x17, x12, x17
  405084:	add	x9, x9, x10
  405088:	ror	x19, x19, #24
  40508c:	eor	x1, x16, x1
  405090:	ror	x17, x17, #16
  405094:	eor	x7, x9, x7
  405098:	add	x4, x4, x19
  40509c:	add	x13, x13, x14
  4050a0:	ror	x1, x1, #63
  4050a4:	add	x6, x17, x6
  4050a8:	ror	x7, x7, #16
  4050ac:	eor	x5, x4, x5
  4050b0:	ldr	x14, [sp, #120]
  4050b4:	eor	x11, x6, x11
  4050b8:	add	x3, x1, x3
  4050bc:	add	x20, x7, x20
  4050c0:	ror	x5, x5, #16
  4050c4:	ldr	x15, [sp, #272]
  4050c8:	ror	x11, x11, #63
  4050cc:	add	x3, x3, x4
  4050d0:	eor	x10, x20, x10
  4050d4:	add	x18, x5, x18
  4050d8:	str	x17, [sp, #240]
  4050dc:	add	x9, x11, x9
  4050e0:	eor	x17, x3, x17
  4050e4:	ror	x10, x10, #63
  4050e8:	eor	x4, x18, x19
  4050ec:	add	x9, x9, x14
  4050f0:	ror	x14, x17, #32
  4050f4:	ror	x17, x4, #63
  4050f8:	add	x13, x13, x10
  4050fc:	stp	x8, x7, [sp, #224]
  405100:	eor	x8, x9, x8
  405104:	eor	x4, x5, x13
  405108:	add	x12, x17, x12
  40510c:	add	x9, x15, x9
  405110:	add	x15, x14, x20
  405114:	ror	x8, x8, #32
  405118:	ror	x4, x4, #32
  40511c:	add	x12, x12, x2
  405120:	ldr	x0, [sp, #72]
  405124:	str	x1, [sp, #160]
  405128:	eor	x1, x15, x1
  40512c:	add	x18, x8, x18
  405130:	add	x2, x4, x6
  405134:	eor	x5, x12, x7
  405138:	ror	x1, x1, #24
  40513c:	eor	x11, x18, x11
  405140:	eor	x10, x2, x10
  405144:	ror	x5, x5, #32
  405148:	stp	x16, x20, [sp, #192]
  40514c:	add	x13, x13, x27
  405150:	add	x3, x1, x3
  405154:	ror	x11, x11, #24
  405158:	ror	x10, x10, #24
  40515c:	add	x16, x5, x16
  405160:	add	x3, x3, x0
  405164:	add	x9, x9, x11
  405168:	add	x13, x13, x10
  40516c:	eor	x17, x16, x17
  405170:	add	x12, x12, x29
  405174:	eor	x14, x3, x14
  405178:	stp	x13, x9, [sp, #128]
  40517c:	eor	x13, x13, x4
  405180:	ror	x17, x17, #24
  405184:	ror	x14, x14, #16
  405188:	ror	x13, x13, #16
  40518c:	add	x12, x12, x17
  405190:	eor	x8, x9, x8
  405194:	add	x15, x14, x15
  405198:	stp	x14, x13, [sp, #240]
  40519c:	add	x13, x13, x2
  4051a0:	eor	x2, x12, x5
  4051a4:	ror	x8, x8, #16
  4051a8:	eor	x1, x15, x1
  4051ac:	stp	x15, x13, [sp, #200]
  4051b0:	eor	x10, x13, x10
  4051b4:	ror	x13, x2, #16
  4051b8:	add	x18, x8, x18
  4051bc:	ror	x1, x1, #63
  4051c0:	ror	x10, x10, #63
  4051c4:	add	x16, x13, x16
  4051c8:	ldr	x0, [sp, #88]
  4051cc:	eor	x11, x18, x11
  4051d0:	stp	x1, x10, [sp, #160]
  4051d4:	eor	x10, x16, x17
  4051d8:	ror	x11, x11, #63
  4051dc:	ror	x10, x10, #63
  4051e0:	str	x3, [sp, #152]
  4051e4:	stp	x18, x8, [sp, #216]
  4051e8:	str	x12, [sp, #144]
  4051ec:	str	x13, [sp, #232]
  4051f0:	str	x16, [sp, #192]
  4051f4:	stp	x11, x10, [sp, #176]
  4051f8:	ldr	x4, [sp, #128]
  4051fc:	ldp	x17, x2, [x0]
  405200:	ldp	x5, x6, [x0, #16]
  405204:	ldp	x7, x19, [x0, #32]
  405208:	eor	x17, x4, x17
  40520c:	eor	x9, x9, x2
  405210:	eor	x16, x17, x16
  405214:	eor	x9, x9, x15
  405218:	stp	x16, x9, [x0]
  40521c:	ldr	x9, [sp, #208]
  405220:	eor	x2, x3, x6
  405224:	eor	x1, x1, x7
  405228:	eor	x12, x12, x5
  40522c:	eor	x15, x2, x18
  405230:	eor	x8, x1, x8
  405234:	stp	x15, x8, [x0, #24]
  405238:	eor	x8, x12, x9
  40523c:	str	x8, [x0, #16]
  405240:	ldp	x9, x12, [x0, #48]
  405244:	ldr	x8, [sp, #168]
  405248:	eor	x9, x11, x9
  40524c:	eor	x8, x8, x19
  405250:	eor	x9, x9, x14
  405254:	eor	x8, x8, x13
  405258:	stp	x8, x9, [x0, #40]
  40525c:	ldr	x8, [sp, #248]
  405260:	eor	x9, x10, x12
  405264:	eor	x8, x9, x8
  405268:	str	x8, [x0, #56]
  40526c:	ldp	x20, x19, [sp, #464]
  405270:	ldp	x22, x21, [sp, #448]
  405274:	ldp	x24, x23, [sp, #432]
  405278:	ldp	x26, x25, [sp, #416]
  40527c:	ldp	x28, x27, [sp, #400]
  405280:	ldp	x29, x30, [sp, #384]
  405284:	add	sp, sp, #0x1e0
  405288:	ret
  40528c:	sub	sp, sp, #0x70
  405290:	movi	v0.2d, #0x0
  405294:	stp	x29, x30, [sp, #64]
  405298:	str	x21, [sp, #80]
  40529c:	stp	x20, x19, [sp, #96]
  4052a0:	add	x29, sp, #0x40
  4052a4:	stp	q0, q0, [sp, #32]
  4052a8:	stp	q0, q0, [sp]
  4052ac:	cbz	x1, 4052c8 <ferror@plt+0x39d8>
  4052b0:	ldr	x8, [x0, #232]
  4052b4:	mov	x20, x0
  4052b8:	cmp	x8, x2
  4052bc:	b.hi	4052c8 <ferror@plt+0x39d8>  // b.pmore
  4052c0:	ldr	x8, [x20, #80]
  4052c4:	cbz	x8, 4052e0 <ferror@plt+0x39f0>
  4052c8:	mov	w0, #0xffffffff            	// #-1
  4052cc:	ldp	x20, x19, [sp, #96]
  4052d0:	ldr	x21, [sp, #80]
  4052d4:	ldp	x29, x30, [sp, #64]
  4052d8:	add	sp, sp, #0x70
  4052dc:	ret
  4052e0:	ldr	x8, [x20, #224]
  4052e4:	ldp	x9, x10, [x20, #64]
  4052e8:	ldrb	w11, [x20, #240]
  4052ec:	mov	x19, x1
  4052f0:	adds	x9, x9, x8
  4052f4:	str	x9, [x20, #64]
  4052f8:	cinc	x9, x10, cs  // cs = hs, nlast
  4052fc:	str	x9, [x20, #72]
  405300:	cbz	w11, 40530c <ferror@plt+0x3a1c>
  405304:	mov	x9, #0xffffffffffffffff    	// #-1
  405308:	str	x9, [x20, #88]
  40530c:	add	x21, x20, #0x60
  405310:	mov	w10, #0x80                  	// #128
  405314:	mov	x9, #0xffffffffffffffff    	// #-1
  405318:	add	x0, x21, x8
  40531c:	sub	x2, x10, x8
  405320:	mov	w1, wzr
  405324:	str	x9, [x20, #80]
  405328:	bl	4016b0 <memset@plt>
  40532c:	mov	x0, x20
  405330:	mov	x1, x21
  405334:	bl	403858 <ferror@plt+0x1f68>
  405338:	ldr	x8, [x20]
  40533c:	mov	x1, sp
  405340:	mov	x0, x19
  405344:	str	x8, [sp]
  405348:	ldr	x8, [x20, #8]
  40534c:	str	x8, [sp, #8]
  405350:	ldr	x8, [x20, #16]
  405354:	str	x8, [sp, #16]
  405358:	ldr	x8, [x20, #24]
  40535c:	str	x8, [sp, #24]
  405360:	ldr	x8, [x20, #32]
  405364:	str	x8, [sp, #32]
  405368:	ldr	x8, [x20, #40]
  40536c:	str	x8, [sp, #40]
  405370:	ldr	x8, [x20, #48]
  405374:	str	x8, [sp, #48]
  405378:	ldr	x8, [x20, #56]
  40537c:	str	x8, [sp, #56]
  405380:	ldr	x2, [x20, #232]
  405384:	bl	401560 <memcpy@plt>
  405388:	adrp	x8, 409000 <ferror@plt+0x7710>
  40538c:	ldr	x8, [x8, #3752]
  405390:	mov	x0, sp
  405394:	mov	w2, #0x40                  	// #64
  405398:	mov	w1, wzr
  40539c:	blr	x8
  4053a0:	mov	w0, wzr
  4053a4:	b	4052cc <ferror@plt+0x39dc>
  4053a8:	sub	sp, sp, #0x180
  4053ac:	cmp	x2, #0x0
  4053b0:	cset	w8, eq  // eq = none
  4053b4:	cmp	x3, #0x0
  4053b8:	stp	x20, x19, [sp, #368]
  4053bc:	mov	x20, x0
  4053c0:	cset	w9, ne  // ne = any
  4053c4:	mov	w0, #0xffffffff            	// #-1
  4053c8:	stp	x29, x30, [sp, #320]
  4053cc:	str	x28, [sp, #336]
  4053d0:	stp	x22, x21, [sp, #352]
  4053d4:	add	x29, sp, #0x140
  4053d8:	cbz	x20, 40553c <ferror@plt+0x3c4c>
  4053dc:	and	w8, w8, w9
  4053e0:	tbnz	w8, #0, 40553c <ferror@plt+0x3c4c>
  4053e4:	cmp	x4, #0x0
  4053e8:	cset	w8, eq  // eq = none
  4053ec:	cmp	x5, #0x0
  4053f0:	cset	w9, ne  // ne = any
  4053f4:	cmp	x5, #0x40
  4053f8:	mov	w0, #0xffffffff            	// #-1
  4053fc:	b.hi	40553c <ferror@plt+0x3c4c>  // b.pmore
  405400:	sub	x10, x1, #0x1
  405404:	mov	x19, x1
  405408:	cmp	x10, #0x3f
  40540c:	b.hi	40553c <ferror@plt+0x3c4c>  // b.pmore
  405410:	and	w8, w8, w9
  405414:	tbnz	w8, #0, 40553c <ferror@plt+0x3c4c>
  405418:	mov	x21, x3
  40541c:	mov	x22, x2
  405420:	cbz	x5, 405444 <ferror@plt+0x3b54>
  405424:	mov	x0, sp
  405428:	mov	x1, x19
  40542c:	mov	x2, x4
  405430:	mov	x3, x5
  405434:	bl	4035dc <ferror@plt+0x1cec>
  405438:	tbz	w0, #31, 405518 <ferror@plt+0x3c28>
  40543c:	mov	w0, #0xffffffff            	// #-1
  405440:	b	40553c <ferror@plt+0x3c4c>
  405444:	sub	x9, x29, #0x40
  405448:	mov	w10, #0x100                 	// #256
  40544c:	sturb	w19, [x29, #-64]
  405450:	sturh	w10, [x9, #1]
  405454:	adrp	x10, 409000 <ferror@plt+0x7710>
  405458:	add	x10, x10, #0xe68
  40545c:	ldp	q1, q2, [x10]
  405460:	mov	w11, #0x1                   	// #1
  405464:	movi	v0.2d, #0x0
  405468:	sturb	w11, [x29, #-61]
  40546c:	stur	q0, [x9, #4]
  405470:	stur	q0, [x9, #20]
  405474:	stur	q0, [x9, #36]
  405478:	stur	q0, [x29, #-16]
  40547c:	stp	q0, q0, [sp, #64]
  405480:	stp	q0, q0, [sp, #96]
  405484:	stp	q0, q0, [sp, #128]
  405488:	stp	q0, q0, [sp, #160]
  40548c:	stp	q0, q0, [sp, #192]
  405490:	str	q0, [sp, #224]
  405494:	str	q1, [sp]
  405498:	ldp	q0, q1, [x10, #32]
  40549c:	sub	x9, x29, #0x40
  4054a0:	mov	x8, xzr
  4054a4:	orr	x10, x9, #0x3
  4054a8:	mov	x11, sp
  4054ac:	stp	q2, q0, [sp, #16]
  4054b0:	str	xzr, [sp, #240]
  4054b4:	str	q1, [sp, #48]
  4054b8:	add	x13, x10, x8
  4054bc:	ldrb	w12, [x9, x8]
  4054c0:	ldurb	w14, [x13, #-2]
  4054c4:	ldurb	w15, [x13, #-1]
  4054c8:	ldrb	w16, [x13]
  4054cc:	bfi	x12, x14, #8, #8
  4054d0:	ldrb	w14, [x13, #1]
  4054d4:	bfi	x12, x15, #16, #8
  4054d8:	ldrb	w15, [x13, #2]
  4054dc:	bfi	x12, x16, #24, #8
  4054e0:	ldrb	w16, [x13, #3]
  4054e4:	ldrb	w13, [x13, #4]
  4054e8:	bfi	x12, x14, #32, #8
  4054ec:	ldr	x14, [x11, x8]
  4054f0:	bfi	x12, x15, #40, #8
  4054f4:	orr	x12, x12, x16, lsl #48
  4054f8:	orr	x12, x12, x13, lsl #56
  4054fc:	eor	x12, x12, x14
  405500:	str	x12, [x11, x8]
  405504:	add	x8, x8, #0x8
  405508:	cmp	x8, #0x40
  40550c:	b.ne	4054b8 <ferror@plt+0x3bc8>  // b.any
  405510:	and	x8, x19, #0xff
  405514:	str	x8, [sp, #232]
  405518:	mov	x0, sp
  40551c:	mov	x1, x22
  405520:	mov	x2, x21
  405524:	bl	403750 <ferror@plt+0x1e60>
  405528:	mov	x0, sp
  40552c:	mov	x1, x20
  405530:	mov	x2, x19
  405534:	bl	40528c <ferror@plt+0x399c>
  405538:	mov	w0, wzr
  40553c:	ldp	x20, x19, [sp, #368]
  405540:	ldp	x22, x21, [sp, #352]
  405544:	ldr	x28, [sp, #336]
  405548:	ldp	x29, x30, [sp, #320]
  40554c:	add	sp, sp, #0x180
  405550:	ret
  405554:	b	4053a8 <ferror@plt+0x3ab8>
  405558:	sub	sp, sp, #0x150
  40555c:	stp	x22, x21, [sp, #304]
  405560:	mov	x22, x0
  405564:	mov	w0, #0x8000                	// #32768
  405568:	stp	x29, x30, [sp, #256]
  40556c:	str	x28, [sp, #272]
  405570:	stp	x24, x23, [sp, #288]
  405574:	stp	x20, x19, [sp, #320]
  405578:	add	x29, sp, #0x100
  40557c:	mov	x20, x2
  405580:	mov	x21, x1
  405584:	bl	401660 <malloc@plt>
  405588:	cbz	x0, 4055f0 <ferror@plt+0x3d00>
  40558c:	mov	x19, x0
  405590:	add	x0, sp, #0x8
  405594:	mov	x1, x20
  405598:	bl	4034ec <ferror@plt+0x1bfc>
  40559c:	mov	x23, xzr
  4055a0:	mov	w24, #0x8000                	// #32768
  4055a4:	b	4055bc <ferror@plt+0x3ccc>
  4055a8:	add	x0, sp, #0x8
  4055ac:	mov	w2, #0x8000                	// #32768
  4055b0:	mov	x1, x19
  4055b4:	bl	403750 <ferror@plt+0x1e60>
  4055b8:	mov	x23, xzr
  4055bc:	add	x0, x19, x23
  4055c0:	sub	x2, x24, x23
  4055c4:	mov	w1, #0x1                   	// #1
  4055c8:	mov	x3, x22
  4055cc:	bl	4017f0 <fread@plt>
  4055d0:	add	x23, x0, x23
  4055d4:	cmp	x23, #0x8, lsl #12
  4055d8:	b.eq	4055a8 <ferror@plt+0x3cb8>  // b.none
  4055dc:	cbz	x0, 4055f8 <ferror@plt+0x3d08>
  4055e0:	mov	x0, x22
  4055e4:	bl	401780 <feof@plt>
  4055e8:	cbz	w0, 4055bc <ferror@plt+0x3ccc>
  4055ec:	b	40560c <ferror@plt+0x3d1c>
  4055f0:	mov	w20, #0xffffffff            	// #-1
  4055f4:	b	40563c <ferror@plt+0x3d4c>
  4055f8:	mov	x0, x22
  4055fc:	bl	4018f0 <ferror@plt>
  405600:	cbz	w0, 40560c <ferror@plt+0x3d1c>
  405604:	mov	w20, #0xffffffff            	// #-1
  405608:	b	405634 <ferror@plt+0x3d44>
  40560c:	cbz	x23, 405620 <ferror@plt+0x3d30>
  405610:	add	x0, sp, #0x8
  405614:	mov	x1, x19
  405618:	mov	x2, x23
  40561c:	bl	403750 <ferror@plt+0x1e60>
  405620:	add	x0, sp, #0x8
  405624:	mov	x1, x21
  405628:	mov	x2, x20
  40562c:	bl	40528c <ferror@plt+0x399c>
  405630:	mov	w20, wzr
  405634:	mov	x0, x19
  405638:	bl	401800 <free@plt>
  40563c:	mov	w0, w20
  405640:	ldp	x20, x19, [sp, #320]
  405644:	ldp	x22, x21, [sp, #304]
  405648:	ldp	x24, x23, [sp, #288]
  40564c:	ldr	x28, [sp, #272]
  405650:	ldp	x29, x30, [sp, #256]
  405654:	add	sp, sp, #0x150
  405658:	ret
  40565c:	mov	w0, #0x1                   	// #1
  405660:	b	401a0c <ferror@plt+0x11c>
  405664:	stp	x29, x30, [sp, #-96]!
  405668:	stp	x28, x27, [sp, #16]
  40566c:	stp	x26, x25, [sp, #32]
  405670:	stp	x24, x23, [sp, #48]
  405674:	stp	x22, x21, [sp, #64]
  405678:	stp	x20, x19, [sp, #80]
  40567c:	mov	x29, sp
  405680:	mov	x19, x3
  405684:	mov	x20, x2
  405688:	mov	x24, x1
  40568c:	mov	x21, x0
  405690:	bl	401590 <strlen@plt>
  405694:	ldr	x25, [x24]
  405698:	cbz	x25, 405728 <ferror@plt+0x3e38>
  40569c:	mov	x22, x0
  4056a0:	mov	w26, wzr
  4056a4:	mov	x23, xzr
  4056a8:	add	x27, x24, #0x8
  4056ac:	mov	x28, #0xffffffffffffffff    	// #-1
  4056b0:	mov	x24, x20
  4056b4:	b	4056cc <ferror@plt+0x3ddc>
  4056b8:	mov	x28, x23
  4056bc:	ldr	x25, [x27, x23, lsl #3]
  4056c0:	add	x23, x23, #0x1
  4056c4:	add	x24, x24, x19
  4056c8:	cbz	x25, 405718 <ferror@plt+0x3e28>
  4056cc:	mov	x0, x25
  4056d0:	mov	x1, x21
  4056d4:	mov	x2, x22
  4056d8:	bl	401670 <strncmp@plt>
  4056dc:	cbnz	w0, 4056bc <ferror@plt+0x3dcc>
  4056e0:	mov	x0, x25
  4056e4:	bl	401590 <strlen@plt>
  4056e8:	cmp	x0, x22
  4056ec:	b.eq	40572c <ferror@plt+0x3e3c>  // b.none
  4056f0:	cmn	x28, #0x1
  4056f4:	b.eq	4056b8 <ferror@plt+0x3dc8>  // b.none
  4056f8:	cbz	x20, 405710 <ferror@plt+0x3e20>
  4056fc:	madd	x0, x28, x19, x20
  405700:	mov	x1, x24
  405704:	mov	x2, x19
  405708:	bl	4016f0 <bcmp@plt>
  40570c:	cbz	w0, 4056bc <ferror@plt+0x3dcc>
  405710:	mov	w26, #0x1                   	// #1
  405714:	b	4056bc <ferror@plt+0x3dcc>
  405718:	tst	w26, #0x1
  40571c:	mov	x8, #0xfffffffffffffffe    	// #-2
  405720:	csel	x0, x8, x28, ne  // ne = any
  405724:	b	405730 <ferror@plt+0x3e40>
  405728:	mov	x23, #0xffffffffffffffff    	// #-1
  40572c:	mov	x0, x23
  405730:	ldp	x20, x19, [sp, #80]
  405734:	ldp	x22, x21, [sp, #64]
  405738:	ldp	x24, x23, [sp, #48]
  40573c:	ldp	x26, x25, [sp, #32]
  405740:	ldp	x28, x27, [sp, #16]
  405744:	ldp	x29, x30, [sp], #96
  405748:	ret
  40574c:	stp	x29, x30, [sp, #-48]!
  405750:	adrp	x8, 409000 <ferror@plt+0x7710>
  405754:	adrp	x9, 409000 <ferror@plt+0x7710>
  405758:	add	x8, x8, #0xed0
  40575c:	add	x9, x9, #0xeb5
  405760:	cmn	x2, #0x1
  405764:	stp	x20, x19, [sp, #32]
  405768:	mov	x19, x1
  40576c:	mov	x20, x0
  405770:	csel	x1, x9, x8, eq  // eq = none
  405774:	mov	w2, #0x5                   	// #5
  405778:	mov	x0, xzr
  40577c:	str	x21, [sp, #16]
  405780:	mov	x29, sp
  405784:	bl	401870 <dcgettext@plt>
  405788:	mov	x21, x0
  40578c:	mov	w1, #0x8                   	// #8
  405790:	mov	w0, wzr
  405794:	mov	x2, x19
  405798:	bl	406fc8 <ferror@plt+0x56d8>
  40579c:	mov	x19, x0
  4057a0:	mov	w0, #0x1                   	// #1
  4057a4:	mov	x1, x20
  4057a8:	bl	4074bc <ferror@plt+0x5bcc>
  4057ac:	mov	x2, x21
  4057b0:	mov	x3, x19
  4057b4:	ldp	x20, x19, [sp, #32]
  4057b8:	ldr	x21, [sp, #16]
  4057bc:	mov	x4, x0
  4057c0:	mov	w0, wzr
  4057c4:	mov	w1, wzr
  4057c8:	ldp	x29, x30, [sp], #48
  4057cc:	b	4015b0 <error@plt>
  4057d0:	stp	x29, x30, [sp, #-96]!
  4057d4:	stp	x20, x19, [sp, #80]
  4057d8:	mov	x20, x1
  4057dc:	adrp	x1, 409000 <ferror@plt+0x7710>
  4057e0:	stp	x22, x21, [sp, #64]
  4057e4:	mov	x19, x2
  4057e8:	mov	x21, x0
  4057ec:	add	x1, x1, #0xeed
  4057f0:	mov	w2, #0x5                   	// #5
  4057f4:	mov	x0, xzr
  4057f8:	stp	x28, x27, [sp, #16]
  4057fc:	stp	x26, x25, [sp, #32]
  405800:	stp	x24, x23, [sp, #48]
  405804:	mov	x29, sp
  405808:	bl	401870 <dcgettext@plt>
  40580c:	adrp	x26, 41b000 <ferror@plt+0x19710>
  405810:	ldr	x1, [x26, #616]
  405814:	bl	401880 <fputs_unlocked@plt>
  405818:	ldr	x24, [x21]
  40581c:	cbz	x24, 4058b8 <ferror@plt+0x3fc8>
  405820:	add	x28, x21, #0x8
  405824:	adrp	x21, 409000 <ferror@plt+0x7710>
  405828:	mov	x27, xzr
  40582c:	mov	x23, xzr
  405830:	mov	x22, xzr
  405834:	add	x21, x21, #0xf02
  405838:	b	405874 <ferror@plt+0x3f84>
  40583c:	mov	x25, xzr
  405840:	ldr	x23, [x26, #616]
  405844:	mov	x0, x24
  405848:	bl	4074cc <ferror@plt+0x5bdc>
  40584c:	mov	x3, x0
  405850:	mov	w1, #0x1                   	// #1
  405854:	mov	x0, x23
  405858:	mov	x2, x21
  40585c:	bl	4017b0 <__fprintf_chk@plt>
  405860:	add	x23, x20, x25
  405864:	ldr	x24, [x28, x22, lsl #3]
  405868:	add	x22, x22, #0x1
  40586c:	add	x27, x27, x19
  405870:	cbz	x24, 4058b8 <ferror@plt+0x3fc8>
  405874:	cbz	x22, 40583c <ferror@plt+0x3f4c>
  405878:	add	x1, x20, x27
  40587c:	mov	x0, x23
  405880:	mov	x2, x19
  405884:	bl	4016f0 <bcmp@plt>
  405888:	mov	x25, x27
  40588c:	cbnz	w0, 405840 <ferror@plt+0x3f50>
  405890:	ldr	x25, [x26, #616]
  405894:	mov	x0, x24
  405898:	bl	4074cc <ferror@plt+0x5bdc>
  40589c:	adrp	x2, 409000 <ferror@plt+0x7710>
  4058a0:	mov	x3, x0
  4058a4:	mov	w1, #0x1                   	// #1
  4058a8:	mov	x0, x25
  4058ac:	add	x2, x2, #0xf0a
  4058b0:	bl	4017b0 <__fprintf_chk@plt>
  4058b4:	b	405864 <ferror@plt+0x3f74>
  4058b8:	ldr	x0, [x26, #616]
  4058bc:	ldp	x8, x9, [x0, #40]
  4058c0:	cmp	x8, x9
  4058c4:	b.cs	4058f4 <ferror@plt+0x4004>  // b.hs, b.nlast
  4058c8:	add	x9, x8, #0x1
  4058cc:	mov	w10, #0xa                   	// #10
  4058d0:	str	x9, [x0, #40]
  4058d4:	strb	w10, [x8]
  4058d8:	ldp	x20, x19, [sp, #80]
  4058dc:	ldp	x22, x21, [sp, #64]
  4058e0:	ldp	x24, x23, [sp, #48]
  4058e4:	ldp	x26, x25, [sp, #32]
  4058e8:	ldp	x28, x27, [sp, #16]
  4058ec:	ldp	x29, x30, [sp], #96
  4058f0:	ret
  4058f4:	ldp	x20, x19, [sp, #80]
  4058f8:	ldp	x22, x21, [sp, #64]
  4058fc:	ldp	x24, x23, [sp, #48]
  405900:	ldp	x26, x25, [sp, #32]
  405904:	ldp	x28, x27, [sp, #16]
  405908:	mov	w1, #0xa                   	// #10
  40590c:	ldp	x29, x30, [sp], #96
  405910:	b	401770 <__overflow@plt>
  405914:	sub	sp, sp, #0x80
  405918:	stp	x24, x23, [sp, #80]
  40591c:	mov	x23, x0
  405920:	mov	x0, x1
  405924:	stp	x29, x30, [sp, #32]
  405928:	stp	x28, x27, [sp, #48]
  40592c:	stp	x26, x25, [sp, #64]
  405930:	stp	x22, x21, [sp, #96]
  405934:	stp	x20, x19, [sp, #112]
  405938:	add	x29, sp, #0x20
  40593c:	mov	x19, x5
  405940:	mov	x20, x4
  405944:	mov	x21, x3
  405948:	mov	x22, x2
  40594c:	mov	x24, x1
  405950:	bl	401590 <strlen@plt>
  405954:	ldr	x28, [x22]
  405958:	cbz	x28, 4059f0 <ferror@plt+0x4100>
  40595c:	mov	x26, x0
  405960:	stur	x23, [x29, #-8]
  405964:	stp	x22, x19, [sp, #8]
  405968:	mov	w19, wzr
  40596c:	mov	x25, xzr
  405970:	add	x23, x22, #0x8
  405974:	mov	x22, #0xffffffffffffffff    	// #-1
  405978:	mov	x27, x21
  40597c:	b	405994 <ferror@plt+0x40a4>
  405980:	mov	x22, x25
  405984:	ldr	x28, [x23, x25, lsl #3]
  405988:	add	x25, x25, #0x1
  40598c:	add	x27, x27, x20
  405990:	cbz	x28, 4059e0 <ferror@plt+0x40f0>
  405994:	mov	x0, x28
  405998:	mov	x1, x24
  40599c:	mov	x2, x26
  4059a0:	bl	401670 <strncmp@plt>
  4059a4:	cbnz	w0, 405984 <ferror@plt+0x4094>
  4059a8:	mov	x0, x28
  4059ac:	bl	401590 <strlen@plt>
  4059b0:	cmp	x0, x26
  4059b4:	b.eq	4059fc <ferror@plt+0x410c>  // b.none
  4059b8:	cmn	x22, #0x1
  4059bc:	b.eq	405980 <ferror@plt+0x4090>  // b.none
  4059c0:	cbz	x21, 4059d8 <ferror@plt+0x40e8>
  4059c4:	madd	x0, x22, x20, x21
  4059c8:	mov	x1, x27
  4059cc:	mov	x2, x20
  4059d0:	bl	4016f0 <bcmp@plt>
  4059d4:	cbz	w0, 405984 <ferror@plt+0x4094>
  4059d8:	mov	w19, #0x1                   	// #1
  4059dc:	b	405984 <ferror@plt+0x4094>
  4059e0:	ldur	x23, [x29, #-8]
  4059e4:	tbnz	w19, #0, 405a10 <ferror@plt+0x4120>
  4059e8:	tbz	x22, #63, 405a7c <ferror@plt+0x418c>
  4059ec:	b	405a08 <ferror@plt+0x4118>
  4059f0:	adrp	x1, 409000 <ferror@plt+0x7710>
  4059f4:	add	x1, x1, #0xeb5
  4059f8:	b	405a1c <ferror@plt+0x412c>
  4059fc:	ldur	x23, [x29, #-8]
  405a00:	mov	x22, x25
  405a04:	tbz	x22, #63, 405a7c <ferror@plt+0x418c>
  405a08:	cmn	x22, #0x1
  405a0c:	b.eq	405aa0 <ferror@plt+0x41b0>  // b.none
  405a10:	adrp	x1, 409000 <ferror@plt+0x7710>
  405a14:	add	x1, x1, #0xed0
  405a18:	ldp	x22, x19, [sp, #8]
  405a1c:	mov	w2, #0x5                   	// #5
  405a20:	mov	x0, xzr
  405a24:	bl	401870 <dcgettext@plt>
  405a28:	mov	x25, x0
  405a2c:	mov	w1, #0x8                   	// #8
  405a30:	mov	w0, wzr
  405a34:	mov	x2, x24
  405a38:	bl	406fc8 <ferror@plt+0x56d8>
  405a3c:	mov	x24, x0
  405a40:	mov	w0, #0x1                   	// #1
  405a44:	mov	x1, x23
  405a48:	bl	4074bc <ferror@plt+0x5bcc>
  405a4c:	mov	x4, x0
  405a50:	mov	w0, wzr
  405a54:	mov	w1, wzr
  405a58:	mov	x2, x25
  405a5c:	mov	x3, x24
  405a60:	bl	4015b0 <error@plt>
  405a64:	mov	x0, x22
  405a68:	mov	x1, x21
  405a6c:	mov	x2, x20
  405a70:	bl	4057d0 <ferror@plt+0x3ee0>
  405a74:	blr	x19
  405a78:	mov	x22, #0xffffffffffffffff    	// #-1
  405a7c:	mov	x0, x22
  405a80:	ldp	x20, x19, [sp, #112]
  405a84:	ldp	x22, x21, [sp, #96]
  405a88:	ldp	x24, x23, [sp, #80]
  405a8c:	ldp	x26, x25, [sp, #64]
  405a90:	ldp	x28, x27, [sp, #48]
  405a94:	ldp	x29, x30, [sp, #32]
  405a98:	add	sp, sp, #0x80
  405a9c:	ret
  405aa0:	adrp	x1, 409000 <ferror@plt+0x7710>
  405aa4:	add	x1, x1, #0xeb5
  405aa8:	b	405a18 <ferror@plt+0x4128>
  405aac:	stp	x29, x30, [sp, #-64]!
  405ab0:	stp	x22, x21, [sp, #32]
  405ab4:	stp	x20, x19, [sp, #48]
  405ab8:	ldr	x20, [x1]
  405abc:	str	x23, [sp, #16]
  405ac0:	mov	x29, sp
  405ac4:	cbz	x20, 405b14 <ferror@plt+0x4224>
  405ac8:	mov	x22, x2
  405acc:	mov	x23, x1
  405ad0:	mov	x1, x2
  405ad4:	mov	x2, x3
  405ad8:	mov	x19, x3
  405adc:	mov	x21, x0
  405ae0:	bl	4016f0 <bcmp@plt>
  405ae4:	cbz	w0, 405b14 <ferror@plt+0x4224>
  405ae8:	add	x22, x22, x19
  405aec:	add	x23, x23, #0x8
  405af0:	ldr	x20, [x23]
  405af4:	cbz	x20, 405b14 <ferror@plt+0x4224>
  405af8:	mov	x0, x21
  405afc:	mov	x1, x22
  405b00:	mov	x2, x19
  405b04:	bl	4016f0 <bcmp@plt>
  405b08:	add	x22, x22, x19
  405b0c:	add	x23, x23, #0x8
  405b10:	cbnz	w0, 405af0 <ferror@plt+0x4200>
  405b14:	mov	x0, x20
  405b18:	ldp	x20, x19, [sp, #48]
  405b1c:	ldp	x22, x21, [sp, #32]
  405b20:	ldr	x23, [sp, #16]
  405b24:	ldp	x29, x30, [sp], #64
  405b28:	ret
  405b2c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405b30:	str	x0, [x8, #712]
  405b34:	ret
  405b38:	and	w8, w0, #0x1
  405b3c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  405b40:	strb	w8, [x9, #720]
  405b44:	ret
  405b48:	stp	x29, x30, [sp, #-48]!
  405b4c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405b50:	ldr	x0, [x8, #640]
  405b54:	str	x21, [sp, #16]
  405b58:	stp	x20, x19, [sp, #32]
  405b5c:	mov	x29, sp
  405b60:	bl	408dc4 <ferror@plt+0x74d4>
  405b64:	cbz	w0, 405b84 <ferror@plt+0x4294>
  405b68:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405b6c:	ldrb	w8, [x8, #720]
  405b70:	cbz	w8, 405ba4 <ferror@plt+0x42b4>
  405b74:	bl	4018c0 <__errno_location@plt>
  405b78:	ldr	w8, [x0]
  405b7c:	cmp	w8, #0x20
  405b80:	b.ne	405ba4 <ferror@plt+0x42b4>  // b.any
  405b84:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405b88:	ldr	x0, [x8, #616]
  405b8c:	bl	408dc4 <ferror@plt+0x74d4>
  405b90:	cbnz	w0, 405c10 <ferror@plt+0x4320>
  405b94:	ldp	x20, x19, [sp, #32]
  405b98:	ldr	x21, [sp, #16]
  405b9c:	ldp	x29, x30, [sp], #48
  405ba0:	ret
  405ba4:	adrp	x1, 409000 <ferror@plt+0x7710>
  405ba8:	add	x1, x1, #0xf0f
  405bac:	mov	w2, #0x5                   	// #5
  405bb0:	mov	x0, xzr
  405bb4:	bl	401870 <dcgettext@plt>
  405bb8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405bbc:	ldr	x21, [x8, #712]
  405bc0:	mov	x19, x0
  405bc4:	bl	4018c0 <__errno_location@plt>
  405bc8:	ldr	w20, [x0]
  405bcc:	cbnz	x21, 405bec <ferror@plt+0x42fc>
  405bd0:	adrp	x2, 409000 <ferror@plt+0x7710>
  405bd4:	add	x2, x2, #0xf0c
  405bd8:	mov	w0, wzr
  405bdc:	mov	w1, w20
  405be0:	mov	x3, x19
  405be4:	bl	4015b0 <error@plt>
  405be8:	b	405c10 <ferror@plt+0x4320>
  405bec:	mov	x0, x21
  405bf0:	bl	4071dc <ferror@plt+0x58ec>
  405bf4:	adrp	x2, 409000 <ferror@plt+0x7710>
  405bf8:	mov	x3, x0
  405bfc:	add	x2, x2, #0xf1b
  405c00:	mov	w0, wzr
  405c04:	mov	w1, w20
  405c08:	mov	x4, x19
  405c0c:	bl	4015b0 <error@plt>
  405c10:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405c14:	ldr	w0, [x8, #512]
  405c18:	bl	401570 <_exit@plt>
  405c1c:	b	401750 <posix_fadvise@plt>
  405c20:	cbz	x0, 405c50 <ferror@plt+0x4360>
  405c24:	stp	x29, x30, [sp, #-32]!
  405c28:	str	x19, [sp, #16]
  405c2c:	mov	x29, sp
  405c30:	mov	w19, w1
  405c34:	bl	401610 <fileno@plt>
  405c38:	mov	w3, w19
  405c3c:	ldr	x19, [sp, #16]
  405c40:	mov	x1, xzr
  405c44:	mov	x2, xzr
  405c48:	ldp	x29, x30, [sp], #32
  405c4c:	b	401750 <posix_fadvise@plt>
  405c50:	ret
  405c54:	stp	x29, x30, [sp, #-48]!
  405c58:	stp	x22, x21, [sp, #16]
  405c5c:	stp	x20, x19, [sp, #32]
  405c60:	mov	x29, sp
  405c64:	mov	x20, x1
  405c68:	bl	401650 <fopen@plt>
  405c6c:	mov	x19, x0
  405c70:	cbz	x0, 405cec <ferror@plt+0x43fc>
  405c74:	mov	x0, x19
  405c78:	bl	401610 <fileno@plt>
  405c7c:	cmp	w0, #0x2
  405c80:	b.hi	405cec <ferror@plt+0x43fc>  // b.pmore
  405c84:	bl	40761c <ferror@plt+0x5d2c>
  405c88:	tbnz	w0, #31, 405cd0 <ferror@plt+0x43e0>
  405c8c:	mov	w21, w0
  405c90:	mov	x0, x19
  405c94:	bl	408930 <ferror@plt+0x7040>
  405c98:	cbnz	w0, 405cb0 <ferror@plt+0x43c0>
  405c9c:	mov	w0, w21
  405ca0:	mov	x1, x20
  405ca4:	bl	4016c0 <fdopen@plt>
  405ca8:	mov	x19, x0
  405cac:	cbnz	x0, 405cec <ferror@plt+0x43fc>
  405cb0:	bl	4018c0 <__errno_location@plt>
  405cb4:	ldr	w22, [x0]
  405cb8:	mov	x20, x0
  405cbc:	mov	w0, w21
  405cc0:	bl	401710 <close@plt>
  405cc4:	mov	x19, xzr
  405cc8:	str	w22, [x20]
  405ccc:	b	405cec <ferror@plt+0x43fc>
  405cd0:	bl	4018c0 <__errno_location@plt>
  405cd4:	ldr	w21, [x0]
  405cd8:	mov	x20, x0
  405cdc:	mov	x0, x19
  405ce0:	bl	408930 <ferror@plt+0x7040>
  405ce4:	mov	x19, xzr
  405ce8:	str	w21, [x20]
  405cec:	mov	x0, x19
  405cf0:	ldp	x20, x19, [sp, #32]
  405cf4:	ldp	x22, x21, [sp, #16]
  405cf8:	ldp	x29, x30, [sp], #48
  405cfc:	ret
  405d00:	stp	x29, x30, [sp, #-32]!
  405d04:	stp	x20, x19, [sp, #16]
  405d08:	mov	x29, sp
  405d0c:	cbz	x0, 405d8c <ferror@plt+0x449c>
  405d10:	mov	w1, #0x2f                  	// #47
  405d14:	mov	x19, x0
  405d18:	bl	401720 <strrchr@plt>
  405d1c:	cmp	x0, #0x0
  405d20:	csinc	x20, x19, x0, eq  // eq = none
  405d24:	sub	x8, x20, x19
  405d28:	cmp	x8, #0x7
  405d2c:	b.lt	405d70 <ferror@plt+0x4480>  // b.tstop
  405d30:	adrp	x1, 409000 <ferror@plt+0x7710>
  405d34:	sub	x0, x20, #0x7
  405d38:	add	x1, x1, #0xf5a
  405d3c:	mov	w2, #0x7                   	// #7
  405d40:	bl	401670 <strncmp@plt>
  405d44:	cbnz	w0, 405d70 <ferror@plt+0x4480>
  405d48:	adrp	x1, 409000 <ferror@plt+0x7710>
  405d4c:	add	x1, x1, #0xf62
  405d50:	mov	w2, #0x3                   	// #3
  405d54:	mov	x0, x20
  405d58:	bl	401670 <strncmp@plt>
  405d5c:	mov	x19, x20
  405d60:	cbnz	w0, 405d70 <ferror@plt+0x4480>
  405d64:	add	x19, x20, #0x3
  405d68:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405d6c:	str	x19, [x8, #656]
  405d70:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405d74:	adrp	x9, 41b000 <ferror@plt+0x19710>
  405d78:	str	x19, [x8, #728]
  405d7c:	str	x19, [x9, #608]
  405d80:	ldp	x20, x19, [sp, #16]
  405d84:	ldp	x29, x30, [sp], #32
  405d88:	ret
  405d8c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405d90:	ldr	x3, [x8, #616]
  405d94:	adrp	x0, 409000 <ferror@plt+0x7710>
  405d98:	add	x0, x0, #0xf22
  405d9c:	mov	w1, #0x37                  	// #55
  405da0:	mov	w2, #0x1                   	// #1
  405da4:	bl	401830 <fwrite@plt>
  405da8:	bl	401740 <abort@plt>
  405dac:	stp	x29, x30, [sp, #-48]!
  405db0:	str	x21, [sp, #16]
  405db4:	stp	x20, x19, [sp, #32]
  405db8:	mov	x29, sp
  405dbc:	mov	x19, x0
  405dc0:	bl	4018c0 <__errno_location@plt>
  405dc4:	ldr	w21, [x0]
  405dc8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405dcc:	add	x8, x8, #0x2e0
  405dd0:	cmp	x19, #0x0
  405dd4:	mov	x20, x0
  405dd8:	csel	x0, x8, x19, eq  // eq = none
  405ddc:	mov	w1, #0x38                  	// #56
  405de0:	bl	407fa8 <ferror@plt+0x66b8>
  405de4:	str	w21, [x20]
  405de8:	ldp	x20, x19, [sp, #32]
  405dec:	ldr	x21, [sp, #16]
  405df0:	ldp	x29, x30, [sp], #48
  405df4:	ret
  405df8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405dfc:	add	x8, x8, #0x2e0
  405e00:	cmp	x0, #0x0
  405e04:	csel	x8, x8, x0, eq  // eq = none
  405e08:	ldr	w0, [x8]
  405e0c:	ret
  405e10:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405e14:	add	x8, x8, #0x2e0
  405e18:	cmp	x0, #0x0
  405e1c:	csel	x8, x8, x0, eq  // eq = none
  405e20:	str	w1, [x8]
  405e24:	ret
  405e28:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405e2c:	add	x8, x8, #0x2e0
  405e30:	cmp	x0, #0x0
  405e34:	ubfx	w9, w1, #5, #3
  405e38:	csel	x8, x8, x0, eq  // eq = none
  405e3c:	add	x8, x8, w9, uxtw #2
  405e40:	ldr	w9, [x8, #8]
  405e44:	lsr	w10, w9, w1
  405e48:	and	w0, w10, #0x1
  405e4c:	and	w10, w2, #0x1
  405e50:	eor	w10, w0, w10
  405e54:	lsl	w10, w10, w1
  405e58:	eor	w9, w10, w9
  405e5c:	str	w9, [x8, #8]
  405e60:	ret
  405e64:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405e68:	add	x8, x8, #0x2e0
  405e6c:	cmp	x0, #0x0
  405e70:	csel	x8, x8, x0, eq  // eq = none
  405e74:	ldr	w0, [x8, #4]
  405e78:	str	w1, [x8, #4]
  405e7c:	ret
  405e80:	stp	x29, x30, [sp, #-16]!
  405e84:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405e88:	add	x8, x8, #0x2e0
  405e8c:	cmp	x0, #0x0
  405e90:	csel	x8, x8, x0, eq  // eq = none
  405e94:	mov	w9, #0xa                   	// #10
  405e98:	mov	x29, sp
  405e9c:	str	w9, [x8]
  405ea0:	cbz	x1, 405eb4 <ferror@plt+0x45c4>
  405ea4:	cbz	x2, 405eb4 <ferror@plt+0x45c4>
  405ea8:	stp	x1, x2, [x8, #40]
  405eac:	ldp	x29, x30, [sp], #16
  405eb0:	ret
  405eb4:	bl	401740 <abort@plt>
  405eb8:	sub	sp, sp, #0x60
  405ebc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405ec0:	add	x8, x8, #0x2e0
  405ec4:	cmp	x4, #0x0
  405ec8:	stp	x29, x30, [sp, #16]
  405ecc:	str	x25, [sp, #32]
  405ed0:	stp	x24, x23, [sp, #48]
  405ed4:	stp	x22, x21, [sp, #64]
  405ed8:	stp	x20, x19, [sp, #80]
  405edc:	add	x29, sp, #0x10
  405ee0:	mov	x19, x3
  405ee4:	mov	x20, x2
  405ee8:	mov	x21, x1
  405eec:	mov	x22, x0
  405ef0:	csel	x24, x8, x4, eq  // eq = none
  405ef4:	bl	4018c0 <__errno_location@plt>
  405ef8:	ldp	w4, w5, [x24]
  405efc:	ldp	x7, x8, [x24, #40]
  405f00:	ldr	w25, [x0]
  405f04:	mov	x23, x0
  405f08:	add	x6, x24, #0x8
  405f0c:	mov	x0, x22
  405f10:	mov	x1, x21
  405f14:	mov	x2, x20
  405f18:	mov	x3, x19
  405f1c:	str	x8, [sp]
  405f20:	bl	405f44 <ferror@plt+0x4654>
  405f24:	str	w25, [x23]
  405f28:	ldp	x20, x19, [sp, #80]
  405f2c:	ldp	x22, x21, [sp, #64]
  405f30:	ldp	x24, x23, [sp, #48]
  405f34:	ldr	x25, [sp, #32]
  405f38:	ldp	x29, x30, [sp, #16]
  405f3c:	add	sp, sp, #0x60
  405f40:	ret
  405f44:	sub	sp, sp, #0x120
  405f48:	stp	x29, x30, [sp, #192]
  405f4c:	add	x29, sp, #0xc0
  405f50:	ldr	x8, [x29, #96]
  405f54:	stp	x28, x27, [sp, #208]
  405f58:	stp	x26, x25, [sp, #224]
  405f5c:	stp	x24, x23, [sp, #240]
  405f60:	stp	x22, x21, [sp, #256]
  405f64:	stp	x20, x19, [sp, #272]
  405f68:	str	x7, [sp, #88]
  405f6c:	stur	x6, [x29, #-40]
  405f70:	mov	w19, w5
  405f74:	mov	w22, w4
  405f78:	mov	x28, x3
  405f7c:	mov	x20, x2
  405f80:	mov	x24, x1
  405f84:	stur	x8, [x29, #-88]
  405f88:	mov	x21, x0
  405f8c:	bl	401810 <__ctype_get_mb_cur_max@plt>
  405f90:	mov	w4, w22
  405f94:	mov	w8, wzr
  405f98:	mov	w14, wzr
  405f9c:	str	w19, [sp, #80]
  405fa0:	ubfx	w19, w19, #1, #1
  405fa4:	add	x9, x20, #0x1
  405fa8:	mov	w25, #0x1                   	// #1
  405fac:	str	x0, [sp, #48]
  405fb0:	str	xzr, [sp, #64]
  405fb4:	stur	xzr, [x29, #-64]
  405fb8:	stur	xzr, [x29, #-32]
  405fbc:	str	wzr, [sp, #72]
  405fc0:	stur	x20, [x29, #-80]
  405fc4:	str	x9, [sp, #96]
  405fc8:	cmp	w4, #0xa
  405fcc:	b.hi	406b98 <ferror@plt+0x52a8>  // b.pmore
  405fd0:	adrp	x12, 409000 <ferror@plt+0x7710>
  405fd4:	mov	w9, w4
  405fd8:	add	x12, x12, #0xf68
  405fdc:	mov	x22, x24
  405fe0:	adr	x10, 406000 <ferror@plt+0x4710>
  405fe4:	ldrb	w11, [x12, x9]
  405fe8:	add	x10, x10, x11, lsl #2
  405fec:	ldur	x24, [x29, #-80]
  405ff0:	mov	x20, xzr
  405ff4:	mov	w16, wzr
  405ff8:	mov	w9, #0x1                   	// #1
  405ffc:	br	x10
  406000:	adrp	x0, 40a000 <ferror@plt+0x8710>
  406004:	add	x0, x0, #0xc6
  406008:	mov	w1, w4
  40600c:	mov	w20, w4
  406010:	mov	w23, w14
  406014:	bl	4074e4 <ferror@plt+0x5bf4>
  406018:	str	x0, [sp, #88]
  40601c:	adrp	x0, 40a000 <ferror@plt+0x8710>
  406020:	add	x0, x0, #0xc8
  406024:	mov	w1, w20
  406028:	bl	4074e4 <ferror@plt+0x5bf4>
  40602c:	mov	w14, w23
  406030:	mov	w4, w20
  406034:	stur	x0, [x29, #-88]
  406038:	tbnz	w19, #0, 40607c <ferror@plt+0x478c>
  40603c:	ldr	x8, [sp, #88]
  406040:	ldrb	w9, [x8]
  406044:	cbz	w9, 40607c <ferror@plt+0x478c>
  406048:	mov	w27, w14
  40604c:	mov	w26, w4
  406050:	mov	x10, xzr
  406054:	add	x8, x8, #0x1
  406058:	b	40606c <ferror@plt+0x477c>
  40605c:	ldrb	w9, [x8, x10]
  406060:	add	x20, x10, #0x1
  406064:	mov	x10, x20
  406068:	cbz	w9, 406088 <ferror@plt+0x4798>
  40606c:	cmp	x10, x22
  406070:	b.cs	40605c <ferror@plt+0x476c>  // b.hs, b.nlast
  406074:	strb	w9, [x21, x10]
  406078:	b	40605c <ferror@plt+0x476c>
  40607c:	mov	w27, w14
  406080:	mov	w26, w4
  406084:	mov	x20, xzr
  406088:	ldur	x23, [x29, #-88]
  40608c:	mov	x0, x23
  406090:	bl	401590 <strlen@plt>
  406094:	stur	x0, [x29, #-32]
  406098:	stur	x23, [x29, #-64]
  40609c:	mov	w9, #0x1                   	// #1
  4060a0:	mov	w16, w19
  4060a4:	mov	w4, w26
  4060a8:	mov	w14, w27
  4060ac:	b	406154 <ferror@plt+0x4864>
  4060b0:	mov	w8, #0x1                   	// #1
  4060b4:	b	406130 <ferror@plt+0x4840>
  4060b8:	mov	w4, wzr
  4060bc:	mov	x20, xzr
  4060c0:	mov	w16, wzr
  4060c4:	mov	w9, w8
  4060c8:	b	406154 <ferror@plt+0x4864>
  4060cc:	tbnz	w19, #0, 406130 <ferror@plt+0x4840>
  4060d0:	mov	w9, w8
  4060d4:	mov	w16, wzr
  4060d8:	cbz	x22, 4060e4 <ferror@plt+0x47f4>
  4060dc:	mov	w8, #0x27                  	// #39
  4060e0:	strb	w8, [x21]
  4060e4:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4060e8:	add	x8, x8, #0xc8
  4060ec:	stur	x8, [x29, #-64]
  4060f0:	mov	w8, #0x1                   	// #1
  4060f4:	mov	w4, #0x2                   	// #2
  4060f8:	mov	w20, #0x1                   	// #1
  4060fc:	stur	x8, [x29, #-32]
  406100:	b	406154 <ferror@plt+0x4864>
  406104:	tbz	w19, #0, 406a30 <ferror@plt+0x5140>
  406108:	mov	w8, #0x1                   	// #1
  40610c:	stur	x8, [x29, #-32]
  406110:	adrp	x8, 40a000 <ferror@plt+0x8710>
  406114:	add	x8, x8, #0xc4
  406118:	mov	x20, xzr
  40611c:	mov	w4, #0x5                   	// #5
  406120:	stur	x8, [x29, #-64]
  406124:	mov	w9, #0x1                   	// #1
  406128:	b	406150 <ferror@plt+0x4860>
  40612c:	tbz	w19, #0, 406a64 <ferror@plt+0x5174>
  406130:	mov	w9, #0x1                   	// #1
  406134:	stur	x9, [x29, #-32]
  406138:	adrp	x9, 40a000 <ferror@plt+0x8710>
  40613c:	add	x9, x9, #0xc8
  406140:	mov	x20, xzr
  406144:	mov	w4, #0x2                   	// #2
  406148:	stur	x9, [x29, #-64]
  40614c:	mov	w9, w8
  406150:	mov	w16, #0x1                   	// #1
  406154:	mov	w15, w9
  406158:	ldp	x8, x9, [x29, #-40]
  40615c:	eor	w17, w16, #0x1
  406160:	stur	w17, [x29, #-68]
  406164:	mov	x23, xzr
  406168:	cmp	x8, #0x0
  40616c:	cset	w8, eq  // eq = none
  406170:	cmp	x9, #0x0
  406174:	cset	w9, ne  // ne = any
  406178:	cmp	w4, #0x2
  40617c:	cset	w10, ne  // ne = any
  406180:	and	w13, w10, w15
  406184:	and	w12, w9, w16
  406188:	orr	w10, w10, w17
  40618c:	and	w17, w9, w13
  406190:	orr	w9, w13, w16
  406194:	eor	w9, w9, #0x1
  406198:	cset	w11, eq  // eq = none
  40619c:	orr	w8, w8, w9
  4061a0:	and	w12, w15, w12
  4061a4:	str	w10, [sp, #84]
  4061a8:	and	w10, w11, w16
  4061ac:	stur	w8, [x29, #-24]
  4061b0:	eor	w8, w15, #0x1
  4061b4:	str	w12, [sp, #56]
  4061b8:	str	w10, [sp, #76]
  4061bc:	stur	w15, [x29, #-72]
  4061c0:	str	w8, [sp, #60]
  4061c4:	stp	w16, w4, [x29, #-48]
  4061c8:	stur	w17, [x29, #-52]
  4061cc:	cmn	x28, #0x1
  4061d0:	b.eq	4061e0 <ferror@plt+0x48f0>  // b.none
  4061d4:	cmp	x23, x28
  4061d8:	b.ne	4061e8 <ferror@plt+0x48f8>  // b.any
  4061dc:	b	4069c0 <ferror@plt+0x50d0>
  4061e0:	ldrb	w8, [x24, x23]
  4061e4:	cbz	w8, 4069c8 <ferror@plt+0x50d8>
  4061e8:	cbz	w17, 406228 <ferror@plt+0x4938>
  4061ec:	ldur	x8, [x29, #-32]
  4061f0:	cmp	x8, #0x2
  4061f4:	add	x19, x23, x8
  4061f8:	b.cc	406220 <ferror@plt+0x4930>  // b.lo, b.ul, b.last
  4061fc:	cmn	x28, #0x1
  406200:	b.ne	406220 <ferror@plt+0x4930>  // b.any
  406204:	mov	x0, x24
  406208:	mov	w26, w14
  40620c:	bl	401590 <strlen@plt>
  406210:	ldp	w17, w16, [x29, #-52]
  406214:	ldur	w4, [x29, #-44]
  406218:	mov	w14, w26
  40621c:	mov	x28, x0
  406220:	cmp	x19, x28
  406224:	b.ls	406230 <ferror@plt+0x4940>  // b.plast
  406228:	mov	w27, wzr
  40622c:	b	406268 <ferror@plt+0x4978>
  406230:	ldur	x1, [x29, #-64]
  406234:	ldur	x2, [x29, #-32]
  406238:	add	x0, x24, x23
  40623c:	mov	w19, w14
  406240:	bl	4016f0 <bcmp@plt>
  406244:	ldur	w9, [x29, #-68]
  406248:	cmp	w0, #0x0
  40624c:	cset	w8, ne  // ne = any
  406250:	cset	w27, eq  // eq = none
  406254:	orr	w8, w8, w9
  406258:	tbz	w8, #0, 406a9c <ferror@plt+0x51ac>
  40625c:	ldp	w16, w4, [x29, #-48]
  406260:	ldur	w17, [x29, #-52]
  406264:	mov	w14, w19
  406268:	ldrb	w19, [x24, x23]
  40626c:	cmp	w19, #0x7e
  406270:	b.hi	4064b0 <ferror@plt+0x4bc0>  // b.pmore
  406274:	adrp	x13, 409000 <ferror@plt+0x7710>
  406278:	add	x13, x13, #0xf73
  40627c:	adr	x12, 4062a0 <ferror@plt+0x49b0>
  406280:	ldrb	w9, [x13, x19]
  406284:	add	x12, x12, x9, lsl #2
  406288:	mov	w10, wzr
  40628c:	mov	w8, wzr
  406290:	mov	w26, #0x1                   	// #1
  406294:	mov	w11, #0x6e                  	// #110
  406298:	mov	w9, #0x61                  	// #97
  40629c:	br	x12
  4062a0:	ldur	w9, [x29, #-24]
  4062a4:	tbnz	w9, #0, 4062c4 <ferror@plt+0x49d4>
  4062a8:	ldur	x10, [x29, #-40]
  4062ac:	lsr	w9, w19, #5
  4062b0:	ldr	w9, [x10, w9, uxtw #2]
  4062b4:	lsr	w9, w9, w19
  4062b8:	tbz	w9, #0, 4062c4 <ferror@plt+0x49d4>
  4062bc:	mov	w9, w19
  4062c0:	b	4062cc <ferror@plt+0x49dc>
  4062c4:	mov	w9, w19
  4062c8:	cbz	w27, 406514 <ferror@plt+0x4c24>
  4062cc:	tbnz	w16, #0, 406a74 <ferror@plt+0x5184>
  4062d0:	cmp	w4, #0x2
  4062d4:	cset	w8, ne  // ne = any
  4062d8:	orr	w8, w8, w14
  4062dc:	tbnz	w8, #0, 406320 <ferror@plt+0x4a30>
  4062e0:	cmp	x20, x22
  4062e4:	b.cs	4062f0 <ferror@plt+0x4a00>  // b.hs, b.nlast
  4062e8:	mov	w8, #0x27                  	// #39
  4062ec:	strb	w8, [x21, x20]
  4062f0:	add	x8, x20, #0x1
  4062f4:	cmp	x8, x22
  4062f8:	b.cs	406304 <ferror@plt+0x4a14>  // b.hs, b.nlast
  4062fc:	mov	w10, #0x24                  	// #36
  406300:	strb	w10, [x21, x8]
  406304:	add	x8, x20, #0x2
  406308:	cmp	x8, x22
  40630c:	b.cs	406318 <ferror@plt+0x4a28>  // b.hs, b.nlast
  406310:	mov	w10, #0x27                  	// #39
  406314:	strb	w10, [x21, x8]
  406318:	add	x20, x20, #0x3
  40631c:	mov	w14, #0x1                   	// #1
  406320:	cmp	x20, x22
  406324:	b.cs	406330 <ferror@plt+0x4a40>  // b.hs, b.nlast
  406328:	mov	w8, #0x5c                  	// #92
  40632c:	strb	w8, [x21, x20]
  406330:	add	x20, x20, #0x1
  406334:	cmp	x20, x22
  406338:	b.cs	406340 <ferror@plt+0x4a50>  // b.hs, b.nlast
  40633c:	strb	w9, [x21, x20]
  406340:	add	x20, x20, #0x1
  406344:	and	w25, w25, w26
  406348:	add	x23, x23, #0x1
  40634c:	cmn	x28, #0x1
  406350:	b.ne	4061d4 <ferror@plt+0x48e4>  // b.any
  406354:	b	4061e0 <ferror@plt+0x48f0>
  406358:	cmp	x28, #0x1
  40635c:	b.eq	406380 <ferror@plt+0x4a90>  // b.none
  406360:	cmn	x28, #0x1
  406364:	b.ne	406384 <ferror@plt+0x4a94>  // b.any
  406368:	ldrb	w8, [x24, #1]
  40636c:	cbz	w8, 406380 <ferror@plt+0x4a90>
  406370:	mov	w8, wzr
  406374:	mov	w26, wzr
  406378:	mov	x28, #0xffffffffffffffff    	// #-1
  40637c:	b	4062a0 <ferror@plt+0x49b0>
  406380:	cbz	x23, 406390 <ferror@plt+0x4aa0>
  406384:	mov	w8, wzr
  406388:	mov	w26, wzr
  40638c:	b	4062a0 <ferror@plt+0x49b0>
  406390:	mov	w10, #0x1                   	// #1
  406394:	cmp	w4, #0x2
  406398:	b.ne	4063a0 <ferror@plt+0x4ab0>  // b.any
  40639c:	tbnz	w16, #0, 406a74 <ferror@plt+0x5184>
  4063a0:	mov	w8, wzr
  4063a4:	mov	w26, w10
  4063a8:	b	4062a0 <ferror@plt+0x49b0>
  4063ac:	cmp	w4, #0x2
  4063b0:	b.ne	4064fc <ferror@plt+0x4c0c>  // b.any
  4063b4:	tbz	w16, #0, 406508 <ferror@plt+0x4c18>
  4063b8:	b	406a74 <ferror@plt+0x5184>
  4063bc:	mov	w9, #0x66                  	// #102
  4063c0:	b	406558 <ferror@plt+0x4c68>
  4063c4:	mov	w11, #0x74                  	// #116
  4063c8:	b	4063d8 <ferror@plt+0x4ae8>
  4063cc:	mov	w9, #0x62                  	// #98
  4063d0:	b	406558 <ferror@plt+0x4c68>
  4063d4:	mov	w11, #0x72                  	// #114
  4063d8:	ldr	w8, [sp, #84]
  4063dc:	mov	w9, w11
  4063e0:	tbnz	w8, #0, 406558 <ferror@plt+0x4c68>
  4063e4:	b	406a74 <ferror@plt+0x5184>
  4063e8:	ldur	w8, [x29, #-72]
  4063ec:	tbz	w8, #0, 40656c <ferror@plt+0x4c7c>
  4063f0:	cmp	w4, #0x2
  4063f4:	tbnz	w16, #0, 406b8c <ferror@plt+0x529c>
  4063f8:	cset	w8, ne  // ne = any
  4063fc:	orr	w8, w8, w14
  406400:	tbz	w8, #0, 40689c <ferror@plt+0x4fac>
  406404:	mov	x8, x20
  406408:	cmp	x8, x22
  40640c:	b.cc	4068e4 <ferror@plt+0x4ff4>  // b.lo, b.ul, b.last
  406410:	b	4068ec <ferror@plt+0x4ffc>
  406414:	cmp	w4, #0x5
  406418:	b.eq	406698 <ferror@plt+0x4da8>  // b.none
  40641c:	cmp	w4, #0x2
  406420:	b.ne	406748 <ferror@plt+0x4e58>  // b.any
  406424:	tbz	w16, #0, 406748 <ferror@plt+0x4e58>
  406428:	b	406a74 <ferror@plt+0x5184>
  40642c:	mov	w9, #0x76                  	// #118
  406430:	b	406558 <ferror@plt+0x4c68>
  406434:	cmp	w4, #0x2
  406438:	b.ne	40657c <ferror@plt+0x4c8c>  // b.any
  40643c:	tbnz	w16, #0, 406a74 <ferror@plt+0x5184>
  406440:	ldr	x10, [sp, #64]
  406444:	cmp	x22, #0x0
  406448:	cset	w8, eq  // eq = none
  40644c:	cmp	x10, #0x0
  406450:	cset	w9, ne  // ne = any
  406454:	orr	w8, w9, w8
  406458:	cmp	w8, #0x0
  40645c:	csel	x10, x10, x22, ne  // ne = any
  406460:	csel	x22, x22, xzr, ne  // ne = any
  406464:	cmp	x20, x22
  406468:	str	x10, [sp, #64]
  40646c:	b.cs	406478 <ferror@plt+0x4b88>  // b.hs, b.nlast
  406470:	mov	w8, #0x27                  	// #39
  406474:	strb	w8, [x21, x20]
  406478:	add	x8, x20, #0x1
  40647c:	cmp	x8, x22
  406480:	b.cs	40648c <ferror@plt+0x4b9c>  // b.hs, b.nlast
  406484:	mov	w9, #0x5c                  	// #92
  406488:	strb	w9, [x21, x8]
  40648c:	add	x8, x20, #0x2
  406490:	cmp	x8, x22
  406494:	b.cs	4064a0 <ferror@plt+0x4bb0>  // b.hs, b.nlast
  406498:	mov	w9, #0x27                  	// #39
  40649c:	strb	w9, [x21, x8]
  4064a0:	mov	w14, wzr
  4064a4:	mov	w8, wzr
  4064a8:	add	x20, x20, #0x3
  4064ac:	b	406580 <ferror@plt+0x4c90>
  4064b0:	ldr	x8, [sp, #48]
  4064b4:	str	w14, [sp, #28]
  4064b8:	cmp	x8, #0x1
  4064bc:	b.ne	406594 <ferror@plt+0x4ca4>  // b.any
  4064c0:	bl	4017d0 <__ctype_b_loc@plt>
  4064c4:	ldr	x8, [x0]
  4064c8:	mov	w11, #0x1                   	// #1
  4064cc:	ldrh	w8, [x8, x19, lsl #1]
  4064d0:	ubfx	w26, w8, #14, #1
  4064d4:	ldr	w8, [sp, #60]
  4064d8:	ldp	w16, w4, [x29, #-48]
  4064dc:	ldr	w14, [sp, #28]
  4064e0:	ldur	w17, [x29, #-52]
  4064e4:	cmp	x11, #0x1
  4064e8:	orr	w8, w26, w8
  4064ec:	b.hi	406758 <ferror@plt+0x4e68>  // b.pmore
  4064f0:	tbz	w8, #0, 406758 <ferror@plt+0x4e68>
  4064f4:	mov	w8, wzr
  4064f8:	b	4062a0 <ferror@plt+0x49b0>
  4064fc:	ldr	w8, [sp, #56]
  406500:	mov	w9, #0x5c                  	// #92
  406504:	tbz	w8, #0, 406558 <ferror@plt+0x4c68>
  406508:	mov	w8, wzr
  40650c:	mov	w26, wzr
  406510:	mov	w19, #0x5c                  	// #92
  406514:	tbnz	w8, #0, 406548 <ferror@plt+0x4c58>
  406518:	tbz	w14, #0, 406548 <ferror@plt+0x4c58>
  40651c:	cmp	x20, x22
  406520:	b.cs	40652c <ferror@plt+0x4c3c>  // b.hs, b.nlast
  406524:	mov	w8, #0x27                  	// #39
  406528:	strb	w8, [x21, x20]
  40652c:	add	x8, x20, #0x1
  406530:	cmp	x8, x22
  406534:	b.cs	406540 <ferror@plt+0x4c50>  // b.hs, b.nlast
  406538:	mov	w9, #0x27                  	// #39
  40653c:	strb	w9, [x21, x8]
  406540:	mov	w14, wzr
  406544:	add	x20, x20, #0x2
  406548:	mov	w9, w19
  40654c:	cmp	x20, x22
  406550:	b.cc	40633c <ferror@plt+0x4a4c>  // b.lo, b.ul, b.last
  406554:	b	406340 <ferror@plt+0x4a50>
  406558:	ldur	w10, [x29, #-72]
  40655c:	mov	w8, wzr
  406560:	mov	w26, wzr
  406564:	tbz	w10, #0, 4062a0 <ferror@plt+0x49b0>
  406568:	b	4062cc <ferror@plt+0x49dc>
  40656c:	ldr	w8, [sp, #80]
  406570:	tbnz	w8, #0, 406348 <ferror@plt+0x4a58>
  406574:	mov	w19, wzr
  406578:	b	406384 <ferror@plt+0x4a94>
  40657c:	mov	w8, wzr
  406580:	mov	w9, #0x1                   	// #1
  406584:	mov	w19, #0x27                  	// #39
  406588:	str	w9, [sp, #72]
  40658c:	mov	w26, #0x1                   	// #1
  406590:	b	4062a0 <ferror@plt+0x49b0>
  406594:	cmn	x28, #0x1
  406598:	stur	xzr, [x29, #-16]
  40659c:	b.ne	4065ac <ferror@plt+0x4cbc>  // b.any
  4065a0:	mov	x0, x24
  4065a4:	bl	401590 <strlen@plt>
  4065a8:	mov	x28, x0
  4065ac:	ldr	x8, [sp, #96]
  4065b0:	mov	x11, xzr
  4065b4:	mov	w26, #0x1                   	// #1
  4065b8:	str	x21, [sp, #32]
  4065bc:	add	x8, x8, x23
  4065c0:	str	x8, [sp, #16]
  4065c4:	b	4065fc <ferror@plt+0x4d0c>
  4065c8:	ldur	w0, [x29, #-20]
  4065cc:	bl	4018a0 <iswprint@plt>
  4065d0:	ldr	x21, [sp, #40]
  4065d4:	cmp	w0, #0x0
  4065d8:	cset	w8, ne  // ne = any
  4065dc:	sub	x0, x29, #0x10
  4065e0:	and	w26, w26, w8
  4065e4:	add	x21, x24, x21
  4065e8:	bl	401760 <mbsinit@plt>
  4065ec:	mov	x11, x21
  4065f0:	ldr	x21, [sp, #32]
  4065f4:	ldur	x24, [x29, #-80]
  4065f8:	cbnz	w0, 4064d4 <ferror@plt+0x4be4>
  4065fc:	add	x21, x11, x23
  406600:	add	x1, x24, x21
  406604:	sub	x2, x28, x21
  406608:	sub	x0, x29, #0x14
  40660c:	sub	x3, x29, #0x10
  406610:	str	x11, [sp, #40]
  406614:	bl	408d54 <ferror@plt+0x7464>
  406618:	cbz	x0, 4069a0 <ferror@plt+0x50b0>
  40661c:	mov	x24, x0
  406620:	cmn	x0, #0x1
  406624:	b.eq	40699c <ferror@plt+0x50ac>  // b.none
  406628:	cmn	x24, #0x2
  40662c:	b.eq	406960 <ferror@plt+0x5070>  // b.none
  406630:	ldr	w9, [sp, #76]
  406634:	ldr	x21, [sp, #32]
  406638:	cmp	x24, #0x2
  40663c:	cset	w8, cc  // cc = lo, ul, last
  406640:	eor	w9, w9, #0x1
  406644:	mov	x12, #0x2b                  	// #43
  406648:	orr	w8, w9, w8
  40664c:	mov	w11, #0x1                   	// #1
  406650:	movk	x12, #0x2, lsl #32
  406654:	tbnz	w8, #0, 4065c8 <ferror@plt+0x4cd8>
  406658:	ldr	x9, [sp, #40]
  40665c:	ldr	x10, [sp, #16]
  406660:	sub	x8, x24, #0x1
  406664:	add	x9, x10, x9
  406668:	b	406678 <ferror@plt+0x4d88>
  40666c:	subs	x8, x8, #0x1
  406670:	add	x9, x9, #0x1
  406674:	b.eq	4065c8 <ferror@plt+0x4cd8>  // b.none
  406678:	ldrb	w10, [x9]
  40667c:	sub	w10, w10, #0x5b
  406680:	cmp	w10, #0x21
  406684:	b.hi	40666c <ferror@plt+0x4d7c>  // b.pmore
  406688:	lsl	x10, x11, x10
  40668c:	tst	x10, x12
  406690:	b.eq	40666c <ferror@plt+0x4d7c>  // b.none
  406694:	b	406aa8 <ferror@plt+0x51b8>
  406698:	ldr	w8, [sp, #80]
  40669c:	tbz	w8, #2, 406748 <ferror@plt+0x4e58>
  4066a0:	add	x9, x23, #0x2
  4066a4:	cmp	x9, x28
  4066a8:	b.cs	406748 <ferror@plt+0x4e58>  // b.hs, b.nlast
  4066ac:	add	x8, x23, x24
  4066b0:	ldrb	w8, [x8, #1]
  4066b4:	cmp	w8, #0x3f
  4066b8:	b.ne	406748 <ferror@plt+0x4e58>  // b.any
  4066bc:	ldrb	w19, [x24, x9]
  4066c0:	mov	w8, wzr
  4066c4:	cmp	w19, #0x3e
  4066c8:	b.hi	4069b4 <ferror@plt+0x50c4>  // b.pmore
  4066cc:	mov	w10, #0x1                   	// #1
  4066d0:	mov	x11, #0xa38200000000        	// #179778741075968
  4066d4:	lsl	x10, x10, x19
  4066d8:	movk	x11, #0x7000, lsl #48
  4066dc:	tst	x10, x11
  4066e0:	b.eq	4069b4 <ferror@plt+0x50c4>  // b.none
  4066e4:	tbnz	w16, #0, 406a74 <ferror@plt+0x5184>
  4066e8:	cmp	x20, x22
  4066ec:	b.cs	4066f8 <ferror@plt+0x4e08>  // b.hs, b.nlast
  4066f0:	mov	w8, #0x3f                  	// #63
  4066f4:	strb	w8, [x21, x20]
  4066f8:	add	x8, x20, #0x1
  4066fc:	cmp	x8, x22
  406700:	b.cs	40670c <ferror@plt+0x4e1c>  // b.hs, b.nlast
  406704:	mov	w10, #0x22                  	// #34
  406708:	strb	w10, [x21, x8]
  40670c:	add	x8, x20, #0x2
  406710:	cmp	x8, x22
  406714:	b.cs	406720 <ferror@plt+0x4e30>  // b.hs, b.nlast
  406718:	mov	w10, #0x22                  	// #34
  40671c:	strb	w10, [x21, x8]
  406720:	add	x8, x20, #0x3
  406724:	cmp	x8, x22
  406728:	b.cs	406734 <ferror@plt+0x4e44>  // b.hs, b.nlast
  40672c:	mov	w10, #0x3f                  	// #63
  406730:	strb	w10, [x21, x8]
  406734:	mov	w8, wzr
  406738:	mov	w26, wzr
  40673c:	add	x20, x20, #0x4
  406740:	mov	x23, x9
  406744:	b	4062a0 <ferror@plt+0x49b0>
  406748:	mov	w8, wzr
  40674c:	mov	w26, wzr
  406750:	mov	w19, #0x3f                  	// #63
  406754:	b	4062a0 <ferror@plt+0x49b0>
  406758:	mov	w10, wzr
  40675c:	add	x9, x11, x23
  406760:	b	406774 <ferror@plt+0x4e84>
  406764:	ldr	x12, [sp, #96]
  406768:	add	x20, x20, #0x1
  40676c:	ldrb	w19, [x12, x23]
  406770:	mov	x23, x11
  406774:	tbz	w8, #0, 406798 <ferror@plt+0x4ea8>
  406778:	tbz	w27, #0, 406844 <ferror@plt+0x4f54>
  40677c:	cmp	x20, x22
  406780:	b.cs	40678c <ferror@plt+0x4e9c>  // b.hs, b.nlast
  406784:	mov	w11, #0x5c                  	// #92
  406788:	strb	w11, [x21, x20]
  40678c:	mov	w27, wzr
  406790:	add	x20, x20, #0x1
  406794:	b	406848 <ferror@plt+0x4f58>
  406798:	tbnz	w16, #0, 406a74 <ferror@plt+0x5184>
  40679c:	cmp	w4, #0x2
  4067a0:	cset	w10, ne  // ne = any
  4067a4:	orr	w10, w10, w14
  4067a8:	tbnz	w10, #0, 4067ec <ferror@plt+0x4efc>
  4067ac:	cmp	x20, x22
  4067b0:	b.cs	4067bc <ferror@plt+0x4ecc>  // b.hs, b.nlast
  4067b4:	mov	w10, #0x27                  	// #39
  4067b8:	strb	w10, [x21, x20]
  4067bc:	add	x10, x20, #0x1
  4067c0:	cmp	x10, x22
  4067c4:	b.cs	4067d0 <ferror@plt+0x4ee0>  // b.hs, b.nlast
  4067c8:	mov	w11, #0x24                  	// #36
  4067cc:	strb	w11, [x21, x10]
  4067d0:	add	x10, x20, #0x2
  4067d4:	cmp	x10, x22
  4067d8:	b.cs	4067e4 <ferror@plt+0x4ef4>  // b.hs, b.nlast
  4067dc:	mov	w11, #0x27                  	// #39
  4067e0:	strb	w11, [x21, x10]
  4067e4:	add	x20, x20, #0x3
  4067e8:	mov	w14, #0x1                   	// #1
  4067ec:	cmp	x20, x22
  4067f0:	b.cs	4067fc <ferror@plt+0x4f0c>  // b.hs, b.nlast
  4067f4:	mov	w10, #0x5c                  	// #92
  4067f8:	strb	w10, [x21, x20]
  4067fc:	add	x10, x20, #0x1
  406800:	cmp	x10, x22
  406804:	b.cs	406814 <ferror@plt+0x4f24>  // b.hs, b.nlast
  406808:	mov	w11, #0x30                  	// #48
  40680c:	bfxil	w11, w19, #6, #2
  406810:	strb	w11, [x21, x10]
  406814:	add	x10, x20, #0x2
  406818:	cmp	x10, x22
  40681c:	b.cs	40682c <ferror@plt+0x4f3c>  // b.hs, b.nlast
  406820:	mov	w11, #0x30                  	// #48
  406824:	bfxil	w11, w19, #3, #3
  406828:	strb	w11, [x21, x10]
  40682c:	mov	w11, #0x30                  	// #48
  406830:	bfxil	w11, w19, #0, #3
  406834:	add	x20, x20, #0x3
  406838:	mov	w10, #0x1                   	// #1
  40683c:	mov	w19, w11
  406840:	b	406848 <ferror@plt+0x4f58>
  406844:	mov	w27, wzr
  406848:	add	x11, x23, #0x1
  40684c:	cmp	x9, x11
  406850:	b.ls	406954 <ferror@plt+0x5064>  // b.plast
  406854:	and	w12, w10, #0x1
  406858:	orn	w12, w12, w14
  40685c:	tbnz	w12, #0, 40688c <ferror@plt+0x4f9c>
  406860:	cmp	x20, x22
  406864:	b.cs	406870 <ferror@plt+0x4f80>  // b.hs, b.nlast
  406868:	mov	w12, #0x27                  	// #39
  40686c:	strb	w12, [x21, x20]
  406870:	add	x12, x20, #0x1
  406874:	cmp	x12, x22
  406878:	b.cs	406884 <ferror@plt+0x4f94>  // b.hs, b.nlast
  40687c:	mov	w13, #0x27                  	// #39
  406880:	strb	w13, [x21, x12]
  406884:	mov	w14, wzr
  406888:	add	x20, x20, #0x2
  40688c:	cmp	x20, x22
  406890:	b.cs	406764 <ferror@plt+0x4e74>  // b.hs, b.nlast
  406894:	strb	w19, [x21, x20]
  406898:	b	406764 <ferror@plt+0x4e74>
  40689c:	cmp	x20, x22
  4068a0:	b.cs	4068ac <ferror@plt+0x4fbc>  // b.hs, b.nlast
  4068a4:	mov	w8, #0x27                  	// #39
  4068a8:	strb	w8, [x21, x20]
  4068ac:	add	x8, x20, #0x1
  4068b0:	cmp	x8, x22
  4068b4:	b.cs	4068c0 <ferror@plt+0x4fd0>  // b.hs, b.nlast
  4068b8:	mov	w9, #0x24                  	// #36
  4068bc:	strb	w9, [x21, x8]
  4068c0:	add	x8, x20, #0x2
  4068c4:	cmp	x8, x22
  4068c8:	b.cs	4068d4 <ferror@plt+0x4fe4>  // b.hs, b.nlast
  4068cc:	mov	w9, #0x27                  	// #39
  4068d0:	strb	w9, [x21, x8]
  4068d4:	add	x8, x20, #0x3
  4068d8:	mov	w14, #0x1                   	// #1
  4068dc:	cmp	x8, x22
  4068e0:	b.cs	4068ec <ferror@plt+0x4ffc>  // b.hs, b.nlast
  4068e4:	mov	w9, #0x5c                  	// #92
  4068e8:	strb	w9, [x21, x8]
  4068ec:	cmp	w4, #0x2
  4068f0:	add	x20, x8, #0x1
  4068f4:	b.eq	406944 <ferror@plt+0x5054>  // b.none
  4068f8:	add	x9, x23, #0x1
  4068fc:	cmp	x9, x28
  406900:	b.cs	406944 <ferror@plt+0x5054>  // b.hs, b.nlast
  406904:	ldrb	w9, [x24, x9]
  406908:	sub	w9, w9, #0x30
  40690c:	cmp	w9, #0x9
  406910:	b.hi	406944 <ferror@plt+0x5054>  // b.pmore
  406914:	cmp	x20, x22
  406918:	b.cs	406924 <ferror@plt+0x5034>  // b.hs, b.nlast
  40691c:	mov	w9, #0x30                  	// #48
  406920:	strb	w9, [x21, x20]
  406924:	add	x9, x8, #0x2
  406928:	cmp	x9, x22
  40692c:	b.cs	406938 <ferror@plt+0x5048>  // b.hs, b.nlast
  406930:	mov	w10, #0x30                  	// #48
  406934:	strb	w10, [x21, x9]
  406938:	mov	w26, wzr
  40693c:	add	x20, x8, #0x3
  406940:	b	406948 <ferror@plt+0x5058>
  406944:	mov	w26, wzr
  406948:	mov	w8, #0x1                   	// #1
  40694c:	mov	w19, #0x30                  	// #48
  406950:	b	4062a0 <ferror@plt+0x49b0>
  406954:	and	w8, w10, #0x1
  406958:	tbz	w8, #0, 406518 <ferror@plt+0x4c28>
  40695c:	b	406548 <ferror@plt+0x4c58>
  406960:	cmp	x28, x21
  406964:	b.ls	40699c <ferror@plt+0x50ac>  // b.plast
  406968:	ldur	x24, [x29, #-80]
  40696c:	ldp	x21, x11, [sp, #32]
  406970:	sub	x8, x28, x23
  406974:	add	x9, x24, x23
  406978:	ldrb	w10, [x9, x11]
  40697c:	cbz	w10, 4069ac <ferror@plt+0x50bc>
  406980:	add	x11, x11, #0x1
  406984:	add	x10, x23, x11
  406988:	cmp	x10, x28
  40698c:	b.cc	406978 <ferror@plt+0x5088>  // b.lo, b.ul, b.last
  406990:	mov	w26, wzr
  406994:	mov	x11, x8
  406998:	b	4064d4 <ferror@plt+0x4be4>
  40699c:	mov	w26, wzr
  4069a0:	ldp	x21, x11, [sp, #32]
  4069a4:	ldur	x24, [x29, #-80]
  4069a8:	b	4064d4 <ferror@plt+0x4be4>
  4069ac:	mov	w26, wzr
  4069b0:	b	4064d4 <ferror@plt+0x4be4>
  4069b4:	mov	w19, #0x3f                  	// #63
  4069b8:	mov	w26, w8
  4069bc:	b	4062a0 <ferror@plt+0x49b0>
  4069c0:	mov	x28, x23
  4069c4:	b	4069cc <ferror@plt+0x50dc>
  4069c8:	mov	x28, #0xffffffffffffffff    	// #-1
  4069cc:	cmp	w4, #0x2
  4069d0:	ldur	w10, [x29, #-72]
  4069d4:	cset	w8, eq  // eq = none
  4069d8:	cmp	x20, #0x0
  4069dc:	cset	w9, eq  // eq = none
  4069e0:	and	w8, w8, w9
  4069e4:	and	w8, w16, w8
  4069e8:	tbnz	w8, #0, 406a78 <ferror@plt+0x5188>
  4069ec:	cmp	w4, #0x2
  4069f0:	cset	w8, ne  // ne = any
  4069f4:	orr	w8, w16, w8
  4069f8:	tbnz	w8, #0, 406b44 <ferror@plt+0x5254>
  4069fc:	ldr	w8, [sp, #72]
  406a00:	eor	w8, w8, #0x1
  406a04:	tbnz	w8, #0, 406b44 <ferror@plt+0x5254>
  406a08:	tbnz	w25, #0, 406b14 <ferror@plt+0x5224>
  406a0c:	ldr	x24, [sp, #64]
  406a10:	mov	w19, wzr
  406a14:	cbz	x24, 406b40 <ferror@plt+0x5250>
  406a18:	mov	w4, #0x2                   	// #2
  406a1c:	mov	w8, w10
  406a20:	mov	w25, w19
  406a24:	mov	w16, w19
  406a28:	cbz	x22, 405fc8 <ferror@plt+0x46d8>
  406a2c:	b	406b44 <ferror@plt+0x5254>
  406a30:	mov	w16, wzr
  406a34:	cbz	x22, 406a40 <ferror@plt+0x5150>
  406a38:	mov	w8, #0x22                  	// #34
  406a3c:	strb	w8, [x21]
  406a40:	adrp	x8, 40a000 <ferror@plt+0x8710>
  406a44:	add	x8, x8, #0xc4
  406a48:	stur	x8, [x29, #-64]
  406a4c:	mov	w8, #0x1                   	// #1
  406a50:	mov	w20, #0x1                   	// #1
  406a54:	mov	w4, #0x5                   	// #5
  406a58:	stur	x8, [x29, #-32]
  406a5c:	mov	w9, #0x1                   	// #1
  406a60:	b	406154 <ferror@plt+0x4864>
  406a64:	mov	w9, #0x1                   	// #1
  406a68:	mov	w16, wzr
  406a6c:	cbnz	x22, 4060dc <ferror@plt+0x47ec>
  406a70:	b	4060e4 <ferror@plt+0x47f4>
  406a74:	ldur	w10, [x29, #-72]
  406a78:	tst	w10, #0x1
  406a7c:	mov	w8, #0x2                   	// #2
  406a80:	mov	w9, #0x4                   	// #4
  406a84:	csel	w8, w9, w8, ne  // ne = any
  406a88:	cmp	w4, #0x2
  406a8c:	b.ne	406a94 <ferror@plt+0x51a4>  // b.any
  406a90:	mov	w4, w8
  406a94:	ldr	x7, [sp, #88]
  406a98:	b	406ac4 <ferror@plt+0x51d4>
  406a9c:	ldr	x7, [sp, #88]
  406aa0:	ldur	w4, [x29, #-44]
  406aa4:	b	406ac4 <ferror@plt+0x51d4>
  406aa8:	ldur	w8, [x29, #-72]
  406aac:	ldr	x7, [sp, #88]
  406ab0:	ldur	x24, [x29, #-80]
  406ab4:	mov	w9, #0x4                   	// #4
  406ab8:	tst	w8, #0x1
  406abc:	mov	w8, #0x2                   	// #2
  406ac0:	csel	w4, w9, w8, ne  // ne = any
  406ac4:	ldr	w8, [sp, #80]
  406ac8:	mov	x0, x21
  406acc:	mov	x1, x22
  406ad0:	mov	x2, x24
  406ad4:	and	w5, w8, #0xfffffffd
  406ad8:	ldur	x8, [x29, #-88]
  406adc:	mov	x3, x28
  406ae0:	mov	x6, xzr
  406ae4:	str	x8, [sp]
  406ae8:	bl	405f44 <ferror@plt+0x4654>
  406aec:	mov	x20, x0
  406af0:	mov	x0, x20
  406af4:	ldp	x20, x19, [sp, #272]
  406af8:	ldp	x22, x21, [sp, #256]
  406afc:	ldp	x24, x23, [sp, #240]
  406b00:	ldp	x26, x25, [sp, #224]
  406b04:	ldp	x28, x27, [sp, #208]
  406b08:	ldp	x29, x30, [sp, #192]
  406b0c:	add	sp, sp, #0x120
  406b10:	ret
  406b14:	ldur	x8, [x29, #-88]
  406b18:	ldr	x1, [sp, #64]
  406b1c:	ldur	x2, [x29, #-80]
  406b20:	ldr	w5, [sp, #80]
  406b24:	ldur	x6, [x29, #-40]
  406b28:	ldr	x7, [sp, #88]
  406b2c:	mov	w4, #0x5                   	// #5
  406b30:	str	x8, [sp]
  406b34:	mov	x0, x21
  406b38:	mov	x3, x28
  406b3c:	b	406ae8 <ferror@plt+0x51f8>
  406b40:	mov	w16, w19
  406b44:	ldur	x8, [x29, #-64]
  406b48:	cbz	x8, 406b7c <ferror@plt+0x528c>
  406b4c:	tbnz	w16, #0, 406b7c <ferror@plt+0x528c>
  406b50:	ldrb	w9, [x8]
  406b54:	cbz	w9, 406b7c <ferror@plt+0x528c>
  406b58:	add	x8, x8, #0x1
  406b5c:	b	406b6c <ferror@plt+0x527c>
  406b60:	ldrb	w9, [x8], #1
  406b64:	add	x20, x20, #0x1
  406b68:	cbz	w9, 406b7c <ferror@plt+0x528c>
  406b6c:	cmp	x20, x22
  406b70:	b.cs	406b60 <ferror@plt+0x5270>  // b.hs, b.nlast
  406b74:	strb	w9, [x21, x20]
  406b78:	b	406b60 <ferror@plt+0x5270>
  406b7c:	cmp	x20, x22
  406b80:	b.cs	406af0 <ferror@plt+0x5200>  // b.hs, b.nlast
  406b84:	strb	wzr, [x21, x20]
  406b88:	b	406af0 <ferror@plt+0x5200>
  406b8c:	b.ne	406a94 <ferror@plt+0x51a4>  // b.any
  406b90:	mov	w4, #0x4                   	// #4
  406b94:	b	406a94 <ferror@plt+0x51a4>
  406b98:	bl	401740 <abort@plt>
  406b9c:	sub	sp, sp, #0x60
  406ba0:	adrp	x8, 41b000 <ferror@plt+0x19710>
  406ba4:	add	x8, x8, #0x2e0
  406ba8:	cmp	x2, #0x0
  406bac:	stp	x29, x30, [sp, #16]
  406bb0:	stp	x26, x25, [sp, #32]
  406bb4:	stp	x24, x23, [sp, #48]
  406bb8:	stp	x22, x21, [sp, #64]
  406bbc:	stp	x20, x19, [sp, #80]
  406bc0:	add	x29, sp, #0x10
  406bc4:	mov	x19, x1
  406bc8:	mov	x20, x0
  406bcc:	csel	x25, x8, x2, eq  // eq = none
  406bd0:	bl	4018c0 <__errno_location@plt>
  406bd4:	ldp	w4, w8, [x25]
  406bd8:	ldp	x7, x9, [x25, #40]
  406bdc:	ldr	w26, [x0]
  406be0:	add	x23, x25, #0x8
  406be4:	orr	w22, w8, #0x1
  406be8:	mov	x21, x0
  406bec:	mov	x0, xzr
  406bf0:	mov	x1, xzr
  406bf4:	mov	x2, x20
  406bf8:	mov	x3, x19
  406bfc:	mov	w5, w22
  406c00:	mov	x6, x23
  406c04:	str	x9, [sp]
  406c08:	bl	405f44 <ferror@plt+0x4654>
  406c0c:	add	x24, x0, #0x1
  406c10:	mov	x0, x24
  406c14:	bl	407d40 <ferror@plt+0x6450>
  406c18:	ldr	w4, [x25]
  406c1c:	ldp	x7, x8, [x25, #40]
  406c20:	mov	x1, x24
  406c24:	mov	x2, x20
  406c28:	mov	x3, x19
  406c2c:	mov	w5, w22
  406c30:	mov	x6, x23
  406c34:	mov	x25, x0
  406c38:	str	x8, [sp]
  406c3c:	bl	405f44 <ferror@plt+0x4654>
  406c40:	str	w26, [x21]
  406c44:	mov	x0, x25
  406c48:	ldp	x20, x19, [sp, #80]
  406c4c:	ldp	x22, x21, [sp, #64]
  406c50:	ldp	x24, x23, [sp, #48]
  406c54:	ldp	x26, x25, [sp, #32]
  406c58:	ldp	x29, x30, [sp, #16]
  406c5c:	add	sp, sp, #0x60
  406c60:	ret
  406c64:	sub	sp, sp, #0x70
  406c68:	adrp	x8, 41b000 <ferror@plt+0x19710>
  406c6c:	add	x8, x8, #0x2e0
  406c70:	cmp	x3, #0x0
  406c74:	stp	x29, x30, [sp, #16]
  406c78:	stp	x28, x27, [sp, #32]
  406c7c:	stp	x26, x25, [sp, #48]
  406c80:	stp	x24, x23, [sp, #64]
  406c84:	stp	x22, x21, [sp, #80]
  406c88:	stp	x20, x19, [sp, #96]
  406c8c:	add	x29, sp, #0x10
  406c90:	mov	x19, x2
  406c94:	mov	x22, x1
  406c98:	mov	x23, x0
  406c9c:	csel	x21, x8, x3, eq  // eq = none
  406ca0:	bl	4018c0 <__errno_location@plt>
  406ca4:	ldp	w4, w8, [x21]
  406ca8:	cmp	x19, #0x0
  406cac:	ldp	x7, x9, [x21, #40]
  406cb0:	ldr	w28, [x0]
  406cb4:	cset	w10, eq  // eq = none
  406cb8:	orr	w25, w8, w10
  406cbc:	add	x26, x21, #0x8
  406cc0:	mov	x24, x0
  406cc4:	mov	x0, xzr
  406cc8:	mov	x1, xzr
  406ccc:	mov	x2, x23
  406cd0:	mov	x3, x22
  406cd4:	mov	w5, w25
  406cd8:	mov	x6, x26
  406cdc:	str	x9, [sp]
  406ce0:	bl	405f44 <ferror@plt+0x4654>
  406ce4:	add	x27, x0, #0x1
  406ce8:	mov	x20, x0
  406cec:	mov	x0, x27
  406cf0:	bl	407d40 <ferror@plt+0x6450>
  406cf4:	ldr	w4, [x21]
  406cf8:	ldp	x7, x8, [x21, #40]
  406cfc:	mov	x1, x27
  406d00:	mov	x2, x23
  406d04:	mov	x3, x22
  406d08:	mov	w5, w25
  406d0c:	mov	x6, x26
  406d10:	mov	x21, x0
  406d14:	str	x8, [sp]
  406d18:	bl	405f44 <ferror@plt+0x4654>
  406d1c:	str	w28, [x24]
  406d20:	cbz	x19, 406d28 <ferror@plt+0x5438>
  406d24:	str	x20, [x19]
  406d28:	mov	x0, x21
  406d2c:	ldp	x20, x19, [sp, #96]
  406d30:	ldp	x22, x21, [sp, #80]
  406d34:	ldp	x24, x23, [sp, #64]
  406d38:	ldp	x26, x25, [sp, #48]
  406d3c:	ldp	x28, x27, [sp, #32]
  406d40:	ldp	x29, x30, [sp, #16]
  406d44:	add	sp, sp, #0x70
  406d48:	ret
  406d4c:	stp	x29, x30, [sp, #-64]!
  406d50:	stp	x20, x19, [sp, #48]
  406d54:	adrp	x20, 41b000 <ferror@plt+0x19710>
  406d58:	stp	x22, x21, [sp, #32]
  406d5c:	ldr	w8, [x20, #528]
  406d60:	adrp	x21, 41b000 <ferror@plt+0x19710>
  406d64:	ldr	x19, [x21, #520]
  406d68:	str	x23, [sp, #16]
  406d6c:	cmp	w8, #0x2
  406d70:	mov	x29, sp
  406d74:	b.lt	406d98 <ferror@plt+0x54a8>  // b.tstop
  406d78:	add	x22, x19, #0x18
  406d7c:	mov	w23, #0x1                   	// #1
  406d80:	ldr	x0, [x22], #16
  406d84:	bl	401800 <free@plt>
  406d88:	ldrsw	x8, [x20, #528]
  406d8c:	add	x23, x23, #0x1
  406d90:	cmp	x23, x8
  406d94:	b.lt	406d80 <ferror@plt+0x5490>  // b.tstop
  406d98:	ldr	x0, [x19, #8]
  406d9c:	adrp	x23, 41b000 <ferror@plt+0x19710>
  406da0:	add	x23, x23, #0x318
  406da4:	adrp	x22, 41b000 <ferror@plt+0x19710>
  406da8:	cmp	x0, x23
  406dac:	add	x22, x22, #0x218
  406db0:	b.eq	406dc0 <ferror@plt+0x54d0>  // b.none
  406db4:	bl	401800 <free@plt>
  406db8:	mov	w8, #0x100                 	// #256
  406dbc:	stp	x8, x23, [x22]
  406dc0:	cmp	x19, x22
  406dc4:	b.eq	406dd4 <ferror@plt+0x54e4>  // b.none
  406dc8:	mov	x0, x19
  406dcc:	bl	401800 <free@plt>
  406dd0:	str	x22, [x21, #520]
  406dd4:	mov	w8, #0x1                   	// #1
  406dd8:	str	w8, [x20, #528]
  406ddc:	ldp	x20, x19, [sp, #48]
  406de0:	ldp	x22, x21, [sp, #32]
  406de4:	ldr	x23, [sp, #16]
  406de8:	ldp	x29, x30, [sp], #64
  406dec:	ret
  406df0:	adrp	x3, 41b000 <ferror@plt+0x19710>
  406df4:	add	x3, x3, #0x2e0
  406df8:	mov	x2, #0xffffffffffffffff    	// #-1
  406dfc:	b	406e00 <ferror@plt+0x5510>
  406e00:	sub	sp, sp, #0x80
  406e04:	stp	x29, x30, [sp, #32]
  406e08:	add	x29, sp, #0x20
  406e0c:	stp	x28, x27, [sp, #48]
  406e10:	stp	x26, x25, [sp, #64]
  406e14:	stp	x24, x23, [sp, #80]
  406e18:	stp	x22, x21, [sp, #96]
  406e1c:	stp	x20, x19, [sp, #112]
  406e20:	mov	x22, x3
  406e24:	stur	x2, [x29, #-8]
  406e28:	mov	x21, x1
  406e2c:	mov	w23, w0
  406e30:	bl	4018c0 <__errno_location@plt>
  406e34:	tbnz	w23, #31, 406f84 <ferror@plt+0x5694>
  406e38:	adrp	x25, 41b000 <ferror@plt+0x19710>
  406e3c:	ldr	w8, [x25, #528]
  406e40:	adrp	x28, 41b000 <ferror@plt+0x19710>
  406e44:	ldr	w20, [x0]
  406e48:	ldr	x27, [x28, #520]
  406e4c:	mov	x19, x0
  406e50:	cmp	w8, w23
  406e54:	b.gt	406ec0 <ferror@plt+0x55d0>
  406e58:	mov	w8, #0x7fffffff            	// #2147483647
  406e5c:	cmp	w23, w8
  406e60:	stur	w20, [x29, #-12]
  406e64:	b.eq	406f88 <ferror@plt+0x5698>  // b.none
  406e68:	adrp	x20, 41b000 <ferror@plt+0x19710>
  406e6c:	add	x20, x20, #0x218
  406e70:	add	w26, w23, #0x1
  406e74:	cmp	x27, x20
  406e78:	csel	x0, xzr, x27, eq  // eq = none
  406e7c:	sbfiz	x1, x26, #4, #32
  406e80:	bl	407dc0 <ferror@plt+0x64d0>
  406e84:	mov	x24, x0
  406e88:	cmp	x27, x20
  406e8c:	str	x0, [x28, #520]
  406e90:	b.ne	406e9c <ferror@plt+0x55ac>  // b.any
  406e94:	ldr	q0, [x20]
  406e98:	str	q0, [x24]
  406e9c:	ldrsw	x8, [x25, #528]
  406ea0:	mov	w1, wzr
  406ea4:	add	x0, x24, x8, lsl #4
  406ea8:	sub	w8, w26, w8
  406eac:	sbfiz	x2, x8, #4, #32
  406eb0:	bl	4016b0 <memset@plt>
  406eb4:	ldur	w20, [x29, #-12]
  406eb8:	mov	x27, x24
  406ebc:	str	w26, [x25, #528]
  406ec0:	add	x28, x27, w23, uxtw #4
  406ec4:	mov	x27, x28
  406ec8:	ldr	x26, [x28]
  406ecc:	ldr	x23, [x27, #8]!
  406ed0:	ldp	w4, w8, [x22]
  406ed4:	ldp	x7, x9, [x22, #40]
  406ed8:	ldur	x3, [x29, #-8]
  406edc:	add	x24, x22, #0x8
  406ee0:	orr	w25, w8, #0x1
  406ee4:	mov	x0, x23
  406ee8:	mov	x1, x26
  406eec:	mov	x2, x21
  406ef0:	mov	w5, w25
  406ef4:	mov	x6, x24
  406ef8:	str	x9, [sp]
  406efc:	bl	405f44 <ferror@plt+0x4654>
  406f00:	cmp	x26, x0
  406f04:	b.hi	406f5c <ferror@plt+0x566c>  // b.pmore
  406f08:	adrp	x8, 41b000 <ferror@plt+0x19710>
  406f0c:	add	x8, x8, #0x318
  406f10:	add	x26, x0, #0x1
  406f14:	cmp	x23, x8
  406f18:	str	x26, [x28]
  406f1c:	b.eq	406f28 <ferror@plt+0x5638>  // b.none
  406f20:	mov	x0, x23
  406f24:	bl	401800 <free@plt>
  406f28:	mov	x0, x26
  406f2c:	bl	407d40 <ferror@plt+0x6450>
  406f30:	str	x0, [x27]
  406f34:	ldr	w4, [x22]
  406f38:	ldp	x7, x8, [x22, #40]
  406f3c:	ldur	x3, [x29, #-8]
  406f40:	mov	x1, x26
  406f44:	mov	x2, x21
  406f48:	mov	w5, w25
  406f4c:	mov	x6, x24
  406f50:	mov	x23, x0
  406f54:	str	x8, [sp]
  406f58:	bl	405f44 <ferror@plt+0x4654>
  406f5c:	str	w20, [x19]
  406f60:	mov	x0, x23
  406f64:	ldp	x20, x19, [sp, #112]
  406f68:	ldp	x22, x21, [sp, #96]
  406f6c:	ldp	x24, x23, [sp, #80]
  406f70:	ldp	x26, x25, [sp, #64]
  406f74:	ldp	x28, x27, [sp, #48]
  406f78:	ldp	x29, x30, [sp, #32]
  406f7c:	add	sp, sp, #0x80
  406f80:	ret
  406f84:	bl	401740 <abort@plt>
  406f88:	bl	408054 <ferror@plt+0x6764>
  406f8c:	adrp	x3, 41b000 <ferror@plt+0x19710>
  406f90:	add	x3, x3, #0x2e0
  406f94:	b	406e00 <ferror@plt+0x5510>
  406f98:	adrp	x3, 41b000 <ferror@plt+0x19710>
  406f9c:	add	x3, x3, #0x2e0
  406fa0:	mov	x2, #0xffffffffffffffff    	// #-1
  406fa4:	mov	x1, x0
  406fa8:	mov	w0, wzr
  406fac:	b	406e00 <ferror@plt+0x5510>
  406fb0:	adrp	x3, 41b000 <ferror@plt+0x19710>
  406fb4:	mov	x2, x1
  406fb8:	add	x3, x3, #0x2e0
  406fbc:	mov	x1, x0
  406fc0:	mov	w0, wzr
  406fc4:	b	406e00 <ferror@plt+0x5510>
  406fc8:	sub	sp, sp, #0x50
  406fcc:	movi	v0.2d, #0x0
  406fd0:	cmp	w1, #0xa
  406fd4:	stp	x29, x30, [sp, #64]
  406fd8:	add	x29, sp, #0x40
  406fdc:	str	xzr, [sp, #48]
  406fe0:	stp	q0, q0, [sp, #16]
  406fe4:	str	q0, [sp]
  406fe8:	b.eq	407010 <ferror@plt+0x5720>  // b.none
  406fec:	mov	x8, x2
  406ff0:	str	w1, [sp]
  406ff4:	mov	x3, sp
  406ff8:	mov	x2, #0xffffffffffffffff    	// #-1
  406ffc:	mov	x1, x8
  407000:	bl	406e00 <ferror@plt+0x5510>
  407004:	ldp	x29, x30, [sp, #64]
  407008:	add	sp, sp, #0x50
  40700c:	ret
  407010:	bl	401740 <abort@plt>
  407014:	sub	sp, sp, #0x50
  407018:	movi	v0.2d, #0x0
  40701c:	cmp	w1, #0xa
  407020:	stp	x29, x30, [sp, #64]
  407024:	add	x29, sp, #0x40
  407028:	str	xzr, [sp, #48]
  40702c:	stp	q0, q0, [sp, #16]
  407030:	str	q0, [sp]
  407034:	b.eq	40705c <ferror@plt+0x576c>  // b.none
  407038:	mov	x8, x3
  40703c:	str	w1, [sp]
  407040:	mov	x3, sp
  407044:	mov	x1, x2
  407048:	mov	x2, x8
  40704c:	bl	406e00 <ferror@plt+0x5510>
  407050:	ldp	x29, x30, [sp, #64]
  407054:	add	sp, sp, #0x50
  407058:	ret
  40705c:	bl	401740 <abort@plt>
  407060:	sub	sp, sp, #0x50
  407064:	movi	v0.2d, #0x0
  407068:	cmp	w0, #0xa
  40706c:	stp	x29, x30, [sp, #64]
  407070:	add	x29, sp, #0x40
  407074:	str	xzr, [sp, #48]
  407078:	stp	q0, q0, [sp, #16]
  40707c:	str	q0, [sp]
  407080:	b.eq	4070a4 <ferror@plt+0x57b4>  // b.none
  407084:	str	w0, [sp]
  407088:	mov	x3, sp
  40708c:	mov	x2, #0xffffffffffffffff    	// #-1
  407090:	mov	w0, wzr
  407094:	bl	406e00 <ferror@plt+0x5510>
  407098:	ldp	x29, x30, [sp, #64]
  40709c:	add	sp, sp, #0x50
  4070a0:	ret
  4070a4:	bl	401740 <abort@plt>
  4070a8:	sub	sp, sp, #0x50
  4070ac:	movi	v0.2d, #0x0
  4070b0:	cmp	w0, #0xa
  4070b4:	stp	x29, x30, [sp, #64]
  4070b8:	add	x29, sp, #0x40
  4070bc:	str	xzr, [sp, #48]
  4070c0:	stp	q0, q0, [sp, #16]
  4070c4:	str	q0, [sp]
  4070c8:	b.eq	4070e8 <ferror@plt+0x57f8>  // b.none
  4070cc:	str	w0, [sp]
  4070d0:	mov	x3, sp
  4070d4:	mov	w0, wzr
  4070d8:	bl	406e00 <ferror@plt+0x5510>
  4070dc:	ldp	x29, x30, [sp, #64]
  4070e0:	add	sp, sp, #0x50
  4070e4:	ret
  4070e8:	bl	401740 <abort@plt>
  4070ec:	sub	sp, sp, #0x50
  4070f0:	adrp	x9, 41b000 <ferror@plt+0x19710>
  4070f4:	add	x9, x9, #0x2e0
  4070f8:	ldp	q0, q1, [x9]
  4070fc:	ubfx	w10, w2, #5, #3
  407100:	mov	x11, sp
  407104:	mov	x8, x1
  407108:	stp	q0, q1, [sp]
  40710c:	ldr	q0, [x9, #32]
  407110:	ldr	x9, [x9, #48]
  407114:	mov	x1, x0
  407118:	mov	x3, sp
  40711c:	str	q0, [sp, #32]
  407120:	str	x9, [sp, #48]
  407124:	add	x9, x11, w10, uxtw #2
  407128:	ldr	w10, [x9, #8]
  40712c:	mov	w0, wzr
  407130:	stp	x29, x30, [sp, #64]
  407134:	add	x29, sp, #0x40
  407138:	lsr	w11, w10, w2
  40713c:	mvn	w11, w11
  407140:	and	w11, w11, #0x1
  407144:	lsl	w11, w11, w2
  407148:	eor	w10, w11, w10
  40714c:	mov	x2, x8
  407150:	str	w10, [x9, #8]
  407154:	bl	406e00 <ferror@plt+0x5510>
  407158:	ldp	x29, x30, [sp, #64]
  40715c:	add	sp, sp, #0x50
  407160:	ret
  407164:	sub	sp, sp, #0x50
  407168:	adrp	x9, 41b000 <ferror@plt+0x19710>
  40716c:	add	x9, x9, #0x2e0
  407170:	ldp	q0, q1, [x9]
  407174:	ubfx	w10, w1, #5, #3
  407178:	mov	x11, sp
  40717c:	mov	x8, x0
  407180:	stp	q0, q1, [sp]
  407184:	ldr	q0, [x9, #32]
  407188:	ldr	x9, [x9, #48]
  40718c:	mov	x3, sp
  407190:	mov	x2, #0xffffffffffffffff    	// #-1
  407194:	str	q0, [sp, #32]
  407198:	str	x9, [sp, #48]
  40719c:	add	x9, x11, w10, uxtw #2
  4071a0:	ldr	w10, [x9, #8]
  4071a4:	mov	w0, wzr
  4071a8:	stp	x29, x30, [sp, #64]
  4071ac:	add	x29, sp, #0x40
  4071b0:	lsr	w11, w10, w1
  4071b4:	mvn	w11, w11
  4071b8:	and	w11, w11, #0x1
  4071bc:	lsl	w11, w11, w1
  4071c0:	eor	w10, w11, w10
  4071c4:	mov	x1, x8
  4071c8:	str	w10, [x9, #8]
  4071cc:	bl	406e00 <ferror@plt+0x5510>
  4071d0:	ldp	x29, x30, [sp, #64]
  4071d4:	add	sp, sp, #0x50
  4071d8:	ret
  4071dc:	sub	sp, sp, #0x50
  4071e0:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4071e4:	add	x8, x8, #0x2e0
  4071e8:	ldp	q0, q1, [x8]
  4071ec:	ldr	q2, [x8, #32]
  4071f0:	ldr	x8, [x8, #48]
  4071f4:	mov	x1, x0
  4071f8:	stp	q0, q1, [sp]
  4071fc:	ldr	w9, [sp, #12]
  407200:	str	x8, [sp, #48]
  407204:	mov	x3, sp
  407208:	mov	x2, #0xffffffffffffffff    	// #-1
  40720c:	orr	w8, w9, #0x4000000
  407210:	mov	w0, wzr
  407214:	stp	x29, x30, [sp, #64]
  407218:	add	x29, sp, #0x40
  40721c:	str	q2, [sp, #32]
  407220:	str	w8, [sp, #12]
  407224:	bl	406e00 <ferror@plt+0x5510>
  407228:	ldp	x29, x30, [sp, #64]
  40722c:	add	sp, sp, #0x50
  407230:	ret
  407234:	sub	sp, sp, #0x50
  407238:	adrp	x8, 41b000 <ferror@plt+0x19710>
  40723c:	add	x8, x8, #0x2e0
  407240:	ldp	q0, q1, [x8]
  407244:	ldr	q2, [x8, #32]
  407248:	ldr	x8, [x8, #48]
  40724c:	mov	x2, x1
  407250:	stp	q0, q1, [sp]
  407254:	ldr	w9, [sp, #12]
  407258:	mov	x1, x0
  40725c:	str	x8, [sp, #48]
  407260:	mov	x3, sp
  407264:	orr	w8, w9, #0x4000000
  407268:	mov	w0, wzr
  40726c:	stp	x29, x30, [sp, #64]
  407270:	add	x29, sp, #0x40
  407274:	str	q2, [sp, #32]
  407278:	str	w8, [sp, #12]
  40727c:	bl	406e00 <ferror@plt+0x5510>
  407280:	ldp	x29, x30, [sp, #64]
  407284:	add	sp, sp, #0x50
  407288:	ret
  40728c:	sub	sp, sp, #0x80
  407290:	movi	v0.2d, #0x0
  407294:	cmp	w1, #0xa
  407298:	stp	x29, x30, [sp, #112]
  40729c:	add	x29, sp, #0x70
  4072a0:	str	wzr, [sp, #48]
  4072a4:	stp	q0, q0, [sp, #16]
  4072a8:	str	q0, [sp]
  4072ac:	b.eq	4072fc <ferror@plt+0x5a0c>  // b.none
  4072b0:	ldp	q0, q1, [sp]
  4072b4:	ldr	w9, [sp, #48]
  4072b8:	ldr	q2, [sp, #32]
  4072bc:	mov	x8, x2
  4072c0:	stur	q0, [sp, #60]
  4072c4:	ldr	w10, [sp, #68]
  4072c8:	str	w1, [sp, #56]
  4072cc:	str	w9, [sp, #108]
  4072d0:	add	x3, sp, #0x38
  4072d4:	orr	w9, w10, #0x4000000
  4072d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4072dc:	mov	x1, x8
  4072e0:	stur	q1, [sp, #76]
  4072e4:	stur	q2, [sp, #92]
  4072e8:	str	w9, [sp, #68]
  4072ec:	bl	406e00 <ferror@plt+0x5510>
  4072f0:	ldp	x29, x30, [sp, #112]
  4072f4:	add	sp, sp, #0x80
  4072f8:	ret
  4072fc:	bl	401740 <abort@plt>
  407300:	sub	sp, sp, #0x50
  407304:	adrp	x9, 41b000 <ferror@plt+0x19710>
  407308:	add	x9, x9, #0x2e0
  40730c:	ldp	q0, q1, [x9]
  407310:	ldr	q2, [x9, #32]
  407314:	ldr	x9, [x9, #48]
  407318:	mov	w10, #0xa                   	// #10
  40731c:	stp	x29, x30, [sp, #64]
  407320:	add	x29, sp, #0x40
  407324:	stp	q0, q1, [sp]
  407328:	str	q2, [sp, #32]
  40732c:	str	x9, [sp, #48]
  407330:	str	w10, [sp]
  407334:	cbz	x1, 407360 <ferror@plt+0x5a70>
  407338:	cbz	x2, 407360 <ferror@plt+0x5a70>
  40733c:	mov	x8, x3
  407340:	stp	x1, x2, [sp, #40]
  407344:	mov	x3, sp
  407348:	mov	x2, #0xffffffffffffffff    	// #-1
  40734c:	mov	x1, x8
  407350:	bl	406e00 <ferror@plt+0x5510>
  407354:	ldp	x29, x30, [sp, #64]
  407358:	add	sp, sp, #0x50
  40735c:	ret
  407360:	bl	401740 <abort@plt>
  407364:	sub	sp, sp, #0x50
  407368:	adrp	x9, 41b000 <ferror@plt+0x19710>
  40736c:	add	x9, x9, #0x2e0
  407370:	ldp	q0, q1, [x9]
  407374:	ldr	x10, [x9, #48]
  407378:	stp	x29, x30, [sp, #64]
  40737c:	add	x29, sp, #0x40
  407380:	stp	q0, q1, [sp]
  407384:	ldr	q0, [x9, #32]
  407388:	mov	w9, #0xa                   	// #10
  40738c:	str	x10, [sp, #48]
  407390:	str	w9, [sp]
  407394:	str	q0, [sp, #32]
  407398:	cbz	x1, 4073c4 <ferror@plt+0x5ad4>
  40739c:	cbz	x2, 4073c4 <ferror@plt+0x5ad4>
  4073a0:	mov	x8, x3
  4073a4:	stp	x1, x2, [sp, #40]
  4073a8:	mov	x3, sp
  4073ac:	mov	x1, x8
  4073b0:	mov	x2, x4
  4073b4:	bl	406e00 <ferror@plt+0x5510>
  4073b8:	ldp	x29, x30, [sp, #64]
  4073bc:	add	sp, sp, #0x50
  4073c0:	ret
  4073c4:	bl	401740 <abort@plt>
  4073c8:	sub	sp, sp, #0x50
  4073cc:	adrp	x9, 41b000 <ferror@plt+0x19710>
  4073d0:	add	x9, x9, #0x2e0
  4073d4:	ldp	q0, q1, [x9]
  4073d8:	ldr	q2, [x9, #32]
  4073dc:	ldr	x9, [x9, #48]
  4073e0:	mov	w10, #0xa                   	// #10
  4073e4:	stp	x29, x30, [sp, #64]
  4073e8:	add	x29, sp, #0x40
  4073ec:	stp	q0, q1, [sp]
  4073f0:	str	q2, [sp, #32]
  4073f4:	str	x9, [sp, #48]
  4073f8:	str	w10, [sp]
  4073fc:	cbz	x0, 40742c <ferror@plt+0x5b3c>
  407400:	cbz	x1, 40742c <ferror@plt+0x5b3c>
  407404:	mov	x8, x2
  407408:	stp	x0, x1, [sp, #40]
  40740c:	mov	x3, sp
  407410:	mov	x2, #0xffffffffffffffff    	// #-1
  407414:	mov	w0, wzr
  407418:	mov	x1, x8
  40741c:	bl	406e00 <ferror@plt+0x5510>
  407420:	ldp	x29, x30, [sp, #64]
  407424:	add	sp, sp, #0x50
  407428:	ret
  40742c:	bl	401740 <abort@plt>
  407430:	sub	sp, sp, #0x50
  407434:	adrp	x9, 41b000 <ferror@plt+0x19710>
  407438:	add	x9, x9, #0x2e0
  40743c:	ldp	q0, q1, [x9]
  407440:	ldr	q2, [x9, #32]
  407444:	ldr	x9, [x9, #48]
  407448:	mov	w10, #0xa                   	// #10
  40744c:	stp	x29, x30, [sp, #64]
  407450:	add	x29, sp, #0x40
  407454:	stp	q0, q1, [sp]
  407458:	str	q2, [sp, #32]
  40745c:	str	x9, [sp, #48]
  407460:	str	w10, [sp]
  407464:	cbz	x0, 407494 <ferror@plt+0x5ba4>
  407468:	cbz	x1, 407494 <ferror@plt+0x5ba4>
  40746c:	mov	x8, x3
  407470:	stp	x0, x1, [sp, #40]
  407474:	mov	x3, sp
  407478:	mov	w0, wzr
  40747c:	mov	x1, x2
  407480:	mov	x2, x8
  407484:	bl	406e00 <ferror@plt+0x5510>
  407488:	ldp	x29, x30, [sp, #64]
  40748c:	add	sp, sp, #0x50
  407490:	ret
  407494:	bl	401740 <abort@plt>
  407498:	adrp	x3, 41b000 <ferror@plt+0x19710>
  40749c:	add	x3, x3, #0x228
  4074a0:	b	406e00 <ferror@plt+0x5510>
  4074a4:	adrp	x3, 41b000 <ferror@plt+0x19710>
  4074a8:	mov	x2, x1
  4074ac:	add	x3, x3, #0x228
  4074b0:	mov	x1, x0
  4074b4:	mov	w0, wzr
  4074b8:	b	406e00 <ferror@plt+0x5510>
  4074bc:	adrp	x3, 41b000 <ferror@plt+0x19710>
  4074c0:	add	x3, x3, #0x228
  4074c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4074c8:	b	406e00 <ferror@plt+0x5510>
  4074cc:	adrp	x3, 41b000 <ferror@plt+0x19710>
  4074d0:	add	x3, x3, #0x228
  4074d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4074d8:	mov	x1, x0
  4074dc:	mov	w0, wzr
  4074e0:	b	406e00 <ferror@plt+0x5510>
  4074e4:	stp	x29, x30, [sp, #-32]!
  4074e8:	stp	x20, x19, [sp, #16]
  4074ec:	mov	x20, x0
  4074f0:	mov	w19, w1
  4074f4:	mov	w2, #0x5                   	// #5
  4074f8:	mov	x0, xzr
  4074fc:	mov	x1, x20
  407500:	mov	x29, sp
  407504:	bl	401870 <dcgettext@plt>
  407508:	cmp	x0, x20
  40750c:	b.ne	4075f0 <ferror@plt+0x5d00>  // b.any
  407510:	bl	408e90 <ferror@plt+0x75a0>
  407514:	ldrb	w8, [x0]
  407518:	and	w8, w8, #0xffffffdf
  40751c:	cmp	w8, #0x47
  407520:	b.eq	407584 <ferror@plt+0x5c94>  // b.none
  407524:	cmp	w8, #0x55
  407528:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  40752c:	ldrb	w8, [x0, #1]
  407530:	and	w8, w8, #0xffffffdf
  407534:	cmp	w8, #0x54
  407538:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  40753c:	ldrb	w8, [x0, #2]
  407540:	and	w8, w8, #0xffffffdf
  407544:	cmp	w8, #0x46
  407548:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  40754c:	ldrb	w8, [x0, #3]
  407550:	cmp	w8, #0x2d
  407554:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  407558:	ldrb	w8, [x0, #4]
  40755c:	cmp	w8, #0x38
  407560:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  407564:	ldrb	w8, [x0, #5]
  407568:	cbnz	w8, 4075d8 <ferror@plt+0x5ce8>
  40756c:	ldrb	w8, [x20]
  407570:	adrp	x9, 40a000 <ferror@plt+0x8710>
  407574:	adrp	x10, 40a000 <ferror@plt+0x8710>
  407578:	add	x9, x9, #0xce
  40757c:	add	x10, x10, #0xca
  407580:	b	407610 <ferror@plt+0x5d20>
  407584:	ldrb	w8, [x0, #1]
  407588:	and	w8, w8, #0xffffffdf
  40758c:	cmp	w8, #0x42
  407590:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  407594:	ldrb	w8, [x0, #2]
  407598:	cmp	w8, #0x31
  40759c:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  4075a0:	ldrb	w8, [x0, #3]
  4075a4:	cmp	w8, #0x38
  4075a8:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  4075ac:	ldrb	w8, [x0, #4]
  4075b0:	cmp	w8, #0x30
  4075b4:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  4075b8:	ldrb	w8, [x0, #5]
  4075bc:	cmp	w8, #0x33
  4075c0:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  4075c4:	ldrb	w8, [x0, #6]
  4075c8:	cmp	w8, #0x30
  4075cc:	b.ne	4075d8 <ferror@plt+0x5ce8>  // b.any
  4075d0:	ldrb	w8, [x0, #7]
  4075d4:	cbz	w8, 4075fc <ferror@plt+0x5d0c>
  4075d8:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4075dc:	adrp	x9, 40a000 <ferror@plt+0x8710>
  4075e0:	add	x8, x8, #0xc8
  4075e4:	add	x9, x9, #0xc4
  4075e8:	cmp	w19, #0x9
  4075ec:	csel	x0, x9, x8, eq  // eq = none
  4075f0:	ldp	x20, x19, [sp, #16]
  4075f4:	ldp	x29, x30, [sp], #32
  4075f8:	ret
  4075fc:	ldrb	w8, [x20]
  407600:	adrp	x9, 40a000 <ferror@plt+0x8710>
  407604:	adrp	x10, 40a000 <ferror@plt+0x8710>
  407608:	add	x9, x9, #0xd6
  40760c:	add	x10, x10, #0xd2
  407610:	cmp	w8, #0x60
  407614:	csel	x0, x10, x9, eq  // eq = none
  407618:	b	4075f0 <ferror@plt+0x5d00>
  40761c:	mov	w2, #0x3                   	// #3
  407620:	mov	w1, wzr
  407624:	b	4089c4 <ferror@plt+0x70d4>
  407628:	sub	sp, sp, #0x50
  40762c:	str	x21, [sp, #48]
  407630:	stp	x20, x19, [sp, #64]
  407634:	mov	x21, x5
  407638:	mov	x20, x4
  40763c:	mov	x5, x3
  407640:	mov	x4, x2
  407644:	mov	x19, x0
  407648:	stp	x29, x30, [sp, #32]
  40764c:	add	x29, sp, #0x20
  407650:	cbz	x1, 407670 <ferror@plt+0x5d80>
  407654:	adrp	x2, 40a000 <ferror@plt+0x8710>
  407658:	mov	x3, x1
  40765c:	add	x2, x2, #0xe3
  407660:	mov	w1, #0x1                   	// #1
  407664:	mov	x0, x19
  407668:	bl	4017b0 <__fprintf_chk@plt>
  40766c:	b	40768c <ferror@plt+0x5d9c>
  407670:	adrp	x2, 40a000 <ferror@plt+0x8710>
  407674:	add	x2, x2, #0xef
  407678:	mov	w1, #0x1                   	// #1
  40767c:	mov	x0, x19
  407680:	mov	x3, x4
  407684:	mov	x4, x5
  407688:	bl	4017b0 <__fprintf_chk@plt>
  40768c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407690:	add	x1, x1, #0xf6
  407694:	mov	w2, #0x5                   	// #5
  407698:	mov	x0, xzr
  40769c:	bl	401870 <dcgettext@plt>
  4076a0:	adrp	x2, 40a000 <ferror@plt+0x8710>
  4076a4:	mov	x3, x0
  4076a8:	add	x2, x2, #0x3c1
  4076ac:	mov	w1, #0x1                   	// #1
  4076b0:	mov	w4, #0x7e3                 	// #2019
  4076b4:	mov	x0, x19
  4076b8:	bl	4017b0 <__fprintf_chk@plt>
  4076bc:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4076c0:	add	x1, x1, #0xfa
  4076c4:	mov	w2, #0x5                   	// #5
  4076c8:	mov	x0, xzr
  4076cc:	bl	401870 <dcgettext@plt>
  4076d0:	mov	x1, x19
  4076d4:	bl	401880 <fputs_unlocked@plt>
  4076d8:	cmp	x21, #0x9
  4076dc:	b.hi	407730 <ferror@plt+0x5e40>  // b.pmore
  4076e0:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4076e4:	add	x8, x8, #0xd9
  4076e8:	adr	x9, 4076f8 <ferror@plt+0x5e08>
  4076ec:	ldrb	w10, [x8, x21]
  4076f0:	add	x9, x9, x10, lsl #2
  4076f4:	br	x9
  4076f8:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4076fc:	add	x1, x1, #0x1c6
  407700:	mov	w2, #0x5                   	// #5
  407704:	mov	x0, xzr
  407708:	bl	401870 <dcgettext@plt>
  40770c:	ldr	x3, [x20]
  407710:	mov	x2, x0
  407714:	mov	x0, x19
  407718:	ldp	x20, x19, [sp, #64]
  40771c:	ldr	x21, [sp, #48]
  407720:	ldp	x29, x30, [sp, #32]
  407724:	mov	w1, #0x1                   	// #1
  407728:	add	sp, sp, #0x50
  40772c:	b	4017b0 <__fprintf_chk@plt>
  407730:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407734:	add	x1, x1, #0x305
  407738:	b	407894 <ferror@plt+0x5fa4>
  40773c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407740:	add	x1, x1, #0x1d6
  407744:	mov	w2, #0x5                   	// #5
  407748:	mov	x0, xzr
  40774c:	bl	401870 <dcgettext@plt>
  407750:	ldp	x3, x4, [x20]
  407754:	mov	x2, x0
  407758:	mov	x0, x19
  40775c:	ldp	x20, x19, [sp, #64]
  407760:	ldr	x21, [sp, #48]
  407764:	ldp	x29, x30, [sp, #32]
  407768:	mov	w1, #0x1                   	// #1
  40776c:	add	sp, sp, #0x50
  407770:	b	4017b0 <__fprintf_chk@plt>
  407774:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407778:	add	x1, x1, #0x1ed
  40777c:	mov	w2, #0x5                   	// #5
  407780:	mov	x0, xzr
  407784:	bl	401870 <dcgettext@plt>
  407788:	ldp	x3, x4, [x20]
  40778c:	ldr	x5, [x20, #16]
  407790:	mov	x2, x0
  407794:	mov	x0, x19
  407798:	ldp	x20, x19, [sp, #64]
  40779c:	ldr	x21, [sp, #48]
  4077a0:	ldp	x29, x30, [sp, #32]
  4077a4:	mov	w1, #0x1                   	// #1
  4077a8:	add	sp, sp, #0x50
  4077ac:	b	4017b0 <__fprintf_chk@plt>
  4077b0:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4077b4:	add	x1, x1, #0x209
  4077b8:	mov	w2, #0x5                   	// #5
  4077bc:	mov	x0, xzr
  4077c0:	bl	401870 <dcgettext@plt>
  4077c4:	ldp	x3, x4, [x20]
  4077c8:	ldp	x5, x6, [x20, #16]
  4077cc:	mov	x2, x0
  4077d0:	mov	x0, x19
  4077d4:	ldp	x20, x19, [sp, #64]
  4077d8:	ldr	x21, [sp, #48]
  4077dc:	ldp	x29, x30, [sp, #32]
  4077e0:	mov	w1, #0x1                   	// #1
  4077e4:	add	sp, sp, #0x50
  4077e8:	b	4017b0 <__fprintf_chk@plt>
  4077ec:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4077f0:	add	x1, x1, #0x229
  4077f4:	mov	w2, #0x5                   	// #5
  4077f8:	mov	x0, xzr
  4077fc:	bl	401870 <dcgettext@plt>
  407800:	ldp	x3, x4, [x20]
  407804:	ldp	x5, x6, [x20, #16]
  407808:	ldr	x7, [x20, #32]
  40780c:	mov	x2, x0
  407810:	mov	x0, x19
  407814:	ldp	x20, x19, [sp, #64]
  407818:	ldr	x21, [sp, #48]
  40781c:	ldp	x29, x30, [sp, #32]
  407820:	mov	w1, #0x1                   	// #1
  407824:	add	sp, sp, #0x50
  407828:	b	4017b0 <__fprintf_chk@plt>
  40782c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407830:	add	x1, x1, #0x24d
  407834:	mov	w2, #0x5                   	// #5
  407838:	mov	x0, xzr
  40783c:	bl	401870 <dcgettext@plt>
  407840:	ldp	x3, x4, [x20]
  407844:	ldp	x5, x6, [x20, #16]
  407848:	ldp	x7, x8, [x20, #32]
  40784c:	mov	x2, x0
  407850:	b	407880 <ferror@plt+0x5f90>
  407854:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407858:	add	x1, x1, #0x275
  40785c:	mov	w2, #0x5                   	// #5
  407860:	mov	x0, xzr
  407864:	bl	401870 <dcgettext@plt>
  407868:	ldr	x9, [x20, #48]
  40786c:	ldp	x3, x4, [x20]
  407870:	ldp	x5, x6, [x20, #16]
  407874:	ldp	x7, x8, [x20, #32]
  407878:	mov	x2, x0
  40787c:	str	x9, [sp, #8]
  407880:	mov	w1, #0x1                   	// #1
  407884:	str	x8, [sp]
  407888:	b	4078f8 <ferror@plt+0x6008>
  40788c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407890:	add	x1, x1, #0x2d1
  407894:	mov	w2, #0x5                   	// #5
  407898:	mov	x0, xzr
  40789c:	bl	401870 <dcgettext@plt>
  4078a0:	ldp	x8, x9, [x20, #56]
  4078a4:	ldp	x3, x4, [x20]
  4078a8:	ldp	x5, x6, [x20, #16]
  4078ac:	ldr	x7, [x20, #32]
  4078b0:	ldur	q0, [x20, #40]
  4078b4:	mov	x2, x0
  4078b8:	str	x9, [sp, #24]
  4078bc:	b	4078ec <ferror@plt+0x5ffc>
  4078c0:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4078c4:	add	x1, x1, #0x2a1
  4078c8:	mov	w2, #0x5                   	// #5
  4078cc:	mov	x0, xzr
  4078d0:	bl	401870 <dcgettext@plt>
  4078d4:	ldp	x3, x4, [x20]
  4078d8:	ldp	x5, x6, [x20, #16]
  4078dc:	ldr	x7, [x20, #32]
  4078e0:	ldur	q0, [x20, #40]
  4078e4:	ldr	x8, [x20, #56]
  4078e8:	mov	x2, x0
  4078ec:	str	x8, [sp, #16]
  4078f0:	mov	w1, #0x1                   	// #1
  4078f4:	str	q0, [sp]
  4078f8:	mov	x0, x19
  4078fc:	bl	4017b0 <__fprintf_chk@plt>
  407900:	ldp	x20, x19, [sp, #64]
  407904:	ldr	x21, [sp, #48]
  407908:	ldp	x29, x30, [sp, #32]
  40790c:	add	sp, sp, #0x50
  407910:	ret
  407914:	mov	x8, xzr
  407918:	ldr	x9, [x4, x8, lsl #3]
  40791c:	add	x8, x8, #0x1
  407920:	cbnz	x9, 407918 <ferror@plt+0x6028>
  407924:	sub	x5, x8, #0x1
  407928:	b	407628 <ferror@plt+0x5d38>
  40792c:	sub	sp, sp, #0x60
  407930:	stp	x29, x30, [sp, #80]
  407934:	ldr	w9, [x4, #24]
  407938:	add	x29, sp, #0x50
  40793c:	mov	w8, w9
  407940:	tbz	w9, #31, 407964 <ferror@plt+0x6074>
  407944:	add	w8, w9, #0x8
  407948:	cmn	w9, #0x8
  40794c:	str	w8, [x4, #24]
  407950:	b.gt	407964 <ferror@plt+0x6074>
  407954:	ldr	x10, [x4, #8]
  407958:	sxtw	x9, w9
  40795c:	add	x9, x10, x9
  407960:	b	407970 <ferror@plt+0x6080>
  407964:	ldr	x9, [x4]
  407968:	add	x10, x9, #0x8
  40796c:	str	x10, [x4]
  407970:	ldr	x9, [x9]
  407974:	str	x9, [sp]
  407978:	cbz	x9, 407988 <ferror@plt+0x6098>
  40797c:	tbnz	w8, #31, 407990 <ferror@plt+0x60a0>
  407980:	mov	w9, w8
  407984:	b	4079ac <ferror@plt+0x60bc>
  407988:	mov	x5, xzr
  40798c:	b	407c04 <ferror@plt+0x6314>
  407990:	add	w9, w8, #0x8
  407994:	cmn	w8, #0x8
  407998:	str	w9, [x4, #24]
  40799c:	b.gt	4079ac <ferror@plt+0x60bc>
  4079a0:	ldr	x10, [x4, #8]
  4079a4:	add	x8, x10, w8, sxtw
  4079a8:	b	4079b8 <ferror@plt+0x60c8>
  4079ac:	ldr	x8, [x4]
  4079b0:	add	x10, x8, #0x8
  4079b4:	str	x10, [x4]
  4079b8:	ldr	x8, [x8]
  4079bc:	str	x8, [sp, #8]
  4079c0:	cbz	x8, 4079d0 <ferror@plt+0x60e0>
  4079c4:	tbnz	w9, #31, 4079d8 <ferror@plt+0x60e8>
  4079c8:	mov	w8, w9
  4079cc:	b	4079f4 <ferror@plt+0x6104>
  4079d0:	mov	w5, #0x1                   	// #1
  4079d4:	b	407c04 <ferror@plt+0x6314>
  4079d8:	add	w8, w9, #0x8
  4079dc:	cmn	w9, #0x8
  4079e0:	str	w8, [x4, #24]
  4079e4:	b.gt	4079f4 <ferror@plt+0x6104>
  4079e8:	ldr	x10, [x4, #8]
  4079ec:	add	x9, x10, w9, sxtw
  4079f0:	b	407a00 <ferror@plt+0x6110>
  4079f4:	ldr	x9, [x4]
  4079f8:	add	x10, x9, #0x8
  4079fc:	str	x10, [x4]
  407a00:	ldr	x9, [x9]
  407a04:	str	x9, [sp, #16]
  407a08:	cbz	x9, 407a18 <ferror@plt+0x6128>
  407a0c:	tbnz	w8, #31, 407a20 <ferror@plt+0x6130>
  407a10:	mov	w9, w8
  407a14:	b	407a3c <ferror@plt+0x614c>
  407a18:	mov	w5, #0x2                   	// #2
  407a1c:	b	407c04 <ferror@plt+0x6314>
  407a20:	add	w9, w8, #0x8
  407a24:	cmn	w8, #0x8
  407a28:	str	w9, [x4, #24]
  407a2c:	b.gt	407a3c <ferror@plt+0x614c>
  407a30:	ldr	x10, [x4, #8]
  407a34:	add	x8, x10, w8, sxtw
  407a38:	b	407a48 <ferror@plt+0x6158>
  407a3c:	ldr	x8, [x4]
  407a40:	add	x10, x8, #0x8
  407a44:	str	x10, [x4]
  407a48:	ldr	x8, [x8]
  407a4c:	str	x8, [sp, #24]
  407a50:	cbz	x8, 407a60 <ferror@plt+0x6170>
  407a54:	tbnz	w9, #31, 407a68 <ferror@plt+0x6178>
  407a58:	mov	w8, w9
  407a5c:	b	407a84 <ferror@plt+0x6194>
  407a60:	mov	w5, #0x3                   	// #3
  407a64:	b	407c04 <ferror@plt+0x6314>
  407a68:	add	w8, w9, #0x8
  407a6c:	cmn	w9, #0x8
  407a70:	str	w8, [x4, #24]
  407a74:	b.gt	407a84 <ferror@plt+0x6194>
  407a78:	ldr	x10, [x4, #8]
  407a7c:	add	x9, x10, w9, sxtw
  407a80:	b	407a90 <ferror@plt+0x61a0>
  407a84:	ldr	x9, [x4]
  407a88:	add	x10, x9, #0x8
  407a8c:	str	x10, [x4]
  407a90:	ldr	x9, [x9]
  407a94:	str	x9, [sp, #32]
  407a98:	cbz	x9, 407aa8 <ferror@plt+0x61b8>
  407a9c:	tbnz	w8, #31, 407ab0 <ferror@plt+0x61c0>
  407aa0:	mov	w9, w8
  407aa4:	b	407acc <ferror@plt+0x61dc>
  407aa8:	mov	w5, #0x4                   	// #4
  407aac:	b	407c04 <ferror@plt+0x6314>
  407ab0:	add	w9, w8, #0x8
  407ab4:	cmn	w8, #0x8
  407ab8:	str	w9, [x4, #24]
  407abc:	b.gt	407acc <ferror@plt+0x61dc>
  407ac0:	ldr	x10, [x4, #8]
  407ac4:	add	x8, x10, w8, sxtw
  407ac8:	b	407ad8 <ferror@plt+0x61e8>
  407acc:	ldr	x8, [x4]
  407ad0:	add	x10, x8, #0x8
  407ad4:	str	x10, [x4]
  407ad8:	ldr	x8, [x8]
  407adc:	str	x8, [sp, #40]
  407ae0:	cbz	x8, 407af0 <ferror@plt+0x6200>
  407ae4:	tbnz	w9, #31, 407af8 <ferror@plt+0x6208>
  407ae8:	mov	w8, w9
  407aec:	b	407b14 <ferror@plt+0x6224>
  407af0:	mov	w5, #0x5                   	// #5
  407af4:	b	407c04 <ferror@plt+0x6314>
  407af8:	add	w8, w9, #0x8
  407afc:	cmn	w9, #0x8
  407b00:	str	w8, [x4, #24]
  407b04:	b.gt	407b14 <ferror@plt+0x6224>
  407b08:	ldr	x10, [x4, #8]
  407b0c:	add	x9, x10, w9, sxtw
  407b10:	b	407b20 <ferror@plt+0x6230>
  407b14:	ldr	x9, [x4]
  407b18:	add	x10, x9, #0x8
  407b1c:	str	x10, [x4]
  407b20:	ldr	x9, [x9]
  407b24:	str	x9, [sp, #48]
  407b28:	cbz	x9, 407b38 <ferror@plt+0x6248>
  407b2c:	tbnz	w8, #31, 407b40 <ferror@plt+0x6250>
  407b30:	mov	w9, w8
  407b34:	b	407b5c <ferror@plt+0x626c>
  407b38:	mov	w5, #0x6                   	// #6
  407b3c:	b	407c04 <ferror@plt+0x6314>
  407b40:	add	w9, w8, #0x8
  407b44:	cmn	w8, #0x8
  407b48:	str	w9, [x4, #24]
  407b4c:	b.gt	407b5c <ferror@plt+0x626c>
  407b50:	ldr	x10, [x4, #8]
  407b54:	add	x8, x10, w8, sxtw
  407b58:	b	407b68 <ferror@plt+0x6278>
  407b5c:	ldr	x8, [x4]
  407b60:	add	x10, x8, #0x8
  407b64:	str	x10, [x4]
  407b68:	ldr	x8, [x8]
  407b6c:	str	x8, [sp, #56]
  407b70:	cbz	x8, 407b80 <ferror@plt+0x6290>
  407b74:	tbnz	w9, #31, 407b88 <ferror@plt+0x6298>
  407b78:	mov	w8, w9
  407b7c:	b	407ba4 <ferror@plt+0x62b4>
  407b80:	mov	w5, #0x7                   	// #7
  407b84:	b	407c04 <ferror@plt+0x6314>
  407b88:	add	w8, w9, #0x8
  407b8c:	cmn	w9, #0x8
  407b90:	str	w8, [x4, #24]
  407b94:	b.gt	407ba4 <ferror@plt+0x62b4>
  407b98:	ldr	x10, [x4, #8]
  407b9c:	add	x9, x10, w9, sxtw
  407ba0:	b	407bb0 <ferror@plt+0x62c0>
  407ba4:	ldr	x9, [x4]
  407ba8:	add	x10, x9, #0x8
  407bac:	str	x10, [x4]
  407bb0:	ldr	x9, [x9]
  407bb4:	str	x9, [sp, #64]
  407bb8:	cbz	x9, 407c00 <ferror@plt+0x6310>
  407bbc:	tbz	w8, #31, 407bdc <ferror@plt+0x62ec>
  407bc0:	add	w9, w8, #0x8
  407bc4:	cmn	w8, #0x8
  407bc8:	str	w9, [x4, #24]
  407bcc:	b.gt	407bdc <ferror@plt+0x62ec>
  407bd0:	ldr	x9, [x4, #8]
  407bd4:	add	x8, x9, w8, sxtw
  407bd8:	b	407be8 <ferror@plt+0x62f8>
  407bdc:	ldr	x8, [x4]
  407be0:	add	x9, x8, #0x8
  407be4:	str	x9, [x4]
  407be8:	ldr	x8, [x8]
  407bec:	str	x8, [sp, #72]
  407bf0:	cmp	x8, #0x0
  407bf4:	mov	w8, #0x9                   	// #9
  407bf8:	cinc	x5, x8, ne  // ne = any
  407bfc:	b	407c04 <ferror@plt+0x6314>
  407c00:	mov	w5, #0x8                   	// #8
  407c04:	mov	x4, sp
  407c08:	bl	407628 <ferror@plt+0x5d38>
  407c0c:	ldp	x29, x30, [sp, #80]
  407c10:	add	sp, sp, #0x60
  407c14:	ret
  407c18:	sub	sp, sp, #0xf0
  407c1c:	stp	x29, x30, [sp, #224]
  407c20:	add	x29, sp, #0xe0
  407c24:	mov	x8, #0xffffffffffffffe0    	// #-32
  407c28:	mov	x9, sp
  407c2c:	sub	x10, x29, #0x60
  407c30:	movk	x8, #0xff80, lsl #32
  407c34:	add	x11, x29, #0x10
  407c38:	add	x9, x9, #0x80
  407c3c:	add	x10, x10, #0x20
  407c40:	stp	x9, x8, [x29, #-16]
  407c44:	stp	x11, x10, [x29, #-32]
  407c48:	stp	x4, x5, [x29, #-96]
  407c4c:	stp	x6, x7, [x29, #-80]
  407c50:	stp	q0, q1, [sp]
  407c54:	ldp	q0, q1, [x29, #-32]
  407c58:	sub	x4, x29, #0x40
  407c5c:	stp	q2, q3, [sp, #32]
  407c60:	stp	q4, q5, [sp, #64]
  407c64:	stp	q6, q7, [sp, #96]
  407c68:	stp	q0, q1, [x29, #-64]
  407c6c:	bl	40792c <ferror@plt+0x603c>
  407c70:	ldp	x29, x30, [sp, #224]
  407c74:	add	sp, sp, #0xf0
  407c78:	ret
  407c7c:	stp	x29, x30, [sp, #-16]!
  407c80:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407c84:	add	x1, x1, #0x341
  407c88:	mov	w2, #0x5                   	// #5
  407c8c:	mov	x0, xzr
  407c90:	mov	x29, sp
  407c94:	bl	401870 <dcgettext@plt>
  407c98:	adrp	x2, 40a000 <ferror@plt+0x8710>
  407c9c:	mov	x1, x0
  407ca0:	add	x2, x2, #0x356
  407ca4:	mov	w0, #0x1                   	// #1
  407ca8:	bl	4016a0 <__printf_chk@plt>
  407cac:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407cb0:	add	x1, x1, #0x36c
  407cb4:	mov	w2, #0x5                   	// #5
  407cb8:	mov	x0, xzr
  407cbc:	bl	401870 <dcgettext@plt>
  407cc0:	adrp	x2, 409000 <ferror@plt+0x7710>
  407cc4:	adrp	x3, 409000 <ferror@plt+0x7710>
  407cc8:	mov	x1, x0
  407ccc:	add	x2, x2, #0x81e
  407cd0:	add	x3, x3, #0xb65
  407cd4:	mov	w0, #0x1                   	// #1
  407cd8:	bl	4016a0 <__printf_chk@plt>
  407cdc:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407ce0:	add	x1, x1, #0x380
  407ce4:	mov	w2, #0x5                   	// #5
  407ce8:	mov	x0, xzr
  407cec:	bl	401870 <dcgettext@plt>
  407cf0:	adrp	x8, 41b000 <ferror@plt+0x19710>
  407cf4:	ldr	x1, [x8, #640]
  407cf8:	ldp	x29, x30, [sp], #16
  407cfc:	b	401880 <fputs_unlocked@plt>
  407d00:	stp	x29, x30, [sp, #-32]!
  407d04:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407d08:	udiv	x8, x8, x1
  407d0c:	cmp	x8, x0
  407d10:	str	x19, [sp, #16]
  407d14:	mov	x29, sp
  407d18:	b.cc	407d3c <ferror@plt+0x644c>  // b.lo, b.ul, b.last
  407d1c:	mul	x19, x1, x0
  407d20:	mov	x0, x19
  407d24:	bl	401660 <malloc@plt>
  407d28:	cbz	x19, 407d30 <ferror@plt+0x6440>
  407d2c:	cbz	x0, 407d3c <ferror@plt+0x644c>
  407d30:	ldr	x19, [sp, #16]
  407d34:	ldp	x29, x30, [sp], #32
  407d38:	ret
  407d3c:	bl	408054 <ferror@plt+0x6764>
  407d40:	stp	x29, x30, [sp, #-32]!
  407d44:	str	x19, [sp, #16]
  407d48:	mov	x29, sp
  407d4c:	mov	x19, x0
  407d50:	bl	401660 <malloc@plt>
  407d54:	cbz	x19, 407d5c <ferror@plt+0x646c>
  407d58:	cbz	x0, 407d68 <ferror@plt+0x6478>
  407d5c:	ldr	x19, [sp, #16]
  407d60:	ldp	x29, x30, [sp], #32
  407d64:	ret
  407d68:	bl	408054 <ferror@plt+0x6764>
  407d6c:	stp	x29, x30, [sp, #-32]!
  407d70:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407d74:	udiv	x8, x8, x2
  407d78:	cmp	x8, x1
  407d7c:	str	x19, [sp, #16]
  407d80:	mov	x29, sp
  407d84:	b.cc	407dbc <ferror@plt+0x64cc>  // b.lo, b.ul, b.last
  407d88:	mul	x19, x2, x1
  407d8c:	cbz	x0, 407da0 <ferror@plt+0x64b0>
  407d90:	cbnz	x19, 407da0 <ferror@plt+0x64b0>
  407d94:	bl	401800 <free@plt>
  407d98:	mov	x0, xzr
  407d9c:	b	407db0 <ferror@plt+0x64c0>
  407da0:	mov	x1, x19
  407da4:	bl	401700 <realloc@plt>
  407da8:	cbz	x19, 407db0 <ferror@plt+0x64c0>
  407dac:	cbz	x0, 407dbc <ferror@plt+0x64cc>
  407db0:	ldr	x19, [sp, #16]
  407db4:	ldp	x29, x30, [sp], #32
  407db8:	ret
  407dbc:	bl	408054 <ferror@plt+0x6764>
  407dc0:	stp	x29, x30, [sp, #-32]!
  407dc4:	str	x19, [sp, #16]
  407dc8:	mov	x19, x1
  407dcc:	mov	x29, sp
  407dd0:	cbz	x0, 407de4 <ferror@plt+0x64f4>
  407dd4:	cbnz	x19, 407de4 <ferror@plt+0x64f4>
  407dd8:	bl	401800 <free@plt>
  407ddc:	mov	x0, xzr
  407de0:	b	407df4 <ferror@plt+0x6504>
  407de4:	mov	x1, x19
  407de8:	bl	401700 <realloc@plt>
  407dec:	cbz	x19, 407df4 <ferror@plt+0x6504>
  407df0:	cbz	x0, 407e00 <ferror@plt+0x6510>
  407df4:	ldr	x19, [sp, #16]
  407df8:	ldp	x29, x30, [sp], #32
  407dfc:	ret
  407e00:	bl	408054 <ferror@plt+0x6764>
  407e04:	stp	x29, x30, [sp, #-32]!
  407e08:	ldr	x8, [x1]
  407e0c:	str	x19, [sp, #16]
  407e10:	mov	x29, sp
  407e14:	cbz	x0, 407e4c <ferror@plt+0x655c>
  407e18:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  407e1c:	movk	x9, #0x5554
  407e20:	udiv	x9, x9, x2
  407e24:	cmp	x9, x8
  407e28:	b.ls	407e94 <ferror@plt+0x65a4>  // b.plast
  407e2c:	add	x8, x8, x8, lsr #1
  407e30:	add	x8, x8, #0x1
  407e34:	mul	x19, x8, x2
  407e38:	str	x8, [x1]
  407e3c:	cbnz	x19, 407e78 <ferror@plt+0x6588>
  407e40:	bl	401800 <free@plt>
  407e44:	mov	x0, xzr
  407e48:	b	407e88 <ferror@plt+0x6598>
  407e4c:	cbnz	x8, 407e60 <ferror@plt+0x6570>
  407e50:	mov	w8, #0x80                  	// #128
  407e54:	udiv	x8, x8, x2
  407e58:	cmp	x2, #0x80
  407e5c:	cinc	x8, x8, hi  // hi = pmore
  407e60:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407e64:	udiv	x9, x9, x2
  407e68:	cmp	x9, x8
  407e6c:	b.cc	407e94 <ferror@plt+0x65a4>  // b.lo, b.ul, b.last
  407e70:	mul	x19, x8, x2
  407e74:	str	x8, [x1]
  407e78:	mov	x1, x19
  407e7c:	bl	401700 <realloc@plt>
  407e80:	cbz	x19, 407e88 <ferror@plt+0x6598>
  407e84:	cbz	x0, 407e94 <ferror@plt+0x65a4>
  407e88:	ldr	x19, [sp, #16]
  407e8c:	ldp	x29, x30, [sp], #32
  407e90:	ret
  407e94:	bl	408054 <ferror@plt+0x6764>
  407e98:	stp	x29, x30, [sp, #-32]!
  407e9c:	str	x19, [sp, #16]
  407ea0:	mov	x29, sp
  407ea4:	mov	x19, x0
  407ea8:	bl	401660 <malloc@plt>
  407eac:	cbz	x19, 407eb4 <ferror@plt+0x65c4>
  407eb0:	cbz	x0, 407ec0 <ferror@plt+0x65d0>
  407eb4:	ldr	x19, [sp, #16]
  407eb8:	ldp	x29, x30, [sp], #32
  407ebc:	ret
  407ec0:	bl	408054 <ferror@plt+0x6764>
  407ec4:	stp	x29, x30, [sp, #-32]!
  407ec8:	str	x19, [sp, #16]
  407ecc:	ldr	x19, [x1]
  407ed0:	mov	x29, sp
  407ed4:	cbz	x0, 407f04 <ferror@plt+0x6614>
  407ed8:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  407edc:	movk	x8, #0x5554
  407ee0:	cmp	x19, x8
  407ee4:	b.cs	407f34 <ferror@plt+0x6644>  // b.hs, b.nlast
  407ee8:	add	x8, x19, x19, lsr #1
  407eec:	adds	x19, x8, #0x1
  407ef0:	str	x19, [x1]
  407ef4:	b.ne	407f18 <ferror@plt+0x6628>  // b.any
  407ef8:	bl	401800 <free@plt>
  407efc:	mov	x0, xzr
  407f00:	b	407f28 <ferror@plt+0x6638>
  407f04:	cbz	x19, 407f10 <ferror@plt+0x6620>
  407f08:	tbz	x19, #63, 407f14 <ferror@plt+0x6624>
  407f0c:	b	407f34 <ferror@plt+0x6644>
  407f10:	mov	w19, #0x80                  	// #128
  407f14:	str	x19, [x1]
  407f18:	mov	x1, x19
  407f1c:	bl	401700 <realloc@plt>
  407f20:	cbz	x19, 407f28 <ferror@plt+0x6638>
  407f24:	cbz	x0, 407f34 <ferror@plt+0x6644>
  407f28:	ldr	x19, [sp, #16]
  407f2c:	ldp	x29, x30, [sp], #32
  407f30:	ret
  407f34:	bl	408054 <ferror@plt+0x6764>
  407f38:	stp	x29, x30, [sp, #-32]!
  407f3c:	stp	x20, x19, [sp, #16]
  407f40:	mov	x29, sp
  407f44:	mov	x19, x0
  407f48:	bl	401660 <malloc@plt>
  407f4c:	mov	x20, x0
  407f50:	cbz	x19, 407f58 <ferror@plt+0x6668>
  407f54:	cbz	x20, 407f78 <ferror@plt+0x6688>
  407f58:	mov	x0, x20
  407f5c:	mov	w1, wzr
  407f60:	mov	x2, x19
  407f64:	bl	4016b0 <memset@plt>
  407f68:	mov	x0, x20
  407f6c:	ldp	x20, x19, [sp, #16]
  407f70:	ldp	x29, x30, [sp], #32
  407f74:	ret
  407f78:	bl	408054 <ferror@plt+0x6764>
  407f7c:	stp	x29, x30, [sp, #-16]!
  407f80:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407f84:	udiv	x8, x8, x1
  407f88:	cmp	x8, x0
  407f8c:	mov	x29, sp
  407f90:	b.cc	407fa4 <ferror@plt+0x66b4>  // b.lo, b.ul, b.last
  407f94:	bl	4088e4 <ferror@plt+0x6ff4>
  407f98:	cbz	x0, 407fa4 <ferror@plt+0x66b4>
  407f9c:	ldp	x29, x30, [sp], #16
  407fa0:	ret
  407fa4:	bl	408054 <ferror@plt+0x6764>
  407fa8:	stp	x29, x30, [sp, #-48]!
  407fac:	stp	x20, x19, [sp, #32]
  407fb0:	mov	x20, x0
  407fb4:	mov	x0, x1
  407fb8:	str	x21, [sp, #16]
  407fbc:	mov	x29, sp
  407fc0:	mov	x19, x1
  407fc4:	bl	401660 <malloc@plt>
  407fc8:	mov	x21, x0
  407fcc:	cbz	x19, 407fd4 <ferror@plt+0x66e4>
  407fd0:	cbz	x21, 407ff8 <ferror@plt+0x6708>
  407fd4:	mov	x0, x21
  407fd8:	mov	x1, x20
  407fdc:	mov	x2, x19
  407fe0:	bl	401560 <memcpy@plt>
  407fe4:	mov	x0, x21
  407fe8:	ldp	x20, x19, [sp, #32]
  407fec:	ldr	x21, [sp, #16]
  407ff0:	ldp	x29, x30, [sp], #48
  407ff4:	ret
  407ff8:	bl	408054 <ferror@plt+0x6764>
  407ffc:	stp	x29, x30, [sp, #-48]!
  408000:	str	x21, [sp, #16]
  408004:	stp	x20, x19, [sp, #32]
  408008:	mov	x29, sp
  40800c:	mov	x19, x0
  408010:	bl	401590 <strlen@plt>
  408014:	add	x20, x0, #0x1
  408018:	mov	x0, x20
  40801c:	bl	401660 <malloc@plt>
  408020:	mov	x21, x0
  408024:	cbz	x20, 40802c <ferror@plt+0x673c>
  408028:	cbz	x21, 408050 <ferror@plt+0x6760>
  40802c:	mov	x0, x21
  408030:	mov	x1, x19
  408034:	mov	x2, x20
  408038:	bl	401560 <memcpy@plt>
  40803c:	mov	x0, x21
  408040:	ldp	x20, x19, [sp, #32]
  408044:	ldr	x21, [sp, #16]
  408048:	ldp	x29, x30, [sp], #48
  40804c:	ret
  408050:	bl	408054 <ferror@plt+0x6764>
  408054:	stp	x29, x30, [sp, #-32]!
  408058:	str	x19, [sp, #16]
  40805c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  408060:	ldr	w19, [x8, #512]
  408064:	adrp	x1, 40a000 <ferror@plt+0x8710>
  408068:	add	x1, x1, #0x3f0
  40806c:	mov	w2, #0x5                   	// #5
  408070:	mov	x0, xzr
  408074:	mov	x29, sp
  408078:	bl	401870 <dcgettext@plt>
  40807c:	adrp	x2, 409000 <ferror@plt+0x7710>
  408080:	mov	x3, x0
  408084:	add	x2, x2, #0xf0c
  408088:	mov	w0, w19
  40808c:	mov	w1, wzr
  408090:	bl	4015b0 <error@plt>
  408094:	bl	401740 <abort@plt>
  408098:	sub	sp, sp, #0x50
  40809c:	stp	x24, x23, [sp, #32]
  4080a0:	stp	x22, x21, [sp, #48]
  4080a4:	mov	x22, x3
  4080a8:	mov	x24, x2
  4080ac:	mov	w2, w1
  4080b0:	add	x3, sp, #0x8
  4080b4:	mov	x1, xzr
  4080b8:	stp	x29, x30, [sp, #16]
  4080bc:	stp	x20, x19, [sp, #64]
  4080c0:	add	x29, sp, #0x10
  4080c4:	mov	w20, w6
  4080c8:	mov	x19, x5
  4080cc:	mov	x21, x0
  4080d0:	bl	408544 <ferror@plt+0x6c54>
  4080d4:	cbz	w0, 408104 <ferror@plt+0x6814>
  4080d8:	cmp	w0, #0x1
  4080dc:	b.eq	4080f4 <ferror@plt+0x6804>  // b.none
  4080e0:	cmp	w0, #0x3
  4080e4:	b.ne	408130 <ferror@plt+0x6840>  // b.any
  4080e8:	bl	4018c0 <__errno_location@plt>
  4080ec:	str	wzr, [x0]
  4080f0:	b	408134 <ferror@plt+0x6844>
  4080f4:	bl	4018c0 <__errno_location@plt>
  4080f8:	mov	w8, #0x4b                  	// #75
  4080fc:	str	w8, [x0]
  408100:	b	408134 <ferror@plt+0x6844>
  408104:	ldr	x23, [sp, #8]
  408108:	cmp	x23, x24
  40810c:	b.cc	408118 <ferror@plt+0x6828>  // b.lo, b.ul, b.last
  408110:	cmp	x23, x22
  408114:	b.ls	408170 <ferror@plt+0x6880>  // b.plast
  408118:	bl	4018c0 <__errno_location@plt>
  40811c:	lsr	x8, x23, #30
  408120:	cbnz	x8, 4080f8 <ferror@plt+0x6808>
  408124:	mov	w8, #0x22                  	// #34
  408128:	str	w8, [x0]
  40812c:	b	408134 <ferror@plt+0x6844>
  408130:	bl	4018c0 <__errno_location@plt>
  408134:	ldr	w8, [x0]
  408138:	cmp	w20, #0x0
  40813c:	csinc	w20, w20, wzr, ne  // ne = any
  408140:	mov	x0, x21
  408144:	cmp	w8, #0x16
  408148:	csel	w22, wzr, w8, eq  // eq = none
  40814c:	bl	4074cc <ferror@plt+0x5bdc>
  408150:	adrp	x2, 409000 <ferror@plt+0x7710>
  408154:	mov	x4, x0
  408158:	add	x2, x2, #0xf1b
  40815c:	mov	w0, w20
  408160:	mov	w1, w22
  408164:	mov	x3, x19
  408168:	bl	4015b0 <error@plt>
  40816c:	ldr	x23, [sp, #8]
  408170:	mov	x0, x23
  408174:	ldp	x20, x19, [sp, #64]
  408178:	ldp	x22, x21, [sp, #48]
  40817c:	ldp	x24, x23, [sp, #32]
  408180:	ldp	x29, x30, [sp, #16]
  408184:	add	sp, sp, #0x50
  408188:	ret
  40818c:	mov	w6, w5
  408190:	mov	x5, x4
  408194:	mov	x4, x3
  408198:	mov	x3, x2
  40819c:	mov	x2, x1
  4081a0:	mov	w1, #0xa                   	// #10
  4081a4:	b	408098 <ferror@plt+0x67a8>
  4081a8:	stp	x29, x30, [sp, #-80]!
  4081ac:	cmp	w2, #0x25
  4081b0:	str	x25, [sp, #16]
  4081b4:	stp	x24, x23, [sp, #32]
  4081b8:	stp	x22, x21, [sp, #48]
  4081bc:	stp	x20, x19, [sp, #64]
  4081c0:	mov	x29, sp
  4081c4:	b.cs	408524 <ferror@plt+0x6c34>  // b.hs, b.nlast
  4081c8:	mov	x23, x4
  4081cc:	mov	x19, x3
  4081d0:	mov	w22, w2
  4081d4:	mov	x21, x1
  4081d8:	mov	x20, x0
  4081dc:	bl	4018c0 <__errno_location@plt>
  4081e0:	mov	x24, x0
  4081e4:	str	wzr, [x0]
  4081e8:	bl	4017d0 <__ctype_b_loc@plt>
  4081ec:	ldr	x8, [x0]
  4081f0:	mov	x10, x20
  4081f4:	ldrb	w9, [x10], #1
  4081f8:	ldrh	w11, [x8, x9, lsl #1]
  4081fc:	tbnz	w11, #13, 4081f4 <ferror@plt+0x6904>
  408200:	cmp	x21, #0x0
  408204:	add	x8, x29, #0x18
  408208:	csel	x21, x8, x21, eq  // eq = none
  40820c:	cmp	w9, #0x2d
  408210:	b.ne	40821c <ferror@plt+0x692c>  // b.any
  408214:	mov	w20, #0x4                   	// #4
  408218:	b	4084f4 <ferror@plt+0x6c04>
  40821c:	mov	x0, x20
  408220:	mov	x1, x21
  408224:	mov	w2, w22
  408228:	bl	401580 <strtoul@plt>
  40822c:	ldr	x25, [x21]
  408230:	cmp	x25, x20
  408234:	b.eq	408260 <ferror@plt+0x6970>  // b.none
  408238:	ldr	w20, [x24]
  40823c:	mov	x22, x0
  408240:	cbz	w20, 408250 <ferror@plt+0x6960>
  408244:	cmp	w20, #0x22
  408248:	b.ne	408214 <ferror@plt+0x6924>  // b.any
  40824c:	mov	w20, #0x1                   	// #1
  408250:	cbz	x23, 4084f0 <ferror@plt+0x6c00>
  408254:	ldrb	w24, [x25]
  408258:	cbnz	w24, 408288 <ferror@plt+0x6998>
  40825c:	b	4084f0 <ferror@plt+0x6c00>
  408260:	cbz	x23, 408214 <ferror@plt+0x6924>
  408264:	ldrb	w1, [x20]
  408268:	cbz	w1, 408214 <ferror@plt+0x6924>
  40826c:	mov	x0, x23
  408270:	bl	401820 <strchr@plt>
  408274:	cbz	x0, 408214 <ferror@plt+0x6924>
  408278:	mov	w20, wzr
  40827c:	mov	w22, #0x1                   	// #1
  408280:	ldrb	w24, [x25]
  408284:	cbz	w24, 4084f0 <ferror@plt+0x6c00>
  408288:	mov	x0, x23
  40828c:	mov	w1, w24
  408290:	bl	401820 <strchr@plt>
  408294:	cbz	x0, 408360 <ferror@plt+0x6a70>
  408298:	sub	w10, w24, #0x45
  40829c:	mov	w8, #0x1                   	// #1
  4082a0:	cmp	w10, #0x2f
  4082a4:	mov	w9, #0x400                 	// #1024
  4082a8:	b.hi	408320 <ferror@plt+0x6a30>  // b.pmore
  4082ac:	mov	w11, #0x1                   	// #1
  4082b0:	lsl	x10, x11, x10
  4082b4:	mov	x11, #0x8945                	// #35141
  4082b8:	movk	x11, #0x30, lsl #16
  4082bc:	movk	x11, #0x8144, lsl #32
  4082c0:	tst	x10, x11
  4082c4:	b.eq	408320 <ferror@plt+0x6a30>  // b.none
  4082c8:	mov	w1, #0x30                  	// #48
  4082cc:	mov	x0, x23
  4082d0:	bl	401820 <strchr@plt>
  4082d4:	cbz	x0, 40830c <ferror@plt+0x6a1c>
  4082d8:	ldrb	w8, [x25, #1]
  4082dc:	cmp	w8, #0x42
  4082e0:	b.eq	408318 <ferror@plt+0x6a28>  // b.none
  4082e4:	cmp	w8, #0x44
  4082e8:	b.eq	408318 <ferror@plt+0x6a28>  // b.none
  4082ec:	cmp	w8, #0x69
  4082f0:	b.ne	40830c <ferror@plt+0x6a1c>  // b.any
  4082f4:	ldrb	w8, [x25, #2]
  4082f8:	mov	w9, #0x3                   	// #3
  4082fc:	cmp	w8, #0x42
  408300:	csinc	x8, x9, xzr, eq  // eq = none
  408304:	mov	w9, #0x400                 	// #1024
  408308:	b	408320 <ferror@plt+0x6a30>
  40830c:	mov	w8, #0x1                   	// #1
  408310:	mov	w9, #0x400                 	// #1024
  408314:	b	408320 <ferror@plt+0x6a30>
  408318:	mov	w8, #0x2                   	// #2
  40831c:	mov	w9, #0x3e8                 	// #1000
  408320:	sub	w10, w24, #0x42
  408324:	cmp	w10, #0x35
  408328:	b.hi	408360 <ferror@plt+0x6a70>  // b.pmore
  40832c:	adrp	x11, 40a000 <ferror@plt+0x8710>
  408330:	add	x11, x11, #0x401
  408334:	adr	x12, 408348 <ferror@plt+0x6a58>
  408338:	ldrb	w13, [x11, x10]
  40833c:	add	x12, x12, x13, lsl #2
  408340:	mov	w10, wzr
  408344:	br	x12
  408348:	umulh	x10, x9, x22
  40834c:	mul	x11, x22, x9
  408350:	cmp	xzr, x10
  408354:	cset	w10, ne  // ne = any
  408358:	csinv	x11, x11, xzr, eq  // eq = none
  40835c:	b	40848c <ferror@plt+0x6b9c>
  408360:	str	x22, [x19]
  408364:	orr	w20, w20, #0x2
  408368:	b	4084f4 <ferror@plt+0x6c04>
  40836c:	umulh	x10, x9, x22
  408370:	mul	x9, x22, x9
  408374:	cmp	xzr, x10
  408378:	b	4084c8 <ferror@plt+0x6bd8>
  40837c:	umulh	x10, x9, x22
  408380:	mul	x11, x22, x9
  408384:	cmp	xzr, x10
  408388:	cset	w10, ne  // ne = any
  40838c:	csinv	x11, x11, xzr, eq  // eq = none
  408390:	b	4084a4 <ferror@plt+0x6bb4>
  408394:	umulh	x10, x9, x22
  408398:	mul	x11, x22, x9
  40839c:	cmp	xzr, x10
  4083a0:	cset	w10, ne  // ne = any
  4083a4:	csinv	x11, x11, xzr, eq  // eq = none
  4083a8:	b	408474 <ferror@plt+0x6b84>
  4083ac:	umulh	x10, x9, x22
  4083b0:	mul	x11, x22, x9
  4083b4:	cmp	xzr, x10
  4083b8:	cset	w10, ne  // ne = any
  4083bc:	csinv	x11, x11, xzr, eq  // eq = none
  4083c0:	b	40842c <ferror@plt+0x6b3c>
  4083c4:	cmp	xzr, x22, lsr #54
  4083c8:	lsl	x9, x22, #10
  4083cc:	b	4084c8 <ferror@plt+0x6bd8>
  4083d0:	umulh	x10, x9, x22
  4083d4:	mul	x11, x22, x9
  4083d8:	cmp	xzr, x10
  4083dc:	cset	w10, ne  // ne = any
  4083e0:	csinv	x11, x11, xzr, eq  // eq = none
  4083e4:	b	408444 <ferror@plt+0x6b54>
  4083e8:	umulh	x10, x9, x22
  4083ec:	mul	x11, x22, x9
  4083f0:	cmp	xzr, x10
  4083f4:	cset	w10, ne  // ne = any
  4083f8:	csinv	x11, x11, xzr, eq  // eq = none
  4083fc:	b	40845c <ferror@plt+0x6b6c>
  408400:	umulh	x10, x9, x22
  408404:	mul	x11, x22, x9
  408408:	cmp	xzr, x10
  40840c:	csinv	x11, x11, xzr, eq  // eq = none
  408410:	umulh	x12, x9, x11
  408414:	cset	w10, ne  // ne = any
  408418:	cmp	xzr, x12
  40841c:	mul	x11, x11, x9
  408420:	cset	w12, ne  // ne = any
  408424:	csinv	x11, x11, xzr, eq  // eq = none
  408428:	orr	w10, w10, w12
  40842c:	umulh	x12, x9, x11
  408430:	cmp	xzr, x12
  408434:	mul	x11, x11, x9
  408438:	cset	w12, ne  // ne = any
  40843c:	csinv	x11, x11, xzr, eq  // eq = none
  408440:	orr	w10, w10, w12
  408444:	umulh	x12, x9, x11
  408448:	cmp	xzr, x12
  40844c:	mul	x11, x11, x9
  408450:	cset	w12, ne  // ne = any
  408454:	csinv	x11, x11, xzr, eq  // eq = none
  408458:	orr	w10, w10, w12
  40845c:	umulh	x12, x9, x11
  408460:	cmp	xzr, x12
  408464:	mul	x11, x11, x9
  408468:	cset	w12, ne  // ne = any
  40846c:	csinv	x11, x11, xzr, eq  // eq = none
  408470:	orr	w10, w10, w12
  408474:	umulh	x12, x9, x11
  408478:	cmp	xzr, x12
  40847c:	mul	x11, x11, x9
  408480:	cset	w12, ne  // ne = any
  408484:	csinv	x11, x11, xzr, eq  // eq = none
  408488:	orr	w10, w10, w12
  40848c:	umulh	x12, x9, x11
  408490:	cmp	xzr, x12
  408494:	mul	x11, x11, x9
  408498:	cset	w12, ne  // ne = any
  40849c:	csinv	x11, x11, xzr, eq  // eq = none
  4084a0:	orr	w10, w10, w12
  4084a4:	umulh	x12, x9, x11
  4084a8:	cmp	xzr, x12
  4084ac:	mul	x9, x11, x9
  4084b0:	cset	w11, ne  // ne = any
  4084b4:	csinv	x22, x9, xzr, eq  // eq = none
  4084b8:	orr	w10, w10, w11
  4084bc:	b	4084d0 <ferror@plt+0x6be0>
  4084c0:	cmp	xzr, x22, lsr #55
  4084c4:	lsl	x9, x22, #9
  4084c8:	cset	w10, ne  // ne = any
  4084cc:	csinv	x22, x9, xzr, eq  // eq = none
  4084d0:	add	x9, x25, x8
  4084d4:	str	x9, [x21]
  4084d8:	ldrb	w8, [x25, x8]
  4084dc:	and	w9, w10, #0x1
  4084e0:	orr	w9, w20, w9
  4084e4:	orr	w10, w9, #0x2
  4084e8:	cmp	w8, #0x0
  4084ec:	csel	w20, w9, w10, eq  // eq = none
  4084f0:	str	x22, [x19]
  4084f4:	mov	w0, w20
  4084f8:	ldp	x20, x19, [sp, #64]
  4084fc:	ldp	x22, x21, [sp, #48]
  408500:	ldp	x24, x23, [sp, #32]
  408504:	ldr	x25, [sp, #16]
  408508:	ldp	x29, x30, [sp], #80
  40850c:	ret
  408510:	cmn	x22, x22
  408514:	lsl	x9, x22, #1
  408518:	cset	w10, cs  // cs = hs, nlast
  40851c:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  408520:	b	4084d0 <ferror@plt+0x6be0>
  408524:	adrp	x0, 40a000 <ferror@plt+0x8710>
  408528:	adrp	x1, 40a000 <ferror@plt+0x8710>
  40852c:	adrp	x3, 40a000 <ferror@plt+0x8710>
  408530:	add	x0, x0, #0x437
  408534:	add	x1, x1, #0x45d
  408538:	add	x3, x3, #0x46d
  40853c:	mov	w2, #0x54                  	// #84
  408540:	bl	4018b0 <__assert_fail@plt>
  408544:	stp	x29, x30, [sp, #-80]!
  408548:	cmp	w2, #0x25
  40854c:	str	x25, [sp, #16]
  408550:	stp	x24, x23, [sp, #32]
  408554:	stp	x22, x21, [sp, #48]
  408558:	stp	x20, x19, [sp, #64]
  40855c:	mov	x29, sp
  408560:	b.cs	4088c4 <ferror@plt+0x6fd4>  // b.hs, b.nlast
  408564:	mov	x23, x4
  408568:	mov	x19, x3
  40856c:	mov	w22, w2
  408570:	mov	x21, x1
  408574:	mov	x20, x0
  408578:	bl	4018c0 <__errno_location@plt>
  40857c:	mov	x24, x0
  408580:	str	wzr, [x0]
  408584:	bl	4017d0 <__ctype_b_loc@plt>
  408588:	ldr	x8, [x0]
  40858c:	mov	x10, x20
  408590:	ldrb	w9, [x10], #1
  408594:	ldrh	w11, [x8, x9, lsl #1]
  408598:	tbnz	w11, #13, 408590 <ferror@plt+0x6ca0>
  40859c:	cmp	x21, #0x0
  4085a0:	add	x8, x29, #0x18
  4085a4:	csel	x21, x8, x21, eq  // eq = none
  4085a8:	cmp	w9, #0x2d
  4085ac:	b.ne	4085b8 <ferror@plt+0x6cc8>  // b.any
  4085b0:	mov	w20, #0x4                   	// #4
  4085b4:	b	408894 <ferror@plt+0x6fa4>
  4085b8:	mov	x0, x20
  4085bc:	mov	x1, x21
  4085c0:	mov	w2, w22
  4085c4:	mov	w3, wzr
  4085c8:	bl	4016d0 <__strtoul_internal@plt>
  4085cc:	ldr	x25, [x21]
  4085d0:	cmp	x25, x20
  4085d4:	b.eq	408600 <ferror@plt+0x6d10>  // b.none
  4085d8:	ldr	w20, [x24]
  4085dc:	mov	x22, x0
  4085e0:	cbz	w20, 4085f0 <ferror@plt+0x6d00>
  4085e4:	cmp	w20, #0x22
  4085e8:	b.ne	4085b0 <ferror@plt+0x6cc0>  // b.any
  4085ec:	mov	w20, #0x1                   	// #1
  4085f0:	cbz	x23, 408890 <ferror@plt+0x6fa0>
  4085f4:	ldrb	w24, [x25]
  4085f8:	cbnz	w24, 408628 <ferror@plt+0x6d38>
  4085fc:	b	408890 <ferror@plt+0x6fa0>
  408600:	cbz	x23, 4085b0 <ferror@plt+0x6cc0>
  408604:	ldrb	w1, [x20]
  408608:	cbz	w1, 4085b0 <ferror@plt+0x6cc0>
  40860c:	mov	x0, x23
  408610:	bl	401820 <strchr@plt>
  408614:	cbz	x0, 4085b0 <ferror@plt+0x6cc0>
  408618:	mov	w20, wzr
  40861c:	mov	w22, #0x1                   	// #1
  408620:	ldrb	w24, [x25]
  408624:	cbz	w24, 408890 <ferror@plt+0x6fa0>
  408628:	mov	x0, x23
  40862c:	mov	w1, w24
  408630:	bl	401820 <strchr@plt>
  408634:	cbz	x0, 408700 <ferror@plt+0x6e10>
  408638:	sub	w10, w24, #0x45
  40863c:	mov	w8, #0x1                   	// #1
  408640:	cmp	w10, #0x2f
  408644:	mov	w9, #0x400                 	// #1024
  408648:	b.hi	4086c0 <ferror@plt+0x6dd0>  // b.pmore
  40864c:	mov	w11, #0x1                   	// #1
  408650:	lsl	x10, x11, x10
  408654:	mov	x11, #0x8945                	// #35141
  408658:	movk	x11, #0x30, lsl #16
  40865c:	movk	x11, #0x8144, lsl #32
  408660:	tst	x10, x11
  408664:	b.eq	4086c0 <ferror@plt+0x6dd0>  // b.none
  408668:	mov	w1, #0x30                  	// #48
  40866c:	mov	x0, x23
  408670:	bl	401820 <strchr@plt>
  408674:	cbz	x0, 4086ac <ferror@plt+0x6dbc>
  408678:	ldrb	w8, [x25, #1]
  40867c:	cmp	w8, #0x42
  408680:	b.eq	4086b8 <ferror@plt+0x6dc8>  // b.none
  408684:	cmp	w8, #0x44
  408688:	b.eq	4086b8 <ferror@plt+0x6dc8>  // b.none
  40868c:	cmp	w8, #0x69
  408690:	b.ne	4086ac <ferror@plt+0x6dbc>  // b.any
  408694:	ldrb	w8, [x25, #2]
  408698:	mov	w9, #0x3                   	// #3
  40869c:	cmp	w8, #0x42
  4086a0:	csinc	x8, x9, xzr, eq  // eq = none
  4086a4:	mov	w9, #0x400                 	// #1024
  4086a8:	b	4086c0 <ferror@plt+0x6dd0>
  4086ac:	mov	w8, #0x1                   	// #1
  4086b0:	mov	w9, #0x400                 	// #1024
  4086b4:	b	4086c0 <ferror@plt+0x6dd0>
  4086b8:	mov	w8, #0x2                   	// #2
  4086bc:	mov	w9, #0x3e8                 	// #1000
  4086c0:	sub	w10, w24, #0x42
  4086c4:	cmp	w10, #0x35
  4086c8:	b.hi	408700 <ferror@plt+0x6e10>  // b.pmore
  4086cc:	adrp	x11, 40a000 <ferror@plt+0x8710>
  4086d0:	add	x11, x11, #0x4be
  4086d4:	adr	x12, 4086e8 <ferror@plt+0x6df8>
  4086d8:	ldrb	w13, [x11, x10]
  4086dc:	add	x12, x12, x13, lsl #2
  4086e0:	mov	w10, wzr
  4086e4:	br	x12
  4086e8:	umulh	x10, x9, x22
  4086ec:	mul	x11, x22, x9
  4086f0:	cmp	xzr, x10
  4086f4:	cset	w10, ne  // ne = any
  4086f8:	csinv	x11, x11, xzr, eq  // eq = none
  4086fc:	b	40882c <ferror@plt+0x6f3c>
  408700:	str	x22, [x19]
  408704:	orr	w20, w20, #0x2
  408708:	b	408894 <ferror@plt+0x6fa4>
  40870c:	umulh	x10, x9, x22
  408710:	mul	x9, x22, x9
  408714:	cmp	xzr, x10
  408718:	b	408868 <ferror@plt+0x6f78>
  40871c:	umulh	x10, x9, x22
  408720:	mul	x11, x22, x9
  408724:	cmp	xzr, x10
  408728:	cset	w10, ne  // ne = any
  40872c:	csinv	x11, x11, xzr, eq  // eq = none
  408730:	b	408844 <ferror@plt+0x6f54>
  408734:	umulh	x10, x9, x22
  408738:	mul	x11, x22, x9
  40873c:	cmp	xzr, x10
  408740:	cset	w10, ne  // ne = any
  408744:	csinv	x11, x11, xzr, eq  // eq = none
  408748:	b	408814 <ferror@plt+0x6f24>
  40874c:	umulh	x10, x9, x22
  408750:	mul	x11, x22, x9
  408754:	cmp	xzr, x10
  408758:	cset	w10, ne  // ne = any
  40875c:	csinv	x11, x11, xzr, eq  // eq = none
  408760:	b	4087cc <ferror@plt+0x6edc>
  408764:	cmp	xzr, x22, lsr #54
  408768:	lsl	x9, x22, #10
  40876c:	b	408868 <ferror@plt+0x6f78>
  408770:	umulh	x10, x9, x22
  408774:	mul	x11, x22, x9
  408778:	cmp	xzr, x10
  40877c:	cset	w10, ne  // ne = any
  408780:	csinv	x11, x11, xzr, eq  // eq = none
  408784:	b	4087e4 <ferror@plt+0x6ef4>
  408788:	umulh	x10, x9, x22
  40878c:	mul	x11, x22, x9
  408790:	cmp	xzr, x10
  408794:	cset	w10, ne  // ne = any
  408798:	csinv	x11, x11, xzr, eq  // eq = none
  40879c:	b	4087fc <ferror@plt+0x6f0c>
  4087a0:	umulh	x10, x9, x22
  4087a4:	mul	x11, x22, x9
  4087a8:	cmp	xzr, x10
  4087ac:	csinv	x11, x11, xzr, eq  // eq = none
  4087b0:	umulh	x12, x9, x11
  4087b4:	cset	w10, ne  // ne = any
  4087b8:	cmp	xzr, x12
  4087bc:	mul	x11, x11, x9
  4087c0:	cset	w12, ne  // ne = any
  4087c4:	csinv	x11, x11, xzr, eq  // eq = none
  4087c8:	orr	w10, w10, w12
  4087cc:	umulh	x12, x9, x11
  4087d0:	cmp	xzr, x12
  4087d4:	mul	x11, x11, x9
  4087d8:	cset	w12, ne  // ne = any
  4087dc:	csinv	x11, x11, xzr, eq  // eq = none
  4087e0:	orr	w10, w10, w12
  4087e4:	umulh	x12, x9, x11
  4087e8:	cmp	xzr, x12
  4087ec:	mul	x11, x11, x9
  4087f0:	cset	w12, ne  // ne = any
  4087f4:	csinv	x11, x11, xzr, eq  // eq = none
  4087f8:	orr	w10, w10, w12
  4087fc:	umulh	x12, x9, x11
  408800:	cmp	xzr, x12
  408804:	mul	x11, x11, x9
  408808:	cset	w12, ne  // ne = any
  40880c:	csinv	x11, x11, xzr, eq  // eq = none
  408810:	orr	w10, w10, w12
  408814:	umulh	x12, x9, x11
  408818:	cmp	xzr, x12
  40881c:	mul	x11, x11, x9
  408820:	cset	w12, ne  // ne = any
  408824:	csinv	x11, x11, xzr, eq  // eq = none
  408828:	orr	w10, w10, w12
  40882c:	umulh	x12, x9, x11
  408830:	cmp	xzr, x12
  408834:	mul	x11, x11, x9
  408838:	cset	w12, ne  // ne = any
  40883c:	csinv	x11, x11, xzr, eq  // eq = none
  408840:	orr	w10, w10, w12
  408844:	umulh	x12, x9, x11
  408848:	cmp	xzr, x12
  40884c:	mul	x9, x11, x9
  408850:	cset	w11, ne  // ne = any
  408854:	csinv	x22, x9, xzr, eq  // eq = none
  408858:	orr	w10, w10, w11
  40885c:	b	408870 <ferror@plt+0x6f80>
  408860:	cmp	xzr, x22, lsr #55
  408864:	lsl	x9, x22, #9
  408868:	cset	w10, ne  // ne = any
  40886c:	csinv	x22, x9, xzr, eq  // eq = none
  408870:	add	x9, x25, x8
  408874:	str	x9, [x21]
  408878:	ldrb	w8, [x25, x8]
  40887c:	and	w9, w10, #0x1
  408880:	orr	w9, w20, w9
  408884:	orr	w10, w9, #0x2
  408888:	cmp	w8, #0x0
  40888c:	csel	w20, w9, w10, eq  // eq = none
  408890:	str	x22, [x19]
  408894:	mov	w0, w20
  408898:	ldp	x20, x19, [sp, #64]
  40889c:	ldp	x22, x21, [sp, #48]
  4088a0:	ldp	x24, x23, [sp, #32]
  4088a4:	ldr	x25, [sp, #16]
  4088a8:	ldp	x29, x30, [sp], #80
  4088ac:	ret
  4088b0:	cmn	x22, x22
  4088b4:	lsl	x9, x22, #1
  4088b8:	cset	w10, cs  // cs = hs, nlast
  4088bc:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  4088c0:	b	408870 <ferror@plt+0x6f80>
  4088c4:	adrp	x0, 40a000 <ferror@plt+0x8710>
  4088c8:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4088cc:	adrp	x3, 40a000 <ferror@plt+0x8710>
  4088d0:	add	x0, x0, #0x437
  4088d4:	add	x1, x1, #0x45d
  4088d8:	add	x3, x3, #0x4f4
  4088dc:	mov	w2, #0x54                  	// #84
  4088e0:	bl	4018b0 <__assert_fail@plt>
  4088e4:	mov	x8, x1
  4088e8:	mov	w1, #0x1                   	// #1
  4088ec:	mov	w9, #0x1                   	// #1
  4088f0:	cbz	x0, 408928 <ferror@plt+0x7038>
  4088f4:	cbz	x8, 408928 <ferror@plt+0x7038>
  4088f8:	umulh	x10, x8, x0
  4088fc:	mov	x1, x8
  408900:	mov	x9, x0
  408904:	cbz	x10, 408928 <ferror@plt+0x7038>
  408908:	stp	x29, x30, [sp, #-16]!
  40890c:	mov	x29, sp
  408910:	bl	4018c0 <__errno_location@plt>
  408914:	mov	w8, #0xc                   	// #12
  408918:	str	w8, [x0]
  40891c:	mov	x0, xzr
  408920:	ldp	x29, x30, [sp], #16
  408924:	ret
  408928:	mov	x0, x9
  40892c:	b	4016e0 <calloc@plt>
  408930:	stp	x29, x30, [sp, #-48]!
  408934:	str	x21, [sp, #16]
  408938:	stp	x20, x19, [sp, #32]
  40893c:	mov	x29, sp
  408940:	mov	x19, x0
  408944:	bl	401610 <fileno@plt>
  408948:	tbnz	w0, #31, 4089b0 <ferror@plt+0x70c0>
  40894c:	mov	x0, x19
  408950:	bl	401890 <__freading@plt>
  408954:	cbz	w0, 408974 <ferror@plt+0x7084>
  408958:	mov	x0, x19
  40895c:	bl	401610 <fileno@plt>
  408960:	mov	w2, #0x1                   	// #1
  408964:	mov	x1, xzr
  408968:	bl	4015e0 <lseek@plt>
  40896c:	cmn	x0, #0x1
  408970:	b.eq	4089b0 <ferror@plt+0x70c0>  // b.none
  408974:	mov	x0, x19
  408978:	bl	408c70 <ferror@plt+0x7380>
  40897c:	cbz	w0, 4089b0 <ferror@plt+0x70c0>
  408980:	bl	4018c0 <__errno_location@plt>
  408984:	ldr	w21, [x0]
  408988:	mov	x20, x0
  40898c:	mov	x0, x19
  408990:	bl	401630 <fclose@plt>
  408994:	cbz	w21, 4089a0 <ferror@plt+0x70b0>
  408998:	mov	w0, #0xffffffff            	// #-1
  40899c:	str	w21, [x20]
  4089a0:	ldp	x20, x19, [sp, #32]
  4089a4:	ldr	x21, [sp, #16]
  4089a8:	ldp	x29, x30, [sp], #48
  4089ac:	ret
  4089b0:	mov	x0, x19
  4089b4:	ldp	x20, x19, [sp, #32]
  4089b8:	ldr	x21, [sp, #16]
  4089bc:	ldp	x29, x30, [sp], #48
  4089c0:	b	401630 <fclose@plt>
  4089c4:	sub	sp, sp, #0x100
  4089c8:	stp	x29, x30, [sp, #208]
  4089cc:	add	x29, sp, #0xd0
  4089d0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4089d4:	mov	x9, sp
  4089d8:	sub	x10, x29, #0x50
  4089dc:	stp	x20, x19, [sp, #240]
  4089e0:	mov	w19, w0
  4089e4:	movk	x8, #0xff80, lsl #32
  4089e8:	add	x11, x29, #0x30
  4089ec:	cmp	w1, #0xb
  4089f0:	add	x9, x9, #0x80
  4089f4:	add	x10, x10, #0x30
  4089f8:	stp	x22, x21, [sp, #224]
  4089fc:	stp	x2, x3, [x29, #-80]
  408a00:	stp	x4, x5, [x29, #-64]
  408a04:	stp	x6, x7, [x29, #-48]
  408a08:	stp	q1, q2, [sp, #16]
  408a0c:	stp	q3, q4, [sp, #48]
  408a10:	str	q0, [sp]
  408a14:	stp	q5, q6, [sp, #80]
  408a18:	str	q7, [sp, #112]
  408a1c:	stp	x9, x8, [x29, #-16]
  408a20:	stp	x11, x10, [x29, #-32]
  408a24:	b.hi	408a70 <ferror@plt+0x7180>  // b.pmore
  408a28:	mov	w8, #0x1                   	// #1
  408a2c:	lsl	w8, w8, w1
  408a30:	mov	w9, #0x514                 	// #1300
  408a34:	tst	w8, w9
  408a38:	b.ne	408aa8 <ferror@plt+0x71b8>  // b.any
  408a3c:	mov	w9, #0xa0a                 	// #2570
  408a40:	tst	w8, w9
  408a44:	b.ne	408a9c <ferror@plt+0x71ac>  // b.any
  408a48:	cbnz	w1, 408a70 <ferror@plt+0x7180>
  408a4c:	ldursw	x8, [x29, #-8]
  408a50:	tbz	w8, #31, 408b50 <ferror@plt+0x7260>
  408a54:	add	w9, w8, #0x8
  408a58:	cmn	w8, #0x8
  408a5c:	stur	w9, [x29, #-8]
  408a60:	b.gt	408b50 <ferror@plt+0x7260>
  408a64:	ldur	x9, [x29, #-24]
  408a68:	add	x8, x9, x8
  408a6c:	b	408b5c <ferror@plt+0x726c>
  408a70:	sub	w8, w1, #0x400
  408a74:	cmp	w8, #0xa
  408a78:	b.hi	408b2c <ferror@plt+0x723c>  // b.pmore
  408a7c:	mov	w9, #0x1                   	// #1
  408a80:	lsl	w9, w9, w8
  408a84:	mov	w10, #0x285                 	// #645
  408a88:	tst	w9, w10
  408a8c:	b.ne	408aa8 <ferror@plt+0x71b8>  // b.any
  408a90:	mov	w10, #0x502                 	// #1282
  408a94:	tst	w9, w10
  408a98:	b.eq	408b00 <ferror@plt+0x7210>  // b.none
  408a9c:	mov	w0, w19
  408aa0:	bl	401840 <fcntl@plt>
  408aa4:	b	408ae4 <ferror@plt+0x71f4>
  408aa8:	ldursw	x8, [x29, #-8]
  408aac:	tbz	w8, #31, 408acc <ferror@plt+0x71dc>
  408ab0:	add	w9, w8, #0x8
  408ab4:	cmn	w8, #0x8
  408ab8:	stur	w9, [x29, #-8]
  408abc:	b.gt	408acc <ferror@plt+0x71dc>
  408ac0:	ldur	x9, [x29, #-24]
  408ac4:	add	x8, x9, x8
  408ac8:	b	408ad8 <ferror@plt+0x71e8>
  408acc:	ldur	x8, [x29, #-32]
  408ad0:	add	x9, x8, #0x8
  408ad4:	stur	x9, [x29, #-32]
  408ad8:	ldr	w2, [x8]
  408adc:	mov	w0, w19
  408ae0:	bl	401840 <fcntl@plt>
  408ae4:	mov	w20, w0
  408ae8:	mov	w0, w20
  408aec:	ldp	x20, x19, [sp, #240]
  408af0:	ldp	x22, x21, [sp, #224]
  408af4:	ldp	x29, x30, [sp, #208]
  408af8:	add	sp, sp, #0x100
  408afc:	ret
  408b00:	cmp	w8, #0x6
  408b04:	b.ne	408b2c <ferror@plt+0x723c>  // b.any
  408b08:	ldursw	x8, [x29, #-8]
  408b0c:	tbz	w8, #31, 408b6c <ferror@plt+0x727c>
  408b10:	add	w9, w8, #0x8
  408b14:	cmn	w8, #0x8
  408b18:	stur	w9, [x29, #-8]
  408b1c:	b.gt	408b6c <ferror@plt+0x727c>
  408b20:	ldur	x9, [x29, #-24]
  408b24:	add	x8, x9, x8
  408b28:	b	408b78 <ferror@plt+0x7288>
  408b2c:	ldursw	x8, [x29, #-8]
  408b30:	tbz	w8, #31, 408bd8 <ferror@plt+0x72e8>
  408b34:	add	w9, w8, #0x8
  408b38:	cmn	w8, #0x8
  408b3c:	stur	w9, [x29, #-8]
  408b40:	b.gt	408bd8 <ferror@plt+0x72e8>
  408b44:	ldur	x9, [x29, #-24]
  408b48:	add	x8, x9, x8
  408b4c:	b	408be4 <ferror@plt+0x72f4>
  408b50:	ldur	x8, [x29, #-32]
  408b54:	add	x9, x8, #0x8
  408b58:	stur	x9, [x29, #-32]
  408b5c:	ldr	w2, [x8]
  408b60:	mov	w0, w19
  408b64:	mov	w1, wzr
  408b68:	b	408ae0 <ferror@plt+0x71f0>
  408b6c:	ldur	x8, [x29, #-32]
  408b70:	add	x9, x8, #0x8
  408b74:	stur	x9, [x29, #-32]
  408b78:	adrp	x22, 41b000 <ferror@plt+0x19710>
  408b7c:	ldr	w9, [x22, #1048]
  408b80:	ldr	w21, [x8]
  408b84:	tbnz	w9, #31, 408c00 <ferror@plt+0x7310>
  408b88:	mov	w1, #0x406                 	// #1030
  408b8c:	mov	w0, w19
  408b90:	mov	w2, w21
  408b94:	bl	401840 <fcntl@plt>
  408b98:	mov	w20, w0
  408b9c:	tbz	w0, #31, 408bf4 <ferror@plt+0x7304>
  408ba0:	bl	4018c0 <__errno_location@plt>
  408ba4:	ldr	w8, [x0]
  408ba8:	cmp	w8, #0x16
  408bac:	b.ne	408bf4 <ferror@plt+0x7304>  // b.any
  408bb0:	mov	w0, w19
  408bb4:	mov	w1, wzr
  408bb8:	mov	w2, w21
  408bbc:	bl	401840 <fcntl@plt>
  408bc0:	mov	w20, w0
  408bc4:	tbnz	w0, #31, 408ae8 <ferror@plt+0x71f8>
  408bc8:	mov	w8, #0xffffffff            	// #-1
  408bcc:	str	w8, [x22, #1048]
  408bd0:	mov	w8, #0x1                   	// #1
  408bd4:	b	408c20 <ferror@plt+0x7330>
  408bd8:	ldur	x8, [x29, #-32]
  408bdc:	add	x9, x8, #0x8
  408be0:	stur	x9, [x29, #-32]
  408be4:	ldr	x2, [x8]
  408be8:	mov	w0, w19
  408bec:	bl	401840 <fcntl@plt>
  408bf0:	b	408ae4 <ferror@plt+0x71f4>
  408bf4:	mov	w8, #0x1                   	// #1
  408bf8:	str	w8, [x22, #1048]
  408bfc:	b	408ae8 <ferror@plt+0x71f8>
  408c00:	mov	w0, w19
  408c04:	mov	w1, wzr
  408c08:	mov	w2, w21
  408c0c:	bl	401840 <fcntl@plt>
  408c10:	ldr	w8, [x22, #1048]
  408c14:	mov	w20, w0
  408c18:	cmn	w8, #0x1
  408c1c:	cset	w8, eq  // eq = none
  408c20:	cbz	w8, 408ae8 <ferror@plt+0x71f8>
  408c24:	tbnz	w20, #31, 408ae8 <ferror@plt+0x71f8>
  408c28:	mov	w1, #0x1                   	// #1
  408c2c:	mov	w0, w20
  408c30:	bl	401840 <fcntl@plt>
  408c34:	tbnz	w0, #31, 408c50 <ferror@plt+0x7360>
  408c38:	orr	w2, w0, #0x1
  408c3c:	mov	w1, #0x2                   	// #2
  408c40:	mov	w0, w20
  408c44:	bl	401840 <fcntl@plt>
  408c48:	cmn	w0, #0x1
  408c4c:	b.ne	408ae8 <ferror@plt+0x71f8>  // b.any
  408c50:	bl	4018c0 <__errno_location@plt>
  408c54:	ldr	w21, [x0]
  408c58:	mov	x19, x0
  408c5c:	mov	w0, w20
  408c60:	bl	401710 <close@plt>
  408c64:	str	w21, [x19]
  408c68:	mov	w20, #0xffffffff            	// #-1
  408c6c:	b	408ae8 <ferror@plt+0x71f8>
  408c70:	stp	x29, x30, [sp, #-32]!
  408c74:	str	x19, [sp, #16]
  408c78:	mov	x19, x0
  408c7c:	mov	x29, sp
  408c80:	cbz	x0, 408ca8 <ferror@plt+0x73b8>
  408c84:	mov	x0, x19
  408c88:	bl	401890 <__freading@plt>
  408c8c:	cbz	w0, 408ca8 <ferror@plt+0x73b8>
  408c90:	ldrb	w8, [x19, #1]
  408c94:	tbz	w8, #0, 408ca8 <ferror@plt+0x73b8>
  408c98:	mov	w2, #0x1                   	// #1
  408c9c:	mov	x0, x19
  408ca0:	mov	x1, xzr
  408ca4:	bl	408cb8 <ferror@plt+0x73c8>
  408ca8:	mov	x0, x19
  408cac:	ldr	x19, [sp, #16]
  408cb0:	ldp	x29, x30, [sp], #32
  408cb4:	b	401860 <fflush@plt>
  408cb8:	stp	x29, x30, [sp, #-48]!
  408cbc:	str	x21, [sp, #16]
  408cc0:	stp	x20, x19, [sp, #32]
  408cc4:	ldp	x9, x8, [x0, #8]
  408cc8:	mov	w20, w2
  408ccc:	mov	x19, x0
  408cd0:	mov	x21, x1
  408cd4:	cmp	x8, x9
  408cd8:	mov	x29, sp
  408cdc:	b.ne	408cf4 <ferror@plt+0x7404>  // b.any
  408ce0:	ldp	x9, x8, [x19, #32]
  408ce4:	cmp	x8, x9
  408ce8:	b.ne	408cf4 <ferror@plt+0x7404>  // b.any
  408cec:	ldr	x8, [x19, #72]
  408cf0:	cbz	x8, 408d10 <ferror@plt+0x7420>
  408cf4:	mov	x0, x19
  408cf8:	mov	x1, x21
  408cfc:	mov	w2, w20
  408d00:	ldp	x20, x19, [sp, #32]
  408d04:	ldr	x21, [sp, #16]
  408d08:	ldp	x29, x30, [sp], #48
  408d0c:	b	4017e0 <fseeko@plt>
  408d10:	mov	x0, x19
  408d14:	bl	401610 <fileno@plt>
  408d18:	mov	x1, x21
  408d1c:	mov	w2, w20
  408d20:	bl	4015e0 <lseek@plt>
  408d24:	cmn	x0, #0x1
  408d28:	b.eq	408d44 <ferror@plt+0x7454>  // b.none
  408d2c:	ldr	w9, [x19]
  408d30:	mov	x8, x0
  408d34:	mov	w0, wzr
  408d38:	str	x8, [x19, #144]
  408d3c:	and	w9, w9, #0xffffffef
  408d40:	str	w9, [x19]
  408d44:	ldp	x20, x19, [sp, #32]
  408d48:	ldr	x21, [sp, #16]
  408d4c:	ldp	x29, x30, [sp], #48
  408d50:	ret
  408d54:	sub	sp, sp, #0x40
  408d58:	stp	x29, x30, [sp, #16]
  408d5c:	add	x29, sp, #0x10
  408d60:	cmp	x0, #0x0
  408d64:	sub	x8, x29, #0x4
  408d68:	stp	x20, x19, [sp, #48]
  408d6c:	csel	x20, x8, x0, eq  // eq = none
  408d70:	mov	x0, x20
  408d74:	stp	x22, x21, [sp, #32]
  408d78:	mov	x22, x2
  408d7c:	mov	x19, x1
  408d80:	bl	401550 <mbrtowc@plt>
  408d84:	mov	x21, x0
  408d88:	cbz	x22, 408dac <ferror@plt+0x74bc>
  408d8c:	cmn	x21, #0x2
  408d90:	b.cc	408dac <ferror@plt+0x74bc>  // b.lo, b.ul, b.last
  408d94:	mov	w0, wzr
  408d98:	bl	408e38 <ferror@plt+0x7548>
  408d9c:	tbnz	w0, #0, 408dac <ferror@plt+0x74bc>
  408da0:	ldrb	w8, [x19]
  408da4:	mov	w21, #0x1                   	// #1
  408da8:	str	w8, [x20]
  408dac:	mov	x0, x21
  408db0:	ldp	x20, x19, [sp, #48]
  408db4:	ldp	x22, x21, [sp, #32]
  408db8:	ldp	x29, x30, [sp, #16]
  408dbc:	add	sp, sp, #0x40
  408dc0:	ret
  408dc4:	stp	x29, x30, [sp, #-48]!
  408dc8:	str	x21, [sp, #16]
  408dcc:	stp	x20, x19, [sp, #32]
  408dd0:	mov	x29, sp
  408dd4:	mov	x20, x0
  408dd8:	bl	4015f0 <__fpending@plt>
  408ddc:	ldr	w21, [x20]
  408de0:	mov	x19, x0
  408de4:	mov	x0, x20
  408de8:	bl	408930 <ferror@plt+0x7040>
  408dec:	mov	w8, w0
  408df0:	tbnz	w21, #5, 408e18 <ferror@plt+0x7528>
  408df4:	cmp	w8, #0x0
  408df8:	csetm	w0, ne  // ne = any
  408dfc:	cbnz	x19, 408e28 <ferror@plt+0x7538>
  408e00:	cbz	w8, 408e28 <ferror@plt+0x7538>
  408e04:	bl	4018c0 <__errno_location@plt>
  408e08:	ldr	w8, [x0]
  408e0c:	cmp	w8, #0x9
  408e10:	csetm	w0, ne  // ne = any
  408e14:	b	408e28 <ferror@plt+0x7538>
  408e18:	cbnz	w8, 408e24 <ferror@plt+0x7534>
  408e1c:	bl	4018c0 <__errno_location@plt>
  408e20:	str	wzr, [x0]
  408e24:	mov	w0, #0xffffffff            	// #-1
  408e28:	ldp	x20, x19, [sp, #32]
  408e2c:	ldr	x21, [sp, #16]
  408e30:	ldp	x29, x30, [sp], #48
  408e34:	ret
  408e38:	stp	x29, x30, [sp, #-32]!
  408e3c:	mov	x1, xzr
  408e40:	str	x19, [sp, #16]
  408e44:	mov	x29, sp
  408e48:	bl	4018e0 <setlocale@plt>
  408e4c:	cbz	x0, 408e78 <ferror@plt+0x7588>
  408e50:	adrp	x1, 40a000 <ferror@plt+0x8710>
  408e54:	add	x1, x1, #0x543
  408e58:	mov	x19, x0
  408e5c:	bl	4017c0 <strcmp@plt>
  408e60:	cbz	w0, 408e80 <ferror@plt+0x7590>
  408e64:	adrp	x1, 40a000 <ferror@plt+0x8710>
  408e68:	add	x1, x1, #0x545
  408e6c:	mov	x0, x19
  408e70:	bl	4017c0 <strcmp@plt>
  408e74:	cbz	w0, 408e80 <ferror@plt+0x7590>
  408e78:	mov	w0, #0x1                   	// #1
  408e7c:	b	408e84 <ferror@plt+0x7594>
  408e80:	mov	w0, wzr
  408e84:	ldr	x19, [sp, #16]
  408e88:	ldp	x29, x30, [sp], #32
  408e8c:	ret
  408e90:	stp	x29, x30, [sp, #-16]!
  408e94:	mov	w0, #0xe                   	// #14
  408e98:	mov	x29, sp
  408e9c:	bl	401640 <nl_langinfo@plt>
  408ea0:	adrp	x8, 40a000 <ferror@plt+0x8710>
  408ea4:	add	x8, x8, #0x1c5
  408ea8:	cmp	x0, #0x0
  408eac:	csel	x8, x8, x0, eq  // eq = none
  408eb0:	ldrb	w9, [x8]
  408eb4:	adrp	x10, 40a000 <ferror@plt+0x8710>
  408eb8:	add	x10, x10, #0x54b
  408ebc:	cmp	w9, #0x0
  408ec0:	csel	x0, x10, x8, eq  // eq = none
  408ec4:	ldp	x29, x30, [sp], #16
  408ec8:	ret
  408ecc:	nop
  408ed0:	stp	x29, x30, [sp, #-64]!
  408ed4:	mov	x29, sp
  408ed8:	stp	x19, x20, [sp, #16]
  408edc:	adrp	x20, 41a000 <ferror@plt+0x18710>
  408ee0:	add	x20, x20, #0xdf0
  408ee4:	stp	x21, x22, [sp, #32]
  408ee8:	adrp	x21, 41a000 <ferror@plt+0x18710>
  408eec:	add	x21, x21, #0xde8
  408ef0:	sub	x20, x20, x21
  408ef4:	mov	w22, w0
  408ef8:	stp	x23, x24, [sp, #48]
  408efc:	mov	x23, x1
  408f00:	mov	x24, x2
  408f04:	bl	401510 <mbrtowc@plt-0x40>
  408f08:	cmp	xzr, x20, asr #3
  408f0c:	b.eq	408f38 <ferror@plt+0x7648>  // b.none
  408f10:	asr	x20, x20, #3
  408f14:	mov	x19, #0x0                   	// #0
  408f18:	ldr	x3, [x21, x19, lsl #3]
  408f1c:	mov	x2, x24
  408f20:	add	x19, x19, #0x1
  408f24:	mov	x1, x23
  408f28:	mov	w0, w22
  408f2c:	blr	x3
  408f30:	cmp	x20, x19
  408f34:	b.ne	408f18 <ferror@plt+0x7628>  // b.any
  408f38:	ldp	x19, x20, [sp, #16]
  408f3c:	ldp	x21, x22, [sp, #32]
  408f40:	ldp	x23, x24, [sp, #48]
  408f44:	ldp	x29, x30, [sp], #64
  408f48:	ret
  408f4c:	nop
  408f50:	ret
  408f54:	nop
  408f58:	adrp	x2, 41b000 <ferror@plt+0x19710>
  408f5c:	mov	x1, #0x0                   	// #0
  408f60:	ldr	x2, [x2, #480]
  408f64:	b	4015c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408f68 <.fini>:
  408f68:	stp	x29, x30, [sp, #-16]!
  408f6c:	mov	x29, sp
  408f70:	ldp	x29, x30, [sp], #16
  408f74:	ret
