
--------------------------------------------------------------------
Sun Apr 24 07:57:28 CDT 2016

Connecting With Chassis and Configuring

Full list of Network Interfaces:
    lo Software Loopback Interface 1
        /127.0.0.1
        /0:0:0:0:0:0:0:1
    net0 WAN Miniport (SSTP)
    net1 WAN Miniport (L2TP)
    net2 WAN Miniport (PPTP)
    ppp0 WAN Miniport (PPPOE)
    eth0 WAN Miniport (IPv6)
    eth1 WAN Miniport (Network Monitor)
    eth2 WAN Miniport (IP)
    ppp1 RAS Async Adapter
    net3 WAN Miniport (IKEv2)
    eth3 Realtek PCIe GBE Family Controller
        /169.254.66.104
==>> Binding to above adapter...
        /fe80:0:0:0:2598:2df1:ec22:4268%eth3
    net4 Microsoft ISATAP Adapter
        /fe80:0:0:0:0:5efe:a9fe:4268%net4
    net5 Microsoft ISATAP Adapter #2
    eth4 Realtek PCIe GBE Family Controller-QoS Packet Scheduler-0000
    eth5 Realtek PCIe GBE Family Controller-WFP LightWeight Filter-0000
    eth6 WAN Miniport (IPv6)-QoS Packet Scheduler-0000
    eth7 WAN Miniport (IP)-QoS Packet Scheduler-0000
    eth8 WAN Miniport (Network Monitor)-QoS Packet Scheduler-0000

Broadcasting greeting to all Control boards...
/169.254.94.21  Control board present, Ver 1.2t...
Opening connection with Control board...
Control Board IP Address: /169.254.94.21
/169.254.94.21 says Hello from Control Board!
Control /169.254.94.21 chassis & slot address: 0-10
Control 0:10 is ready.
All Control boards ready.
Broadcasting greeting to all UT boards...
 0 /169.254.198.166  UT board present, Ver 1.5, FPGA loaded...
 1 /169.254.117.14  UT board present, Ver 1.5, FPGA loaded...
 2 /169.254.204.53  UT board present, Ver 1.5, FPGA loaded...
 3 /169.254.204.58  UT board present, Ver 1.5, FPGA loaded...
 4 /169.254.117.13  UT board present, Ver 1.5, FPGA loaded...
 5 /169.254.23.163  UT board present, Ver 1.5, FPGA loaded...
 6 /169.254.23.60  UT board present, Ver 1.5, FPGA loaded...
 7 /169.254.117.39  UT board present, Ver 1.5, FPGA loaded...
 8 /169.254.204.60  UT board present, Ver 1.5, FPGA loaded...
 9 /169.254.117.12  UT board present, Ver 1.5, FPGA loaded...

 10 of 10 UT Boards responded.

Connecting to UT board /169.254.198.166...
Connecting to UT board /169.254.117.14...
Connecting to UT board /169.254.23.163...
Connecting to UT board /169.254.117.13...
Connecting to UT board /169.254.204.60...
Connecting to UT board /169.254.204.53...
Connecting to UT board /169.254.117.39...
Connecting to UT board /169.254.117.12...
Connecting to UT board /169.254.204.58...
Connecting to UT board /169.254.23.60...
UT /169.254.117.14 receive buffer size: 8192...
UT /169.254.117.14 send buffer size: 8192...
UT /169.254.204.53 receive buffer size: 8192...
UT /169.254.204.53 send buffer size: 8192...
UT /169.254.117.13 receive buffer size: 8192...
UT /169.254.117.13 send buffer size: 8192...
UT /169.254.23.60 receive buffer size: 8192...
UT /169.254.23.60 send buffer size: 8192...
UT /169.254.117.12 receive buffer size: 8192...
UT /169.254.117.12 send buffer size: 8192...
UT /169.254.204.60 receive buffer size: 8192...
UT /169.254.204.60 send buffer size: 8192...
UT /169.254.23.163 receive buffer size: 8192...
UT /169.254.23.163 send buffer size: 8192...
UT /169.254.198.166 receive buffer size: 8192...
UT /169.254.198.166 send buffer size: 8192...
UT /169.254.117.39 receive buffer size: 8192...
UT /169.254.117.39 send buffer size: 8192...
UT /169.254.204.58 receive buffer size: 8192...
UT /169.254.204.58 send buffer size: 8192...
UT /169.254.117.14 says Hello from UT Board!
UT /169.254.204.53 says Hello from UT Board!
UT /169.254.117.13 says Hello from UT Board!
UT /169.254.23.163 says Hello from UT Board!
UT /169.254.117.12 says Hello from UT Board!
UT /169.254.117.39 says Hello from UT Board!
UT /169.254.23.60 says Hello from UT Board!
UT /169.254.204.60 says Hello from UT Board!
UT /169.254.198.166 says Hello from UT Board!
UT /169.254.204.58 says Hello from UT Board!
UT /169.254.198.166 FPGA already loaded...
UT /169.254.117.14 FPGA already loaded...
UT /169.254.198.166 chassis & slot address: 0-2
UT 0:2 loading DSP code for
    Chip 1 Cores A & B
UT /169.254.204.60 FPGA already loaded...
UT /169.254.204.53 FPGA already loaded...
UT /169.254.117.14 chassis & slot address: 0-6
UT /169.254.204.58 FPGA already loaded...
UT 0:6 loading DSP code for
    Chip 1 Cores A & B
UT /169.254.23.163 FPGA already loaded...
UT /169.254.204.60 chassis & slot address: 0-0
UT 0:0 loading DSP code for
    Chip 1 Cores A & B
UT /169.254.204.53 chassis & slot address: 0-4
UT 0:4 loading DSP code for
    Chip 1 Cores A & B
UT /169.254.204.58 chassis & slot address: 0-1
UT /169.254.23.163 chassis & slot address: 0-9
UT /169.254.117.39 FPGA already loaded...
UT /169.254.117.12 FPGA already loaded...
UT /169.254.117.13 FPGA already loaded...
UT /169.254.23.60 FPGA already loaded...
UT /169.254.117.39 chassis & slot address: 0-7
UT /169.254.23.60 chassis & slot address: 0-3
UT /169.254.117.13 chassis & slot address: 0-8
UT /169.254.117.12 chassis & slot address: 0-5
UT 0:1 loading DSP code for
    Chip 1 Cores A & B
UT 0:9 loading DSP code for
    Chip 1 Cores A & B
UT 0:8 loading DSP code for
    Chip 1 Cores A & B
UT 0:3 loading DSP code for
    Chip 1 Cores A & B
UT 0:7 loading DSP code for
    Chip 1 Cores A & B
UT 0:5 loading DSP code for
    Chip 1 Cores A & B
UT 0:6 verifying DSP code for
    Chip 1 Cores A & B
UT 0:0 verifying DSP code for
    Chip 1 Cores A & B
UT 0:4 verifying DSP code for
    Chip 1 Cores A & B
UT 0:2 verifying DSP code for
    Chip 1 Cores A & B
UT 0:7 verifying DSP code for
    Chip 1 Cores A & B
UT 0:8 verifying DSP code for
    Chip 1 Cores A & B
UT 0:5 verifying DSP code for
    Chip 1 Cores A & B
UT 0:9 verifying DSP code for
    Chip 1 Cores A & B
UT 0:1 verifying DSP code for
    Chip 1 Cores A & B
UT 0:3 verifying DSP code for
    Chip 1 Cores A & B
UT 0:6 loading DSP code for
    Chip 1 Cores C & D
UT 0:0 loading DSP code for
    Chip 1 Cores C & D
UT 0:9 loading DSP code for
    Chip 1 Cores C & D
UT 0:7 loading DSP code for
    Chip 1 Cores C & D
UT 0:3 loading DSP code for
    Chip 1 Cores C & D
UT 0:1 loading DSP code for
    Chip 1 Cores C & D
UT 0:8 loading DSP code for
    Chip 1 Cores C & D
UT 0:5 loading DSP code for
    Chip 1 Cores C & D
UT 0:2 loading DSP code for
    Chip 1 Cores C & D
UT 0:4 loading DSP code for
    Chip 1 Cores C & D
UT 0:6 verifying DSP code for
    Chip 1 Cores C & D
UT 0:9 verifying DSP code for
    Chip 1 Cores C & D
UT 0:0 verifying DSP code for
    Chip 1 Cores C & D
UT 0:7 verifying DSP code for
    Chip 1 Cores C & D
UT 0:3 verifying DSP code for
    Chip 1 Cores C & D
UT 0:5 verifying DSP code for
    Chip 1 Cores C & D
UT 0:8 verifying DSP code for
    Chip 1 Cores C & D
UT 0:4 verifying DSP code for
    Chip 1 Cores C & D
UT 0:1 verifying DSP code for
    Chip 1 Cores C & D
UT 0:2 verifying DSP code for
    Chip 1 Cores C & D
UT 0:6 loading DSP code for
    Chip 2 Cores A & B
UT 0:0 loading DSP code for
    Chip 2 Cores A & B
UT 0:9 loading DSP code for
    Chip 2 Cores A & B
UT 0:7 loading DSP code for
    Chip 2 Cores A & B
UT 0:3 loading DSP code for
    Chip 2 Cores A & B
UT 0:4 loading DSP code for
    Chip 2 Cores A & B
UT 0:1 loading DSP code for
    Chip 2 Cores A & B
UT 0:5 loading DSP code for
    Chip 2 Cores A & B
UT 0:2 loading DSP code for
    Chip 2 Cores A & B
UT 0:8 loading DSP code for
    Chip 2 Cores A & B
UT 0:6 verifying DSP code for
    Chip 2 Cores A & B
UT 0:0 verifying DSP code for
    Chip 2 Cores A & B
UT 0:7 verifying DSP code for
    Chip 2 Cores A & B
UT 0:3 verifying DSP code for
    Chip 2 Cores A & B
UT 0:9 verifying DSP code for
    Chip 2 Cores A & B
UT 0:4 verifying DSP code for
    Chip 2 Cores A & B
UT 0:1 verifying DSP code for
    Chip 2 Cores A & B
UT 0:5 verifying DSP code for
    Chip 2 Cores A & B
UT 0:8 verifying DSP code for
    Chip 2 Cores A & B
UT 0:2 verifying DSP code for
    Chip 2 Cores A & B
UT 0:6 loading DSP code for
    Chip 2 Cores C & D
UT 0:0 loading DSP code for
    Chip 2 Cores C & D
UT 0:7 loading DSP code for
    Chip 2 Cores C & D
UT 0:3 loading DSP code for
    Chip 2 Cores C & D
UT 0:9 loading DSP code for
    Chip 2 Cores C & D
UT 0:4 loading DSP code for
    Chip 2 Cores C & D
UT 0:8 loading DSP code for
    Chip 2 Cores C & D
UT 0:1 loading DSP code for
    Chip 2 Cores C & D
UT 0:5 loading DSP code for
    Chip 2 Cores C & D
UT 0:2 loading DSP code for
    Chip 2 Cores C & D
UT 0:6 verifying DSP code for
    Chip 2 Cores C & D
UT 0:0 verifying DSP code for
    Chip 2 Cores C & D
UT 0:3 verifying DSP code for
    Chip 2 Cores C & D
UT 0:9 verifying DSP code for
    Chip 2 Cores C & D
UT 0:7 verifying DSP code for
    Chip 2 Cores C & D
UT 0:4 verifying DSP code for
    Chip 2 Cores C & D
UT 0:8 verifying DSP code for
    Chip 2 Cores C & D
UT 0:5 verifying DSP code for
    Chip 2 Cores C & D
UT 0:1 verifying DSP code for
    Chip 2 Cores C & D
UT 0:2 verifying DSP code for
    Chip 2 Cores C & D
UT 0:6 Chip: 1 Core: 1 Status 1-0
UT 0:6 Chip: 1 Core: 2 Status 1-0
UT 0:6 Chip: 1 Core: 3 Status 1-0
UT 0:6 Chip: 1 Core: 4 Status 1-0
UT 0:7 Chip: 1 Core: 1 Status 1-0
UT 0:3 Chip: 1 Core: 1 Status 1-0
UT 0:6 Chip: 2 Core: 1 Status 1-0
UT 0:0 Chip: 1 Core: 1 Status 1-0
UT 0:3 Chip: 1 Core: 2 Status 1-0
UT 0:4 Chip: 1 Core: 1 Status 1-0
UT 0:7 Chip: 1 Core: 2 Status 1-0
UT 0:9 Chip: 1 Core: 1 Status 1-0
UT 0:0 Chip: 1 Core: 2 Status 1-0
UT 0:7 Chip: 1 Core: 3 Status 1-0
UT 0:6 Chip: 2 Core: 2 Status 1-0
UT 0:4 Chip: 1 Core: 2 Status 1-0
UT 0:3 Chip: 1 Core: 3 Status 1-0
UT 0:9 Chip: 1 Core: 2 Status 1-0
UT 0:0 Chip: 1 Core: 3 Status 1-0
UT 0:8 Chip: 1 Core: 1 Status 1-0
UT 0:5 Chip: 1 Core: 1 Status 1-0
UT 0:4 Chip: 1 Core: 3 Status 1-0
UT 0:3 Chip: 1 Core: 4 Status 1-0
UT 0:7 Chip: 1 Core: 4 Status 1-0
UT 0:6 Chip: 2 Core: 3 Status 1-0
UT 0:9 Chip: 1 Core: 3 Status 1-0
UT 0:1 Chip: 1 Core: 1 Status 1-0
UT 0:2 Chip: 1 Core: 1 Status 1-0
UT 0:5 Chip: 1 Core: 2 Status 1-0
UT 0:8 Chip: 1 Core: 2 Status 1-0
UT 0:0 Chip: 1 Core: 4 Status 1-0
UT 0:3 Chip: 2 Core: 1 Status 1-0
UT 0:4 Chip: 1 Core: 4 Status 1-0
UT 0:7 Chip: 2 Core: 1 Status 1-0
UT 0:2 Chip: 1 Core: 2 Status 1-0
UT 0:5 Chip: 1 Core: 3 Status 1-0
UT 0:9 Chip: 1 Core: 4 Status 1-0
UT 0:1 Chip: 1 Core: 2 Status 1-0
UT 0:0 Chip: 2 Core: 1 Status 1-0
UT 0:4 Chip: 2 Core: 1 Status 1-0
UT 0:8 Chip: 1 Core: 3 Status 1-0
UT 0:7 Chip: 2 Core: 2 Status 1-0
UT 0:3 Chip: 2 Core: 2 Status 1-0
UT 0:5 Chip: 1 Core: 4 Status 1-0
UT 0:2 Chip: 1 Core: 3 Status 1-0
UT 0:9 Chip: 2 Core: 1 Status 1-0
UT 0:1 Chip: 1 Core: 3 Status 1-0
UT 0:8 Chip: 1 Core: 4 Status 1-0
UT 0:0 Chip: 2 Core: 2 Status 1-0
UT 0:7 Chip: 2 Core: 3 Status 1-0
UT 0:4 Chip: 2 Core: 2 Status 1-0
UT 0:9 Chip: 2 Core: 2 Status 1-0
UT 0:3 Chip: 2 Core: 3 Status 1-0
UT 0:1 Chip: 1 Core: 4 Status 1-0
UT 0:8 Chip: 2 Core: 1 Status 1-0
UT 0:2 Chip: 1 Core: 4 Status 1-0
UT 0:5 Chip: 2 Core: 1 Status 1-0
UT 0:0 Chip: 2 Core: 3 Status 1-0
UT 0:4 Chip: 2 Core: 3 Status 1-0
UT 0:1 Chip: 2 Core: 1 Status 1-0
UT 0:8 Chip: 2 Core: 2 Status 1-0
UT 0:9 Chip: 2 Core: 3 Status 1-0
UT 0:2 Chip: 2 Core: 1 Status 1-0
UT 0:5 Chip: 2 Core: 2 Status 1-0
UT 0:2 Chip: 2 Core: 2 Status 1-0
UT 0:5 Chip: 2 Core: 3 Status 1-0
UT 0:1 Chip: 2 Core: 2 Status 1-0
UT 0:8 Chip: 2 Core: 3 Status 1-0
UT 0:1 Chip: 2 Core: 3 Status 1-0
UT 0:2 Chip: 2 Core: 3 Status 1-0
UT 0:6 ~ /169.254.117.14 is ready.
UT 0:7 ~ /169.254.117.39 is ready.
UT 0:3 ~ /169.254.23.60 is ready.
UT 0:4 ~ /169.254.204.53 is ready.
UT 0:0 ~ /169.254.204.60 is ready.
UT 0:9 ~ /169.254.23.163 is ready.
UT 0:5 ~ /169.254.117.12 is ready.
UT 0:8 ~ /169.254.117.13 is ready.
UT 0:1 ~ /169.254.204.58 is ready.
UT 0:2 ~ /169.254.198.166 is ready.
All UT boards connected...
All UT boards initialized...
All channels initialized...
All UT boards ready.

Chassis configuration complete.

