#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jun 14 13:22:31 2023
# Process ID: 2680
# Current directory: C:/Users/radzi/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7140
# Log file: C:/Users/radzi/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/radzi/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On: R_Feiglewicz, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34011 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1704.938 ; gain = 0.000
update_compile_order -fileset sources_1
archive_project C:/Users/radzi/Documents/git_sdwup/SDWP_PROJECT/project/hw.xpr.zip -temp_dir C:/Users/radzi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2680-R_Feiglewicz -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/radzi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2680-R_Feiglewicz' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/kernel_simple.coe
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'INPUT_WIDTH' by 128 for port or parameter 'input_vec'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OUTPUT_WIDTH' by 72 for port or parameter 'output_vec_c'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'KERNEL_MEMORY_BUS_WIDTH' by 96 for port or parameter 'kernel_input_vec'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'PIXEL_WIDTH' by 24 for port or parameter 'pixel_input_vec'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'PIXEL_WIDTH' by 24 for port or parameter 'pix_out_data_r'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DIMM_BUS_WIDTH' by 16 for port or parameter 'frame_input_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DIMM_BUS_WIDTH' by 16 for port or parameter 'frame_input_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DIMM_BUS_WIDTH' by 16 for port or parameter 'frame_input_height'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DIMM_BUS_WIDTH' by 16 for port or parameter 'frame_input_height'
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_1'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_2'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_3'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_4'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_5'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_6'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_7'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_8'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_9'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_10'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_11'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_12'...
WARNING: [Coretcl 2-105] Run 'system_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_MIPI_D_PHY_RX_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_D_PHY_RX_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_MIPI_CSI_2_RX_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_CSI_2_RX_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_2'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_3'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_4'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_5'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_D_PHY_RX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_CSI_2_RX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_6'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_MIPI_CSI_2_RX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_MIPI_CSI_2_RX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_MIPI_D_PHY_RX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_MIPI_D_PHY_RX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
