#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022886774ce0 .scope module, "i2c_master_tb" "i2c_master_tb" 2 3;
 .timescale -9 -12;
v00000228868076d0_0 .var *"_ivl_0", 0 0; Local signal
v000002288680a3d0_0 .var "addr", 6 0;
v000002288680b9b0_0 .var "clk", 0 0;
v000002288680ab50_0 .var "data_in", 7 0;
v000002288680ad30_0 .net "data_out", 7 0, v0000022886807950_0;  1 drivers
v000002288680b730_0 .var "enable", 0 0;
v000002288680b370_0 .net "i2c_scl", 0 0, L_000002288680bcd0;  1 drivers
RS_00000228867ae6b8 .resolv tri, L_000002288680ae70, L_000002288680b7d0;
v000002288680a5b0_0 .net8 "i2c_sda", 0 0, RS_00000228867ae6b8;  2 drivers
v000002288680ba50_0 .net "ready", 0 0, L_000002288680b230;  1 drivers
v000002288680baf0_0 .var "rst", 0 0;
v000002288680a470_0 .var "rw", 0 0;
S_0000022886792960 .scope module, "master" "i2c_master" 2 22, 3 7 0, S_0000022886774ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 1 "rw";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INOUT 1 "i2c_sda";
    .port_info 9 /INOUT 1 "i2c_scl";
P_0000022886792af0 .param/l "ADDRESS" 1 3 24, +C4<00000000000000000000000000000010>;
P_0000022886792b28 .param/l "DIVIDE_BY" 1 3 32, +C4<00000000000000000000000000000100>;
P_0000022886792b60 .param/l "IDLE" 1 3 22, +C4<00000000000000000000000000000000>;
P_0000022886792b98 .param/l "READ_ACK" 1 3 25, +C4<00000000000000000000000000000011>;
P_0000022886792bd0 .param/l "READ_ACK2" 1 3 29, +C4<00000000000000000000000000000111>;
P_0000022886792c08 .param/l "READ_DATA" 1 3 28, +C4<00000000000000000000000000000110>;
P_0000022886792c40 .param/l "START" 1 3 23, +C4<00000000000000000000000000000001>;
P_0000022886792c78 .param/l "STOP" 1 3 30, +C4<00000000000000000000000000001000>;
P_0000022886792cb0 .param/l "WRITE_ACK" 1 3 27, +C4<00000000000000000000000000000101>;
P_0000022886792ce8 .param/l "WRITE_DATA" 1 3 26, +C4<00000000000000000000000000000100>;
L_00000228867a4830 .functor AND 1, L_000002288680bb90, L_000002288680a8d0, C4<1>, C4<1>;
v0000022886770a90_0 .net *"_ivl_0", 31 0, L_000002288680b0f0;  1 drivers
L_0000022886830118 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022886770ef0_0 .net *"_ivl_11", 23 0, L_0000022886830118;  1 drivers
L_0000022886830160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002288676fff0_0 .net/2u *"_ivl_12", 31 0, L_0000022886830160;  1 drivers
v0000022886770090_0 .net *"_ivl_14", 0 0, L_000002288680a8d0;  1 drivers
v0000022886770310_0 .net *"_ivl_17", 0 0, L_00000228867a4830;  1 drivers
L_00000228868301a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000228867703b0_0 .net/2s *"_ivl_18", 1 0, L_00000228868301a8;  1 drivers
L_00000228868301f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022886770450_0 .net/2s *"_ivl_20", 1 0, L_00000228868301f0;  1 drivers
v00000228867704f0_0 .net *"_ivl_22", 1 0, L_000002288680abf0;  1 drivers
v0000022886770630_0 .net *"_ivl_26", 31 0, L_000002288680b190;  1 drivers
L_0000022886830238 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000228867706d0_0 .net *"_ivl_29", 30 0, L_0000022886830238;  1 drivers
L_0000022886830088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022886770770_0 .net *"_ivl_3", 30 0, L_0000022886830088;  1 drivers
L_0000022886830280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022886808df0_0 .net/2u *"_ivl_30", 31 0, L_0000022886830280;  1 drivers
v00000228868078b0_0 .net *"_ivl_32", 0 0, L_000002288680beb0;  1 drivers
L_00000228868302c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022886808d50_0 .net/2u *"_ivl_34", 1 0, L_00000228868302c8;  1 drivers
v0000022886808170_0 .net *"_ivl_36", 1 0, L_000002288680bc30;  1 drivers
L_0000022886830310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000228868083f0_0 .net *"_ivl_39", 0 0, L_0000022886830310;  1 drivers
L_00000228868300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022886808350_0 .net/2u *"_ivl_4", 31 0, L_00000228868300d0;  1 drivers
v00000228868071d0_0 .net *"_ivl_40", 1 0, L_000002288680ac90;  1 drivers
v0000022886807090_0 .net *"_ivl_44", 31 0, L_000002288680a290;  1 drivers
L_0000022886830358 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022886807770_0 .net *"_ivl_47", 30 0, L_0000022886830358;  1 drivers
L_00000228868303a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022886807450_0 .net/2u *"_ivl_48", 31 0, L_00000228868303a0;  1 drivers
v00000228868088f0_0 .net *"_ivl_50", 0 0, L_000002288680a970;  1 drivers
o00000228867ae448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022886808210_0 name=_ivl_52
v00000228868087b0_0 .net *"_ivl_6", 0 0, L_000002288680bb90;  1 drivers
v0000022886808490_0 .net *"_ivl_8", 31 0, L_000002288680b050;  1 drivers
v0000022886807270_0 .net "addr", 6 0, v000002288680a3d0_0;  1 drivers
v0000022886808030_0 .net "clk", 0 0, v000002288680b9b0_0;  1 drivers
v00000228868079f0_0 .var "counter", 7 0;
v00000228868082b0_0 .var "counter2", 7 0;
v0000022886808cb0_0 .net "data_in", 7 0, v000002288680ab50_0;  1 drivers
v0000022886807950_0 .var "data_out", 7 0;
v0000022886807310_0 .net "enable", 0 0, v000002288680b730_0;  1 drivers
v00000228868074f0_0 .var "i2c_clk", 0 0;
v0000022886808c10_0 .net "i2c_scl", 0 0, L_000002288680bcd0;  alias, 1 drivers
v0000022886808530_0 .var "i2c_scl_enable", 0 0;
v00000228868085d0_0 .net8 "i2c_sda", 0 0, RS_00000228867ae6b8;  alias, 2 drivers
v0000022886807130_0 .net "ready", 0 0, L_000002288680b230;  alias, 1 drivers
v0000022886807f90_0 .net "rst", 0 0, v000002288680baf0_0;  1 drivers
v0000022886808670_0 .net "rw", 0 0, v000002288680a470_0;  1 drivers
v0000022886807810_0 .var "saved_addr", 7 0;
v00000228868080d0_0 .var "saved_data", 7 0;
v0000022886808850_0 .var "sda_out", 0 0;
v0000022886807a90_0 .var "state", 7 0;
v0000022886807bd0_0 .var "write_enable", 0 0;
E_00000228867ab420/0 .event negedge, v00000228868074f0_0;
E_00000228867ab420/1 .event posedge, v0000022886807f90_0;
E_00000228867ab420 .event/or E_00000228867ab420/0, E_00000228867ab420/1;
E_00000228867ab560 .event posedge, v0000022886807f90_0, v00000228868074f0_0;
E_00000228867abd20 .event posedge, v0000022886808030_0;
L_000002288680b0f0 .concat [ 1 31 0 0], v000002288680baf0_0, L_0000022886830088;
L_000002288680bb90 .cmp/eq 32, L_000002288680b0f0, L_00000228868300d0;
L_000002288680b050 .concat [ 8 24 0 0], v0000022886807a90_0, L_0000022886830118;
L_000002288680a8d0 .cmp/eq 32, L_000002288680b050, L_0000022886830160;
L_000002288680abf0 .functor MUXZ 2, L_00000228868301f0, L_00000228868301a8, L_00000228867a4830, C4<>;
L_000002288680b230 .part L_000002288680abf0, 0, 1;
L_000002288680b190 .concat [ 1 31 0 0], v0000022886808530_0, L_0000022886830238;
L_000002288680beb0 .cmp/eq 32, L_000002288680b190, L_0000022886830280;
L_000002288680bc30 .concat [ 1 1 0 0], v00000228868074f0_0, L_0000022886830310;
L_000002288680ac90 .functor MUXZ 2, L_000002288680bc30, L_00000228868302c8, L_000002288680beb0, C4<>;
L_000002288680bcd0 .part L_000002288680ac90, 0, 1;
L_000002288680a290 .concat [ 1 31 0 0], v0000022886807bd0_0, L_0000022886830358;
L_000002288680a970 .cmp/eq 32, L_000002288680a290, L_00000228868303a0;
L_000002288680ae70 .functor MUXZ 1, o00000228867ae448, v0000022886808850_0, L_000002288680a970, C4<>;
S_0000022886742ef0 .scope module, "slave" "i2c_slave" 2 36, 4 3 0, S_0000022886774ce0;
 .timescale -9 -12;
    .port_info 0 /INOUT 1 "sda";
    .port_info 1 /INOUT 1 "scl";
P_0000022886774e70 .param/l "ADDRESS" 1 4 8, C4<0101010>;
P_0000022886774ea8 .param/l "READ_ADDR" 1 4 10, +C4<00000000000000000000000000000000>;
P_0000022886774ee0 .param/l "READ_DATA" 1 4 12, +C4<00000000000000000000000000000010>;
P_0000022886774f18 .param/l "SEND_ACK" 1 4 11, +C4<00000000000000000000000000000001>;
P_0000022886774f50 .param/l "SEND_ACK2" 1 4 14, +C4<00000000000000000000000000000100>;
P_0000022886774f88 .param/l "WRITE_DATA" 1 4 13, +C4<00000000000000000000000000000011>;
v0000022886807c70_0 .net *"_ivl_0", 31 0, L_000002288680a150;  1 drivers
L_00000228868303e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022886807db0_0 .net *"_ivl_3", 30 0, L_00000228868303e8;  1 drivers
L_0000022886830430 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022886808710_0 .net/2u *"_ivl_4", 31 0, L_0000022886830430;  1 drivers
v0000022886808990_0 .net *"_ivl_6", 0 0, L_000002288680b2d0;  1 drivers
o00000228867aeb08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022886808a30_0 name=_ivl_8
v0000022886808ad0_0 .var "addr", 7 0;
v0000022886808b70_0 .var "counter", 7 0;
v0000022886808e90_0 .var "data_in", 7 0;
v0000022886808f30_0 .var "data_out", 7 0;
v0000022886807e50_0 .net "scl", 0 0, L_000002288680bcd0;  alias, 1 drivers
v0000022886807b30_0 .net8 "sda", 0 0, RS_00000228867ae6b8;  alias, 2 drivers
v0000022886807ef0_0 .var "sda_in", 0 0;
v0000022886807d10_0 .var "sda_out", 0 0;
v00000228868073b0_0 .var "start", 0 0;
v0000022886807590_0 .var "state", 7 0;
v0000022886807630_0 .var "write_enable", 0 0;
E_00000228867ab5a0 .event negedge, v0000022886808c10_0;
E_00000228867ab720 .event posedge, v0000022886808c10_0;
E_00000228867ab660 .event posedge, v00000228868085d0_0;
E_00000228867ab460 .event negedge, v00000228868085d0_0;
L_000002288680a150 .concat [ 1 31 0 0], v0000022886807630_0, L_00000228868303e8;
L_000002288680b2d0 .cmp/eq 32, L_000002288680a150, L_0000022886830430;
L_000002288680b7d0 .functor MUXZ 1, o00000228867aeb08, v0000022886807d10_0, L_000002288680b2d0, C4<>;
    .scope S_0000022886792960;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000228868082b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022886808530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000228868074f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000022886792960;
T_1 ;
    %wait E_00000228867abd20;
    %load/vec4 v00000228868082b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000228868074f0_0;
    %inv;
    %assign/vec4 v00000228868074f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000228868082b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000228868082b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000228868082b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022886792960;
T_2 ;
    %wait E_00000228867ab420;
    %load/vec4 v0000022886807f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886808530_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022886807a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_2.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022886807a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_2.5;
    %jmp/1 T_2.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022886807a90_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
T_2.4;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886808530_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886808530_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022886792960;
T_3 ;
    %wait E_00000228867ab560;
    %load/vec4 v0000022886807f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000022886807a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0000022886807310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %load/vec4 v0000022886807270_0;
    %load/vec4 v0000022886808670_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022886807810_0, 0;
    %load/vec4 v0000022886808cb0_0;
    %assign/vec4 v00000228868080d0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
T_3.13 ;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v00000228868079f0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v00000228868079f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v00000228868079f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000228868079f0_0, 0;
T_3.15 ;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v00000228868085d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v00000228868079f0_0, 0;
    %load/vec4 v0000022886807810_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
T_3.19 ;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
T_3.17 ;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v00000228868079f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v00000228868079f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000228868079f0_0, 0;
T_3.21 ;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v00000228868085d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.24, 4;
    %load/vec4 v0000022886807310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
T_3.23 ;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v00000228868085d0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v00000228868079f0_0;
    %assign/vec4/off/d v0000022886807950_0, 4, 5;
    %load/vec4 v00000228868079f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v00000228868079f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000228868079f0_0, 0;
T_3.26 ;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022886807a90_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022886792960;
T_4 ;
    %wait E_00000228867ab420;
    %load/vec4 v0000022886807f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886807bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886808850_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022886807a90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886807bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886808850_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000022886807810_0;
    %load/vec4 v00000228868079f0_0;
    %part/u 1;
    %assign/vec4 v0000022886808850_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886807bd0_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886807bd0_0, 0;
    %load/vec4 v00000228868080d0_0;
    %load/vec4 v00000228868079f0_0;
    %part/u 1;
    %assign/vec4 v0000022886808850_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886807bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886808850_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886807bd0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886807bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886808850_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022886742ef0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022886807590_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022886808e90_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000022886808f30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022886807d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022886807ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228868073b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022886807630_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000022886742ef0;
T_6 ;
    %wait E_00000228867ab460;
    %load/vec4 v00000228868073b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v0000022886807e50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000228868073b0_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000022886808b70_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022886742ef0;
T_7 ;
    %wait E_00000228867ab660;
    %load/vec4 v00000228868073b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v0000022886807e50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022886807590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228868073b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886807630_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022886742ef0;
T_8 ;
    %wait E_00000228867ab720;
    %load/vec4 v00000228868073b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000022886807590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0000022886807b30_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000022886808b70_0;
    %assign/vec4/off/d v0000022886808ad0_0, 4, 5;
    %load/vec4 v0000022886808b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000022886807590_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000022886808b70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000022886808b70_0, 0;
T_8.9 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0000022886808ad0_0;
    %parti/s 7, 1, 2;
    %cmpi/e 42, 0, 7;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000022886808b70_0, 0;
    %load/vec4 v0000022886808ad0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000022886807590_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000022886807590_0, 0;
T_8.13 ;
T_8.10 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0000022886807b30_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000022886808b70_0;
    %assign/vec4/off/d v0000022886808e90_0, 4, 5;
    %load/vec4 v0000022886808b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000022886807590_0, 0;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0000022886808b70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000022886808b70_0, 0;
T_8.15 ;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022886807590_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000022886808b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022886807590_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0000022886808b70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000022886808b70_0, 0;
T_8.17 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022886742ef0;
T_9 ;
    %wait E_00000228867ab5a0;
    %load/vec4 v0000022886807590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886807630_0, 0;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886807d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886807630_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886807630_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000022886808f30_0;
    %load/vec4 v0000022886808b70_0;
    %part/u 1;
    %assign/vec4 v0000022886807d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886807630_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022886807d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022886807630_0, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022886774ce0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002288680b9b0_0, 0, 1;
T_10.0 ;
    %load/vec4 v000002288680b9b0_0;
    %inv;
    %store/vec4 v00000228868076d0_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000228868076d0_0;
    %store/vec4 v000002288680b9b0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000022886774ce0;
T_11 ;
    %vpi_call 2 50 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022886774ce0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002288680b9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002288680baf0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002288680baf0_0, 0, 1;
    %pushi/vec4 42, 0, 7;
    %store/vec4 v000002288680a3d0_0, 0, 7;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000002288680ab50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002288680a470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002288680b730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002288680b730_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "i2c_master_tb.v";
    "i2c_master.v";
    "i2c_slave.v";
