#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe5cbd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe20320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe278a0 .functor NOT 1, L_0xe8eee0, C4<0>, C4<0>, C4<0>;
L_0xe8ecc0 .functor XOR 2, L_0xe8eb60, L_0xe8ec20, C4<00>, C4<00>;
L_0xe8edd0 .functor XOR 2, L_0xe8ecc0, L_0xe8ed30, C4<00>, C4<00>;
v0xe877e0_0 .net *"_ivl_10", 1 0, L_0xe8ed30;  1 drivers
v0xe878e0_0 .net *"_ivl_12", 1 0, L_0xe8edd0;  1 drivers
v0xe879c0_0 .net *"_ivl_2", 1 0, L_0xe8aba0;  1 drivers
v0xe87a80_0 .net *"_ivl_4", 1 0, L_0xe8eb60;  1 drivers
v0xe87b60_0 .net *"_ivl_6", 1 0, L_0xe8ec20;  1 drivers
v0xe87c90_0 .net *"_ivl_8", 1 0, L_0xe8ecc0;  1 drivers
v0xe87d70_0 .net "a", 0 0, v0xe831d0_0;  1 drivers
v0xe87e10_0 .net "b", 0 0, v0xe83270_0;  1 drivers
v0xe87eb0_0 .net "c", 0 0, v0xe83310_0;  1 drivers
v0xe87f50_0 .var "clk", 0 0;
v0xe87ff0_0 .net "d", 0 0, v0xe83450_0;  1 drivers
v0xe88090_0 .net "out_pos_dut", 0 0, L_0xe8e800;  1 drivers
v0xe88130_0 .net "out_pos_ref", 0 0, L_0xe89660;  1 drivers
v0xe881d0_0 .net "out_sop_dut", 0 0, L_0xe8a570;  1 drivers
v0xe88270_0 .net "out_sop_ref", 0 0, L_0xe5e0e0;  1 drivers
v0xe88310_0 .var/2u "stats1", 223 0;
v0xe883b0_0 .var/2u "strobe", 0 0;
v0xe88450_0 .net "tb_match", 0 0, L_0xe8eee0;  1 drivers
v0xe88520_0 .net "tb_mismatch", 0 0, L_0xe278a0;  1 drivers
v0xe885c0_0 .net "wavedrom_enable", 0 0, v0xe83720_0;  1 drivers
v0xe88690_0 .net "wavedrom_title", 511 0, v0xe837c0_0;  1 drivers
L_0xe8aba0 .concat [ 1 1 0 0], L_0xe89660, L_0xe5e0e0;
L_0xe8eb60 .concat [ 1 1 0 0], L_0xe89660, L_0xe5e0e0;
L_0xe8ec20 .concat [ 1 1 0 0], L_0xe8e800, L_0xe8a570;
L_0xe8ed30 .concat [ 1 1 0 0], L_0xe89660, L_0xe5e0e0;
L_0xe8eee0 .cmp/eeq 2, L_0xe8aba0, L_0xe8edd0;
S_0xe245d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe20320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe27c80 .functor AND 1, v0xe83310_0, v0xe83450_0, C4<1>, C4<1>;
L_0xe28060 .functor NOT 1, v0xe831d0_0, C4<0>, C4<0>, C4<0>;
L_0xe28440 .functor NOT 1, v0xe83270_0, C4<0>, C4<0>, C4<0>;
L_0xe286c0 .functor AND 1, L_0xe28060, L_0xe28440, C4<1>, C4<1>;
L_0xe41060 .functor AND 1, L_0xe286c0, v0xe83310_0, C4<1>, C4<1>;
L_0xe5e0e0 .functor OR 1, L_0xe27c80, L_0xe41060, C4<0>, C4<0>;
L_0xe88ae0 .functor NOT 1, v0xe83270_0, C4<0>, C4<0>, C4<0>;
L_0xe88b50 .functor OR 1, L_0xe88ae0, v0xe83450_0, C4<0>, C4<0>;
L_0xe88c60 .functor AND 1, v0xe83310_0, L_0xe88b50, C4<1>, C4<1>;
L_0xe88d20 .functor NOT 1, v0xe831d0_0, C4<0>, C4<0>, C4<0>;
L_0xe88df0 .functor OR 1, L_0xe88d20, v0xe83270_0, C4<0>, C4<0>;
L_0xe88e60 .functor AND 1, L_0xe88c60, L_0xe88df0, C4<1>, C4<1>;
L_0xe88fe0 .functor NOT 1, v0xe83270_0, C4<0>, C4<0>, C4<0>;
L_0xe89050 .functor OR 1, L_0xe88fe0, v0xe83450_0, C4<0>, C4<0>;
L_0xe88f70 .functor AND 1, v0xe83310_0, L_0xe89050, C4<1>, C4<1>;
L_0xe891e0 .functor NOT 1, v0xe831d0_0, C4<0>, C4<0>, C4<0>;
L_0xe892e0 .functor OR 1, L_0xe891e0, v0xe83450_0, C4<0>, C4<0>;
L_0xe893a0 .functor AND 1, L_0xe88f70, L_0xe892e0, C4<1>, C4<1>;
L_0xe89550 .functor XNOR 1, L_0xe88e60, L_0xe893a0, C4<0>, C4<0>;
v0xe271d0_0 .net *"_ivl_0", 0 0, L_0xe27c80;  1 drivers
v0xe275d0_0 .net *"_ivl_12", 0 0, L_0xe88ae0;  1 drivers
v0xe279b0_0 .net *"_ivl_14", 0 0, L_0xe88b50;  1 drivers
v0xe27d90_0 .net *"_ivl_16", 0 0, L_0xe88c60;  1 drivers
v0xe28170_0 .net *"_ivl_18", 0 0, L_0xe88d20;  1 drivers
v0xe28550_0 .net *"_ivl_2", 0 0, L_0xe28060;  1 drivers
v0xe287d0_0 .net *"_ivl_20", 0 0, L_0xe88df0;  1 drivers
v0xe81740_0 .net *"_ivl_24", 0 0, L_0xe88fe0;  1 drivers
v0xe81820_0 .net *"_ivl_26", 0 0, L_0xe89050;  1 drivers
v0xe81900_0 .net *"_ivl_28", 0 0, L_0xe88f70;  1 drivers
v0xe819e0_0 .net *"_ivl_30", 0 0, L_0xe891e0;  1 drivers
v0xe81ac0_0 .net *"_ivl_32", 0 0, L_0xe892e0;  1 drivers
v0xe81ba0_0 .net *"_ivl_36", 0 0, L_0xe89550;  1 drivers
L_0x7f8fecf96018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe81c60_0 .net *"_ivl_38", 0 0, L_0x7f8fecf96018;  1 drivers
v0xe81d40_0 .net *"_ivl_4", 0 0, L_0xe28440;  1 drivers
v0xe81e20_0 .net *"_ivl_6", 0 0, L_0xe286c0;  1 drivers
v0xe81f00_0 .net *"_ivl_8", 0 0, L_0xe41060;  1 drivers
v0xe81fe0_0 .net "a", 0 0, v0xe831d0_0;  alias, 1 drivers
v0xe820a0_0 .net "b", 0 0, v0xe83270_0;  alias, 1 drivers
v0xe82160_0 .net "c", 0 0, v0xe83310_0;  alias, 1 drivers
v0xe82220_0 .net "d", 0 0, v0xe83450_0;  alias, 1 drivers
v0xe822e0_0 .net "out_pos", 0 0, L_0xe89660;  alias, 1 drivers
v0xe823a0_0 .net "out_sop", 0 0, L_0xe5e0e0;  alias, 1 drivers
v0xe82460_0 .net "pos0", 0 0, L_0xe88e60;  1 drivers
v0xe82520_0 .net "pos1", 0 0, L_0xe893a0;  1 drivers
L_0xe89660 .functor MUXZ 1, L_0x7f8fecf96018, L_0xe88e60, L_0xe89550, C4<>;
S_0xe826a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe20320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe831d0_0 .var "a", 0 0;
v0xe83270_0 .var "b", 0 0;
v0xe83310_0 .var "c", 0 0;
v0xe833b0_0 .net "clk", 0 0, v0xe87f50_0;  1 drivers
v0xe83450_0 .var "d", 0 0;
v0xe83540_0 .var/2u "fail", 0 0;
v0xe835e0_0 .var/2u "fail1", 0 0;
v0xe83680_0 .net "tb_match", 0 0, L_0xe8eee0;  alias, 1 drivers
v0xe83720_0 .var "wavedrom_enable", 0 0;
v0xe837c0_0 .var "wavedrom_title", 511 0;
E_0xe34bc0/0 .event negedge, v0xe833b0_0;
E_0xe34bc0/1 .event posedge, v0xe833b0_0;
E_0xe34bc0 .event/or E_0xe34bc0/0, E_0xe34bc0/1;
S_0xe829d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe826a0;
 .timescale -12 -12;
v0xe82c10_0 .var/2s "i", 31 0;
E_0xe34a60 .event posedge, v0xe833b0_0;
S_0xe82d10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe826a0;
 .timescale -12 -12;
v0xe82f10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe82ff0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe826a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe839a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe20320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe89810 .functor NOT 1, v0xe831d0_0, C4<0>, C4<0>, C4<0>;
L_0xe898a0 .functor NOT 1, v0xe83270_0, C4<0>, C4<0>, C4<0>;
L_0xe89a40 .functor AND 1, L_0xe89810, L_0xe898a0, C4<1>, C4<1>;
L_0xe89b50 .functor AND 1, L_0xe89a40, v0xe83310_0, C4<1>, C4<1>;
L_0xe89d50 .functor NOT 1, v0xe83450_0, C4<0>, C4<0>, C4<0>;
L_0xe89ed0 .functor AND 1, L_0xe89b50, L_0xe89d50, C4<1>, C4<1>;
L_0xe8a020 .functor NOT 1, v0xe831d0_0, C4<0>, C4<0>, C4<0>;
L_0xe8a1a0 .functor AND 1, L_0xe8a020, v0xe83270_0, C4<1>, C4<1>;
L_0xe8a2b0 .functor AND 1, L_0xe8a1a0, v0xe83310_0, C4<1>, C4<1>;
L_0xe8a370 .functor AND 1, L_0xe8a2b0, v0xe83450_0, C4<1>, C4<1>;
L_0xe8a490 .functor AND 1, v0xe831d0_0, v0xe83270_0, C4<1>, C4<1>;
L_0xe8a500 .functor AND 1, L_0xe8a490, v0xe83310_0, C4<1>, C4<1>;
L_0xe8a5e0 .functor AND 1, L_0xe8a500, v0xe83450_0, C4<1>, C4<1>;
L_0xe8a6a0 .functor OR 1, L_0xe89ed0, L_0xe8a370, C4<0>, C4<0>;
L_0xe8a570 .functor OR 1, L_0xe8a6a0, L_0xe8a5e0, C4<0>, C4<0>;
L_0xe8a920 .functor OR 1, v0xe831d0_0, v0xe83270_0, C4<0>, C4<0>;
L_0xe8aa20 .functor NOT 1, v0xe83310_0, C4<0>, C4<0>, C4<0>;
L_0xe8aa90 .functor OR 1, L_0xe8a920, L_0xe8aa20, C4<0>, C4<0>;
L_0xe8ac40 .functor NOT 1, v0xe83450_0, C4<0>, C4<0>, C4<0>;
L_0xe8acb0 .functor OR 1, L_0xe8aa90, L_0xe8ac40, C4<0>, C4<0>;
L_0xe8ae70 .functor NOT 1, v0xe83270_0, C4<0>, C4<0>, C4<0>;
L_0xe8aee0 .functor OR 1, v0xe831d0_0, L_0xe8ae70, C4<0>, C4<0>;
L_0xe8b060 .functor OR 1, L_0xe8aee0, v0xe83310_0, C4<0>, C4<0>;
L_0xe8b120 .functor NOT 1, v0xe83450_0, C4<0>, C4<0>, C4<0>;
L_0xe8b260 .functor OR 1, L_0xe8b060, L_0xe8b120, C4<0>, C4<0>;
L_0xe8b370 .functor AND 1, L_0xe8acb0, L_0xe8b260, C4<1>, C4<1>;
L_0xe8b560 .functor NOT 1, v0xe831d0_0, C4<0>, C4<0>, C4<0>;
L_0xe8b5d0 .functor OR 1, L_0xe8b560, v0xe83270_0, C4<0>, C4<0>;
L_0xe8b780 .functor OR 1, L_0xe8b5d0, v0xe83310_0, C4<0>, C4<0>;
L_0xe8b840 .functor OR 1, L_0xe8b780, v0xe83450_0, C4<0>, C4<0>;
L_0xe8ba00 .functor AND 1, L_0xe8b370, L_0xe8b840, C4<1>, C4<1>;
L_0xe8bb10 .functor NOT 1, v0xe831d0_0, C4<0>, C4<0>, C4<0>;
L_0xe8bc90 .functor OR 1, L_0xe8bb10, v0xe83270_0, C4<0>, C4<0>;
L_0xe8bd50 .functor OR 1, L_0xe8bc90, v0xe83310_0, C4<0>, C4<0>;
L_0xe8bf30 .functor NOT 1, v0xe83450_0, C4<0>, C4<0>, C4<0>;
L_0xe8bfa0 .functor OR 1, L_0xe8bd50, L_0xe8bf30, C4<0>, C4<0>;
L_0xe8c1e0 .functor AND 1, L_0xe8ba00, L_0xe8bfa0, C4<1>, C4<1>;
L_0xe8c2f0 .functor NOT 1, v0xe831d0_0, C4<0>, C4<0>, C4<0>;
L_0xe8c0b0 .functor NOT 1, v0xe83270_0, C4<0>, C4<0>, C4<0>;
L_0xe8c120 .functor OR 1, L_0xe8c2f0, L_0xe8c0b0, C4<0>, C4<0>;
L_0xe8c640 .functor NOT 1, v0xe83310_0, C4<0>, C4<0>, C4<0>;
L_0xe8c6b0 .functor OR 1, L_0xe8c120, L_0xe8c640, C4<0>, C4<0>;
L_0xe8c920 .functor OR 1, L_0xe8c6b0, v0xe83450_0, C4<0>, C4<0>;
L_0xe8c9e0 .functor AND 1, L_0xe8c1e0, L_0xe8c920, C4<1>, C4<1>;
L_0xe8cc60 .functor OR 1, v0xe831d0_0, v0xe83270_0, C4<0>, C4<0>;
L_0xe8cee0 .functor NOT 1, v0xe83450_0, C4<0>, C4<0>, C4<0>;
L_0xe8d2e0 .functor OR 1, L_0xe8cc60, L_0xe8cee0, C4<0>, C4<0>;
L_0xe8d3f0 .functor AND 1, L_0xe8c9e0, L_0xe8d2e0, C4<1>, C4<1>;
L_0xe8d690 .functor NOT 1, v0xe83270_0, C4<0>, C4<0>, C4<0>;
L_0xe8d700 .functor OR 1, v0xe831d0_0, L_0xe8d690, C4<0>, C4<0>;
L_0xe8db70 .functor OR 1, L_0xe8d700, v0xe83450_0, C4<0>, C4<0>;
L_0xe8dc30 .functor AND 1, L_0xe8d3f0, L_0xe8db70, C4<1>, C4<1>;
L_0xe8def0 .functor NOT 1, v0xe831d0_0, C4<0>, C4<0>, C4<0>;
L_0xe8df60 .functor NOT 1, v0xe83270_0, C4<0>, C4<0>, C4<0>;
L_0xe8e190 .functor OR 1, L_0xe8def0, L_0xe8df60, C4<0>, C4<0>;
L_0xe8e2a0 .functor NOT 1, v0xe83310_0, C4<0>, C4<0>, C4<0>;
L_0xe8e6f0 .functor OR 1, L_0xe8e190, L_0xe8e2a0, C4<0>, C4<0>;
L_0xe8e800 .functor AND 1, L_0xe8dc30, L_0xe8e6f0, C4<1>, C4<1>;
v0xe83b60_0 .net *"_ivl_0", 0 0, L_0xe89810;  1 drivers
v0xe83c40_0 .net *"_ivl_100", 0 0, L_0xe8db70;  1 drivers
v0xe83d20_0 .net *"_ivl_102", 0 0, L_0xe8dc30;  1 drivers
v0xe83e10_0 .net *"_ivl_104", 0 0, L_0xe8def0;  1 drivers
v0xe83ef0_0 .net *"_ivl_106", 0 0, L_0xe8df60;  1 drivers
v0xe84020_0 .net *"_ivl_108", 0 0, L_0xe8e190;  1 drivers
v0xe84100_0 .net *"_ivl_110", 0 0, L_0xe8e2a0;  1 drivers
v0xe841e0_0 .net *"_ivl_112", 0 0, L_0xe8e6f0;  1 drivers
v0xe842c0_0 .net *"_ivl_12", 0 0, L_0xe8a020;  1 drivers
v0xe84430_0 .net *"_ivl_14", 0 0, L_0xe8a1a0;  1 drivers
v0xe84510_0 .net *"_ivl_16", 0 0, L_0xe8a2b0;  1 drivers
v0xe845f0_0 .net *"_ivl_2", 0 0, L_0xe898a0;  1 drivers
v0xe846d0_0 .net *"_ivl_20", 0 0, L_0xe8a490;  1 drivers
v0xe847b0_0 .net *"_ivl_22", 0 0, L_0xe8a500;  1 drivers
v0xe84890_0 .net *"_ivl_26", 0 0, L_0xe8a6a0;  1 drivers
v0xe84970_0 .net *"_ivl_30", 0 0, L_0xe8a920;  1 drivers
v0xe84a50_0 .net *"_ivl_32", 0 0, L_0xe8aa20;  1 drivers
v0xe84c40_0 .net *"_ivl_34", 0 0, L_0xe8aa90;  1 drivers
v0xe84d20_0 .net *"_ivl_36", 0 0, L_0xe8ac40;  1 drivers
v0xe84e00_0 .net *"_ivl_38", 0 0, L_0xe8acb0;  1 drivers
v0xe84ee0_0 .net *"_ivl_4", 0 0, L_0xe89a40;  1 drivers
v0xe84fc0_0 .net *"_ivl_40", 0 0, L_0xe8ae70;  1 drivers
v0xe850a0_0 .net *"_ivl_42", 0 0, L_0xe8aee0;  1 drivers
v0xe85180_0 .net *"_ivl_44", 0 0, L_0xe8b060;  1 drivers
v0xe85260_0 .net *"_ivl_46", 0 0, L_0xe8b120;  1 drivers
v0xe85340_0 .net *"_ivl_48", 0 0, L_0xe8b260;  1 drivers
v0xe85420_0 .net *"_ivl_50", 0 0, L_0xe8b370;  1 drivers
v0xe85500_0 .net *"_ivl_52", 0 0, L_0xe8b560;  1 drivers
v0xe855e0_0 .net *"_ivl_54", 0 0, L_0xe8b5d0;  1 drivers
v0xe856c0_0 .net *"_ivl_56", 0 0, L_0xe8b780;  1 drivers
v0xe857a0_0 .net *"_ivl_58", 0 0, L_0xe8b840;  1 drivers
v0xe85880_0 .net *"_ivl_6", 0 0, L_0xe89b50;  1 drivers
v0xe85960_0 .net *"_ivl_60", 0 0, L_0xe8ba00;  1 drivers
v0xe85c50_0 .net *"_ivl_62", 0 0, L_0xe8bb10;  1 drivers
v0xe85d30_0 .net *"_ivl_64", 0 0, L_0xe8bc90;  1 drivers
v0xe85e10_0 .net *"_ivl_66", 0 0, L_0xe8bd50;  1 drivers
v0xe85ef0_0 .net *"_ivl_68", 0 0, L_0xe8bf30;  1 drivers
v0xe85fd0_0 .net *"_ivl_70", 0 0, L_0xe8bfa0;  1 drivers
v0xe860b0_0 .net *"_ivl_72", 0 0, L_0xe8c1e0;  1 drivers
v0xe86190_0 .net *"_ivl_74", 0 0, L_0xe8c2f0;  1 drivers
v0xe86270_0 .net *"_ivl_76", 0 0, L_0xe8c0b0;  1 drivers
v0xe86350_0 .net *"_ivl_78", 0 0, L_0xe8c120;  1 drivers
v0xe86430_0 .net *"_ivl_8", 0 0, L_0xe89d50;  1 drivers
v0xe86510_0 .net *"_ivl_80", 0 0, L_0xe8c640;  1 drivers
v0xe865f0_0 .net *"_ivl_82", 0 0, L_0xe8c6b0;  1 drivers
v0xe866d0_0 .net *"_ivl_84", 0 0, L_0xe8c920;  1 drivers
v0xe867b0_0 .net *"_ivl_86", 0 0, L_0xe8c9e0;  1 drivers
v0xe86890_0 .net *"_ivl_88", 0 0, L_0xe8cc60;  1 drivers
v0xe86970_0 .net *"_ivl_90", 0 0, L_0xe8cee0;  1 drivers
v0xe86a50_0 .net *"_ivl_92", 0 0, L_0xe8d2e0;  1 drivers
v0xe86b30_0 .net *"_ivl_94", 0 0, L_0xe8d3f0;  1 drivers
v0xe86c10_0 .net *"_ivl_96", 0 0, L_0xe8d690;  1 drivers
v0xe86cf0_0 .net *"_ivl_98", 0 0, L_0xe8d700;  1 drivers
v0xe86dd0_0 .net "a", 0 0, v0xe831d0_0;  alias, 1 drivers
v0xe86e70_0 .net "b", 0 0, v0xe83270_0;  alias, 1 drivers
v0xe86f60_0 .net "c", 0 0, v0xe83310_0;  alias, 1 drivers
v0xe87050_0 .net "d", 0 0, v0xe83450_0;  alias, 1 drivers
v0xe87140_0 .net "m15", 0 0, L_0xe8a5e0;  1 drivers
v0xe87200_0 .net "m2", 0 0, L_0xe89ed0;  1 drivers
v0xe872c0_0 .net "m7", 0 0, L_0xe8a370;  1 drivers
v0xe87380_0 .net "out_pos", 0 0, L_0xe8e800;  alias, 1 drivers
v0xe87440_0 .net "out_sop", 0 0, L_0xe8a570;  alias, 1 drivers
S_0xe875c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe20320;
 .timescale -12 -12;
E_0xe1c9f0 .event anyedge, v0xe883b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe883b0_0;
    %nor/r;
    %assign/vec4 v0xe883b0_0, 0;
    %wait E_0xe1c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe826a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe83540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe835e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe826a0;
T_4 ;
    %wait E_0xe34bc0;
    %load/vec4 v0xe83680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe83540_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe826a0;
T_5 ;
    %wait E_0xe34a60;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %wait E_0xe34a60;
    %load/vec4 v0xe83540_0;
    %store/vec4 v0xe835e0_0, 0, 1;
    %fork t_1, S_0xe829d0;
    %jmp t_0;
    .scope S_0xe829d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe82c10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe82c10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe34a60;
    %load/vec4 v0xe82c10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe82c10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe82c10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe826a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe34bc0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe83450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe83270_0, 0;
    %assign/vec4 v0xe831d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe83540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe835e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe20320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe87f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe883b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe20320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe87f50_0;
    %inv;
    %store/vec4 v0xe87f50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe20320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe833b0_0, v0xe88520_0, v0xe87d70_0, v0xe87e10_0, v0xe87eb0_0, v0xe87ff0_0, v0xe88270_0, v0xe881d0_0, v0xe88130_0, v0xe88090_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe20320;
T_9 ;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe88310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe20320;
T_10 ;
    %wait E_0xe34bc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe88310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe88310_0, 4, 32;
    %load/vec4 v0xe88450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe88310_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe88310_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe88310_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe88270_0;
    %load/vec4 v0xe88270_0;
    %load/vec4 v0xe881d0_0;
    %xor;
    %load/vec4 v0xe88270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe88310_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe88310_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe88130_0;
    %load/vec4 v0xe88130_0;
    %load/vec4 v0xe88090_0;
    %xor;
    %load/vec4 v0xe88130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe88310_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe88310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe88310_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter3/response2/top_module.sv";
