{"sha": "02469d3a1d3bdd234ec3832c4a26853586c75f2a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDI0NjlkM2ExZDNiZGQyMzRlYzM4MzJjNGEyNjg1MzU4NmM3NWYyYQ==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2018-09-28T15:30:46Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2018-09-28T15:30:46Z"}, "message": "i386.h (SSE_REGNO): Fix check for FIRST_REX_SSE_REG.\n\n\t* config/i386/i386.h (SSE_REGNO): Fix check for FIRST_REX_SSE_REG.\n\t(GET_SSE_REGNO): Rename from SSE_REGNO.  Update all uses for rename.\n\nFrom-SVN: r264695", "tree": {"sha": "44943a4df0aa1338370dd65848f35eea9716b79d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/44943a4df0aa1338370dd65848f35eea9716b79d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/02469d3a1d3bdd234ec3832c4a26853586c75f2a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/02469d3a1d3bdd234ec3832c4a26853586c75f2a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/02469d3a1d3bdd234ec3832c4a26853586c75f2a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/02469d3a1d3bdd234ec3832c4a26853586c75f2a/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "adb67ffba8c1527fefebc77af9018dffd235eea6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/adb67ffba8c1527fefebc77af9018dffd235eea6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/adb67ffba8c1527fefebc77af9018dffd235eea6"}], "stats": {"total": 35, "additions": 20, "deletions": 15}, "files": [{"sha": "6a68c189fb747b90877ef8a8131c217d879ed52e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 1, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=02469d3a1d3bdd234ec3832c4a26853586c75f2a", "patch": "@@ -1,6 +1,11 @@\n 2018-09-28  Uros Bizjak  <ubizjak@gmail.com>\n \n-\t* config/i386/i386.h (CC_REGNO): Remove FPSR_REGS.\n+\t* config/i386/i386.h (SSE_REGNO): Fix check for FIRST_REX_SSE_REG.\n+\t(GET_SSE_REGNO): Rename from SSE_REGNO.  Update all uses for rename.\n+\n+2018-09-28  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.h (CC_REGNO): Remove FPSR_REG.\n \t* config/i386/i386.c (ix86_fixed_condition_code_regs): Use\n \tINVALID_REGNUM instead of FPSR_REG.\n \t(ix86_md_asm_adjust): Do not clobber FPSR_REG."}, {"sha": "176cce521b732e78d83028ceddc1b49ab43cded3", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=02469d3a1d3bdd234ec3832c4a26853586c75f2a", "patch": "@@ -7869,7 +7869,7 @@ construct_container (machine_mode mode, machine_mode orig_mode,\n       case X86_64_SSEDF_CLASS:\n \tif (mode != BLKmode)\n \t  return gen_reg_or_parallel (mode, orig_mode,\n-\t\t\t\t      SSE_REGNO (sse_regno));\n+\t\t\t\t      GET_SSE_REGNO (sse_regno));\n \tbreak;\n       case X86_64_X87_CLASS:\n       case X86_64_COMPLEX_X87_CLASS:\n@@ -7885,15 +7885,15 @@ construct_container (machine_mode mode, machine_mode orig_mode,\n       && regclass[1] == X86_64_SSEUP_CLASS\n       && mode != BLKmode)\n     return gen_reg_or_parallel (mode, orig_mode,\n-\t\t\t\tSSE_REGNO (sse_regno));\n+\t\t\t\tGET_SSE_REGNO (sse_regno));\n   if (n == 4\n       && regclass[0] == X86_64_SSE_CLASS\n       && regclass[1] == X86_64_SSEUP_CLASS\n       && regclass[2] == X86_64_SSEUP_CLASS\n       && regclass[3] == X86_64_SSEUP_CLASS\n       && mode != BLKmode)\n     return gen_reg_or_parallel (mode, orig_mode,\n-\t\t\t\tSSE_REGNO (sse_regno));\n+\t\t\t\tGET_SSE_REGNO (sse_regno));\n   if (n == 8\n       && regclass[0] == X86_64_SSE_CLASS\n       && regclass[1] == X86_64_SSEUP_CLASS\n@@ -7905,7 +7905,7 @@ construct_container (machine_mode mode, machine_mode orig_mode,\n       && regclass[7] == X86_64_SSEUP_CLASS\n       && mode != BLKmode)\n     return gen_reg_or_parallel (mode, orig_mode,\n-\t\t\t\tSSE_REGNO (sse_regno));\n+\t\t\t\tGET_SSE_REGNO (sse_regno));\n   if (n == 2\n       && regclass[0] == X86_64_X87_CLASS\n       && regclass[1] == X86_64_X87UP_CLASS)\n@@ -7952,15 +7952,15 @@ construct_container (machine_mode mode, machine_mode orig_mode,\n \t    exp [nexps++]\n \t      = gen_rtx_EXPR_LIST (VOIDmode,\n \t\t\t\t   gen_rtx_REG (SFmode,\n-\t\t\t\t\t\tSSE_REGNO (sse_regno)),\n+\t\t\t\t\t\tGET_SSE_REGNO (sse_regno)),\n \t\t\t\t   GEN_INT (i*8));\n \t    sse_regno++;\n \t    break;\n \t  case X86_64_SSEDF_CLASS:\n \t    exp [nexps++]\n \t      = gen_rtx_EXPR_LIST (VOIDmode,\n \t\t\t\t   gen_rtx_REG (DFmode,\n-\t\t\t\t\t\tSSE_REGNO (sse_regno)),\n+\t\t\t\t\t\tGET_SSE_REGNO (sse_regno)),\n \t\t\t\t   GEN_INT (i*8));\n \t    sse_regno++;\n \t    break;\n@@ -8006,7 +8006,7 @@ construct_container (machine_mode mode, machine_mode orig_mode,\n \t    exp [nexps++]\n \t      = gen_rtx_EXPR_LIST (VOIDmode,\n \t\t\t\t   gen_rtx_REG (tmpmode,\n-\t\t\t\t\t\tSSE_REGNO (sse_regno)),\n+\t\t\t\t\t\tGET_SSE_REGNO (sse_regno)),\n \t\t\t\t   GEN_INT (pos*8));\n \t    sse_regno++;\n \t    break;\n@@ -9322,7 +9322,7 @@ setup_incoming_varargs_64 (CUMULATIVE_ARGS *cum)\n \t  set_mem_alias_set (mem, set);\n \t  set_mem_align (mem, GET_MODE_ALIGNMENT (smode));\n \n-\t  emit_move_insn (mem, gen_rtx_REG (smode, SSE_REGNO (i)));\n+\t  emit_move_insn (mem, gen_rtx_REG (smode, GET_SSE_REGNO (i)));\n \t}\n \n       emit_label (label);"}, {"sha": "b0d2f249db71c636d9e09e6d55460da67bc7fdd0", "filename": "gcc/config/i386/i386.h", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2Fconfig%2Fi386%2Fi386.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2Fconfig%2Fi386%2Fi386.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.h?ref=02469d3a1d3bdd234ec3832c4a26853586c75f2a", "patch": "@@ -1517,10 +1517,10 @@ enum reg_class\n #define FIRST_FLOAT_REG FIRST_STACK_REG\n #define STACK_TOP_P(X) (REG_P (X) && REGNO (X) == FIRST_FLOAT_REG)\n \n-#define SSE_REGNO(N) \\\n-  ((N) < 8 ? FIRST_SSE_REG + (N) \\\n-         : (N) <= LAST_REX_SSE_REG ? (FIRST_REX_SSE_REG + (N) - 8) \\\n-                                   : (FIRST_EXT_REX_SSE_REG + (N) - 16))\n+#define GET_SSE_REGNO(N)\t\t\t\\\n+  ((N) < 8 ? FIRST_SSE_REG + (N)\t\t\\\n+   : (N) < 16 ? FIRST_REX_SSE_REG + (N) - 8\t\\\n+   : FIRST_EXT_REX_SSE_REG + (N) - 16)\n \n /* The class value for index registers, and the one for base regs.  */\n "}, {"sha": "de77308003f9ab59c5568d7dad8050cb987ee2fa", "filename": "gcc/config/i386/predicates.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2Fconfig%2Fi386%2Fpredicates.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2Fconfig%2Fi386%2Fpredicates.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fpredicates.md?ref=02469d3a1d3bdd234ec3832c4a26853586c75f2a", "patch": "@@ -1452,7 +1452,7 @@\n       if (GET_CODE (elt) != SET\n \t  || GET_CODE (SET_DEST (elt)) != REG\n \t  || GET_MODE (SET_DEST (elt)) != V8SImode\n-\t  || REGNO (SET_DEST (elt)) != SSE_REGNO (i)\n+\t  || REGNO (SET_DEST (elt)) != GET_SSE_REGNO (i)\n \t  || SET_SRC (elt) != CONST0_RTX (V8SImode))\n \treturn false;\n     }"}, {"sha": "0b655726c115eeb470360f31d4c606c4823e470e", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/02469d3a1d3bdd234ec3832c4a26853586c75f2a/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=02469d3a1d3bdd234ec3832c4a26853586c75f2a", "patch": "@@ -17499,7 +17499,7 @@\n \n   for (regno = 0; regno < nregs; regno++)\n     XVECEXP (operands[0], 0, regno + 1)\n-      = gen_rtx_SET (gen_rtx_REG (V8SImode, SSE_REGNO (regno)),\n+      = gen_rtx_SET (gen_rtx_REG (V8SImode, GET_SSE_REGNO (regno)),\n \t\t     CONST0_RTX (V8SImode));\n })\n "}]}