m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/intelFPGA/signal2/face_blur/verilog/lab2/simulation/modelsim
vblur
Z1 !s110 1594402910
!i10b 1
!s100 DKcZK0dYcJRGf8Fca^5`o2
I[e@cALJhQFO@;4_OJCGUe2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1594402734
8F:/intelFPGA/signal2/face_blur/verilog/lab2/blur.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/blur.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1594402910.000000
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/blur.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/blur.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2
Z7 tCvgOpt 0
vcalcu_a
R1
!i10b 1
!s100 ?EK>HgZ8]WO2IOcomz2A:2
IJOJk2mVQZ[UnLSFO0?Y2a3
R2
R0
w1594398058
8F:/intelFPGA/signal2/face_blur/verilog/lab2/calcu_a.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/calcu_a.v
L0 1
R3
r1
!s85 0
31
R4
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/calcu_a.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/calcu_a.v|
!i113 1
R5
R6
R7
vcalcu_b
R1
!i10b 1
!s100 lbg5@NED2Q5TF>OMzf?hH2
I=9WkHUJ75Ii]Yk`ILNM7j2
R2
R0
w1594394978
8F:/intelFPGA/signal2/face_blur/verilog/lab2/calcu_b.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/calcu_b.v
L0 1
R3
r1
!s85 0
31
R4
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/calcu_b.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/calcu_b.v|
!i113 1
R5
R6
R7
vcovAB
R1
!i10b 1
!s100 GYG8B][0nOo:5ie:lici[3
IHZPlVo:Xi^Gi16m;[Yf@i0
R2
R0
w1594394941
8F:/intelFPGA/signal2/face_blur/verilog/lab2/covAB.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/covAB.v
L0 1
R3
r1
!s85 0
31
R4
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/covAB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/covAB.v|
!i113 1
R5
R6
R7
ncov@a@b
vdata_ctrl
R1
!i10b 1
!s100 za2C]gagnW<l?7lhTY3CI0
I>5cN9;YeIC0`P:1aEzA`R0
R2
R0
Z8 w1594402308
Z9 8F:/intelFPGA/signal2/face_blur/verilog/lab2/data_ctrl.v
Z10 FF:/intelFPGA/signal2/face_blur/verilog/lab2/data_ctrl.v
L0 29
R3
r1
!s85 0
31
R4
Z11 !s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/data_ctrl.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/data_ctrl.v|
!i113 1
R5
R6
R7
vface_blur
Z13 !s110 1594402909
!i10b 1
!s100 RFC6bGRA?0V<UQCG=;;R?3
IX[3W9lQGS]W6NHFzL>c@F1
R2
R0
w1594398132
8F:/intelFPGA/signal2/face_blur/verilog/lab2/face_blur.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/face_blur.v
L0 1
R3
r1
!s85 0
31
Z14 !s108 1594402909.000000
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/face_blur.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/face_blur.v|
!i113 1
R5
R6
R7
vface_TB
Z15 !s110 1594402911
!i10b 1
!s100 hGEHze4zzRa<2ISPDe5NC0
Id4>z=NhFcPg6O@U@C0?Ie0
R2
R0
w1594401845
8F:/intelFPGA/signal2/face_blur/verilog/lab2/face_TB.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/face_TB.v
L0 2
R3
r1
!s85 0
31
Z16 !s108 1594402911.000000
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/face_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/face_TB.v|
!i113 1
R5
R6
R7
nface_@t@b
vflow_ctrl
R1
!i10b 1
!s100 ]ZNPcaOO4b6IfDg6T:h2L2
IOCAlQ5?]OYe22b:zciRcz0
R2
R0
R8
R9
R10
L0 1
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
voutput_jpg
R13
!i10b 1
!s100 K1BI4oVH=UBRiL;MInBKd3
I9jai90=k0B4LW:hH16llO3
R2
R0
w1594394865
8F:/intelFPGA/signal2/face_blur/verilog/lab2/output_jpg.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/output_jpg.v
L0 1
R3
r1
!s85 0
31
R14
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/output_jpg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/output_jpg.v|
!i113 1
R5
R6
R7
vram1
R13
!i10b 1
!s100 J>Pkf][<hf__hVnHNlUU83
IXcea?P6aLNjfiT15XkHEL2
R2
R0
w1594367226
8F:/intelFPGA/signal2/face_blur/verilog/lab2/ram1.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/ram1.v
L0 40
R3
r1
!s85 0
31
R14
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/ram1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/ram1.v|
!i113 1
R5
R6
R7
vread_data
R13
!i10b 1
!s100 ]bAhgWfgCWG@;Rnd40C9I2
IPGlIJI8:`9Dh]i>_BjXPK0
R2
R0
w1594394805
8F:/intelFPGA/signal2/face_blur/verilog/lab2/read_data.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/read_data.v
L0 1
R3
r1
!s85 0
31
R14
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/read_data.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/read_data.v|
!i113 1
R5
R6
R7
vresult
R15
!i10b 1
!s100 _Bol:N>95Fb`UgQgMUoZz2
I9:@H<@SlZa=67MRBQJO602
R2
R0
w1594394987
8F:/intelFPGA/signal2/face_blur/verilog/lab2/result.v
FF:/intelFPGA/signal2/face_blur/verilog/lab2/result.v
L0 1
R3
r1
!s85 0
31
R16
!s107 F:/intelFPGA/signal2/face_blur/verilog/lab2/result.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/intelFPGA/signal2/face_blur/verilog/lab2|F:/intelFPGA/signal2/face_blur/verilog/lab2/result.v|
!i113 1
R5
R6
R7
