

================================================================
== Vitis HLS Report for 'decision_function_54'
================================================================
* Date:           Tue Mar 11 16:21:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read66, i18 261936" [firmware/BDT.h:86]   --->   Operation 15 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln86_1320 = icmp_slt  i18 %p_read22, i18 261652" [firmware/BDT.h:86]   --->   Operation 16 'icmp' 'icmp_ln86_1320' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln86_1321 = icmp_slt  i18 %p_read66, i18 2390" [firmware/BDT.h:86]   --->   Operation 17 'icmp' 'icmp_ln86_1321' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86_1322 = icmp_slt  i18 %p_read55, i18 260852" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86_1322' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_1323 = icmp_slt  i18 %p_read55, i18 524" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_1323' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_1324 = icmp_slt  i18 %p_read11, i18 262039" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1324' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1325 = icmp_slt  i18 %p_read11, i18 2577" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1325' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1326 = icmp_slt  i18 %p_read22, i18 261278" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1326' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1327 = icmp_slt  i18 %p_read66, i18 261181" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1327' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1328 = icmp_slt  i18 %p_read22, i18 261815" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1328' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1329 = icmp_slt  i18 %p_read33, i18 260586" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1329' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1330 = icmp_slt  i18 %p_read55, i18 129" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1330' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1331 = icmp_slt  i18 %p_read55, i18 331" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1331' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1332 = icmp_slt  i18 %p_read66, i18 3241" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1332' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1333 = icmp_slt  i18 %p_read66, i18 3666" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1333' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1334 = icmp_slt  i18 %p_read66, i18 261417" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1334' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1335 = icmp_slt  i18 %p_read66, i18 261795" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1335' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1336 = icmp_slt  i18 %p_read11, i18 261282" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1336' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1337 = icmp_slt  i18 %p_read22, i18 261283" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1337' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1338 = icmp_slt  i18 %p_read55, i18 390" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1338' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1339 = icmp_slt  i18 %p_read55, i18 261937" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1339' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1340 = icmp_slt  i18 %p_read55, i18 1470" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1340' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1341 = icmp_slt  i18 %p_read22, i18 142" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1341' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1342 = icmp_slt  i18 %p_read11, i18 261256" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1342' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1343 = icmp_slt  i18 %p_read66, i18 29" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1343' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1344 = icmp_slt  i18 %p_read66, i18 501" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1344' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1345 = icmp_slt  i18 %p_read44, i18 140" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1345' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1346 = icmp_slt  i18 %p_read44, i18 378" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1346' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1347 = icmp_slt  i18 %p_read11, i18 1528" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1347' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1348 = icmp_slt  i18 %p_read44, i18 451" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1348' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1349 = icmp_slt  i18 %p_read11, i18 2957" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1349' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1320, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 46 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_623 = xor i1 %icmp_ln86_1320, i1 1" [firmware/BDT.h:104]   --->   Operation 47 'xor' 'xor_ln104_623' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_623" [firmware/BDT.h:104]   --->   Operation 48 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102_1496 = and i1 %icmp_ln86_1322, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102_1496' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_236)   --->   "%xor_ln104_625 = xor i1 %icmp_ln86_1322, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_625' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_236 = and i1 %and_ln102, i1 %xor_ln104_625" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104_236' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_1500 = and i1 %icmp_ln86_1326, i1 %and_ln102_1496" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_1500' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_629 = xor i1 %icmp_ln86_1326, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_629' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_1501 = and i1 %icmp_ln86_1327, i1 %and_ln104_236" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_1501' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1524 = and i1 %icmp_ln86_1335, i1 %xor_ln104_629" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1524' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1509 = and i1 %and_ln102_1524, i1 %and_ln102_1496" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1509' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1500, i1 %and_ln102_1509" [firmware/BDT.h:117]   --->   Operation 57 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 58 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_1497 = and i1 %icmp_ln86_1323, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1497' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_237)   --->   "%xor_ln104_626 = xor i1 %icmp_ln86_1323, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_626' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_237 = and i1 %and_ln104, i1 %xor_ln104_626" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_237' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%xor_ln104_630 = xor i1 %icmp_ln86_1327, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_630' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_1502 = and i1 %icmp_ln86_1328, i1 %and_ln102_1497" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1502' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%and_ln102_1508 = and i1 %icmp_ln86_1334, i1 %and_ln102_1500" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1508' <Predicate = (and_ln102_1500 & and_ln102_1496 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1296)   --->   "%and_ln102_1510 = and i1 %icmp_ln86_1336, i1 %and_ln102_1501" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1510' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%and_ln102_1525 = and i1 %icmp_ln86_1337, i1 %xor_ln104_630" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1525' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%and_ln102_1511 = and i1 %and_ln102_1525, i1 %and_ln104_236" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1511' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%xor_ln117 = xor i1 %and_ln102_1508, i1 1" [firmware/BDT.h:117]   --->   Operation 68 'xor' 'xor_ln117' <Predicate = (and_ln102_1500 & and_ln102_1496 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 69 'zext' 'zext_ln117' <Predicate = (and_ln102_1500 & and_ln102_1496 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%select_ln117 = select i1 %and_ln102_1500, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 70 'select' 'select_ln117' <Predicate = (and_ln102_1496 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%select_ln117_1293 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 71 'select' 'select_ln117_1293' <Predicate = (and_ln102_1496 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%zext_ln117_136 = zext i2 %select_ln117_1293" [firmware/BDT.h:117]   --->   Operation 72 'zext' 'zext_ln117_136' <Predicate = (and_ln102_1496 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1296)   --->   "%or_ln117_1155 = or i1 %and_ln102_1496, i1 %and_ln102_1510" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_1155' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1294 = select i1 %and_ln102_1496, i3 %zext_ln117_136, i3 4" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_1294' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln117_1156 = or i1 %and_ln102_1496, i1 %and_ln102_1501" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117_1156' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1296)   --->   "%select_ln117_1295 = select i1 %or_ln117_1155, i3 %select_ln117_1294, i3 5" [firmware/BDT.h:117]   --->   Operation 76 'select' 'select_ln117_1295' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%or_ln117_1157 = or i1 %or_ln117_1156, i1 %and_ln102_1511" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_1157' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1296 = select i1 %or_ln117_1156, i3 %select_ln117_1295, i3 6" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_1296' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%select_ln117_1297 = select i1 %or_ln117_1157, i3 %select_ln117_1296, i3 7" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_1297' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%zext_ln117_137 = zext i3 %select_ln117_1297" [firmware/BDT.h:117]   --->   Operation 80 'zext' 'zext_ln117_137' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1298 = select i1 %and_ln102, i4 %zext_ln117_137, i4 8" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_1298' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%or_ln117_1159 = or i1 %and_ln102, i1 %and_ln102_1502" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_1159' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 83 [1/1] (0.97ns)   --->   "%and_ln102_1495 = and i1 %icmp_ln86_1321, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1495' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_235)   --->   "%xor_ln104_624 = xor i1 %icmp_ln86_1321, i1 1" [firmware/BDT.h:104]   --->   Operation 84 'xor' 'xor_ln104_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_235 = and i1 %xor_ln104_624, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 85 'and' 'and_ln104_235' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.97ns)   --->   "%and_ln102_1498 = and i1 %icmp_ln86_1324, i1 %and_ln102_1495" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1498' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%xor_ln104_631 = xor i1 %icmp_ln86_1328, i1 1" [firmware/BDT.h:104]   --->   Operation 87 'xor' 'xor_ln104_631' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln102_1503 = and i1 %icmp_ln86_1329, i1 %and_ln104_237" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1503' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln102_1504 = and i1 %icmp_ln86_1330, i1 %and_ln102_1498" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1504' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1300)   --->   "%and_ln102_1512 = and i1 %icmp_ln86_1338, i1 %and_ln102_1502" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_1512' <Predicate = (icmp_ln86 & or_ln117_1159)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%and_ln102_1526 = and i1 %icmp_ln86_1339, i1 %xor_ln104_631" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1526' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%and_ln102_1513 = and i1 %and_ln102_1526, i1 %and_ln102_1497" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_1513' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1304)   --->   "%and_ln102_1514 = and i1 %icmp_ln86_1340, i1 %and_ln102_1503" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_1514' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1300)   --->   "%or_ln117_1158 = or i1 %and_ln102, i1 %and_ln102_1512" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1158' <Predicate = (icmp_ln86 & or_ln117_1159)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1300)   --->   "%select_ln117_1299 = select i1 %or_ln117_1158, i4 %select_ln117_1298, i4 9" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1299' <Predicate = (icmp_ln86 & or_ln117_1159)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%or_ln117_1160 = or i1 %or_ln117_1159, i1 %and_ln102_1513" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1160' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1300 = select i1 %or_ln117_1159, i4 %select_ln117_1299, i4 10" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1300' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln117_1161 = or i1 %and_ln102, i1 %and_ln102_1497" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1161' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%select_ln117_1301 = select i1 %or_ln117_1160, i4 %select_ln117_1300, i4 11" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1301' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1304)   --->   "%or_ln117_1162 = or i1 %or_ln117_1161, i1 %and_ln102_1514" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1162' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1302 = select i1 %or_ln117_1161, i4 %select_ln117_1301, i4 12" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1302' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_1163 = or i1 %or_ln117_1161, i1 %and_ln102_1503" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1163' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1304)   --->   "%select_ln117_1303 = select i1 %or_ln117_1162, i4 %select_ln117_1302, i4 13" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1303' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1304 = select i1 %or_ln117_1163, i4 %select_ln117_1303, i4 14" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1304' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_238)   --->   "%xor_ln104_627 = xor i1 %icmp_ln86_1324, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_238 = and i1 %and_ln102_1495, i1 %xor_ln104_627" [firmware/BDT.h:104]   --->   Operation 106 'and' 'and_ln104_238' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns)   --->   "%and_ln102_1499 = and i1 %icmp_ln86_1325, i1 %and_ln104_235" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_1499' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_239)   --->   "%xor_ln104_628 = xor i1 %icmp_ln86_1325, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_239 = and i1 %and_ln104_235, i1 %xor_ln104_628" [firmware/BDT.h:104]   --->   Operation 109 'and' 'and_ln104_239' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%xor_ln104_632 = xor i1 %icmp_ln86_1329, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_632' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%xor_ln104_633 = xor i1 %icmp_ln86_1330, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln102_1505 = and i1 %icmp_ln86_1331, i1 %and_ln104_238" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1505' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%and_ln102_1527 = and i1 %icmp_ln86_1341, i1 %xor_ln104_632" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1527' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%and_ln102_1515 = and i1 %and_ln102_1527, i1 %and_ln104_237" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1515' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1308)   --->   "%and_ln102_1516 = and i1 %icmp_ln86_1342, i1 %and_ln102_1504" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%and_ln102_1528 = and i1 %icmp_ln86_1343, i1 %xor_ln104_633" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%and_ln102_1517 = and i1 %and_ln102_1528, i1 %and_ln102_1498" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%or_ln117_1164 = or i1 %or_ln117_1163, i1 %and_ln102_1515" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1164' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%select_ln117_1305 = select i1 %or_ln117_1164, i4 %select_ln117_1304, i4 15" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1305' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%zext_ln117_138 = zext i4 %select_ln117_1305" [firmware/BDT.h:117]   --->   Operation 120 'zext' 'zext_ln117_138' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1308)   --->   "%or_ln117_1165 = or i1 %icmp_ln86, i1 %and_ln102_1516" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1306 = select i1 %icmp_ln86, i5 %zext_ln117_138, i5 16" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1306' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_1166 = or i1 %icmp_ln86, i1 %and_ln102_1504" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_1166' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1308)   --->   "%select_ln117_1307 = select i1 %or_ln117_1165, i5 %select_ln117_1306, i5 17" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%or_ln117_1167 = or i1 %or_ln117_1166, i1 %and_ln102_1517" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1308 = select i1 %or_ln117_1166, i5 %select_ln117_1307, i5 18" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_1308' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln117_1168 = or i1 %icmp_ln86, i1 %and_ln102_1498" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1168' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%select_ln117_1309 = select i1 %or_ln117_1167, i5 %select_ln117_1308, i5 19" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1310 = select i1 %or_ln117_1168, i5 %select_ln117_1309, i5 20" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_1310' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_1170 = or i1 %or_ln117_1168, i1 %and_ln102_1505" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_1170' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_1172 = or i1 %icmp_ln86, i1 %and_ln102_1495" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1172' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%xor_ln104_634 = xor i1 %icmp_ln86_1331, i1 1" [firmware/BDT.h:104]   --->   Operation 132 'xor' 'xor_ln104_634' <Predicate = (or_ln117_1172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.97ns)   --->   "%and_ln102_1506 = and i1 %icmp_ln86_1332, i1 %and_ln102_1499" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1506' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%and_ln102_1518 = and i1 %icmp_ln86_1344, i1 %and_ln102_1505" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1518' <Predicate = (or_ln117_1170 & or_ln117_1172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%and_ln102_1529 = and i1 %icmp_ln86_1345, i1 %xor_ln104_634" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1529' <Predicate = (or_ln117_1172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%and_ln102_1519 = and i1 %and_ln102_1529, i1 %and_ln104_238" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1519' <Predicate = (or_ln117_1172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1316)   --->   "%and_ln102_1520 = and i1 %icmp_ln86_1346, i1 %and_ln102_1506" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%or_ln117_1169 = or i1 %or_ln117_1168, i1 %and_ln102_1518" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_1169' <Predicate = (or_ln117_1170 & or_ln117_1172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%select_ln117_1311 = select i1 %or_ln117_1169, i5 %select_ln117_1310, i5 21" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_1311' <Predicate = (or_ln117_1170 & or_ln117_1172)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%or_ln117_1171 = or i1 %or_ln117_1170, i1 %and_ln102_1519" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_1171' <Predicate = (or_ln117_1172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1312 = select i1 %or_ln117_1170, i5 %select_ln117_1311, i5 22" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_1312' <Predicate = (or_ln117_1172)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%select_ln117_1313 = select i1 %or_ln117_1171, i5 %select_ln117_1312, i5 23" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1313' <Predicate = (or_ln117_1172)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1316)   --->   "%or_ln117_1173 = or i1 %or_ln117_1172, i1 %and_ln102_1520" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1314 = select i1 %or_ln117_1172, i5 %select_ln117_1313, i5 24" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1314' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_1174 = or i1 %or_ln117_1172, i1 %and_ln102_1506" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1174' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1316)   --->   "%select_ln117_1315 = select i1 %or_ln117_1173, i5 %select_ln117_1314, i5 25" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1316 = select i1 %or_ln117_1174, i5 %select_ln117_1315, i5 26" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1316' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1318)   --->   "%xor_ln104_635 = xor i1 %icmp_ln86_1332, i1 1" [firmware/BDT.h:104]   --->   Operation 148 'xor' 'xor_ln104_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.97ns)   --->   "%and_ln102_1507 = and i1 %icmp_ln86_1333, i1 %and_ln104_239" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_1507' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1318)   --->   "%and_ln102_1530 = and i1 %icmp_ln86_1347, i1 %xor_ln104_635" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_1530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1318)   --->   "%and_ln102_1521 = and i1 %and_ln102_1530, i1 %and_ln102_1499" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_1521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1320)   --->   "%and_ln102_1522 = and i1 %icmp_ln86_1348, i1 %and_ln102_1507" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1318)   --->   "%or_ln117_1175 = or i1 %or_ln117_1174, i1 %and_ln102_1521" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln117_1176 = or i1 %or_ln117_1172, i1 %and_ln102_1499" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1176' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1318)   --->   "%select_ln117_1317 = select i1 %or_ln117_1175, i5 %select_ln117_1316, i5 27" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1320)   --->   "%or_ln117_1177 = or i1 %or_ln117_1176, i1 %and_ln102_1522" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1318 = select i1 %or_ln117_1176, i5 %select_ln117_1317, i5 28" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1318' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln117_1178 = or i1 %or_ln117_1176, i1 %and_ln102_1507" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1178' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1320)   --->   "%select_ln117_1319 = select i1 %or_ln117_1177, i5 %select_ln117_1318, i5 29" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1320 = select i1 %or_ln117_1178, i5 %select_ln117_1319, i5 30" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1320' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 161 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_636 = xor i1 %icmp_ln86_1333, i1 1" [firmware/BDT.h:104]   --->   Operation 162 'xor' 'xor_ln104_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1531 = and i1 %icmp_ln86_1349, i1 %xor_ln104_636" [firmware/BDT.h:102]   --->   Operation 163 'and' 'and_ln102_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1523 = and i1 %and_ln102_1531, i1 %and_ln104_239" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1179 = or i1 %or_ln117_1178, i1 %and_ln102_1523" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1321 = select i1 %or_ln117_1179, i5 %select_ln117_1320, i5 31" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.32i13.i13.i5, i5 0, i13 7874, i5 1, i13 8049, i5 2, i13 1246, i5 3, i13 58, i5 4, i13 7958, i5 5, i13 126, i5 6, i13 258, i5 7, i13 8165, i5 8, i13 7868, i5 9, i13 2241, i5 10, i13 374, i5 11, i13 7689, i5 12, i13 238, i5 13, i13 2360, i5 14, i13 717, i5 15, i13 7991, i5 16, i13 291, i5 17, i13 121, i5 18, i13 465, i5 19, i13 1131, i5 20, i13 7826, i5 21, i13 8106, i5 22, i13 334, i5 23, i13 8071, i5 24, i13 633, i5 25, i13 365, i5 26, i13 636, i5 27, i13 1007, i5 28, i13 495, i5 29, i13 8025, i5 30, i13 742, i5 31, i13 374, i13 0, i5 %select_ln117_1321" [firmware/BDT.h:118]   --->   Operation 167 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 168 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read66', firmware/BDT.h:86) on port 'p_read6' (firmware/BDT.h:86) [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [14]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [46]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1496', firmware/BDT.h:102) [52]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1500', firmware/BDT.h:102) [64]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [106]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1508', firmware/BDT.h:102) [80]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [104]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [107]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1293', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1294', firmware/BDT.h:117) [111]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1295', firmware/BDT.h:117) [113]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1296', firmware/BDT.h:117) [115]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1297', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1298', firmware/BDT.h:117) [119]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1512', firmware/BDT.h:102) [86]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1158', firmware/BDT.h:117) [118]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1299', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1300', firmware/BDT.h:117) [123]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1301', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1302', firmware/BDT.h:117) [127]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1303', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1304', firmware/BDT.h:117) [131]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_632', firmware/BDT.h:104) [71]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1527', firmware/BDT.h:102) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1515', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1164', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1305', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1306', firmware/BDT.h:117) [135]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1307', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1308', firmware/BDT.h:117) [139]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1309', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1310', firmware/BDT.h:117) [143]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1518', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1169', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1311', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1312', firmware/BDT.h:117) [147]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1313', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1314', firmware/BDT.h:117) [151]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1315', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1316', firmware/BDT.h:117) [155]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1176', firmware/BDT.h:117) [156]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1318', firmware/BDT.h:117) [159]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1319', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1320', firmware/BDT.h:117) [163]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_636', firmware/BDT.h:104) [79]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1531', firmware/BDT.h:102) [102]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1523', firmware/BDT.h:102) [103]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1179', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1321', firmware/BDT.h:117) [164]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [165]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
