#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x267f230 .scope module, "adder_four" "adder_four" 2 11;
 .timescale 0 0;
v0x2700a80_0 .var "adder_out", 31 0;
v0x2712330_0 .net "in1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27123d0_0 .net "in2", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
E_0x26d22e0 .event edge, v0x2712330_0;
S_0x2653600 .scope module, "pipeline_overview" "pipeline_overview" 3 4;
 .timescale 0 0;
v0x2724b10_0 .var "clock", 0 0;
v0x2720630_0 .net "decode_in_alu_out", 31 0, v0x2717f80_0; 1 drivers
v0x2724ca0_0 .net "decode_in_forwardAD", 0 0, v0x27126e0_0; 1 drivers
v0x2724d20_0 .net "decode_in_forwardBD", 0 0, v0x2712820_0; 1 drivers
v0x2724da0_0 .net "decode_in_instrD", 31 0, v0x27221a0_0; 1 drivers
v0x2724e70_0 .net "decode_in_pc_plus_4", 31 0, v0x27222a0_0; 1 drivers
v0x2724f80_0 .net "decode_in_regWriteW", 0 0, v0x27161a0_0; 1 drivers
v0x2725000_0 .net "decode_in_write_from_wb", 31 0, v0x2714680_0; 1 drivers
v0x2725160_0 .net "decode_in_write_register", 4 0, v0x2715380_0; 1 drivers
v0x27251e0_0 .net "decode_reg_in_clr", 0 0, L_0x272a380; 1 drivers
v0x2725260_0 .net "decode_reg_in_enable", 0 0, v0x27132e0_0; 1 drivers
v0x27252e0_0 .net "decode_reg_in_instr", 31 0, v0x2722680_0; 1 drivers
v0x2725360_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x27247c0_0; 1 drivers
v0x2725430_0 .net "execute_in_ALUControlE", 2 0, v0x271b550_0; 1 drivers
v0x2725530_0 .net "execute_in_ALUSrcE", 0 0, v0x271b6a0_0; 1 drivers
v0x27255b0_0 .net "execute_in_ForwardAE", 1 0, v0x2712780_0; 1 drivers
v0x27254b0_0 .net "execute_in_ForwardBE", 1 0, v0x27128d0_0; 1 drivers
v0x27256c0_0 .net "execute_in_ForwardExecVal", 31 0, v0x27170d0_0; 1 drivers
v0x27257e0_0 .net "execute_in_ForwardMemVal", 31 0, v0x2715130_0; 1 drivers
v0x27258f0_0 .net "execute_in_RdE", 4 0, v0x271bfb0_0; 1 drivers
v0x2725740_0 .net "execute_in_RegDstE", 0 0, v0x271c150_0; 1 drivers
v0x2725a20_0 .net "execute_in_RsE", 4 0, v0x271c380_0; 1 drivers
v0x2725970_0 .net "execute_in_RtE", 4 0, v0x271c6f0_0; 1 drivers
v0x2725bf0_0 .net "execute_in_SignImmE", 31 0, v0x271c860_0; 1 drivers
v0x2725aa0_0 .net "execute_in_reg1", 31 0, v0x271bdd0_0; 1 drivers
v0x2725d40_0 .net "execute_in_reg2", 31 0, v0x271bd50_0; 1 drivers
v0x2725c70_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x271f490_0; 1 drivers
v0x2725ea0_0 .net "execute_reg_in_alu_src", 0 0, v0x271f530_0; 1 drivers
v0x2725dc0_0 .net "execute_reg_in_clr", 0 0, v0x2712620_0; 1 drivers
v0x2726010_0 .net "execute_reg_in_instruction", 31 0, L_0x2729170; 1 drivers
v0x2725f20_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x271f9b0_0; 1 drivers
v0x2726190_0 .net "execute_reg_in_mem_write", 0 0, v0x271fa30_0; 1 drivers
v0x2726090_0 .net "execute_reg_in_rd1", 31 0, v0x271e760_0; 1 drivers
v0x2726110_0 .net "execute_reg_in_rd2", 31 0, v0x271e830_0; 1 drivers
v0x27262a0_0 .net "execute_reg_in_rdE", 4 0, L_0x2729d30; 1 drivers
v0x27264d0_0 .net "execute_reg_in_reg_dst", 0 0, v0x271fb60_0; 1 drivers
v0x27263b0_0 .net "execute_reg_in_reg_write", 0 0, v0x271fc10_0; 1 drivers
v0x2726430_0 .net "execute_reg_in_rsD", 4 0, L_0x2729b50; 1 drivers
v0x2726690_0 .net "execute_reg_in_rtD", 4 0, L_0x2729c90; 1 drivers
v0x2726710_0 .net "execute_reg_in_sign_immediate", 31 0, v0x271e060_0; 1 drivers
v0x2726550_0 .net "execute_reg_in_syscall", 0 0, v0x271fcc0_0; 1 drivers
v0x27265d0_0 .net "fetch_in_branch", 0 0, L_0x2724440; 1 drivers
v0x2726980_0 .net "fetch_in_branch_addr", 31 0, v0x271dc50_0; 1 drivers
v0x2726a90_0 .net "fetch_in_enable", 0 0, v0x2713400_0; 1 drivers
v0x2726790_0 .net "fetch_in_jump", 0 0, v0x271f7e0_0; 1 drivers
v0x2726c80_0 .net "fetch_in_jump_addr", 31 0, L_0x2729f90; 1 drivers
v0x2726b10_0 .net "fetch_in_jump_reg", 0 0, v0x271f860_0; 1 drivers
v0x2726e80_0 .net "fetch_in_jump_reg_adddr", 31 0, L_0x272a290; 1 drivers
v0x2726d00_0 .net "fetch_in_print_string", 0 0, L_0x272a890; 1 drivers
v0x2726d80_0 .net "fetch_in_string_index", 31 0, v0x2715760_0; 1 drivers
v0x2726e00_0 .net "hazard_in_MemWriteM", 0 0, v0x2718150_0; 1 drivers
v0x27270a0_0 .net "hazard_in_MemtoRegE", 0 0, v0x271b9c0_0; 1 drivers
v0x2726f00_0 .net "hazard_in_MemtoRegM", 0 0, v0x2718320_0; 1 drivers
v0x2726f80_0 .net "hazard_in_RegWriteE", 0 0, v0x271c280_0; 1 drivers
v0x2727000_0 .net "hazard_in_RegWriteM", 0 0, v0x27186d0_0; 1 drivers
v0x27272e0_0 .net "hazard_in_RegWriteW", 0 0, v0x27160a0_0; 1 drivers
v0x2727120_0 .net "hazard_in_RsD", 4 0, L_0x27299a0; 1 drivers
v0x27271f0_0 .net "hazard_in_RsE", 4 0, v0x271ac10_0; 1 drivers
v0x2727540_0 .net "hazard_in_RtD", 4 0, L_0x2729bf0; 1 drivers
v0x27275c0_0 .net "hazard_in_RtE", 4 0, v0x271ad90_0; 1 drivers
v0x2727360_0 .net "hazard_in_RtM", 4 0, v0x2717e80_0; 1 drivers
v0x2727430_0 .net "hazard_in_WriteRegE", 4 0, v0x271aa10_0; 1 drivers
v0x2727840_0 .net "hazard_in_WriteRegM", 4 0, L_0x272a440; 1 drivers
v0x2727910_0 .net "hazard_in_WriteRegW", 4 0, L_0x272a9c0; 1 drivers
v0x2727690_0 .net "hazard_in_branchD", 0 0, v0x271f5e0_0; 1 drivers
v0x27277a0_0 .net "memory_in_ForwardMM", 0 0, v0x2712970_0; 1 drivers
v0x2727bb0_0 .net "memory_in_MemToRegM", 0 0, v0x2718420_0; 1 drivers
v0x2727c30_0 .net "memory_in_MemWriteM", 0 0, v0x2718550_0; 1 drivers
v0x2727990_0 .net "memory_in_RegWriteM", 0 0, v0x2718750_0; 1 drivers
v0x2727a60_0 .net "memory_in_WriteRegM", 4 0, v0x2718b60_0; 1 drivers
v0x2727b30_0 .net "memory_in_WritedataM", 31 0, v0x2718a30_0; 1 drivers
v0x2727ef0_0 .net "memory_in_instruction", 31 0, v0x2718250_0; 1 drivers
v0x2727d00_0 .net "memory_in_resultW", 31 0, v0x27151b0_0; 1 drivers
v0x2727d80_0 .net "memory_in_syscall", 0 0, v0x2718890_0; 1 drivers
v0x2727e50_0 .net "memory_reg_in_ALUOutput", 31 0, v0x2719000_0; 1 drivers
v0x27281d0_0 .net "memory_reg_in_WriteDataE", 31 0, v0x271b0c0_0; 1 drivers
v0x2727fc0_0 .net "memory_reg_in_WriteRegE", 4 0, v0x271b140_0; 1 drivers
v0x2728090_0 .net "memory_reg_in_instruction", 31 0, v0x271b8f0_0; 1 drivers
v0x27284d0_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x271baf0_0; 1 drivers
v0x2728550_0 .net "memory_reg_in_mem_write", 0 0, v0x271bc20_0; 1 drivers
v0x27282a0_0 .net "memory_reg_in_reg_write", 0 0, v0x271c300_0; 1 drivers
v0x2728370_0 .net "memory_reg_in_syscall", 0 0, v0x271c9e0_0; 1 drivers
v0x2728440_0 .net "wb_in_ALUOutW", 31 0, v0x2715b10_0; 1 drivers
v0x2728870_0 .net "wb_in_MemToRegW", 0 0, v0x2715e10_0; 1 drivers
v0x27285d0_0 .net "wb_in_ReadDataW", 31 0, v0x2715fd0_0; 1 drivers
v0x2728650_0 .net "wb_in_WriteRegW", 4 0, v0x2716480_0; 1 drivers
v0x2728720_0 .net "wb_in_a0", 31 0, v0x271e370_0; 1 drivers
v0x2728bb0_0 .net "wb_in_a1", 31 0, v0x271e410_0; 1 drivers
v0x2728980_0 .net "wb_in_instruction", 31 0, v0x2715cc0_0; 1 drivers
v0x2728a00_0 .net "wb_in_syscall", 0 0, v0x27162e0_0; 1 drivers
v0x2728a80_0 .net "wb_in_v0", 31 0, v0x271f150_0; 1 drivers
v0x2728f10_0 .net "wb_reg_in_ALUOut", 31 0, L_0x272a530; 1 drivers
v0x2728c30_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x272a590; 1 drivers
v0x2728cb0_0 .net "wb_reg_in_RD", 31 0, v0x2716e00_0; 1 drivers
v0x2728d30_0 .net "wb_reg_in_RegWriteW", 0 0, L_0x272a650; 1 drivers
v0x2728db0_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x272a3e0; 1 drivers
v0x2728e80_0 .net "wb_reg_in_instruction", 31 0, L_0x272a6b0; 1 drivers
RS_0x7fdf9a1cbca8 .resolv tri, L_0x272a5f0, L_0x272a710, C4<z>, C4<z>;
v0x27292f0_0 .net8 "wb_reg_in_syscall", 0 0, RS_0x7fdf9a1cbca8; 2 drivers
S_0x2722320 .scope module, "fetch_module" "fetch" 3 134, 4 24, S_0x2653600;
 .timescale 0 0;
v0x2723d80_0 .alias "branch", 0 0, v0x27265d0_0;
v0x2723e00_0 .alias "branch_addr", 31 0, v0x2726980_0;
v0x2723e80_0 .net "clk", 0 0, v0x2724b10_0; 1 drivers
v0x2723f00_0 .net "constant_four", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x2723fb0_0 .alias "enable", 0 0, v0x2726a90_0;
v0x2724080_0 .net "if_jump", 31 0, v0x27239b0_0; 1 drivers
v0x2724150_0 .alias "instr", 31 0, v0x27252e0_0;
v0x2724220_0 .alias "jump", 0 0, v0x2726790_0;
v0x27242f0_0 .alias "jump_addr", 31 0, v0x2726c80_0;
v0x27243c0_0 .net "jump_or_not", 31 0, v0x2723520_0; 1 drivers
v0x27244a0_0 .alias "jump_reg", 0 0, v0x2726b10_0;
v0x2724520_0 .alias "jump_reg_addr", 31 0, v0x2726e80_0;
v0x27245f0_0 .net "pc", 31 0, v0x27230b0_0; 1 drivers
v0x27246c0_0 .net "pc_f", 31 0, v0x2722cc0_0; 1 drivers
v0x27247c0_0 .var "pc_plus_4", 31 0;
v0x2724840_0 .net "pc_plus_4_internal", 31 0, v0x2723b80_0; 1 drivers
v0x2724740_0 .alias "print_string", 0 0, v0x2726d00_0;
v0x27249f0_0 .alias "string_index", 31 0, v0x2726d80_0;
E_0x271d540 .event edge, v0x2723480_0;
S_0x2723a90 .scope module, "plus_4" "adder" 4 57, 5 12, S_0x2722320;
 .timescale 0 0;
v0x2723b80_0 .var "adder_out", 31 0;
v0x2723c30_0 .alias "in1", 31 0, v0x27246c0_0;
v0x2723d00_0 .alias "in2", 31 0, v0x2723f00_0;
S_0x27235d0 .scope module, "jump_reg_mux" "mux" 4 58, 6 13, S_0x2722320;
 .timescale 0 0;
P_0x27236c8 .param/l "SIZE" 6 20, +C4<011111>;
v0x2723790_0 .alias "ctrl", 0 0, v0x2726b10_0;
v0x2723880_0 .alias "input_one", 31 0, v0x2726e80_0;
v0x2723900_0 .alias "input_zero", 31 0, v0x2726c80_0;
v0x27239b0_0 .var "out", 31 0;
E_0x2723740 .event edge, v0x271f860_0, v0x2720e20_0, v0x2720f70_0;
S_0x2723130 .scope module, "jump_mux" "mux" 4 59, 6 13, S_0x2722320;
 .timescale 0 0;
P_0x2723228 .param/l "SIZE" 6 20, +C4<011111>;
v0x27232f0_0 .alias "ctrl", 0 0, v0x2726790_0;
v0x27233e0_0 .alias "input_one", 31 0, v0x2724080_0;
v0x2723480_0 .alias "input_zero", 31 0, v0x2724840_0;
v0x2723520_0 .var "out", 31 0;
E_0x27232a0 .event edge, v0x271f7e0_0, v0x2723480_0, v0x27233e0_0;
S_0x2722da0 .scope module, "next_pc" "mux" 4 60, 6 13, S_0x2722320;
 .timescale 0 0;
P_0x271c828 .param/l "SIZE" 6 20, +C4<011111>;
v0x2722ec0_0 .alias "ctrl", 0 0, v0x27265d0_0;
v0x2722f40_0 .alias "input_one", 31 0, v0x2726980_0;
v0x2723010_0 .alias "input_zero", 31 0, v0x27243c0_0;
v0x27230b0_0 .var "out", 31 0;
E_0x2722e90 .event edge, v0x271cd60_0, v0x2723010_0, v0x271dc50_0;
S_0x2722a50 .scope module, "so_fetch" "reg_f" 4 61, 7 12, S_0x2722320;
 .timescale 0 0;
v0x2722b40_0 .alias "clk", 0 0, v0x2723e80_0;
v0x2722bc0_0 .alias "enable", 0 0, v0x2726a90_0;
v0x2722c40_0 .alias "pc_in", 31 0, v0x27245f0_0;
v0x2722cc0_0 .var "pc_out", 31 0;
S_0x2722410 .scope module, "instr_mem" "instruction_memory" 4 62, 8 15, S_0x2722320;
 .timescale 0 0;
v0x2722500_0 .alias "addr", 31 0, v0x27246c0_0;
v0x2722580_0 .var "character", 7 0;
v0x2722600_0 .var/i "i", 31 0;
v0x2722680_0 .var "instruction", 31 0;
v0x2722700 .array "memory", 4198400 1048576, 31 0;
v0x2722780_0 .alias "print_string", 0 0, v0x2726d00_0;
v0x2722800_0 .var "real_addr", 31 0;
v0x2722880_0 .var "stringIndexUpdate", 31 0;
v0x2722950_0 .var "stringWord", 31 0;
v0x27229d0_0 .alias "string_index", 31 0, v0x2726d80_0;
E_0x271d7e0 .event edge, v0x2722500_0;
E_0x2713270 .event edge, v0x2715660_0;
S_0x2721eb0 .scope module, "reg_d_module" "reg_d" 3 143, 9 15, S_0x2653600;
 .timescale 0 0;
v0x2721fa0_0 .alias "clk", 0 0, v0x2723e80_0;
v0x2722020_0 .alias "clr", 0 0, v0x27251e0_0;
v0x27220a0_0 .alias "enable", 0 0, v0x2725260_0;
v0x2722120_0 .alias "instruction_in", 31 0, v0x27252e0_0;
v0x27221a0_0 .var "pc_out", 31 0;
v0x2722220_0 .alias "pc_plus_4_in", 31 0, v0x2725360_0;
v0x27222a0_0 .var "pc_plus_4_out", 31 0;
S_0x271c8e0 .scope module, "decode_module" "decode" 3 147, 10 54, S_0x2653600;
 .timescale 0 0;
L_0x2721070 .functor NOT 1, v0x2724b10_0, C4<0>, C4<0>, C4<0>;
L_0x2729170 .functor BUFZ 32, v0x27221a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x272a290 .functor BUFZ 32, L_0x272a160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x272a380 .functor BUFZ 1, L_0x2724440, C4<0>, C4<0>, C4<0>;
v0x271fdf0_0 .net *"_s14", 29 0, L_0x27297d0; 1 drivers
v0x271fe70_0 .net *"_s16", 1 0, C4<00>; 1 drivers
v0x271fef0_0 .net *"_s31", 3 0, L_0x2729dd0; 1 drivers
v0x271ff70_0 .net *"_s33", 25 0, L_0x2729e70; 1 drivers
v0x2720020_0 .net *"_s34", 1 0, C4<00>; 1 drivers
v0x27200c0_0 .net *"_s40", 31 0, L_0x272a160; 1 drivers
v0x2720160_0 .alias "a0_out", 31 0, v0x2728720_0;
v0x27201e0_0 .alias "a1_out", 31 0, v0x2728bb0_0;
v0x2720260_0 .alias "alu_ctrl_out", 2 0, v0x2725c70_0;
v0x2720330_0 .alias "alu_out", 31 0, v0x2720630_0;
v0x27203b0_0 .alias "alu_src_out", 0 0, v0x2725ea0_0;
v0x2720430_0 .alias "branch_addr_out", 31 0, v0x2726980_0;
v0x27204b0_0 .alias "branch_d_out", 0 0, v0x2727690_0;
v0x2720530_0 .alias "clk", 0 0, v0x2723e80_0;
v0x27206c0_0 .net "equalD_rs_input", 31 0, v0x271d730_0; 1 drivers
v0x2720740_0 .net "equalD_rt_input", 31 0, v0x271d2c0_0; 1 drivers
v0x27205b0_0 .net "equals_output", 0 0, v0x271ced0_0; 1 drivers
v0x27208f0_0 .alias "forwardAD", 0 0, v0x2724ca0_0;
v0x2720a10_0 .alias "forwardBD", 0 0, v0x2724d20_0;
v0x2720ae0_0 .alias "instrD", 31 0, v0x2724da0_0;
v0x2720970_0 .net "jal", 0 0, v0x271f730_0; 1 drivers
v0x2720c60_0 .net "jal_address", 31 0, v0x271d930_0; 1 drivers
v0x2720da0_0 .alias "jr_control_out", 0 0, v0x2726b10_0;
v0x2720e20_0 .alias "jump_addr_out", 31 0, v0x2726c80_0;
v0x2720ce0_0 .alias "jump_control_out", 0 0, v0x2726790_0;
v0x2720f70_0 .alias "jump_reg_addr_out", 31 0, v0x2726e80_0;
v0x2720ea0_0 .net "memRead", 0 0, v0x271f8e0_0; 1 drivers
v0x27210d0_0 .alias "mem_to_reg_out", 0 0, v0x2725f20_0;
v0x2720ff0_0 .alias "mem_write_out", 0 0, v0x2726190_0;
v0x2721240_0 .alias "pc_plus_4_decoded", 31 0, v0x2724e70_0;
v0x2721150_0 .alias "pc_src_out", 0 0, v0x27265d0_0;
v0x27213c0_0 .alias "pc_src_to_decode_out", 0 0, v0x27251e0_0;
v0x27212c0_0 .alias "rd1_out", 31 0, v0x2726090_0;
v0x2721340_0 .alias "rd2_out", 31 0, v0x2726110_0;
v0x2721560_0 .alias "rde_out", 15 11, v0x27262a0_0;
v0x27215e0_0 .alias "regWriteW", 0 0, v0x2724f80_0;
v0x2721440_0 .alias "regWrite_out", 0 0, v0x27263b0_0;
v0x2721790_0 .alias "reg_dst_out", 0 0, v0x27264d0_0;
v0x2721660_0 .alias "rsd_hazard_out", 25 21, v0x2727120_0;
v0x27216e0_0 .alias "rsd_out", 25 21, v0x2726430_0;
v0x2721960_0 .alias "rtd_hazard_out", 20 16, v0x2727540_0;
v0x27219e0_0 .alias "rtd_out", 20 16, v0x2726690_0;
v0x2721810_0 .alias "sign_immd_out", 31 0, v0x2726710_0;
v0x27218e0_0 .alias "syscall_instr_out", 31 0, v0x2726010_0;
v0x2721bd0_0 .alias "syscall_out", 0 0, v0x2726550_0;
v0x2721ca0_0 .alias "v0_out", 31 0, v0x2728a80_0;
v0x2721a60_0 .alias "write_from_wb", 31 0, v0x2725000_0;
v0x2721ae0_0 .alias "write_register", 4 0, v0x2725160_0;
L_0x2729030 .part v0x27221a0_0, 26, 6;
L_0x27290d0 .part v0x27221a0_0, 0, 6;
L_0x2729200 .part v0x27221a0_0, 21, 5;
L_0x2729690 .part v0x27221a0_0, 16, 5;
L_0x2729730 .part v0x27221a0_0, 0, 16;
L_0x27297d0 .part v0x271e060_0, 0, 30;
L_0x2729900 .concat [ 2 30 0 0], C4<00>, L_0x27297d0;
L_0x27299a0 .part v0x27221a0_0, 21, 5;
L_0x2729b50 .part v0x27221a0_0, 21, 5;
L_0x2729bf0 .part v0x27221a0_0, 16, 5;
L_0x2729c90 .part v0x27221a0_0, 16, 5;
L_0x2729d30 .part v0x27221a0_0, 11, 5;
L_0x2729dd0 .part v0x27222a0_0, 28, 4;
L_0x2729e70 .part v0x27221a0_0, 0, 26;
L_0x2729f90 .concat [ 2 26 4 0], C4<00>, L_0x2729e70, L_0x2729dd0;
L_0x272a160 .array/port v0x271ead0, v0x271e760_0;
S_0x271f3a0 .scope module, "controller" "control" 10 111, 11 24, S_0x271c8e0;
 .timescale 0 0;
v0x271f490_0 .var "aluOp", 2 0;
v0x271f530_0 .var "aluSrc", 0 0;
v0x271f5e0_0 .var "branch", 0 0;
v0x271f6b0_0 .net "funcCode", 5 0, L_0x27290d0; 1 drivers
v0x271f730_0 .var "jal", 0 0;
v0x271f7e0_0 .var "jump", 0 0;
v0x271f860_0 .var "jumpRegister", 0 0;
v0x271f8e0_0 .var "memRead", 0 0;
v0x271f9b0_0 .var "memToReg", 0 0;
v0x271fa30_0 .var "memWrite", 0 0;
v0x271fae0_0 .net "opcode", 31 26, L_0x2729030; 1 drivers
v0x271fb60_0 .var "regDst", 0 0;
v0x271fc10_0 .var "regWrite", 0 0;
v0x271fcc0_0 .var "syscall", 0 0;
E_0x2715920 .event edge, v0x271fae0_0, v0x271f6b0_0;
S_0x271e110 .scope module, "regs" "registers" 10 112, 12 23, S_0x271c8e0;
 .timescale 0 0;
v0x271e370_0 .var "a0", 31 0;
v0x271e410_0 .var "a1", 31 0;
v0x271e4e0_0 .net "clk", 0 0, L_0x2721070; 1 drivers
v0x271e580_0 .var/i "i", 31 0;
v0x271e600_0 .alias "jal", 0 0, v0x2720970_0;
v0x271e6a0_0 .alias "jal_address", 31 0, v0x2720c60_0;
v0x271e760_0 .var "read1", 31 0;
v0x271e830_0 .var "read2", 31 0;
v0x271e950_0 .net "reg1", 25 21, L_0x2729200; 1 drivers
v0x271e9d0_0 .net "reg2", 20 16, L_0x2729690; 1 drivers
v0x271ead0 .array "reg_mem", 0 31, 31 0;
v0x271f060_0 .alias "reg_write", 0 0, v0x2724f80_0;
v0x271f150_0 .var "v0", 31 0;
v0x271f1d0_0 .alias "write_data", 31 0, v0x2725000_0;
v0x271f320_0 .alias "write_reg", 4 0, v0x2725160_0;
E_0x271e200/0 .event edge, v0x271e600_0, v0x271d930_0, v0x27161a0_0, v0x2714680_0;
v0x271ead0_0 .array/port v0x271ead0, 0;
v0x271ead0_1 .array/port v0x271ead0, 1;
E_0x271e200/1 .event edge, v0x2715380_0, v0x271e950_0, v0x271ead0_0, v0x271ead0_1;
v0x271ead0_2 .array/port v0x271ead0, 2;
v0x271ead0_3 .array/port v0x271ead0, 3;
v0x271ead0_4 .array/port v0x271ead0, 4;
v0x271ead0_5 .array/port v0x271ead0, 5;
E_0x271e200/2 .event edge, v0x271ead0_2, v0x271ead0_3, v0x271ead0_4, v0x271ead0_5;
v0x271ead0_6 .array/port v0x271ead0, 6;
v0x271ead0_7 .array/port v0x271ead0, 7;
v0x271ead0_8 .array/port v0x271ead0, 8;
v0x271ead0_9 .array/port v0x271ead0, 9;
E_0x271e200/3 .event edge, v0x271ead0_6, v0x271ead0_7, v0x271ead0_8, v0x271ead0_9;
v0x271ead0_10 .array/port v0x271ead0, 10;
v0x271ead0_11 .array/port v0x271ead0, 11;
v0x271ead0_12 .array/port v0x271ead0, 12;
v0x271ead0_13 .array/port v0x271ead0, 13;
E_0x271e200/4 .event edge, v0x271ead0_10, v0x271ead0_11, v0x271ead0_12, v0x271ead0_13;
v0x271ead0_14 .array/port v0x271ead0, 14;
v0x271ead0_15 .array/port v0x271ead0, 15;
v0x271ead0_16 .array/port v0x271ead0, 16;
v0x271ead0_17 .array/port v0x271ead0, 17;
E_0x271e200/5 .event edge, v0x271ead0_14, v0x271ead0_15, v0x271ead0_16, v0x271ead0_17;
v0x271ead0_18 .array/port v0x271ead0, 18;
v0x271ead0_19 .array/port v0x271ead0, 19;
v0x271ead0_20 .array/port v0x271ead0, 20;
v0x271ead0_21 .array/port v0x271ead0, 21;
E_0x271e200/6 .event edge, v0x271ead0_18, v0x271ead0_19, v0x271ead0_20, v0x271ead0_21;
v0x271ead0_22 .array/port v0x271ead0, 22;
v0x271ead0_23 .array/port v0x271ead0, 23;
v0x271ead0_24 .array/port v0x271ead0, 24;
v0x271ead0_25 .array/port v0x271ead0, 25;
E_0x271e200/7 .event edge, v0x271ead0_22, v0x271ead0_23, v0x271ead0_24, v0x271ead0_25;
v0x271ead0_26 .array/port v0x271ead0, 26;
v0x271ead0_27 .array/port v0x271ead0, 27;
v0x271ead0_28 .array/port v0x271ead0, 28;
v0x271ead0_29 .array/port v0x271ead0, 29;
E_0x271e200/8 .event edge, v0x271ead0_26, v0x271ead0_27, v0x271ead0_28, v0x271ead0_29;
v0x271ead0_30 .array/port v0x271ead0, 30;
v0x271ead0_31 .array/port v0x271ead0, 31;
E_0x271e200/9 .event edge, v0x271ead0_30, v0x271ead0_31, v0x271e9d0_0;
E_0x271e200 .event/or E_0x271e200/0, E_0x271e200/1, E_0x271e200/2, E_0x271e200/3, E_0x271e200/4, E_0x271e200/5, E_0x271e200/6, E_0x271e200/7, E_0x271e200/8, E_0x271e200/9;
S_0x271de60 .scope module, "signs" "sign_extend" 10 113, 13 11, S_0x271c8e0;
 .timescale 0 0;
v0x271dfa0_0 .net "in", 15 0, L_0x2729730; 1 drivers
v0x271e060_0 .var "out", 31 0;
E_0x271df50 .event edge, v0x271dfa0_0;
S_0x271daf0 .scope module, "add_for_branch" "adder" 10 114, 5 12, S_0x271c8e0;
 .timescale 0 0;
v0x271dc50_0 .var "adder_out", 31 0;
v0x271dd10_0 .net "in1", 31 0, L_0x2729900; 1 drivers
v0x271ddb0_0 .alias "in2", 31 0, v0x2724e70_0;
E_0x271dbe0 .event edge, v0x271dd10_0;
S_0x271d810 .scope module, "add_for_jal" "adder" 10 115, 5 12, S_0x271c8e0;
 .timescale 0 0;
v0x271d930_0 .var "adder_out", 31 0;
v0x271d9b0_0 .alias "in1", 31 0, v0x2724e70_0;
v0x271da50_0 .net "in2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
E_0x271d900 .event edge, v0x271d9b0_0;
S_0x271d340 .scope module, "rd1_mux" "mux" 10 119, 6 13, S_0x271c8e0;
 .timescale 0 0;
P_0x2712ed8 .param/l "SIZE" 6 20, +C4<011111>;
v0x271d4a0_0 .alias "ctrl", 0 0, v0x2724ca0_0;
v0x271d570_0 .alias "input_one", 31 0, v0x2720630_0;
v0x271d680_0 .alias "input_zero", 31 0, v0x2726090_0;
v0x271d730_0 .var "out", 31 0;
E_0x271d470 .event edge, v0x27126e0_0, v0x271bcd0_0, v0x2716b70_0;
S_0x271d050 .scope module, "rd2_mux" "mux" 10 120, 6 13, S_0x271c8e0;
 .timescale 0 0;
P_0x271c548 .param/l "SIZE" 6 20, +C4<011111>;
v0x271d140_0 .alias "ctrl", 0 0, v0x2724d20_0;
v0x271d1c0_0 .alias "input_one", 31 0, v0x2720630_0;
v0x271d240_0 .alias "input_zero", 31 0, v0x2726110_0;
v0x271d2c0_0 .var "out", 31 0;
E_0x2712d00 .event edge, v0x2712820_0, v0x271be50_0, v0x2716b70_0;
S_0x271cde0 .scope module, "branch_logic" "equals" 10 121, 14 11, S_0x271c8e0;
 .timescale 0 0;
P_0x271a838 .param/l "SIZE" 14 21, +C4<011111>;
v0x271ced0_0 .var "equal_inputs", 0 0;
v0x271cf50_0 .alias "input_0", 31 0, v0x27206c0_0;
v0x271cfd0_0 .alias "input_1", 31 0, v0x2720740_0;
E_0x271c250 .event edge, v0x271cf50_0, v0x271cfd0_0;
S_0x271cb70 .scope module, "branch_and" "and_gate" 10 122, 15 12, S_0x271c8e0;
 .timescale 0 0;
L_0x2724440 .functor AND 1, v0x271ced0_0, v0x271f5e0_0, C4<1>, C4<1>;
v0x271cc60_0 .alias "a", 0 0, v0x27205b0_0;
v0x271cce0_0 .alias "b", 0 0, v0x2727690_0;
v0x271cd60_0 .alias "c", 0 0, v0x27265d0_0;
S_0x271b3e0 .scope module, "reg_e_module" "reg_e" 3 159, 16 43, S_0x2653600;
 .timescale 0 0;
v0x271b4d0_0 .alias "alu_ctrl_in", 2 0, v0x2725c70_0;
v0x271b550_0 .var "alu_ctrl_out", 2 0;
v0x271b620_0 .alias "alu_src_in", 0 0, v0x2725ea0_0;
v0x271b6a0_0 .var "alu_src_out", 0 0;
v0x271b770_0 .alias "clk", 0 0, v0x2723e80_0;
v0x271b7f0_0 .alias "clr", 0 0, v0x2725dc0_0;
v0x271b870_0 .alias "instr_in", 31 0, v0x2726010_0;
v0x271b8f0_0 .var "instr_out", 31 0;
v0x271b9c0_0 .var "mem_to_reg_hazard_out", 0 0;
v0x271ba70_0 .alias "mem_to_reg_in", 0 0, v0x2725f20_0;
v0x271baf0_0 .var "mem_to_reg_out", 0 0;
v0x271bba0_0 .alias "mem_write_in", 0 0, v0x2726190_0;
v0x271bc20_0 .var "mem_write_out", 0 0;
v0x271bcd0_0 .alias "rd1_in", 31 0, v0x2726090_0;
v0x271bdd0_0 .var "rd1_out", 31 0;
v0x271be50_0 .alias "rd2_in", 31 0, v0x2726110_0;
v0x271bd50_0 .var "rd2_out", 31 0;
v0x271bfb0_0 .var "rde_out", 15 11;
v0x271c0d0_0 .alias "reg_dst_in", 0 0, v0x27264d0_0;
v0x271c150_0 .var "reg_dst_out", 0 0;
v0x271c280_0 .var "reg_write_hazard_out", 0 0;
v0x271c300_0 .var "reg_write_out", 0 0;
v0x271c1d0_0 .alias "regwrite_in", 0 0, v0x27263b0_0;
v0x271c440_0 .alias "rsd_in", 25 21, v0x2726430_0;
v0x271c380_0 .var "rse_out", 25 21;
v0x271c590_0 .alias "rtd_in", 20 16, v0x2726690_0;
v0x271c4c0_0 .alias "rte_in", 15 11, v0x27262a0_0;
v0x271c6f0_0 .var "rte_out", 20 16;
v0x271c610_0 .alias "sign_immd_in", 31 0, v0x2726710_0;
v0x271c860_0 .var "sign_immd_out", 31 0;
v0x271c770_0 .alias "syscall_in", 0 0, v0x2726550_0;
v0x271c9e0_0 .var "syscall_out", 0 0;
S_0x2718ca0 .scope module, "execute_module" "execute" 3 168, 17 3, S_0x2653600;
 .timescale 0 0;
v0x271a3e0_0 .alias "ALUControlE", 2 0, v0x2725430_0;
v0x271a490_0 .alias "ALUOutput", 31 0, v0x2727e50_0;
v0x271a560_0 .alias "ALUSrcE", 0 0, v0x2725530_0;
v0x271a5e0_0 .alias "ForwardAE", 1 0, v0x27255b0_0;
v0x271a6e0_0 .alias "ForwardBE", 1 0, v0x27254b0_0;
v0x271a7b0_0 .alias "ForwardExecVal", 31 0, v0x27256c0_0;
v0x271a870_0 .net "ForwardHandlingReg2ALU", 31 0, v0x27199b0_0; 1 drivers
v0x271a940_0 .alias "ForwardMemVal", 31 0, v0x27257e0_0;
v0x271aa10_0 .var "Hazard_WriteRegE", 4 0;
v0x271aa90_0 .alias "RdE", 4 0, v0x27258f0_0;
v0x271ab10_0 .alias "RegDstE", 0 0, v0x2725740_0;
v0x271ab90_0 .alias "RsE", 4 0, v0x2725a20_0;
v0x271ac10_0 .var "RsEHazard", 4 0;
v0x271ac90_0 .alias "RtE", 4 0, v0x2725970_0;
v0x271ad90_0 .var "RtEHazard", 4 0;
v0x271ae10_0 .alias "SignImmE", 31 0, v0x2725bf0_0;
v0x271ad10_0 .net "SrcAE", 31 0, v0x2719f00_0; 1 drivers
v0x271afa0_0 .net "SrcBE", 31 0, v0x2719420_0; 1 drivers
v0x271b0c0_0 .var "WriteDataE", 31 0;
v0x271b140_0 .var "WriteRegE", 4 0;
v0x271b020_0 .net "WriteRegE_internal", 4 0, v0x271a330_0; 1 drivers
v0x271b270_0 .alias "reg1", 31 0, v0x2725aa0_0;
v0x271b1f0_0 .alias "reg2", 31 0, v0x2725d40_0;
E_0x2718ab0 .event edge, v0x2719380_0, v0x271a330_0, v0x271ab90_0, v0x2717b40_0;
S_0x2719f80 .scope module, "MuxWriteRegE" "mux" 17 53, 6 13, S_0x2718ca0;
 .timescale 0 0;
P_0x271a078 .param/l "SIZE" 6 20, +C4<0100>;
v0x271a120_0 .alias "ctrl", 0 0, v0x2725740_0;
v0x271a1e0_0 .alias "input_one", 4 0, v0x27258f0_0;
v0x271a280_0 .alias "input_zero", 4 0, v0x2725970_0;
v0x271a330_0 .var "out", 4 0;
E_0x271a0f0 .event edge, v0x271a120_0, v0x2717b40_0, v0x271a1e0_0;
S_0x2719a60 .scope module, "Mux3SrcAE" "mux3" 17 54, 18 14, S_0x2718ca0;
 .timescale 0 0;
P_0x2719b58 .param/l "SIZE" 18 22, +C4<011111>;
v0x2719c30_0 .alias "ctrl", 1 0, v0x27255b0_0;
v0x2719ce0_0 .alias "input_00", 31 0, v0x2725aa0_0;
v0x2719d60_0 .alias "input_01", 31 0, v0x27257e0_0;
v0x2719e30_0 .alias "input_10", 31 0, v0x27256c0_0;
v0x2719f00_0 .var "out", 31 0;
E_0x2719bd0 .event edge, v0x2712780_0, v0x2719ce0_0, v0x2715130_0, v0x27170d0_0;
S_0x2719500 .scope module, "Mux3SrcBe" "mux3" 17 55, 18 14, S_0x2718ca0;
 .timescale 0 0;
P_0x27195f8 .param/l "SIZE" 18 22, +C4<011111>;
v0x27196d0_0 .alias "ctrl", 1 0, v0x27254b0_0;
v0x27197a0_0 .alias "input_00", 31 0, v0x2725d40_0;
v0x2719820_0 .alias "input_01", 31 0, v0x27257e0_0;
v0x27198d0_0 .alias "input_10", 31 0, v0x27256c0_0;
v0x27199b0_0 .var "out", 31 0;
E_0x2719670 .event edge, v0x27128d0_0, v0x27197a0_0, v0x2715130_0, v0x27170d0_0;
S_0x27190e0 .scope module, "MuxSrcBE" "mux" 17 56, 6 13, S_0x2718ca0;
 .timescale 0 0;
P_0x2717358 .param/l "SIZE" 6 20, +C4<011111>;
v0x2719240_0 .alias "ctrl", 0 0, v0x2725530_0;
v0x27192e0_0 .alias "input_one", 31 0, v0x2725bf0_0;
v0x2719380_0 .alias "input_zero", 31 0, v0x271a870_0;
v0x2719420_0 .var "out", 31 0;
E_0x2719210 .event edge, v0x2719240_0, v0x2719380_0, v0x27192e0_0;
S_0x2718d90 .scope module, "ALUE" "alu" 17 57, 19 14, S_0x2718ca0;
 .timescale 0 0;
v0x2718e80_0 .alias "aluop", 2 0, v0x2725430_0;
v0x2718f00_0 .alias "read_data1", 31 0, v0x271ad10_0;
v0x2718f80_0 .alias "read_data2", 31 0, v0x271afa0_0;
v0x2719000_0 .var "result", 31 0;
E_0x2718b10 .event edge, v0x2718e80_0, v0x2718f00_0, v0x2718f80_0;
S_0x2717d90 .scope module, "reg_m_module" "reg_m" 3 175, 20 30, S_0x2653600;
 .timescale 0 0;
v0x2717b40_0 .alias "RtE", 4 0, v0x2725970_0;
v0x2717e80_0 .var "RtM", 4 0;
v0x2717f00_0 .alias "alu_output_in", 31 0, v0x2727e50_0;
v0x2717f80_0 .var "alu_output_out", 31 0;
v0x2718080_0 .alias "clk", 0 0, v0x2723e80_0;
v0x2718150_0 .var "hazard_in_MemWriteM", 0 0;
v0x27181d0_0 .alias "instr_in", 31 0, v0x2728090_0;
v0x2718250_0 .var "instr_out", 31 0;
v0x2718320_0 .var "mem_to_reg_hazard_out", 0 0;
v0x27183a0_0 .alias "mem_to_reg_in", 0 0, v0x27284d0_0;
v0x2718420_0 .var "mem_to_reg_out", 0 0;
v0x27184d0_0 .alias "mem_write_in", 0 0, v0x2728550_0;
v0x2718550_0 .var "mem_write_out", 0 0;
v0x27185d0_0 .alias "regwrite_in", 0 0, v0x27282a0_0;
v0x27186d0_0 .var "regwrite_m_hazard_out", 0 0;
v0x2718750_0 .var "regwrite_out", 0 0;
v0x2718650_0 .alias "syscall_in", 0 0, v0x2728370_0;
v0x2718890_0 .var "syscall_out", 0 0;
v0x27189b0_0 .alias "write_data_in", 31 0, v0x27281d0_0;
v0x2718a30_0 .var "write_data_out", 31 0;
v0x2718910_0 .alias "write_reg_in", 4 0, v0x2727fc0_0;
v0x2718b60_0 .var "write_reg_out", 4 0;
S_0x2716590 .scope module, "memory_module" "memory" 3 183, 21 31, S_0x2653600;
 .timescale 0 0;
L_0x272a3e0 .functor BUFZ 5, v0x2718b60_0, C4<00000>, C4<00000>, C4<00000>;
L_0x272a440 .functor BUFZ 5, v0x2718b60_0, C4<00000>, C4<00000>, C4<00000>;
L_0x272a530 .functor BUFZ 32, v0x2717f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x272a590 .functor BUFZ 1, v0x2718420_0, C4<0>, C4<0>, C4<0>;
L_0x272a5f0 .functor BUFZ 1, v0x2718890_0, C4<0>, C4<0>, C4<0>;
L_0x272a650 .functor BUFZ 1, v0x2718750_0, C4<0>, C4<0>, C4<0>;
L_0x272a6b0 .functor BUFZ 32, v0x2718250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x272a710 .functor BUFZ 1, v0x2718890_0, C4<0>, C4<0>, C4<0>;
v0x2716f70_0 .alias "ALUOutM", 31 0, v0x2720630_0;
v0x2717020_0 .alias "ALUOutW", 31 0, v0x2728f10_0;
v0x27170d0_0 .var "ALUOut_forwarded", 31 0;
v0x2717150_0 .alias "ForwardMM", 0 0, v0x27277a0_0;
v0x2717250_0 .alias "MemToRegM", 0 0, v0x2727bb0_0;
v0x27172d0_0 .alias "MemWriteM", 0 0, v0x2727c30_0;
v0x2717390_0 .alias "MemtoRegM_out", 0 0, v0x2728c30_0;
v0x2717410_0 .alias "RD", 31 0, v0x2728cb0_0;
v0x2717530_0 .alias "RegWriteM", 0 0, v0x2727990_0;
v0x27175b0_0 .alias "RegWriteW", 0 0, v0x2728d30_0;
v0x2717630_0 .alias "ResultW", 31 0, v0x2727d00_0;
v0x27176b0_0 .alias "WriteDataM", 31 0, v0x2727b30_0;
v0x2717730_0 .net "WriteDataMuxOut", 31 0, v0x2716980_0; 1 drivers
v0x2717800_0 .alias "WriteRegM", 4 0, v0x2727a60_0;
v0x2717900_0 .alias "WriteRegM_out", 4 0, v0x2728db0_0;
v0x2717980_0 .alias "WriteRegM_out_hazard", 4 0, v0x2727840_0;
v0x2717880_0 .alias "instruction", 31 0, v0x2727ef0_0;
v0x2717ac0_0 .alias "instruction_out", 31 0, v0x2728e80_0;
v0x2717be0_0 .alias "syscall", 0 0, v0x2727d80_0;
v0x2717c60_0 .alias "syscall_out", 0 0, v0x27292f0_0;
E_0x2714f70 .event edge, v0x2716b70_0;
S_0x2716a30 .scope module, "my_data_memory" "data_memory" 21 57, 22 13, S_0x2716590;
 .timescale 0 0;
v0x2716b70_0 .alias "address", 31 0, v0x2720630_0;
v0x2716c30 .array "data_mem", 2147483644 2147418112, 31 0;
v0x2716cb0_0 .var/i "i", 31 0;
v0x2716d50_0 .alias "mem_write", 0 0, v0x2727c30_0;
v0x2716e00_0 .var "read_data", 31 0;
v0x2716eb0_0 .alias "write_data", 31 0, v0x2717730_0;
E_0x2716b20 .event edge, v0x2715ee0_0, v0x2716b70_0, v0x2716d50_0;
S_0x27166a0 .scope module, "forwardMM_mux" "mux" 21 58, 6 13, S_0x2716590;
 .timescale 0 0;
P_0x2714cb8 .param/l "SIZE" 6 20, +C4<011111>;
v0x2716360_0 .alias "ctrl", 0 0, v0x27277a0_0;
v0x2716850_0 .alias "input_one", 31 0, v0x2727d00_0;
v0x2716900_0 .alias "input_zero", 31 0, v0x2727b30_0;
v0x2716980_0 .var "out", 31 0;
E_0x2715c90 .event edge, v0x2712970_0, v0x2716900_0, v0x27151b0_0;
S_0x2715950 .scope module, "reg_w_module" "reg_w" 3 190, 23 23, S_0x2653600;
 .timescale 0 0;
v0x2715a70_0 .alias "ALU_outM_in", 31 0, v0x2728f10_0;
v0x2715b10_0 .var "ALU_out_w_out", 31 0;
v0x2715b90_0 .alias "clk", 0 0, v0x2723e80_0;
v0x2715c10_0 .alias "instruction_in", 31 0, v0x2728e80_0;
v0x2715cc0_0 .var "instruction_out", 31 0;
v0x2715d90_0 .alias "mem_to_reg_in", 0 0, v0x2728c30_0;
v0x2715e10_0 .var "mem_to_reg_out", 0 0;
v0x2715ee0_0 .alias "rd_data_mem_in", 31 0, v0x2728cb0_0;
v0x2715fd0_0 .var "read_data_w_out", 31 0;
v0x27160a0_0 .var "regwrite_hazard_out", 0 0;
v0x2716120_0 .alias "regwrite_in", 0 0, v0x2728d30_0;
v0x27161a0_0 .var "regwrite_out", 0 0;
v0x2716240_0 .alias "syscall_in", 0 0, v0x27292f0_0;
v0x27162e0_0 .var "syscall_out", 0 0;
v0x27163e0_0 .alias "write_regM_in", 4 0, v0x2728db0_0;
v0x2716480_0 .var "write_regW_out", 4 0;
E_0x2715a40 .event posedge, v0x2713f40_0;
S_0x2714200 .scope module, "wb_module" "writeback" 3 197, 24 18, S_0x2653600;
 .timescale 0 0;
L_0x272a9c0 .functor BUFZ 5, v0x2716480_0, C4<00000>, C4<00000>, C4<00000>;
v0x2714e50_0 .alias "ALUOutW", 31 0, v0x2728440_0;
v0x2714ef0_0 .alias "MemToRegW", 0 0, v0x2728870_0;
v0x2714fa0_0 .alias "ReadDataW", 31 0, v0x27285d0_0;
v0x2715050_0 .alias "ResultW", 31 0, v0x2725000_0;
v0x2715130_0 .var "ResultW_forwarded", 31 0;
v0x27151b0_0 .var "ResultW_forwardedMM", 31 0;
v0x2715230_0 .alias "WriteRegW", 4 0, v0x2728650_0;
v0x27152b0_0 .alias "WriteRegW_out", 4 0, v0x2727910_0;
v0x2715380_0 .var "WriteRegW_out_toRegisters", 4 0;
v0x2715400_0 .net *"_s0", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x2715480_0 .alias "a0", 31 0, v0x2728720_0;
v0x2715500_0 .alias "a1", 31 0, v0x2728bb0_0;
v0x27155b0_0 .alias "instruction_in", 31 0, v0x2728980_0;
v0x2715660_0 .alias "print_string", 0 0, v0x2726d00_0;
v0x2715760_0 .var "string_index", 31 0;
v0x27157e0_0 .alias "syscall_in", 0 0, v0x2728a00_0;
v0x27156e0_0 .alias "v0", 31 0, v0x2728a80_0;
E_0x27128a0 .event edge, v0x2715230_0, v0x2714680_0, v0x27148e0_0;
L_0x272a890 .cmp/eq 32, v0x271f150_0, C4<00000000000000000000000000000100>;
S_0x2714730 .scope module, "my_sys_call" "system_call" 24 42, 25 16, S_0x2714200;
 .timescale 0 0;
v0x27148e0_0 .alias "a0", 31 0, v0x2728720_0;
v0x27149a0_0 .alias "a1", 31 0, v0x2728bb0_0;
v0x2714a40_0 .var/i "clk_counter", 31 0;
v0x2714ae0_0 .alias "instruction", 31 0, v0x2728980_0;
v0x2714b90_0 .var/i "num_instructions", 31 0;
v0x2714c30_0 .alias "syscall_control", 0 0, v0x2728a00_0;
v0x2714d10_0 .var/real "time_var", 0 0;
v0x2714db0_0 .alias "v0", 31 0, v0x2728a80_0;
E_0x2714820 .event edge, v0x2714ae0_0;
E_0x2714890 .event posedge, v0x2714c30_0;
S_0x27142f0 .scope module, "my_mux" "mux" 24 43, 6 13, S_0x2714200;
 .timescale 0 0;
P_0x27129f8 .param/l "SIZE" 6 20, +C4<011111>;
v0x2714480_0 .alias "ctrl", 0 0, v0x2728870_0;
v0x2714540_0 .alias "input_one", 31 0, v0x27285d0_0;
v0x27145e0_0 .alias "input_zero", 31 0, v0x2728440_0;
v0x2714680_0 .var "out", 31 0;
E_0x2713df0 .event edge, v0x2714480_0, v0x27145e0_0, v0x2714540_0;
S_0x2712470 .scope module, "hazard_module" "hazard" 3 204, 26 33, S_0x2653600;
 .timescale 0 0;
L_0x272aa20 .functor AND 1, v0x271f5e0_0, v0x271c280_0, C4<1>, C4<1>;
L_0x272ad70 .functor OR 1, L_0x272aa80, L_0x272abb0, C4<0>, C4<0>;
L_0x272add0 .functor AND 1, L_0x272aa20, L_0x272ad70, C4<1>, C4<1>;
L_0x272ae30 .functor AND 1, v0x271f5e0_0, v0x2718320_0, C4<1>, C4<1>;
L_0x272b060 .functor OR 1, L_0x272ae90, L_0x272afc0, C4<0>, C4<0>;
L_0x272b0c0 .functor AND 1, L_0x272ae30, L_0x272b060, C4<1>, C4<1>;
L_0x272b1c0 .functor OR 1, L_0x272add0, L_0x272b0c0, C4<0>, C4<0>;
L_0x272b490 .functor OR 1, L_0x272b2c0, L_0x272b360, C4<0>, C4<0>;
L_0x272b590 .functor AND 1, L_0x272b490, v0x271b9c0_0, C4<1>, C4<1>;
v0x2712620_0 .var "FlushE", 0 0;
v0x27126e0_0 .var "ForwardAD", 0 0;
v0x2712780_0 .var "ForwardAE", 1 0;
v0x2712820_0 .var "ForwardBD", 0 0;
v0x27128d0_0 .var "ForwardBE", 1 0;
v0x2712970_0 .var "ForwardMM", 0 0;
v0x2712a50_0 .alias "MemToRegE", 0 0, v0x27270a0_0;
v0x2712af0_0 .alias "MemToRegM", 0 0, v0x2726f00_0;
v0x2712be0_0 .alias "MemWriteM", 0 0, v0x2726e00_0;
v0x2712c80_0 .alias "RegWriteE", 0 0, v0x2726f80_0;
v0x2712d80_0 .alias "RegWriteM", 0 0, v0x2727000_0;
v0x2712e20_0 .alias "RegWriteW", 0 0, v0x27272e0_0;
v0x2712f30_0 .alias "RsD", 4 0, v0x2727120_0;
v0x2712fd0_0 .alias "RsE", 4 0, v0x27271f0_0;
v0x27130f0_0 .alias "RtD", 4 0, v0x2727540_0;
v0x2713190_0 .alias "RtE", 4 0, v0x27275c0_0;
v0x2713050_0 .alias "RtM", 4 0, v0x2727360_0;
v0x27132e0_0 .var "StallD", 0 0;
v0x2713400_0 .var "StallF", 0 0;
v0x2713480_0 .alias "WriteRegE", 4 0, v0x2727430_0;
v0x2713360_0 .alias "WriteRegM", 4 0, v0x2727840_0;
v0x27135b0_0 .alias "WriteRegW", 4 0, v0x2727910_0;
v0x2713500_0 .net *"_s0", 0 0, L_0x272aa20; 1 drivers
v0x27136f0_0 .net *"_s10", 0 0, L_0x272ae30; 1 drivers
v0x2713650_0 .net *"_s12", 0 0, L_0x272ae90; 1 drivers
v0x2713840_0 .net *"_s14", 0 0, L_0x272afc0; 1 drivers
v0x2713790_0 .net *"_s16", 0 0, L_0x272b060; 1 drivers
v0x27139a0_0 .net *"_s18", 0 0, L_0x272b0c0; 1 drivers
v0x27138e0_0 .net *"_s2", 0 0, L_0x272aa80; 1 drivers
v0x2713b10_0 .net *"_s22", 0 0, L_0x272b2c0; 1 drivers
v0x2713a20_0 .net *"_s24", 0 0, L_0x272b360; 1 drivers
v0x2713c90_0 .net *"_s26", 0 0, L_0x272b490; 1 drivers
v0x2713b90_0 .net *"_s4", 0 0, L_0x272abb0; 1 drivers
v0x2713e20_0 .net *"_s6", 0 0, L_0x272ad70; 1 drivers
v0x2713d10_0 .net *"_s8", 0 0, L_0x272add0; 1 drivers
v0x2713fc0_0 .alias "branchD", 0 0, v0x2727690_0;
v0x2713ea0_0 .net "branchStall", 0 0, L_0x272b1c0; 1 drivers
v0x2713f40_0 .alias "clk", 0 0, v0x2723e80_0;
v0x2714180_0 .net "lwStall", 0 0, L_0x272b590; 1 drivers
E_0x2712560/0 .event edge, v0x2712fd0_0, v0x2713360_0, v0x2712d80_0, v0x27135b0_0;
E_0x2712560/1 .event edge, v0x2712e20_0, v0x2713190_0, v0x2712f30_0, v0x27130f0_0;
E_0x2712560/2 .event edge, v0x2713ea0_0, v0x2714180_0, v0x2713050_0, v0x2712be0_0;
E_0x2712560 .event/or E_0x2712560/0, E_0x2712560/1, E_0x2712560/2;
L_0x272aa80 .cmp/eq 5, v0x271aa10_0, L_0x27299a0;
L_0x272abb0 .cmp/eq 5, v0x271aa10_0, L_0x2729bf0;
L_0x272ae90 .cmp/eq 5, L_0x272a440, L_0x27299a0;
L_0x272afc0 .cmp/eq 5, L_0x272a440, L_0x2729bf0;
L_0x272b2c0 .cmp/eq 5, L_0x27299a0, v0x271ad90_0;
L_0x272b360 .cmp/eq 5, L_0x2729bf0, v0x271ad90_0;
    .scope S_0x267f230;
T_0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2700a80_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0x267f230;
T_1 ;
    %wait E_0x26d22e0;
    %load/v 8, v0x2712330_0, 32;
    %load/v 40, v0x27123d0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2700a80_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2723a90;
T_2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2723b80_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0x2723a90;
T_3 ;
    %wait E_0x271d7e0;
    %load/v 8, v0x2723c30_0, 32;
    %load/v 40, v0x2723d00_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2723b80_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x27235d0;
T_4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27239b0_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0x27235d0;
T_5 ;
    %wait E_0x2723740;
    %load/v 8, v0x2723790_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0x2723900_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0x2723880_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27239b0_0, 0, 9;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2723130;
T_6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2723520_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0x2723130;
T_7 ;
    %wait E_0x27232a0;
    %load/v 8, v0x27232f0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0x2723480_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0x27233e0_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2723520_0, 0, 9;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2722da0;
T_8 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27230b0_0, 0, 0;
    %end;
    .thread T_8;
    .scope S_0x2722da0;
T_9 ;
    %wait E_0x2722e90;
    %load/v 8, v0x2722ec0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_9.0, 8;
    %load/v 9, v0x2723010_0, 32;
    %jmp/1  T_9.2, 8;
T_9.0 ; End of true expr.
    %load/v 41, v0x2722f40_0, 32;
    %jmp/0  T_9.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_9.2;
T_9.1 ;
    %mov 9, 41, 32; Return false value
T_9.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27230b0_0, 0, 9;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x2722a50;
T_10 ;
    %movi 8, 4194336, 32;
    %set/v v0x2722cc0_0, 8, 32;
    %end;
    .thread T_10;
    .scope S_0x2722a50;
T_11 ;
    %wait E_0x2715a40;
    %load/v 8, v0x2722bc0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x2722c40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2722cc0_0, 0, 8;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x2722410;
T_12 ;
    %set/v v0x2722580_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x2722410;
T_13 ;
    %wait E_0x2713270;
    %load/v 8, v0x2722780_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.0, 4;
    %movi 8, 1, 8;
    %set/v v0x2722580_0, 8, 8;
    %load/v 8, v0x27229d0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %set/v v0x2722880_0, 8, 32;
T_13.2 ;
    %load/v 8, v0x2722580_0, 8;
    %mov 16, 0, 1;
    %cmpi/u 8, 0, 9;
    %inv 4, 1;
    %jmp/0xz T_13.3, 4;
    %load/v 40, v0x2722880_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x2722700, 32;
    %set/v v0x2722950_0, 8, 32;
    %movi 8, 3, 32;
    %set/v v0x2722600_0, 8, 32;
T_13.4 ;
    %load/v 8, v0x2722600_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %jmp/0xz T_13.5, 5;
    %load/v 8, v0x2722600_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_13.6, 6;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_13.7, 6;
    %cmpi/u 8, 2, 32;
    %jmp/1 T_13.8, 6;
    %cmpi/u 8, 3, 32;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.6 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.11, 4;
    %load/x1p 8, v0x2722950_0, 8;
    %jmp T_13.12;
T_13.11 ;
    %mov 8, 2, 8;
T_13.12 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x2722580_0, 8, 8;
    %jmp T_13.10;
T_13.7 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.13, 4;
    %load/x1p 8, v0x2722950_0, 8;
    %jmp T_13.14;
T_13.13 ;
    %mov 8, 2, 8;
T_13.14 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x2722580_0, 8, 8;
    %jmp T_13.10;
T_13.8 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.15, 4;
    %load/x1p 8, v0x2722950_0, 8;
    %jmp T_13.16;
T_13.15 ;
    %mov 8, 2, 8;
T_13.16 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x2722580_0, 8, 8;
    %jmp T_13.10;
T_13.9 ;
    %load/v 8, v0x2722950_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x2722580_0, 8, 8;
    %jmp T_13.10;
T_13.10 ;
    %load/v 8, v0x2722580_0, 8;
    %mov 16, 0, 1;
    %cmpi/u 8, 0, 9;
    %inv 4, 1;
    %jmp/0xz  T_13.17, 4;
    %vpi_call 8 47 "$write", "%c", v0x2722580_0;
T_13.17 ;
    %load/v 8, v0x2722600_0, 32;
    %subi 8, 1, 32;
    %set/v v0x2722600_0, 8, 32;
    %jmp T_13.4;
T_13.5 ;
    %load/v 8, v0x2722880_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0x2722880_0, 8, 32;
    %jmp T_13.2;
T_13.3 ;
T_13.0 ;
    %vpi_call 8 52 "$write", "\012";
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x2722410;
T_14 ;
    %wait E_0x271d7e0;
    %load/v 8, v0x2722500_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %set/v v0x2722680_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x2722500_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %set/v v0x2722800_0, 8, 32;
    %load/v 40, v0x2722800_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x2722700, 32;
    %set/v v0x2722680_0, 8, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x2722410;
T_15 ;
    %movi 8, 1048576, 32;
    %set/v v0x2722600_0, 8, 32;
T_15.0 ;
    %load/v 8, v0x2722600_0, 32;
    %movi 40, 1052672, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_15.1, 5;
    %load/v 8, v0x2722600_0, 32;
    %mov 40, 39, 1;
    %subi 8, 1048576, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2722700, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2722600_0, 32;
    %set/v v0x2722600_0, 8, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 8 73 "$readmemh", "hello.v", v0x2722700;
    %end;
    .thread T_15;
    .scope S_0x2722320;
T_16 ;
    %movi 8, 4194336, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27247c0_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_0x2722320;
T_17 ;
    %wait E_0x271d540;
    %load/v 8, v0x2724840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27247c0_0, 0, 8;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2721eb0;
T_18 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27221a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27222a0_0, 0, 0;
    %end;
    .thread T_18;
    .scope S_0x2721eb0;
T_19 ;
    %wait E_0x2715a40;
    %load/v 8, v0x2722020_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27221a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27222a0_0, 0, 0;
T_19.0 ;
    %load/v 8, v0x27220a0_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v0x2722120_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27221a0_0, 0, 8;
    %load/v 8, v0x2722220_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27222a0_0, 0, 8;
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x271f3a0;
T_20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271fb60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f7e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f5e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f8e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f9b0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271f490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271fa30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f530_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271fc10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271fcc0_0, 0, 0;
    %end;
    .thread T_20;
    .scope S_0x271f3a0;
T_21 ;
    %wait E_0x2715920;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271fb60_0, 0, 8;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 3, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 0, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x271f6b0_0, 6;
    %cmpi/u 10, 8, 6;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0  T_21.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_21.2, 8;
T_21.0 ; End of true expr.
    %jmp/0  T_21.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_21.2;
T_21.1 ;
    %mov 9, 0, 1; Return false value
T_21.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f7e0_0, 0, 9;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 3, 6;
    %mov 8, 4, 1;
    %jmp/0  T_21.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_21.5, 8;
T_21.3 ; End of true expr.
    %jmp/0  T_21.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_21.5;
T_21.4 ;
    %mov 9, 0, 1; Return false value
T_21.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f730_0, 0, 9;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x271f6b0_0, 6;
    %cmpi/u 9, 8, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f860_0, 0, 8;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0  T_21.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_21.8, 8;
T_21.6 ; End of true expr.
    %jmp/0  T_21.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_21.8;
T_21.7 ;
    %mov 9, 0, 1; Return false value
T_21.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f5e0_0, 0, 9;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f8e0_0, 0, 8;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f9b0_0, 0, 8;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 43, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271fa30_0, 0, 8;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 15, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271f530_0, 0, 8;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 15, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271fc10_0, 0, 8;
    %load/v 8, v0x271fae0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x271f6b0_0, 6;
    %cmpi/u 9, 12, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_21.9, 8;
    %mov 9, 1, 1;
    %jmp/1  T_21.11, 8;
T_21.9 ; End of true expr.
    %jmp/0  T_21.10, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_21.11;
T_21.10 ;
    %mov 9, 0, 1; Return false value
T_21.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271fcc0_0, 0, 9;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x271f6b0_0, 6;
    %cmpi/u 9, 36, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.12, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271f490_0, 0, 0;
    %jmp T_21.13;
T_21.12 ;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x271f6b0_0, 6;
    %cmpi/u 9, 37, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_21.14, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271f490_0, 0, 8;
    %jmp T_21.15;
T_21.14 ;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x271f6b0_0, 6;
    %cmpi/u 9, 32, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_21.16, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271f490_0, 0, 8;
    %jmp T_21.17;
T_21.16 ;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x271f6b0_0, 6;
    %cmpi/u 9, 34, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 4, 6;
    %or 8, 4, 1;
    %load/v 9, v0x271fae0_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_21.18, 8;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271f490_0, 0, 8;
    %jmp T_21.19;
T_21.18 ;
    %load/v 8, v0x271fae0_0, 6;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_21.20, 4;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271f490_0, 0, 8;
    %jmp T_21.21;
T_21.20 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271f490_0, 0, 1;
T_21.21 ;
T_21.19 ;
T_21.17 ;
T_21.15 ;
T_21.13 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x271e110;
T_22 ;
    %set/v v0x271e760_0, 0, 32;
    %set/v v0x271e830_0, 0, 32;
    %set/v v0x271e370_0, 0, 32;
    %set/v v0x271f150_0, 0, 32;
    %set/v v0x271e410_0, 0, 32;
    %set/v v0x271e580_0, 0, 32;
T_22.0 ;
    %load/v 8, v0x271e580_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_22.1, 5;
    %ix/getv/s 3, v0x271e580_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x271ead0, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x271e580_0, 32;
    %set/v v0x271e580_0, 8, 32;
    %jmp T_22.0;
T_22.1 ;
    %movi 8, 2147483644, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0x271ead0, 8, 32;
    %end;
    .thread T_22;
    .scope S_0x271e110;
T_23 ;
    %wait E_0x271e200;
    %delay 5, 0;
    %load/v 8, v0x271e600_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_23.0, 4;
    %load/v 8, v0x271e6a0_0, 32;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271ead0, 0, 8;
t_2 ;
T_23.0 ;
    %load/v 8, v0x271f060_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_23.2, 4;
    %load/v 8, v0x271f1d0_0, 32;
    %ix/getv 3, v0x271f320_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271ead0, 0, 8;
t_3 ;
T_23.2 ;
    %ix/getv 3, v0x271e950_0;
    %load/av 8, v0x271ead0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271e760_0, 0, 8;
    %ix/getv 3, v0x271e9d0_0;
    %load/av 8, v0x271ead0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271e830_0, 0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x271ead0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271f150_0, 0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x271ead0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271e370_0, 0, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x271ead0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271e410_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x271de60;
T_24 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271e060_0, 0, 0;
    %end;
    .thread T_24;
    .scope S_0x271de60;
T_25 ;
    %wait E_0x271df50;
    %load/v 8, v0x271dfa0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.0, 4;
    %load/x1p 56, v0x271dfa0_0, 1;
    %jmp T_25.1;
T_25.0 ;
    %mov 56, 2, 1;
T_25.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271e060_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x271daf0;
T_26 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271dc50_0, 0, 0;
    %end;
    .thread T_26;
    .scope S_0x271daf0;
T_27 ;
    %wait E_0x271dbe0;
    %load/v 8, v0x271dd10_0, 32;
    %load/v 40, v0x271ddb0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271dc50_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x271d810;
T_28 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271d930_0, 0, 0;
    %end;
    .thread T_28;
    .scope S_0x271d810;
T_29 ;
    %wait E_0x271d900;
    %load/v 8, v0x271d9b0_0, 32;
    %load/v 40, v0x271da50_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271d930_0, 0, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x271d340;
T_30 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271d730_0, 0, 0;
    %end;
    .thread T_30;
    .scope S_0x271d340;
T_31 ;
    %wait E_0x271d470;
    %load/v 8, v0x271d4a0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_31.0, 8;
    %load/v 9, v0x271d680_0, 32;
    %jmp/1  T_31.2, 8;
T_31.0 ; End of true expr.
    %load/v 41, v0x271d570_0, 32;
    %jmp/0  T_31.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_31.2;
T_31.1 ;
    %mov 9, 41, 32; Return false value
T_31.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271d730_0, 0, 9;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x271d050;
T_32 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271d2c0_0, 0, 0;
    %end;
    .thread T_32;
    .scope S_0x271d050;
T_33 ;
    %wait E_0x2712d00;
    %load/v 8, v0x271d140_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_33.0, 8;
    %load/v 9, v0x271d240_0, 32;
    %jmp/1  T_33.2, 8;
T_33.0 ; End of true expr.
    %load/v 41, v0x271d1c0_0, 32;
    %jmp/0  T_33.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_33.2;
T_33.1 ;
    %mov 9, 41, 32; Return false value
T_33.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271d2c0_0, 0, 9;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x271cde0;
T_34 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271ced0_0, 0, 0;
    %end;
    .thread T_34;
    .scope S_0x271cde0;
T_35 ;
    %wait E_0x271c250;
    %load/v 8, v0x271cf50_0, 32;
    %load/v 40, v0x271cfd0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271ced0_0, 0, 8;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x271b3e0;
T_36 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c9e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271baf0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271b550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b6a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c150_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271bdd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271bd50_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271c380_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271c6f0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271bfb0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271c860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271bc20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271b8f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c280_0, 0, 0;
    %end;
    .thread T_36;
    .scope S_0x271b3e0;
T_37 ;
    %wait E_0x2715a40;
    %load/v 8, v0x271b7f0_0, 1;
    %jmp/0xz  T_37.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c9e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271baf0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271b550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b6a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c150_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271bdd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271bd50_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271c380_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271c6f0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271bfb0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271c860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271bc20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271b8f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c280_0, 0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/v 8, v0x271c770_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c9e0_0, 0, 8;
    %load/v 8, v0x271c1d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c300_0, 0, 8;
    %load/v 8, v0x271ba70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271baf0_0, 0, 8;
    %load/v 8, v0x271b4d0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x271b550_0, 0, 8;
    %load/v 8, v0x271b620_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b6a0_0, 0, 8;
    %load/v 8, v0x271c0d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c150_0, 0, 8;
    %load/v 8, v0x271bcd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271bdd0_0, 0, 8;
    %load/v 8, v0x271be50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271bd50_0, 0, 8;
    %load/v 8, v0x271c440_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271c380_0, 0, 8;
    %load/v 8, v0x271c590_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271c6f0_0, 0, 8;
    %load/v 8, v0x271c4c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271bfb0_0, 0, 8;
    %load/v 8, v0x271c610_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271c860_0, 0, 8;
    %load/v 8, v0x271bba0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271bc20_0, 0, 8;
    %load/v 8, v0x271b870_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271b8f0_0, 0, 8;
    %load/v 8, v0x271ba70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b9c0_0, 0, 8;
    %load/v 8, v0x271c1d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271c280_0, 0, 8;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x2719f80;
T_38 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271a330_0, 0, 0;
    %end;
    .thread T_38;
    .scope S_0x2719f80;
T_39 ;
    %wait E_0x271a0f0;
    %load/v 8, v0x271a120_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_39.0, 8;
    %load/v 9, v0x271a280_0, 5;
    %jmp/1  T_39.2, 8;
T_39.0 ; End of true expr.
    %load/v 14, v0x271a1e0_0, 5;
    %jmp/0  T_39.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_39.2;
T_39.1 ;
    %mov 9, 14, 5; Return false value
T_39.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271a330_0, 0, 9;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x2719a60;
T_40 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719f00_0, 0, 0;
    %end;
    .thread T_40;
    .scope S_0x2719a60;
T_41 ;
    %wait E_0x2719bd0;
    %load/v 8, v0x2719c30_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_41.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_41.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/v 8, v0x2719ce0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719f00_0, 0, 8;
    %jmp T_41.3;
T_41.1 ;
    %load/v 8, v0x2719d60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719f00_0, 0, 8;
    %jmp T_41.3;
T_41.2 ;
    %load/v 8, v0x2719e30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719f00_0, 0, 8;
    %jmp T_41.3;
T_41.3 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x2719500;
T_42 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27199b0_0, 0, 0;
    %end;
    .thread T_42;
    .scope S_0x2719500;
T_43 ;
    %wait E_0x2719670;
    %load/v 8, v0x27196d0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_43.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_43.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_43.2, 6;
    %jmp T_43.3;
T_43.0 ;
    %load/v 8, v0x27197a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27199b0_0, 0, 8;
    %jmp T_43.3;
T_43.1 ;
    %load/v 8, v0x2719820_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27199b0_0, 0, 8;
    %jmp T_43.3;
T_43.2 ;
    %load/v 8, v0x27198d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27199b0_0, 0, 8;
    %jmp T_43.3;
T_43.3 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x27190e0;
T_44 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719420_0, 0, 0;
    %end;
    .thread T_44;
    .scope S_0x27190e0;
T_45 ;
    %wait E_0x2719210;
    %load/v 8, v0x2719240_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_45.0, 8;
    %load/v 9, v0x2719380_0, 32;
    %jmp/1  T_45.2, 8;
T_45.0 ; End of true expr.
    %load/v 41, v0x27192e0_0, 32;
    %jmp/0  T_45.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_45.2;
T_45.1 ;
    %mov 9, 41, 32; Return false value
T_45.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719420_0, 0, 9;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x2718d90;
T_46 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719000_0, 0, 0;
    %end;
    .thread T_46;
    .scope S_0x2718d90;
T_47 ;
    %wait E_0x2718b10;
    %load/v 8, v0x2718e80_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_47.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_47.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_47.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_47.3, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_47.4, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_47.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719000_0, 0, 0;
    %jmp T_47.7;
T_47.0 ;
    %load/v 8, v0x2718f00_0, 32;
    %load/v 40, v0x2718f80_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719000_0, 0, 8;
    %jmp T_47.7;
T_47.1 ;
    %load/v 8, v0x2718f00_0, 32;
    %load/v 40, v0x2718f80_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719000_0, 0, 8;
    %jmp T_47.7;
T_47.2 ;
    %load/v 8, v0x2718f00_0, 32;
    %load/v 40, v0x2718f80_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719000_0, 0, 8;
    %jmp T_47.7;
T_47.3 ;
    %load/v 8, v0x2718f80_0, 32;
    %ix/load 0, 16, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719000_0, 0, 8;
    %jmp T_47.7;
T_47.4 ;
    %load/v 8, v0x2718f00_0, 32;
    %load/v 40, v0x2718f80_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719000_0, 0, 8;
    %jmp T_47.7;
T_47.5 ;
    %load/v 8, v0x2718f00_0, 32;
    %load/v 40, v0x2718f80_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_47.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_47.10, 8;
T_47.8 ; End of true expr.
    %jmp/0  T_47.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_47.10;
T_47.9 ;
    %mov 9, 0, 32; Return false value
T_47.10 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2719000_0, 0, 9;
    %jmp T_47.7;
T_47.7 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x2718ca0;
T_48 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271ad90_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271ac10_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271b140_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271aa10_0, 0, 0;
    %end;
    .thread T_48;
    .scope S_0x2718ca0;
T_49 ;
    %wait E_0x2718ab0;
    %load/v 8, v0x271a870_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271b0c0_0, 0, 8;
    %load/v 8, v0x271b020_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271b140_0, 0, 8;
    %load/v 8, v0x271b020_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271aa10_0, 0, 8;
    %load/v 8, v0x271ab90_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271ac10_0, 0, 8;
    %load/v 8, v0x271ac90_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x271ad90_0, 0, 8;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x2717d90;
T_50 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718750_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718550_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2717f80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2718a30_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2718b60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2718250_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27186d0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2717e80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718150_0, 0, 0;
    %end;
    .thread T_50;
    .scope S_0x2717d90;
T_51 ;
    %wait E_0x2715a40;
    %load/v 8, v0x2718650_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718890_0, 0, 8;
    %load/v 8, v0x27185d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718750_0, 0, 8;
    %load/v 8, v0x27183a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718420_0, 0, 8;
    %load/v 8, v0x27184d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718550_0, 0, 8;
    %load/v 8, v0x2717f00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2717f80_0, 0, 8;
    %load/v 8, v0x27189b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2718a30_0, 0, 8;
    %load/v 8, v0x2718910_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2718b60_0, 0, 8;
    %load/v 8, v0x27181d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2718250_0, 0, 8;
    %load/v 8, v0x27183a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718320_0, 0, 8;
    %load/v 8, v0x27185d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27186d0_0, 0, 8;
    %load/v 8, v0x2717b40_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2717e80_0, 0, 8;
    %load/v 8, v0x27184d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2718150_0, 0, 8;
    %jmp T_51;
    .thread T_51;
    .scope S_0x2716a30;
T_52 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2716e00_0, 0, 0;
    %movi 8, 2147418112, 32;
    %set/v v0x2716cb0_0, 8, 32;
T_52.0 ;
    %load/v 8, v0x2716cb0_0, 32;
    %movi 40, 2147483644, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_52.1, 5;
    %load/v 8, v0x2716cb0_0, 32;
    %mov 40, 39, 1;
    %subi 8, 2147418112, 33;
    %ix/get/s 3, 8, 33;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2716c30, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2716cb0_0, 32;
    %set/v v0x2716cb0_0, 8, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_0x2716a30;
T_53 ;
    %wait E_0x2716b20;
    %load/v 8, v0x2716d50_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_53.0, 4;
    %load/v 8, v0x2716eb0_0, 32;
    %load/v 40, v0x2716b70_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2716c30, 0, 8;
t_5 ;
T_53.0 ;
    %load/v 8, v0x2716d50_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_53.2, 4;
    %load/v 8, v0x2716b70_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_53.4, 5;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2716e00_0, 0, 0;
    %jmp T_53.5;
T_53.4 ;
    %load/v 40, v0x2716b70_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x2716c30, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2716e00_0, 0, 8;
T_53.5 ;
T_53.2 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x27166a0;
T_54 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2716980_0, 0, 0;
    %end;
    .thread T_54;
    .scope S_0x27166a0;
T_55 ;
    %wait E_0x2715c90;
    %load/v 8, v0x2716360_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_55.0, 8;
    %load/v 9, v0x2716900_0, 32;
    %jmp/1  T_55.2, 8;
T_55.0 ; End of true expr.
    %load/v 41, v0x2716850_0, 32;
    %jmp/0  T_55.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_55.2;
T_55.1 ;
    %mov 9, 41, 32; Return false value
T_55.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2716980_0, 0, 9;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x2716590;
T_56 ;
    %wait E_0x2714f70;
    %load/v 8, v0x2716f70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27170d0_0, 0, 8;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x2716590;
T_57 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27170d0_0, 0, 0;
    %end;
    .thread T_57;
    .scope S_0x2715950;
T_58 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27161a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2715e10_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715fd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715b10_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2716480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27160a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715cc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27162e0_0, 0, 0;
    %end;
    .thread T_58;
    .scope S_0x2715950;
T_59 ;
    %wait E_0x2715a40;
    %load/v 8, v0x2716120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27161a0_0, 0, 8;
    %load/v 8, v0x2715d90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2715e10_0, 0, 8;
    %load/v 8, v0x2715ee0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715fd0_0, 0, 8;
    %load/v 8, v0x2715a70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715b10_0, 0, 8;
    %load/v 8, v0x27163e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2716480_0, 0, 8;
    %load/v 8, v0x2716120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27160a0_0, 0, 8;
    %load/v 8, v0x2715c10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715cc0_0, 0, 8;
    %load/v 8, v0x2716240_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27162e0_0, 0, 8;
    %jmp T_59;
    .thread T_59;
    .scope S_0x2714730;
T_60 ;
    %set/v v0x2714a40_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x2714730;
T_61 ;
    %set/v v0x2714b90_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x2714730;
T_62 ;
    %loadi/wr 4, 0, 4065; load=0.00000
    %set/wr v0x2714d10_0, 4;
    %end;
    .thread T_62;
    .scope S_0x2714730;
T_63 ;
    %vpi_call 25 28 "$timeformat", 4'sb1101, 3'sb010, "ms", 5'sb01010;
    %vpi_func/r 25 29 "$realtime", 4;
    %assign/wr v0x2714d10_0, 0, 4;
    %end;
    .thread T_63;
    .scope S_0x2714730;
T_64 ;
    %wait E_0x2714890;
    %load/v 8, v0x2714a40_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2714a40_0, 8, 32;
    %load/v 8, v0x2714ae0_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 12, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2714c30_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_64.0, 8;
    %load/v 8, v0x2714db0_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_64.2, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_64.3, 6;
    %vpi_call 25 44 "$display", "DEFAULT CASE IN SYSTEM_CALL";
    %jmp T_64.5;
T_64.2 ;
    %vpi_call 25 39 "$display", "a0 is: %d", v0x27148e0_0;
    %jmp T_64.5;
T_64.3 ;
    %vpi_call 25 41 "$finish";
    %jmp T_64.5;
T_64.5 ;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x2714730;
T_65 ;
    %wait E_0x2714820;
    %load/v 8, v0x2714b90_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2714b90_0, 8, 32;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x27142f0;
T_66 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2714680_0, 0, 0;
    %end;
    .thread T_66;
    .scope S_0x27142f0;
T_67 ;
    %wait E_0x2713df0;
    %load/v 8, v0x2714480_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_67.0, 8;
    %load/v 9, v0x27145e0_0, 32;
    %jmp/1  T_67.2, 8;
T_67.0 ; End of true expr.
    %load/v 41, v0x2714540_0, 32;
    %jmp/0  T_67.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_67.2;
T_67.1 ;
    %mov 9, 41, 32; Return false value
T_67.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2714680_0, 0, 9;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x2714200;
T_68 ;
    %wait E_0x27128a0;
    %load/v 8, v0x2715230_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2715380_0, 0, 8;
    %load/v 8, v0x2715050_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715130_0, 0, 8;
    %load/v 8, v0x2715050_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27151b0_0, 0, 8;
    %load/v 8, v0x2715480_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715760_0, 0, 8;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x2714200;
T_69 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715130_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2715380_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2715760_0, 0, 0;
    %end;
    .thread T_69;
    .scope S_0x2712470;
T_70 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2713400_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27132e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27126e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2712820_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27128d0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2712780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2712620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2712970_0, 0, 0;
    %end;
    .thread T_70;
    .scope S_0x2712470;
T_71 ;
    %wait E_0x2712560;
    %load/v 8, v0x2712fd0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2712fd0_0, 5;
    %load/v 14, v0x2713360_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2712d80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_71.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2712780_0, 0, 8;
    %jmp T_71.1;
T_71.0 ;
    %load/v 8, v0x2712fd0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2712fd0_0, 5;
    %load/v 14, v0x27135b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2712e20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_71.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2712780_0, 0, 8;
    %jmp T_71.3;
T_71.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2712780_0, 0, 0;
T_71.3 ;
T_71.1 ;
    %load/v 8, v0x2713190_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2713190_0, 5;
    %load/v 14, v0x2713360_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2712d80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_71.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27128d0_0, 0, 8;
    %jmp T_71.5;
T_71.4 ;
    %load/v 8, v0x2713190_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2713190_0, 5;
    %load/v 14, v0x27135b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2712e20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_71.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27128d0_0, 0, 8;
    %jmp T_71.7;
T_71.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27128d0_0, 0, 0;
T_71.7 ;
T_71.5 ;
    %load/v 8, v0x2712f30_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2712f30_0, 5;
    %load/v 14, v0x2713360_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2712d80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27126e0_0, 0, 8;
    %load/v 8, v0x27130f0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x27130f0_0, 5;
    %load/v 14, v0x2713360_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2712d80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2712820_0, 0, 8;
    %load/v 8, v0x2713ea0_0, 1;
    %load/v 9, v0x2714180_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2713400_0, 0, 8;
    %load/v 8, v0x2713ea0_0, 1;
    %load/v 9, v0x2714180_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27132e0_0, 0, 8;
    %load/v 8, v0x2713ea0_0, 1;
    %load/v 9, v0x2714180_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2712620_0, 0, 8;
    %load/v 8, v0x2713050_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2713050_0, 5;
    %load/v 14, v0x27135b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2712e20_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2712be0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2712970_0, 0, 8;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x2653600;
T_72 ;
    %set/v v0x2724b10_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_0x2653600;
T_73 ;
    %delay 10, 0;
    %load/v 8, v0x2724b10_0, 1;
    %inv 8, 1;
    %set/v v0x2724b10_0, 8, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0x2653600;
T_74 ;
    %vpi_call 3 219 "$dumpfile", "pipeline_overview.vcd";
    %vpi_call 3 220 "$dumpvars", 1'sb0, S_0x2653600;
    %end;
    .thread T_74;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "src/adder_four.v";
    "pipeline_overview.v";
    "src/fetch.v";
    "src/adder.v";
    "src/mux.v";
    "src/reg_f.v";
    "src/instruction_memory.v";
    "src/reg_d.v";
    "src/decode.v";
    "src/control.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/equals.v";
    "src/and_gate.v";
    "src/reg_e.v";
    "src/execute.v";
    "src/mux3.v";
    "src/alu.v";
    "src/reg_m.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/reg_w.v";
    "src/writeback.v";
    "src/system_call.v";
    "src/hazard.v";
