#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Sep 03 10:51:03 2020
# Process ID: 7224
# Current directory: C:/Users/zacharyheil/Desktop/lab1-base/base-soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4288 C:\Users\zacharyheil\Desktop\lab1-base\base-soc\base-soc.xpr
# Log file: C:/Users/zacharyheil/Desktop/lab1-base/base-soc/vivado.log
# Journal file: C:/Users/zacharyheil/Desktop/lab1-base/base-soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.xpr
open_bd_design {C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets rst_mig_7series_0_83M_mb_reset] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets microblaze_0_M_AXI_IC] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_nets rst_mig_7series_0_83M_bus_struct_reset] [get_bd_cells microblaze_0_local_memory]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "8KB" ecc "None" cache "8KB" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "/mig_7series_0/ui_clk (83 MHz)" }  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/axi_uartlite_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_IC]
endgroup
save_bd_design
