
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: A[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002064    0.015680    0.006900    2.006900 v A[0] (in)
                                                         A[0] (net)
                      0.015680    0.000000    2.006900 v input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.018236    0.195456    0.367485    2.374385 v input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net1 (net)
                      0.195457    0.001021    2.375406 v _6_/D (sky130_fd_sc_hd__and4_1)
     3    0.014859    0.164895    0.565218    2.940624 v _6_/X (sky130_fd_sc_hd__and4_1)
                                                         net8 (net)
                      0.164895    0.000076    2.940700 v _8_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.011465    0.430437    0.423283    3.363984 ^ _8_/Y (sky130_fd_sc_hd__a21oi_1)
                                                         net6 (net)
                      0.430437    0.000507    3.364491 ^ output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.271797    0.494983    3.859474 ^ output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.271797    0.000209    3.859683 ^ P[1] (out)
                                              3.859683   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.859683   data arrival time
---------------------------------------------------------------------------------------------
                                              3.890317   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
