// Seed: 3087041515
module module_0 (
    input logic id_0,
    output id_1,
    output tri0 id_2,
    input id_3,
    output id_4,
    output id_5
);
  assign id_2[1] = id_3;
endmodule
