--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 117247721 paths analyzed, 5091 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.906ns.
--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_29_5 (SLICE_X21Y157.C6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.906ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpA[32]_dff_19_12 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_29_5 (FF)
  Data Path Delay:      7.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.556 - 0.598)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpA[32]_dff_19_12 to Core0/MEM_ExResult[31]_dff_29_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y151.DQ     Tcko                  0.223   Core0/EX_OpA[32]_dff_19<12>
                                                       Core0/EX_OpA[32]_dff_19_12
    DSP48_X1Y58.B12      net (fanout=18)       0.788   Core0/EX_OpA[32]_dff_19<12>
    DSP48_X1Y58.PCOUT0   Tdspdo_B_PCOUT_MULT   2.749   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y59.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y59.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y60.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y61.P3       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X21Y157.C6     net (fanout=1)        0.545   Core0/uALU/uMultiplier.auxRes<37>
    SLICE_X21Y157.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_29<5>
                                                       Core0/uALU/Res<5>
                                                       Core0/MEM_ExResult[31]_dff_29_5
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (6.496ns logic, 1.333ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.906ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpA[32]_dff_19_12 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_29_5 (FF)
  Data Path Delay:      7.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.556 - 0.598)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpA[32]_dff_19_12 to Core0/MEM_ExResult[31]_dff_29_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y151.DQ     Tcko                  0.223   Core0/EX_OpA[32]_dff_19<12>
                                                       Core0/EX_OpA[32]_dff_19_12
    DSP48_X1Y58.B12      net (fanout=18)       0.788   Core0/EX_OpA[32]_dff_19<12>
    DSP48_X1Y58.PCOUT9   Tdspdo_B_PCOUT_MULT   2.749   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y59.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y59.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y60.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y61.P3       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X21Y157.C6     net (fanout=1)        0.545   Core0/uALU/uMultiplier.auxRes<37>
    SLICE_X21Y157.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_29<5>
                                                       Core0/uALU/Res<5>
                                                       Core0/MEM_ExResult[31]_dff_29_5
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (6.496ns logic, 1.333ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.906ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpA[32]_dff_19_12 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_29_5 (FF)
  Data Path Delay:      7.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.556 - 0.598)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpA[32]_dff_19_12 to Core0/MEM_ExResult[31]_dff_29_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y151.DQ     Tcko                  0.223   Core0/EX_OpA[32]_dff_19<12>
                                                       Core0/EX_OpA[32]_dff_19_12
    DSP48_X1Y58.B12      net (fanout=18)       0.788   Core0/EX_OpA[32]_dff_19<12>
    DSP48_X1Y58.PCOUT1   Tdspdo_B_PCOUT_MULT   2.749   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y59.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y59.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y60.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y61.P3       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X21Y157.C6     net (fanout=1)        0.545   Core0/uALU/uMultiplier.auxRes<37>
    SLICE_X21Y157.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_29<5>
                                                       Core0/uALU/Res<5>
                                                       Core0/MEM_ExResult[31]_dff_29_5
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (6.496ns logic, 1.333ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_29_27 (SLICE_X15Y152.C6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.857ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpA[32]_dff_19_12 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_29_27 (FF)
  Data Path Delay:      7.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.558 - 0.598)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpA[32]_dff_19_12 to Core0/MEM_ExResult[31]_dff_29_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y151.DQ     Tcko                  0.223   Core0/EX_OpA[32]_dff_19<12>
                                                       Core0/EX_OpA[32]_dff_19_12
    DSP48_X1Y58.B12      net (fanout=18)       0.788   Core0/EX_OpA[32]_dff_19<12>
    DSP48_X1Y58.PCOUT0   Tdspdo_B_PCOUT_MULT   2.749   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y59.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y59.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y60.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y61.P25      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X15Y152.C6     net (fanout=1)        0.498   Core0/uALU/uMultiplier.auxRes<59>
    SLICE_X15Y152.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_29<27>
                                                       Core0/uALU/Res<27>
                                                       Core0/MEM_ExResult[31]_dff_29_27
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (6.496ns logic, 1.286ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.857ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpA[32]_dff_19_12 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_29_27 (FF)
  Data Path Delay:      7.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.558 - 0.598)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpA[32]_dff_19_12 to Core0/MEM_ExResult[31]_dff_29_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y151.DQ     Tcko                  0.223   Core0/EX_OpA[32]_dff_19<12>
                                                       Core0/EX_OpA[32]_dff_19_12
    DSP48_X1Y58.B12      net (fanout=18)       0.788   Core0/EX_OpA[32]_dff_19<12>
    DSP48_X1Y58.PCOUT9   Tdspdo_B_PCOUT_MULT   2.749   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y59.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y59.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y60.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y61.P25      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X15Y152.C6     net (fanout=1)        0.498   Core0/uALU/uMultiplier.auxRes<59>
    SLICE_X15Y152.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_29<27>
                                                       Core0/uALU/Res<27>
                                                       Core0/MEM_ExResult[31]_dff_29_27
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (6.496ns logic, 1.286ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.857ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpA[32]_dff_19_12 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_29_27 (FF)
  Data Path Delay:      7.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.558 - 0.598)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpA[32]_dff_19_12 to Core0/MEM_ExResult[31]_dff_29_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y151.DQ     Tcko                  0.223   Core0/EX_OpA[32]_dff_19<12>
                                                       Core0/EX_OpA[32]_dff_19_12
    DSP48_X1Y58.B12      net (fanout=18)       0.788   Core0/EX_OpA[32]_dff_19<12>
    DSP48_X1Y58.PCOUT1   Tdspdo_B_PCOUT_MULT   2.749   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y59.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y59.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y60.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y61.P25      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X15Y152.C6     net (fanout=1)        0.498   Core0/uALU/uMultiplier.auxRes<59>
    SLICE_X15Y152.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_29<27>
                                                       Core0/uALU/Res<27>
                                                       Core0/MEM_ExResult[31]_dff_29_27
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (6.496ns logic, 1.286ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_11 (SLICE_X50Y153.C2), 23172 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.816ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_20 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_11 (FF)
  Data Path Delay:      7.737ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (0.543 - 0.587)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_20 to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y151.BMUX   Tshcko                0.284   Core0/REG_I[31]_dff_10<5>
                                                       Core0/REG_I[31]_dff_10_20
    SLICE_X19Y131.CX     net (fanout=35)       3.001   Core0/REG_I[31]_dff_10<20>
    SLICE_X19Y131.CMUX   Tcxc                  0.242   Core0/uRF/Mmux_DoutA_77
                                                       Core0/uRF/Mmux_DoutA_2_f7_6
    SLICE_X37Y125.A6     net (fanout=2)        0.662   Core0/ID_RegDA<16>
    SLICE_X37Y125.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_848
                                                       Core0/uBranchCTRL/FlagZ1
    SLICE_X45Y144.A1     net (fanout=1)        1.018   Core0/uBranchCTRL/FlagZ1
    SLICE_X45Y144.A      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X45Y144.B5     net (fanout=2)        0.156   Core0/uBranchCTRL/FlagZ
    SLICE_X45Y144.B      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X49Y149.A2     net (fanout=15)       0.598   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X49Y149.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<1>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement2
    SLICE_X48Y150.A2     net (fanout=1)        0.527   Core0/uBranchCTRL/PCIncrement<0>
    SLICE_X48Y150.COUT   Topcya                0.289   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<0>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X48Y151.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X48Y151.COUT   Tbyp                  0.054   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X48Y152.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X48Y152.DMUX   Tcind                 0.234   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X50Y153.C2     net (fanout=1)        0.523   Core0/ID_NextPC<11>
    SLICE_X50Y153.CLK    Tas                  -0.023   Core0/REG_PC[15]_dff_2<13>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT31
                                                       Core0/REG_PC[15]_dff_2_11
    -------------------------------------------------  ---------------------------
    Total                                      7.737ns (1.252ns logic, 6.485ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.743ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_20 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_11 (FF)
  Data Path Delay:      7.664ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (0.543 - 0.587)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_20 to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y151.BMUX   Tshcko                0.284   Core0/REG_I[31]_dff_10<5>
                                                       Core0/REG_I[31]_dff_10_20
    SLICE_X10Y125.CX     net (fanout=35)       2.858   Core0/REG_I[31]_dff_10<20>
    SLICE_X10Y125.CMUX   Tcxc                  0.250   Core0/uRF/Mmux_DoutA_714
                                                       Core0/uRF/Mmux_DoutA_2_f7_13
    SLICE_X21Y131.D3     net (fanout=2)        0.712   Core0/ID_RegDA<22>
    SLICE_X21Y131.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X45Y144.A5     net (fanout=1)        1.030   Core0/uBranchCTRL/FlagZ2
    SLICE_X45Y144.A      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X45Y144.B5     net (fanout=2)        0.156   Core0/uBranchCTRL/FlagZ
    SLICE_X45Y144.B      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X49Y149.A2     net (fanout=15)       0.598   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X49Y149.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<1>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement2
    SLICE_X48Y150.A2     net (fanout=1)        0.527   Core0/uBranchCTRL/PCIncrement<0>
    SLICE_X48Y150.COUT   Topcya                0.289   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<0>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X48Y151.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X48Y151.COUT   Tbyp                  0.054   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X48Y152.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X48Y152.DMUX   Tcind                 0.234   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X50Y153.C2     net (fanout=1)        0.523   Core0/ID_NextPC<11>
    SLICE_X50Y153.CLK    Tas                  -0.023   Core0/REG_PC[15]_dff_2<13>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT31
                                                       Core0/REG_PC[15]_dff_2_11
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (1.260ns logic, 6.404ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.735ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_20 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_11 (FF)
  Data Path Delay:      7.656ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (0.543 - 0.587)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_20 to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y151.BMUX   Tshcko                0.284   Core0/REG_I[31]_dff_10<5>
                                                       Core0/REG_I[31]_dff_10_20
    SLICE_X13Y131.CX     net (fanout=35)       2.902   Core0/REG_I[31]_dff_10<20>
    SLICE_X13Y131.CMUX   Tcxc                  0.242   Core0/uRF/Mmux_DoutA_710
                                                       Core0/uRF/Mmux_DoutA_2_f7_9
    SLICE_X21Y131.D1     net (fanout=2)        0.668   Core0/ID_RegDA<19>
    SLICE_X21Y131.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X45Y144.A5     net (fanout=1)        1.030   Core0/uBranchCTRL/FlagZ2
    SLICE_X45Y144.A      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X45Y144.B5     net (fanout=2)        0.156   Core0/uBranchCTRL/FlagZ
    SLICE_X45Y144.B      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X49Y149.A2     net (fanout=15)       0.598   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X49Y149.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<1>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement2
    SLICE_X48Y150.A2     net (fanout=1)        0.527   Core0/uBranchCTRL/PCIncrement<0>
    SLICE_X48Y150.COUT   Topcya                0.289   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<0>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X48Y151.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X48Y151.COUT   Tbyp                  0.054   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X48Y152.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X48Y152.DMUX   Tcind                 0.234   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X50Y153.C2     net (fanout=1)        0.523   Core0/ID_NextPC<11>
    SLICE_X50Y153.CLK    Tas                  -0.023   Core0/REG_PC[15]_dff_2<13>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT31
                                                       Core0/REG_PC[15]_dff_2_11
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (1.252ns logic, 6.404ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/exTable[31]_dff_33_23 (SLICE_X17Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/uRF/idTable[31]_dff_32_23 (FF)
  Destination:          Core0/uRF/exTable[31]_dff_33_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.751 - 0.538)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/uRF/idTable[31]_dff_32_23 to Core0/uRF/exTable[31]_dff_33_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y101.DQ     Tcko                  0.100   Core0/uRF/idTable[31]_dff_32<23>
                                                       Core0/uRF/idTable[31]_dff_32_23
    SLICE_X17Y97.DX      net (fanout=3)        0.188   Core0/uRF/idTable[31]_dff_32<23>
    SLICE_X17Y97.CLK     Tckdi       (-Th)     0.043   Core0/uRF/exTable[31]_dff_33<23>
                                                       Core0/uRF/exTable[31]_dff_33_23
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.057ns logic, 0.188ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X1Y30.ADDRARDADDRU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_29_9 (FF)
  Destination:          CoreMem0/Mram_RAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.109 - 0.066)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_29_9 to CoreMem0/Mram_RAM14
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y152.CQ           Tcko                  0.100   Core0/MEM_ExResult[31]_dff_29<9>
                                                             Core0/MEM_ExResult[31]_dff_29_9
    RAMB36_X1Y30.ADDRARDADDRU8 net (fanout=34)       0.159   Core0/MEM_ExResult[31]_dff_29<9>
    RAMB36_X1Y30.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM14
                                                             CoreMem0/Mram_RAM14
    -------------------------------------------------------  ---------------------------
    Total                                            0.076ns (-0.083ns logic, 0.159ns route)
                                                             (-109.2% logic, 209.2% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM13 (RAMB36_X1Y29.ADDRARDADDRU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_29_9 (FF)
  Destination:          CoreMem0/Mram_RAM13 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.700 - 0.553)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_29_9 to CoreMem0/Mram_RAM13
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y152.CQ           Tcko                  0.100   Core0/MEM_ExResult[31]_dff_29<9>
                                                             Core0/MEM_ExResult[31]_dff_29_9
    RAMB36_X1Y29.ADDRARDADDRU8 net (fanout=34)       0.265   Core0/MEM_ExResult[31]_dff_29<9>
    RAMB36_X1Y29.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM13
                                                             CoreMem0/Mram_RAM13
    -------------------------------------------------------  ---------------------------
    Total                                            0.182ns (-0.083ns logic, 0.265ns route)
                                                             (-45.6% logic, 145.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 1466 paths analyzed, 1466 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.740ns.
--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_7_4 (SLICE_X51Y98.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.740ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_7_4 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.361ns (Levels of Logic = 1)
  Clock Path Delay:     3.646ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X51Y98.SR      net (fanout=413)      7.379   reset_IBUF
    SLICE_X51Y98.CLK     Trck                  0.212   Core0/uRF/RegisterTable_7<7>
                                                       Core0/uRF/RegisterTable_7_4
    -------------------------------------------------  ---------------------------
    Total                                      8.361ns (0.982ns logic, 7.379ns route)
                                                       (11.7% logic, 88.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X51Y98.CLK     net (fanout=491)      1.090   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (0.769ns logic, 2.877ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_7_5 (SLICE_X51Y98.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.740ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_7_5 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.361ns (Levels of Logic = 1)
  Clock Path Delay:     3.646ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_7_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X51Y98.SR      net (fanout=413)      7.379   reset_IBUF
    SLICE_X51Y98.CLK     Trck                  0.212   Core0/uRF/RegisterTable_7<7>
                                                       Core0/uRF/RegisterTable_7_5
    -------------------------------------------------  ---------------------------
    Total                                      8.361ns (0.982ns logic, 7.379ns route)
                                                       (11.7% logic, 88.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_7_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X51Y98.CLK     net (fanout=491)      1.090   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (0.769ns logic, 2.877ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_7_6 (SLICE_X51Y98.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.740ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_7_6 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.361ns (Levels of Logic = 1)
  Clock Path Delay:     3.646ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_7_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X51Y98.SR      net (fanout=413)      7.379   reset_IBUF
    SLICE_X51Y98.CLK     Trck                  0.212   Core0/uRF/RegisterTable_7<7>
                                                       Core0/uRF/RegisterTable_7_6
    -------------------------------------------------  ---------------------------
    Total                                      8.361ns (0.982ns logic, 7.379ns route)
                                                       (11.7% logic, 88.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_7_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X51Y98.CLK     net (fanout=491)      1.090   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (0.769ns logic, 2.877ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_DataIn[31]_dff_31_16 (SLICE_X10Y161.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.840ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/MEM_DataIn[31]_dff_31_16 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.321ns (Levels of Logic = 1)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/MEM_DataIn[31]_dff_31_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X10Y161.SR     net (fanout=413)      1.520   reset_IBUF
    SLICE_X10Y161.CLK    Tremck      (-Th)    -0.106   Core0/MEM_DataIn[31]_dff_31<19>
                                                       Core0/MEM_DataIn[31]_dff_31_16
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (0.801ns logic, 1.520ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_DataIn[31]_dff_31_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y161.CLK    net (fanout=491)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_DataIn[31]_dff_31_17 (SLICE_X10Y161.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.840ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/MEM_DataIn[31]_dff_31_17 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.321ns (Levels of Logic = 1)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/MEM_DataIn[31]_dff_31_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X10Y161.SR     net (fanout=413)      1.520   reset_IBUF
    SLICE_X10Y161.CLK    Tremck      (-Th)    -0.106   Core0/MEM_DataIn[31]_dff_31<19>
                                                       Core0/MEM_DataIn[31]_dff_31_17
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (0.801ns logic, 1.520ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_DataIn[31]_dff_31_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y161.CLK    net (fanout=491)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_DataIn[31]_dff_31_18 (SLICE_X10Y161.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.840ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/MEM_DataIn[31]_dff_31_18 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.321ns (Levels of Logic = 1)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/MEM_DataIn[31]_dff_31_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X10Y161.SR     net (fanout=413)      1.520   reset_IBUF
    SLICE_X10Y161.CLK    Tremck      (-Th)    -0.106   Core0/MEM_DataIn[31]_dff_31<19>
                                                       Core0/MEM_DataIn[31]_dff_31_18
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (0.801ns logic, 1.520ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_DataIn[31]_dff_31_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y161.CLK    net (fanout=491)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  12.652ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<25> (A13.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.652ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_1 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.490ns (Levels of Logic = 3)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y158.CLK    net (fanout=491)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_29_1 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y158.DQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_1
    SLICE_X7Y132.C2      net (fanout=30)       2.377   Core0/MEM_ExResult[31]_dff_29<1>
    SLICE_X7Y132.CMUX    Tilo                  0.139   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3431
    SLICE_X23Y151.A2     net (fanout=8)        1.623   Core0/Mmux_MemWriteData343
    SLICE_X23Y151.A      Tilo                  0.043   MemWData_25_OBUF
                                                       Core0/Mmux_MemWriteData36
    A13.O                net (fanout=2)        1.649   MemWData_25_OBUF
    A13.PAD              Tioop                 2.400   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      8.490ns (2.841ns logic, 5.649ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.398ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_1 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.236ns (Levels of Logic = 3)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y158.CLK    net (fanout=491)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_29_1 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y158.DQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_1
    SLICE_X7Y132.C2      net (fanout=30)       2.377   Core0/MEM_ExResult[31]_dff_29<1>
    SLICE_X7Y132.C       Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3421
    SLICE_X23Y151.A5     net (fanout=8)        1.465   Core0/Mmux_MemWriteData342
    SLICE_X23Y151.A      Tilo                  0.043   MemWData_25_OBUF
                                                       Core0/Mmux_MemWriteData36
    A13.O                net (fanout=2)        1.649   MemWData_25_OBUF
    A13.PAD              Tioop                 2.400   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      8.236ns (2.745ns logic, 5.491ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.336ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_54_2 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.187ns (Levels of Logic = 3)
  Clock Path Delay:     4.124ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_54_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X47Y159.CLK    net (fanout=491)      1.369   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (0.854ns logic, 3.270ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_54_2 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y159.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_54<2>
                                                       Core0/WB_MemCTRL[2]_dff_54_2
    SLICE_X7Y132.C1      net (fanout=193)      2.110   Core0/WB_MemCTRL[2]_dff_54<2>
    SLICE_X7Y132.CMUX    Tilo                  0.139   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3431
    SLICE_X23Y151.A2     net (fanout=8)        1.623   Core0/Mmux_MemWriteData343
    SLICE_X23Y151.A      Tilo                  0.043   MemWData_25_OBUF
                                                       Core0/Mmux_MemWriteData36
    A13.O                net (fanout=2)        1.649   MemWData_25_OBUF
    A13.PAD              Tioop                 2.400   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      8.187ns (2.805ns logic, 5.382ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<24> (A10.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.598ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_1 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.436ns (Levels of Logic = 3)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y158.CLK    net (fanout=491)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_29_1 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y158.DQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_1
    SLICE_X7Y132.C2      net (fanout=30)       2.377   Core0/MEM_ExResult[31]_dff_29<1>
    SLICE_X7Y132.CMUX    Tilo                  0.139   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3431
    SLICE_X23Y150.A2     net (fanout=8)        1.538   Core0/Mmux_MemWriteData343
    SLICE_X23Y150.A      Tilo                  0.043   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34
    A10.O                net (fanout=2)        1.662   MemWData_24_OBUF
    A10.PAD              Tioop                 2.418   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      8.436ns (2.859ns logic, 5.577ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.282ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_54_2 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.133ns (Levels of Logic = 3)
  Clock Path Delay:     4.124ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_54_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X47Y159.CLK    net (fanout=491)      1.369   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (0.854ns logic, 3.270ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_54_2 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y159.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_54<2>
                                                       Core0/WB_MemCTRL[2]_dff_54_2
    SLICE_X7Y132.C1      net (fanout=193)      2.110   Core0/WB_MemCTRL[2]_dff_54<2>
    SLICE_X7Y132.CMUX    Tilo                  0.139   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3431
    SLICE_X23Y150.A2     net (fanout=8)        1.538   Core0/Mmux_MemWriteData343
    SLICE_X23Y150.A      Tilo                  0.043   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34
    A10.O                net (fanout=2)        1.662   MemWData_24_OBUF
    A10.PAD              Tioop                 2.418   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      8.133ns (2.823ns logic, 5.310ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.272ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_1 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.110ns (Levels of Logic = 3)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y158.CLK    net (fanout=491)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_29_1 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y158.DQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_1
    SLICE_X7Y132.C2      net (fanout=30)       2.377   Core0/MEM_ExResult[31]_dff_29<1>
    SLICE_X7Y132.C       Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3421
    SLICE_X23Y150.A6     net (fanout=8)        1.308   Core0/Mmux_MemWriteData342
    SLICE_X23Y150.A      Tilo                  0.043   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34
    A10.O                net (fanout=2)        1.662   MemWData_24_OBUF
    A10.PAD              Tioop                 2.418   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      8.110ns (2.763ns logic, 5.347ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<12> (E13.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.560ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_54_0 (FF)
  Destination:          MemWData<12> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.411ns (Levels of Logic = 3)
  Clock Path Delay:     4.124ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_54_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X47Y159.CLK    net (fanout=491)      1.369   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (0.854ns logic, 3.270ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_54_0 to MemWData<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y159.AQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_54<2>
                                                       Core0/WB_MemCTRL[2]_dff_54_0
    SLICE_X7Y147.B4      net (fanout=62)       1.859   Core0/WB_MemCTRL[2]_dff_54<0>
    SLICE_X7Y147.B       Tilo                  0.043   Core0/Mmux_MemWriteData321
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X20Y125.A6     net (fanout=8)        1.771   Core0/Mmux_MemWriteData102
    SLICE_X20Y125.A      Tilo                  0.043   Core0/Mmux_WB_RegDin26
                                                       Core0/Mmux_MemWriteData83
    E13.O                net (fanout=2)        2.115   MemWData_12_OBUF
    E13.PAD              Tioop                 2.357   MemWData<12>
                                                       MemWData_12_OBUF
                                                       MemWData<12>
    -------------------------------------------------  ---------------------------
    Total                                      8.411ns (2.666ns logic, 5.745ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.403ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_1 (FF)
  Destination:          MemWData<12> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.241ns (Levels of Logic = 3)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y158.CLK    net (fanout=491)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_29_1 to MemWData<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y158.DQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_1
    SLICE_X7Y147.B5      net (fanout=30)       1.653   Core0/MEM_ExResult[31]_dff_29<1>
    SLICE_X7Y147.B       Tilo                  0.043   Core0/Mmux_MemWriteData321
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X20Y125.A6     net (fanout=8)        1.771   Core0/Mmux_MemWriteData102
    SLICE_X20Y125.A      Tilo                  0.043   Core0/Mmux_WB_RegDin26
                                                       Core0/Mmux_MemWriteData83
    E13.O                net (fanout=2)        2.115   MemWData_12_OBUF
    E13.PAD              Tioop                 2.357   MemWData<12>
                                                       MemWData_12_OBUF
                                                       MemWData<12>
    -------------------------------------------------  ---------------------------
    Total                                      8.241ns (2.702ns logic, 5.539ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.384ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_0 (FF)
  Destination:          MemWData<12> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.222ns (Levels of Logic = 3)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y158.CLK    net (fanout=491)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_29_0 to MemWData<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y158.AQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_0
    SLICE_X7Y147.B2      net (fanout=21)       1.634   Core0/MEM_ExResult[31]_dff_29<0>
    SLICE_X7Y147.B       Tilo                  0.043   Core0/Mmux_MemWriteData321
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X20Y125.A6     net (fanout=8)        1.771   Core0/Mmux_MemWriteData102
    SLICE_X20Y125.A      Tilo                  0.043   Core0/Mmux_WB_RegDin26
                                                       Core0/Mmux_MemWriteData83
    E13.O                net (fanout=2)        2.115   MemWData_12_OBUF
    E13.PAD              Tioop                 2.357   MemWData<12>
                                                       MemWData_12_OBUF
                                                       MemWData<12>
    -------------------------------------------------  ---------------------------
    Total                                      8.222ns (2.702ns logic, 5.520ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point MemAdd<6> (J14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.674ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_6 (FF)
  Destination:          MemAdd<6> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Delay:     1.608ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X19Y154.CLK    net (fanout=491)      0.616   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.129ns logic, 1.479ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_29_6 to MemAdd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y154.BQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_29<7>
                                                       Core0/MEM_ExResult[31]_dff_29_6
    J14.O                net (fanout=34)       0.743   Core0/MEM_ExResult[31]_dff_29<6>
    J14.PAD              Tioop                 1.248   MemAdd<6>
                                                       MemAdd_6_OBUF
                                                       MemAdd<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (1.348ns logic, 0.743ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point MemAdd<10> (B16.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.709ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_10 (FF)
  Destination:          MemAdd<10> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Delay:     1.607ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X15Y157.CLK    net (fanout=491)      0.615   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.129ns logic, 1.478ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_29_10 to MemAdd<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y157.BQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_29<11>
                                                       Core0/MEM_ExResult[31]_dff_29_10
    B16.O                net (fanout=34)       0.713   Core0/MEM_ExResult[31]_dff_29<10>
    B16.PAD              Tioop                 1.314   MemAdd<10>
                                                       MemAdd_10_OBUF
                                                       MemAdd<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (1.414ns logic, 0.713ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<31> (D16.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.714ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_7 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.220ns (Levels of Logic = 2)
  Clock Path Delay:     1.519ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X13Y129.CLK    net (fanout=491)      0.527   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.519ns (0.129ns logic, 1.390ns route)
                                                       (8.5% logic, 91.5% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_7 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y129.DQ     Tcko                  0.100   Core0/WB_StoreData[31]_dff_52<7>
                                                       Core0/WB_StoreData[31]_dff_52_7
    SLICE_X7Y132.B4      net (fanout=4)        0.388   Core0/WB_StoreData[31]_dff_52<7>
    SLICE_X7Y132.B       Tilo                  0.028   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData50
    D16.O                net (fanout=2)        0.390   MemWData_31_OBUF
    D16.PAD              Tioop                 1.314   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (1.442ns logic, 0.778ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 3.979ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_31 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.554ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y115.CLK     net (fanout=491)      0.562   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.129ns logic, 1.425ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_31 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y115.DQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_52<31>
                                                       Core0/WB_StoreData[31]_dff_52_31
    SLICE_X5Y124.D5      net (fanout=1)        0.240   Core0/WB_StoreData[31]_dff_52<31>
    SLICE_X5Y124.D       Tilo                  0.028   N4
                                                       Core0/Mmux_MemWriteData50_SW0
    SLICE_X7Y132.B2      net (fanout=1)        0.350   N4
    SLICE_X7Y132.B       Tilo                  0.028   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData50
    D16.O                net (fanout=2)        0.390   MemWData_31_OBUF
    D16.PAD              Tioop                 1.314   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.470ns logic, 0.980ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.201ns (clock path + data path - uncertainty)
  Source:               CoreMem0/Mram_RAM16 (RAM)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.672ns (Levels of Logic = 2)
  Clock Path Delay:     1.554ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to CoreMem0/Mram_RAM16
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    R22.I                   Tiopi                 0.103   clk
                                                          clk
                                                          clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0        net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O         Tbccko_O              0.026   clk_BUFGP/BUFG
                                                          clk_BUFGP/BUFG
    RAMB36_X0Y26.CLKARDCLKL net (fanout=491)      0.562   clk_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         1.554ns (0.129ns logic, 1.425ns route)
                                                          (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: CoreMem0/Mram_RAM16 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y26.DOADO1  Trcko_DOA             0.585   CoreMem0/Mram_RAM16
                                                       CoreMem0/Mram_RAM16
    SLICE_X7Y132.B1      net (fanout=4)        0.355   MemReadData<31>
    SLICE_X7Y132.B       Tilo                  0.028   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData50
    D16.O                net (fanout=2)        0.390   MemWData_31_OBUF
    D16.PAD              Tioop                 1.314   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (1.927ns logic, 0.745ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    4.740(R)|      SLOW  |    1.841(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |         9.183(R)|      SLOW  |         4.031(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         9.584(R)|      SLOW  |         4.236(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |         9.061(R)|      SLOW  |         3.989(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |         8.637(R)|      SLOW  |         3.738(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |         9.027(R)|      SLOW  |         3.934(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         8.676(R)|      SLOW  |         3.766(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         8.593(R)|      SLOW  |         3.674(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         8.701(R)|      SLOW  |         3.747(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         9.079(R)|      SLOW  |         3.972(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         8.781(R)|      SLOW  |         3.831(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         8.486(R)|      SLOW  |         3.709(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         8.778(R)|      SLOW  |         3.820(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |         8.594(R)|      SLOW  |         3.727(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         8.999(R)|      SLOW  |         3.977(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         9.222(R)|      SLOW  |         4.079(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         8.947(R)|      SLOW  |         3.901(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        11.345(R)|      SLOW  |         4.212(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        11.660(R)|      SLOW  |         4.205(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        11.709(R)|      SLOW  |         4.320(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        12.033(R)|      SLOW  |         4.557(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        11.385(R)|      SLOW  |         4.339(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        11.202(R)|      SLOW  |         4.185(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        11.078(R)|      SLOW  |         4.385(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        11.110(R)|      SLOW  |         4.575(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        12.550(R)|      SLOW  |         4.336(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        11.824(R)|      SLOW  |         4.141(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        12.008(R)|      SLOW  |         4.111(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        11.928(R)|      SLOW  |         4.267(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        12.560(R)|      SLOW  |         4.349(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        12.428(R)|      SLOW  |         4.052(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        12.350(R)|      SLOW  |         4.341(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        11.937(R)|      SLOW  |         4.227(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        11.185(R)|      SLOW  |         3.950(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        11.308(R)|      SLOW  |         4.098(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        11.333(R)|      SLOW  |         3.965(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        11.767(R)|      SLOW  |         3.818(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        11.147(R)|      SLOW  |         4.071(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        10.913(R)|      SLOW  |         4.193(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        10.765(R)|      SLOW  |         4.125(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        10.569(R)|      SLOW  |         4.052(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        12.598(R)|      SLOW  |         4.043(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        12.652(R)|      SLOW  |         4.011(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        12.559(R)|      SLOW  |         3.952(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        12.400(R)|      SLOW  |         3.919(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        12.077(R)|      SLOW  |         3.943(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        11.870(R)|      SLOW  |         3.792(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        11.643(R)|      SLOW  |         3.812(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        11.439(R)|      SLOW  |         3.714(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |         9.199(R)|      SLOW  |         4.068(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         9.096(R)|      SLOW  |         3.967(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         9.188(R)|      SLOW  |         3.999(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |         9.785(R)|      SLOW  |         4.372(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |         9.968(R)|      SLOW  |         4.493(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |         9.922(R)|      SLOW  |         4.427(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |         9.594(R)|      SLOW  |         4.259(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |         9.877(R)|      SLOW  |         4.416(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |         9.516(R)|      SLOW  |         4.271(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |         9.931(R)|      SLOW  |         4.435(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |         9.687(R)|      SLOW  |         4.254(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |         9.710(R)|      SLOW  |         4.332(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |         9.753(R)|      SLOW  |         4.349(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         9.790(R)|      SLOW  |         4.366(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |         9.868(R)|      SLOW  |         4.436(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |         9.466(R)|      SLOW  |         4.161(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |         9.310(R)|      SLOW  |         4.112(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.906|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 117249724 paths, 0 nets, and 14570 connections

Design statistics:
   Minimum period:   7.906ns{1}   (Maximum frequency: 126.486MHz)
   Minimum input required time before clock:   4.740ns
   Maximum output delay after clock:  12.652ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 29 16:53:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 779 MB



