// Seed: 2458017371
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output wand id_2
);
  supply1 id_5, id_6 = 1, id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    output logic id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri0 id_9
);
  wire id_11;
  always if (id_4.id_4) @(-1'b0 + id_2) id_5 <= -1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1
  );
endmodule
