,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/axi_dma,axi_dma,axi_dma,Flow_completed,0h36m6s,0h8m35s,70239.47790498313,1.7357759999999998,17559.86947624578,25,1502.49,30480,0,0,0,0,0,0,0,224,0,-1,-1,1849636,257827,-16.15,-16.15,-0.67,-3.06,-0.91,-1412.13,-1412.13,-8.57,-8.57,-17.41,1240628894,0.0,22.48,23.16,0.13,0.01,-1,30257,30847,9506,10096,0,0,0,30480,196,161,166,190,938,295,121,9137,9661,10153,17,956,23756,622,25334,62.853551225644246,15.91,15,DELAY 1,5,25,1,153.6,153.18,0.3,0,sky130_fd_sc_hd,4,3
