/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [33:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_3z | celloutsig_1_5z;
  assign celloutsig_1_15z = celloutsig_1_0z | celloutsig_1_7z;
  reg [9:0] _02_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign out_data[9:0] = _02_;
  assign celloutsig_0_3z = { in_data[75:73], celloutsig_0_2z } == { in_data[61], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[159:158] == { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_17z[12], celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_16z } && { celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } || { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_10z[2], celloutsig_1_8z, celloutsig_1_1z } != in_data[119:117];
  assign celloutsig_0_2z = in_data[16:14] != { in_data[29:28], celloutsig_0_1z };
  assign celloutsig_1_19z = in_data[138:136] != in_data[137:135];
  assign celloutsig_1_0z = in_data[179:175] !== in_data[182:178];
  assign celloutsig_1_12z = { celloutsig_1_11z[2:1], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z } !== { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_3z = | { in_data[172:169], celloutsig_1_1z };
  assign celloutsig_1_5z = | { in_data[125], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = | { in_data[109:101], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_14z = celloutsig_1_1z & celloutsig_1_9z;
  assign celloutsig_0_4z = | { celloutsig_0_2z, in_data[90:83] };
  assign celloutsig_0_0z = ^ in_data[89:80];
  assign celloutsig_0_5z = ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z } >> { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[18:13], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z } >> in_data[88:55];
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z } >> { in_data[181:180], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_17z = { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } >> { in_data[169:164], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_1_10z = { in_data[128:127], celloutsig_1_1z } - { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_8z = ~((celloutsig_1_2z & in_data[180]) | celloutsig_1_6z);
  assign celloutsig_0_1z = ~((in_data[11] & celloutsig_0_0z) | (celloutsig_0_0z & in_data[70]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[182]) | (in_data[135] & celloutsig_1_0z));
  assign celloutsig_1_2z = ~((in_data[155] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_1_16z = ~((celloutsig_1_9z & celloutsig_1_13z) | (celloutsig_1_0z & celloutsig_1_10z[2]));
  assign { out_data[128], out_data[96], out_data[63:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z[32:1] };
endmodule
