# Adith Projects ğŸš€

This repository contains a collection of **digital design and hardware description language (HDL) projects**, primarily implemented using **Verilog**. These projects were developed for academic learning, hands-on practice, and portfolio demonstration.

---

## ğŸ“Œ Contents

- **8-bit ALU using Verilog**
- **Design Calculator using Verilog**
- **Vending Machine Controller**
- **Multi-bit Barrel Shifter**
- **FIFO Mode Design**
- **Traffic Light Control Unit**
- Other supporting files and documentation

Each project folder contains Verilog source files, explains the design logic, and may include testbenches.

---

## ğŸ› ï¸ Technologies Used

- **Verilog HDL**
- **Digital Logic Design**
- **Cadence / ModelSim / Vivado (simulation tools)**
- **Git & GitHub**

---

## ğŸ“‚ Project Structure

```text
adithprojects/
â”‚
â”œâ”€â”€ 8-bit ALU using Verilog/
â”œâ”€â”€ Design Calculator Using Verilog/
â”œâ”€â”€ Design Vending Machine using FSM/
â”œâ”€â”€ Design multi bit Barrel Shifter/
â”œâ”€â”€ FIFO mode design/
â”œâ”€â”€ traffic light control unit/
â”‚
â”œâ”€â”€ .gitignore
â”œâ”€â”€ LICENSE
â””â”€â”€ README.md
