
---------- Begin Simulation Statistics ----------
final_tick                               2541990716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217247                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   217245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.30                       # Real time elapsed on the host
host_tick_rate                              620678090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193451                       # Number of instructions simulated
sim_ops                                       4193451                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011981                       # Number of seconds simulated
sim_ticks                                 11980871500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.819093                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  416652                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               889919                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2355                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93604                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            815647                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53071                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278303                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225232                       # Number of indirect misses.
system.cpu.branchPred.lookups                  993649                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65958                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26953                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193451                       # Number of instructions committed
system.cpu.committedOps                       4193451                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.710845                       # CPI: cycles per instruction
system.cpu.discardedOps                        201045                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608664                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1455365                       # DTB hits
system.cpu.dtb.data_misses                       7408                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407384                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       853055                       # DTB read hits
system.cpu.dtb.read_misses                       6595                       # DTB read misses
system.cpu.dtb.write_accesses                  201280                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602310                       # DTB write hits
system.cpu.dtb.write_misses                       813                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3433398                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1054868                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664688                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16774515                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175105                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1025776                       # ITB accesses
system.cpu.itb.fetch_acv                          727                       # ITB acv
system.cpu.itb.fetch_hits                     1018559                       # ITB hits
system.cpu.itb.fetch_misses                      7217                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4202     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6065                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14408                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2672     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5115                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11067507500     92.34%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9029500      0.08%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17482000      0.15%     92.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               891235000      7.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11985254000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903069                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946823                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8067828000     67.31%     67.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3917426000     32.69%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23948147                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85386      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540054     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838715     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592189     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104779      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193451                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7173632                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314585                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22786457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22786457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22786457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22786457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116853.625641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116853.625641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116853.625641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116853.625641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13022492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13022492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13022492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13022492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66782.010256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66782.010256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66782.010256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66782.010256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22436960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22436960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116859.166667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116859.166667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12822995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12822995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66786.432292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66786.432292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.274195                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539537907000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.274195                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204637                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204637                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129046                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34848                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87426                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28969                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28969                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88016                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40924                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       263397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       263397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11224384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11224384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17927921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158323                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002760                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052465                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157886     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158323                       # Request fanout histogram
system.membus.reqLayer0.occupancy              343500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           826234538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376011250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          466665249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5629120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10101952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5629120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5629120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469842282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373331105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843173387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469842282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469842282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186152735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186152735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186152735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469842282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373331105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029326122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000190243750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112522                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122057                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122057                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10494                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2208                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5660                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2020288750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4783082500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13710.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32460.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104448                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80780                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157843                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122057                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.658701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.137859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.773621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34720     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24438     29.83%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9923     12.11%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4603      5.62%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2400      2.93%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1464      1.79%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          948      1.16%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      0.74%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2829      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81931                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.981014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.369232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.724188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1329     18.02%     18.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5560     75.40%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.89%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            98      1.33%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.22%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           20      0.27%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6565     89.03%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.18%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              482      6.54%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.39%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.84%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9430336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  671616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7668672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10101952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7811648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11980866500                       # Total gap between requests
system.mem_ctrls.avgGap                      42804.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4989952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7668672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416493240.913234055042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370622788.166954278946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640076308.305284738541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122057                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2532555750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2250526750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294435589750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28793.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32201.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2412279.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313610220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166661220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560432880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308736900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5219803500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205031040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7719592080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.326423                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    481047500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11099944000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271469940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144266925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           491638980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          316739160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5178981240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239407680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7587820245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.327905                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    568135250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11012856250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              130000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11973671500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1731898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1731898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1731898                       # number of overall hits
system.cpu.icache.overall_hits::total         1731898                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88017                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88017                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88017                       # number of overall misses
system.cpu.icache.overall_misses::total         88017                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5409402000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5409402000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5409402000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5409402000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1819915                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1819915                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1819915                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1819915                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048363                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048363                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048363                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048363                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61458.604588                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61458.604588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61458.604588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61458.604588                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87426                       # number of writebacks
system.cpu.icache.writebacks::total             87426                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88017                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88017                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88017                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88017                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5321386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5321386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5321386000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5321386000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60458.615949                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60458.615949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60458.615949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60458.615949                       # average overall mshr miss latency
system.cpu.icache.replacements                  87426                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1731898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1731898                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88017                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88017                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5409402000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5409402000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1819915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1819915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048363                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048363                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61458.604588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61458.604588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5321386000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5321386000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60458.615949                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60458.615949                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1758345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87504                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.094453                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3727846                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3727846                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1315984                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1315984                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1315984                       # number of overall hits
system.cpu.dcache.overall_hits::total         1315984                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105657                       # number of overall misses
system.cpu.dcache.overall_misses::total        105657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6784801500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6784801500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6784801500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6784801500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421641                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074320                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64215.352509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64215.352509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64215.352509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64215.352509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34672                       # number of writebacks
system.cpu.dcache.writebacks::total             34672                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36654                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4398511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4398511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4398511000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4398511000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048538                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048538                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048538                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048538                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63743.764764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63743.764764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63743.764764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63743.764764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104239.130435                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104239.130435                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68864                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3289281000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3289281000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66824.065985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66824.065985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66675.820194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66675.820194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3495520500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3495520500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61939.974129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61939.974129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1730078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1730078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59694.914085                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59694.914085                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64089000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64089000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080673                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080673                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71052.106430                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71052.106430                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63187000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63187000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080673                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080673                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70052.106430                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70052.106430                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541990716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.673016                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1382655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.078052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.673016                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979173                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979173                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2957762                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2957762                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2740524370500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297835                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   297834                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   300.18                       # Real time elapsed on the host
host_tick_rate                              653753620                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89405043                       # Number of instructions simulated
sim_ops                                      89405043                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.196246                       # Number of seconds simulated
sim_ticks                                196246164000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.285861                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6174802                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9458100                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3513                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            283687                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9043614                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             381907                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2242079                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1860172                       # Number of indirect misses.
system.cpu.branchPred.lookups                10112718                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  437760                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        85034                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84470041                       # Number of instructions committed
system.cpu.committedOps                      84470041                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.640127                       # CPI: cycles per instruction
system.cpu.discardedOps                        784057                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049534                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32083108                       # DTB hits
system.cpu.dtb.data_misses                      34987                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632911                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8665572                       # DTB read hits
system.cpu.dtb.read_misses                       8844                       # DTB read misses
system.cpu.dtb.write_accesses                13416623                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417536                       # DTB write hits
system.cpu.dtb.write_misses                     26143                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4126                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48058610                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9128972                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23889577                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       287518066                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.215511                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12129043                       # ITB accesses
system.cpu.itb.fetch_acv                           94                       # ITB acv
system.cpu.itb.fetch_hits                    12128078                       # ITB hits
system.cpu.itb.fetch_misses                       965                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54469     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1043      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63810                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88764                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29532     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     201      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32979     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62837                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28239     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      201      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28239     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56804                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180251546500     91.85%     91.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               225866000      0.12%     91.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               218762000      0.11%     92.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15552741500      7.93%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         196248916000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956217                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856272                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903990                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6507                      
system.cpu.kern.mode_good::user                  6507                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6507                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796353                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886633                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       117605463000     59.93%     59.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78643453000     40.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        391951693                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026404      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44676368     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61190      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708721     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428603     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564103      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84470041                       # Class of committed instruction
system.cpu.quiesceCycles                       540635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       104433627                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          821                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2884606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5768620                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20971964662                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20971964662                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20971964662                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20971964662                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117965.826651                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117965.826651                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117965.826651                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117965.826651                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1370                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   33                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    41.515152                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12072880553                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12072880553                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12072880553                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12072880553                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67909.104247                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67909.104247                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67909.104247                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67909.104247                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43975381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43975381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118213.389785                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118213.389785                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25375381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25375381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68213.389785                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68213.389785                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20927989281                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20927989281                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117965.307545                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117965.307545                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12047505172                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12047505172                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67908.466202                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67908.466202                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1025725                       # Transaction distribution
system.membus.trans_dist::WriteReq               2377                       # Transaction distribution
system.membus.trans_dist::WriteResp              2377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893627                       # Transaction distribution
system.membus.trans_dist::WritebackClean       421466                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568915                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682391                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682391                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         421467                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602746                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1264400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1264400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6854299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6862089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8482057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     53947712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     53947712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256061760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256070433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321372769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2887933                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016817                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2887116     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     817      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2887933                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7418000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15539184007                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1983631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12074331250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2219018750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26973888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146223744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173198144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26973888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26973888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121192128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121192128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          421467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2706221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893627                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893627                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137449250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         745103706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             882555564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137449250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137449250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      617551577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            617551577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      617551577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137449250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        745103706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1500107141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2312007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    332140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000137846500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7256622                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2175215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2706221                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2314905                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2706221                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2314905                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96388                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2898                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            161597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            204513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           182945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           179245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            159049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            192927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            125242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           189742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159452                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25606651750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13049165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74541020500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9811.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28561.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       571                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2279488                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2009100                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2706221                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2314905                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2558565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       633249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    497.431323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   301.993197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.256012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       150224     23.72%     23.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116656     18.42%     42.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57542      9.09%     51.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38353      6.06%     57.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22546      3.56%     60.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18434      2.91%     63.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15193      2.40%     66.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12768      2.02%     68.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201533     31.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       633249                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.232702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.037402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129526     90.49%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11118      7.77%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1248      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          629      0.44%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          541      0.38%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           45      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           19      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.152061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.697541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           132944     92.88%     92.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3563      2.49%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3429      2.40%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2206      1.54%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              847      0.59%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               42      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143140                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167029312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6168832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147968384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173198144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148153920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       851.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       753.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    882.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    754.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  196246164000                       # Total gap between requests
system.mem_ctrls.avgGap                      39084.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21256960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145771840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147968384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 108317836.979478493333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 742800965.016569733620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2608.968193640717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 753993764.688312530518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       421467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2314905                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11338897250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63201145500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       977750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4873860677250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26903.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27662.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    122218.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2105425.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2313702720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1229743185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9326325120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5975161740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15491386560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77220244410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10332365280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121888929015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.102225                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25687222500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6553040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164009579250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2207952180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1173531645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9308225220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6093843660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15491386560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77902566900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9757757280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121935263445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.338328                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24112251500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6553040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 165584496500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179785                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179785                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8673                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365761                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1133500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5407000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926598662                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5609500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              519500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797765.363128                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283528.805321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    198248054000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24653200                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24653200                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24653200                       # number of overall hits
system.cpu.icache.overall_hits::total        24653200                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       421467                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         421467                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       421467                       # number of overall misses
system.cpu.icache.overall_misses::total        421467                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24731378000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24731378000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24731378000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24731378000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25074667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25074667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25074667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25074667                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016808                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016808                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016808                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016808                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58679.275008                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58679.275008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58679.275008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58679.275008                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       421466                       # number of writebacks
system.cpu.icache.writebacks::total            421466                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       421467                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       421467                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       421467                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       421467                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24309911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24309911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24309911000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24309911000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016808                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57679.275008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57679.275008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57679.275008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57679.275008                       # average overall mshr miss latency
system.cpu.icache.replacements                 421466                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24653200                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24653200                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       421467                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        421467                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24731378000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24731378000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25074667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25074667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016808                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016808                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58679.275008                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58679.275008                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       421467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       421467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24309911000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24309911000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57679.275008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57679.275008                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24884689                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            421466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.043171                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50570801                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50570801                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27620139                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27620139                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27620139                       # number of overall hits
system.cpu.dcache.overall_hits::total        27620139                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4145179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4145179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4145179                       # number of overall misses
system.cpu.dcache.overall_misses::total       4145179                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254744916000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254744916000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254744916000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254744916000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31765318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31765318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31765318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31765318                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130494                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61455.709392                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61455.709392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61455.709392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61455.709392                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716219                       # number of writebacks
system.cpu.dcache.writebacks::total           1716219                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865613                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865613                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279566                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279566                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3892                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3892                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134764818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134764818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134764818000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134764818000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254611500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254611500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071763                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071763                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071763                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59118.629599                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59118.629599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59118.629599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59118.629599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65419.193217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65419.193217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284762                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7685028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7685028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48644277000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48644277000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8483983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8483983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60884.877121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60884.877121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201807                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201807                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       597148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       597148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35642772000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35642772000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254611500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254611500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59688.338569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59688.338569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168060.396040                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168060.396040                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19935111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19935111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206100639000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206100639000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281335                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281335                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61592.003106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61592.003106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663806                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663806                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99122046000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99122046000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58916.420295                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58916.420295                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103264                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103264                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5239                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5239                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    400618000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    400618000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048284                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048284                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76468.410002                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76468.410002                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5228                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5228                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    394731500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    394731500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048183                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048183                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75503.347360                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75503.347360                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108407                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108407                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108407                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108407                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198533654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29716493                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284762                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.006384                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66249218                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66249218                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3106781250000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 557065                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   557065                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1474.84                       # Real time elapsed on the host
host_tick_rate                              248337356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   821579457                       # Number of instructions simulated
sim_ops                                     821579457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.366257                       # Number of seconds simulated
sim_ticks                                366256879500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.034227                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                21271187                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             26577613                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23091                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2910508                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          40477552                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             235828                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1259488                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1023660                       # Number of indirect misses.
system.cpu.branchPred.lookups                43346198                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  717888                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        65335                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   732174414                       # Number of instructions committed
system.cpu.committedOps                     732174414                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.000463                       # CPI: cycles per instruction
system.cpu.discardedOps                       6666552                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                127004761                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    130016526                       # DTB hits
system.cpu.dtb.data_misses                      37469                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                100972525                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    101895717                       # DTB read hits
system.cpu.dtb.read_misses                      30501                       # DTB read misses
system.cpu.dtb.write_accesses                26032236                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    28120809                       # DTB write hits
system.cpu.dtb.write_misses                      6968                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              196307                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          598269590                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         106941344                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         29491028                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       190666360                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.999537                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               104858587                       # ITB accesses
system.cpu.itb.fetch_acv                         4033                       # ITB acv
system.cpu.itb.fetch_hits                   104847982                       # ITB hits
system.cpu.itb.fetch_misses                     10605                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   602      1.22%      1.22% # number of callpals executed
system.cpu.kern.callpal::tbi                        3      0.01%      1.22% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17569     35.55%     36.78% # number of callpals executed
system.cpu.kern.callpal::rdps                    1064      2.15%     38.93% # number of callpals executed
system.cpu.kern.callpal::rti                     2656      5.37%     44.31% # number of callpals executed
system.cpu.kern.callpal::callsys                  791      1.60%     45.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     45.91% # number of callpals executed
system.cpu.kern.callpal::rdunique               26726     54.09%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  49414                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      81456                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8230     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     375      1.82%     41.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11995     58.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20600                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8230     48.89%     48.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      375      2.23%     51.11% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8230     48.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16835                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             357772934000     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               546511500      0.15%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7883475500      2.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         366202921000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.686119                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.817233                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2624                      
system.cpu.kern.mode_good::user                  2624                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3258                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2624                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.805402                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.892214                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30481418500      8.32%      8.32% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         335721502500     91.68%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      602                       # number of times the context was actually changed
system.cpu.numCycles                        732513759                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25370855      3.47%      3.47% # Class of committed instruction
system.cpu.op_class_0::IntAlu               577542047     78.88%     82.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  85925      0.01%     82.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 84880      0.01%     82.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 23676      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7892      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::MemRead              100504105     13.73%     96.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28050572      3.83%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             33246      0.00%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            32980      0.00%     99.94% # Class of committed instruction
system.cpu.op_class_0::IprAccess               438236      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                732174414                       # Class of committed instruction
system.cpu.tickCycles                       541847399                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1779264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3558530                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1316041                       # Transaction distribution
system.membus.trans_dist::WriteReq                375                       # Transaction distribution
system.membus.trans_dist::WriteResp               375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       750621                       # Transaction distribution
system.membus.trans_dist::WritebackClean       551637                       # Transaction distribution
system.membus.trans_dist::CleanEvict           477006                       # Transaction distribution
system.membus.trans_dist::ReadExReq            463223                       # Transaction distribution
system.membus.trans_dist::ReadExResp           463223                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         551637                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        764406                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1654911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1654911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3682881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3683635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5338546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     70609536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     70609536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    126607872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    126610872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               197220408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1779641                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000029                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005405                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1779589    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      52      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1779641                       # Request fanout histogram
system.membus.reqLayer0.occupancy              937500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9140349000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6540746250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2918128000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       35304768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       78568128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113872896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     35304768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35304768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48039744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48039744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          551637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1227627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1779264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       750621                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             750621                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          96393460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214516457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310909917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     96393460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96393460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131164073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131164073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131164073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         96393460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214516457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            442073990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1286552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    480666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1196580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000711602750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        77302                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        77302                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4659512                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1210493                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1779264                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1302237                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1779264                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1302237                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 102018                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15685                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             95830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            104539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             99075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             99852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             84084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             78207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            106630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            98111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            99833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           134892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           107313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           151925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            100245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             79308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             84240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             80569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           121172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            84105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            83645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           104290                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19447839500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8386230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             50896202000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11595.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30345.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1256535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  983612                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1779264                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1302237                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1581178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  78802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  78039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  78023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  78016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  77832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  77714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  77631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  77359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  77320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  77302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       723663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.117234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.571563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.603742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       261325     36.11%     36.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       203285     28.09%     64.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92248     12.75%     76.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45704      6.32%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28898      3.99%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19641      2.71%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20524      2.84%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13359      1.85%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38679      5.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       723663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        77302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.697369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.841562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.494108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             213      0.28%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10024     12.97%     13.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         51895     67.13%     80.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          7173      9.28%     89.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2948      3.81%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1672      2.16%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1123      1.45%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           719      0.93%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           484      0.63%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           326      0.42%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           231      0.30%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           162      0.21%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           95      0.12%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           60      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           56      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           25      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           38      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           29      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           11      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77302                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.643230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.614791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53284     68.93%     68.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1119      1.45%     70.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20743     26.83%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1588      2.05%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              492      0.64%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               72      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77302                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107343744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6529152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                82339520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113872896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83343168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       293.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    310.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  366256813000                       # Total gap between requests
system.mem_ctrls.avgGap                     118856.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30762624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     76581120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     82339520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 83991934.955586269498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 209091280.700435280800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224813579.235444754362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       551637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1227627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1302237                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15423452000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  35472750000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8766157290500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27959.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28895.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6731614.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2952068700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1569076905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6519241260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3551625360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28912050960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     126482687640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34130904480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       204117655305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.307362                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87543256500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12230140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 266483483000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2214820860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1177224180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5456295180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3164191740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28912050960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     121851153210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38031144000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       200806880130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.267873                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  97708678000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12230140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 256318061500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 375                       # Transaction distribution
system.iobus.trans_dist::WriteResp                375                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               937500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              375000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    366256879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    106256577                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        106256577                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    106256577                       # number of overall hits
system.cpu.icache.overall_hits::total       106256577                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       551636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         551636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       551636                       # number of overall misses
system.cpu.icache.overall_misses::total        551636                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  33373947000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  33373947000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  33373947000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  33373947000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    106808213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    106808213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    106808213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    106808213                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005165                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005165                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005165                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005165                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60499.943804                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60499.943804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60499.943804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60499.943804                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       551637                       # number of writebacks
system.cpu.icache.writebacks::total            551637                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       551636                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       551636                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       551636                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       551636                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  32822310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32822310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  32822310000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32822310000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005165                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005165                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005165                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005165                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59499.941991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59499.941991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59499.941991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59499.941991                       # average overall mshr miss latency
system.cpu.icache.replacements                 551637                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    106256577                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       106256577                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       551636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        551636                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  33373947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  33373947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    106808213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    106808213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60499.943804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60499.943804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       551636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       551636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  32822310000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32822310000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59499.941991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59499.941991                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107033246                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            552149                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            193.848483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         214168063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        214168063                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    127093373                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        127093373                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    127093373                       # number of overall hits
system.cpu.dcache.overall_hits::total       127093373                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1786568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1786568                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1786568                       # number of overall misses
system.cpu.dcache.overall_misses::total       1786568                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 109512021500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 109512021500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 109512021500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 109512021500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    128879941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    128879941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    128879941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    128879941                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013862                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013862                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013862                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013862                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61297.426966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61297.426966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61297.426966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61297.426966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       750621                       # number of writebacks
system.cpu.dcache.writebacks::total            750621                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       564411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       564411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       564411                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       564411                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1222157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1222157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1222157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1222157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  73638724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73638724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  73638724500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73638724500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009483                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009483                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009483                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009483                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60253.080823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60253.080823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60253.080823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60253.080823                       # average overall mshr miss latency
system.cpu.dcache.replacements                1227627                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    100015891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       100015891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       876933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        876933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  54641734000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54641734000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    100892824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    100892824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62310.044211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62310.044211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       117986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       117986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       758947                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       758947                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  46668971000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  46668971000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61491.739212                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61491.739212                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27077482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27077482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       909635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       909635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54870287500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54870287500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27987117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27987117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60321.214003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60321.214003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       446425                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       446425                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       463210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       463210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26969753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26969753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58223.599447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58223.599447                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        80063                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        80063                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5472                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5472                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    383320000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    383320000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063974                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063974                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70051.169591                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70051.169591                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5472                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5472                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    377848000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    377848000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69051.169591                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69051.169591                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85449                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85449                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85449                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85449                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 366256879500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           128910009                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1228651                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.919956                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          719                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         259329477                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        259329477                       # Number of data accesses

---------- End Simulation Statistics   ----------
