Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 14 20:29:41 2019
| Host         : Arthur-Desk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file W:/PCR/Neuronio_GMBH/timing_report.txt
| Design       : TopLevel
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.023        0.000                      0                  596        0.138        0.000                      0                  596        8.650        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 9.150}      18.300          54.645          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.023        0.000                      0                  596        0.138        0.000                      0                  596        8.650        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[15]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.241ns  (logic 5.098ns (41.645%)  route 7.143ns (58.355%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.878     7.331    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X6Y20                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[15]_inst_i_1/I1
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     7.455 r  NeuronioGMBH_i/add_fx/led_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.265    12.720    led_out_OBUF[15]
    L1                                                                r  led_out_OBUF[15]_inst/I
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.241 r  led_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.241    led_out[15]
    L1                                                                r  led_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -16.241    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.111ns  (logic 5.316ns (43.891%)  route 6.795ns (56.109%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.732     7.184    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X7Y20                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[13]_inst_i_1/I1
    SLICE_X7Y20          LUT3 (Prop_lut3_I1_O)        0.153     7.337 r  NeuronioGMBH_i/add_fx/led_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           5.064    12.401    led_out_OBUF[13]
    N3                                                                r  led_out_OBUF[13]_inst/I
    N3                   OBUF (Prop_obuf_I_O)         3.710    16.111 r  led_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.111    led_out[13]
    N3                                                                r  led_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[12]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.734ns  (logic 5.095ns (43.418%)  route 6.639ns (56.582%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.732     7.184    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X7Y20                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[12]_inst_i_1/I1
    SLICE_X7Y20          LUT3 (Prop_lut3_I1_O)        0.124     7.308 r  NeuronioGMBH_i/add_fx/led_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.908    12.216    led_out_OBUF[12]
    P3                                                                r  led_out_OBUF[12]_inst/I
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.734 r  led_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.734    led_out[12]
    P3                                                                r  led_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[14]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.576ns  (logic 5.092ns (43.987%)  route 6.484ns (56.013%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.750     7.203    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X4Y19                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[14]_inst_i_1/I1
    SLICE_X4Y19          LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  NeuronioGMBH_i/add_fx/led_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.734    12.060    led_out_OBUF[14]
    P1                                                                r  led_out_OBUF[14]_inst/I
    P1                   OBUF (Prop_obuf_I_O)         3.515    15.576 r  led_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.576    led_out[14]
    P1                                                                r  led_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[9]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 5.318ns (47.330%)  route 5.918ns (52.670%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.660     7.112    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X3Y19                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[9]_inst_i_1/I1
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.149     7.261 r  NeuronioGMBH_i/add_fx/led_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.258    11.519    led_out_OBUF[9]
    V3                                                                r  led_out_OBUF[9]_inst/I
    V3                   OBUF (Prop_obuf_I_O)         3.716    15.235 r  led_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.235    led_out[9]
    V3                                                                r  led_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[10]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.356ns  (logic 5.102ns (49.264%)  route 5.254ns (50.736%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.490     6.943    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X7Y20                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[10]_inst_i_1/I1
    SLICE_X7Y20          LUT3 (Prop_lut3_I1_O)        0.124     7.067 r  NeuronioGMBH_i/add_fx/led_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.764    10.831    led_out_OBUF[10]
    W3                                                                r  led_out_OBUF[10]_inst/I
    W3                   OBUF (Prop_obuf_I_O)         3.525    14.356 r  led_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.356    led_out[10]
    W3                                                                r  led_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -14.356    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[11]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.240ns  (logic 5.283ns (51.595%)  route 4.957ns (48.405%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.490     6.943    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X7Y20                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[11]_inst_i_1/I1
    SLICE_X7Y20          LUT3 (Prop_lut3_I1_O)        0.119     7.062 r  NeuronioGMBH_i/add_fx/led_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.466    10.528    led_out_OBUF[11]
    U3                                                                r  led_out_OBUF[11]_inst/I
    U3                   OBUF (Prop_obuf_I_O)         3.712    14.240 r  led_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.240    led_out[11]
    U3                                                                r  led_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 5.311ns (57.568%)  route 3.914ns (42.432%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.588     7.040    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X1Y20                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[6]_inst_i_1/I1
    SLICE_X1Y20          LUT3 (Prop_lut3_I1_O)        0.150     7.190 r  NeuronioGMBH_i/add_fx/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.327     9.517    led_out_OBUF[6]
    U14                                                               r  led_out_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         3.708    13.225 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.225    led_out[6]
    U14                                                               r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 5.324ns (58.028%)  route 3.851ns (41.972%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.717     7.169    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X3Y19                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[5]_inst_i_1/I1
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.154     7.323 r  NeuronioGMBH_i/add_fx/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.134     9.457    led_out_OBUF[5]
    U15                                                               r  led_out_OBUF[5]_inst/I
    U15                  OBUF (Prop_obuf_I_O)         3.717    13.175 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.175    led_out[5]
    U15                                                               r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 btnD_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            led_out[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            18.300ns  (sys_clk_pin rise@18.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 5.106ns (55.756%)  route 4.052ns (44.244%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U17                                               0.000     4.000 r  btnD_in (IN)
                         net (fo=0)                   0.000     4.000    btnD_in
    U17                                                               r  btnD_in_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     5.452 r  btnD_in_IBUF_inst/O
                         net (fo=16, routed)          1.588     7.040    NeuronioGMBH_i/add_fx/btnD_in_IBUF
    SLICE_X1Y20                                                       r  NeuronioGMBH_i/add_fx/led_out_OBUF[1]_inst_i_1/I1
    SLICE_X1Y20          LUT3 (Prop_lut3_I1_O)        0.124     7.164 r  NeuronioGMBH_i/add_fx/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.464     9.628    led_out_OBUF[1]
    E19                                                               r  led_out_OBUF[1]_inst/I
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.158 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.158    led_out[1]
    E19                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     18.300    18.300 r  
                         clock pessimism              0.000    18.300    
                         clock uncertainty           -0.035    18.265    
                         output delay                -2.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  3.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 NeuronioGMBH_i/add_fx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/add_fx/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.562     1.445    NeuronioGMBH_i/add_fx/clock_in_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  NeuronioGMBH_i/add_fx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  NeuronioGMBH_i/add_fx/FSM_onehot_state_reg[1]/Q
                         net (fo=28, routed)          0.068     1.654    NeuronioGMBH_i/add_fx/update
    SLICE_X11Y15         FDRE                                         r  NeuronioGMBH_i/add_fx/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.830     1.957    NeuronioGMBH_i/add_fx/clock_in_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  NeuronioGMBH_i/add_fx/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X11Y15         FDRE (Hold_fdre_C_D)         0.071     1.516    NeuronioGMBH_i/add_fx/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 x_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/Mult_B/mul_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.566     1.449    clock_in_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  x_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  x_in_reg[26]/Q
                         net (fo=1, routed)           0.087     1.677    NeuronioGMBH_i/Mult_B/Q[26]
    SLICE_X10Y6                                                       f  NeuronioGMBH_i/Mult_B/mul_out[26]_i_2/I1
    SLICE_X10Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.722 r  NeuronioGMBH_i/Mult_B/mul_out[26]_i_2/O
                         net (fo=1, routed)           0.000     1.722    NeuronioGMBH_i/Mult_B/s_mul_out[26]
    SLICE_X10Y6          FDRE                                         r  NeuronioGMBH_i/Mult_B/mul_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.836     1.963    NeuronioGMBH_i/Mult_B/clock_in_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  NeuronioGMBH_i/Mult_B/mul_out_reg[26]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.120     1.582    NeuronioGMBH_i/Mult_B/mul_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 NeuronioGMBH_i/Mult_X/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/Mult_X/mul_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.565     1.448    NeuronioGMBH_i/Mult_X/clock_in_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  NeuronioGMBH_i/Mult_X/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  NeuronioGMBH_i/Mult_X/state_reg[0]/Q
                         net (fo=29, routed)          0.134     1.723    NeuronioGMBH_i/Mult_X/state[0]
    SLICE_X14Y8                                                       r  NeuronioGMBH_i/Mult_X/mul_out[22]_i_1__0/I4
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.768 r  NeuronioGMBH_i/Mult_X/mul_out[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.768    NeuronioGMBH_i/Mult_X/s_mul_out[22]
    SLICE_X14Y8          FDRE                                         r  NeuronioGMBH_i/Mult_X/mul_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.835     1.962    NeuronioGMBH_i/Mult_X/clock_in_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  NeuronioGMBH_i/Mult_X/mul_out_reg[22]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.120     1.581    NeuronioGMBH_i/Mult_X/mul_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/add_C/addsub_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.371ns (56.791%)  route 1.043ns (43.209%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 r  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               r  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 r  reset_in_IBUF_inst/O
                         net (fo=191, routed)         1.043     5.414    NeuronioGMBH_i/add_C/SR[0]
    SLICE_X2Y11          FDRE                                         r  NeuronioGMBH_i/add_C/addsub_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.635     5.156    NeuronioGMBH_i/add_C/clock_in_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  NeuronioGMBH_i/add_C/addsub_out_reg[5]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X2Y11          FDRE (Hold_fdre_C_R)         0.036     5.228    NeuronioGMBH_i/add_C/addsub_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.228    
                         arrival time                           5.414    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/add_C/addsub_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.371ns (56.791%)  route 1.043ns (43.209%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 r  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               r  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 r  reset_in_IBUF_inst/O
                         net (fo=191, routed)         1.043     5.414    NeuronioGMBH_i/add_C/SR[0]
    SLICE_X2Y11          FDRE                                         r  NeuronioGMBH_i/add_C/addsub_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.635     5.156    NeuronioGMBH_i/add_C/clock_in_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  NeuronioGMBH_i/add_C/addsub_out_reg[6]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X2Y11          FDRE (Hold_fdre_C_R)         0.036     5.228    NeuronioGMBH_i/add_C/addsub_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.228    
                         arrival time                           5.414    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 NeuronioGMBH_i/add_fx/s_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/add_fx/addsub_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.467    NeuronioGMBH_i/add_fx/clock_in_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  NeuronioGMBH_i/add_fx/s_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  NeuronioGMBH_i/add_fx/s_sign_reg/Q
                         net (fo=1, routed)           0.082     1.713    NeuronioGMBH_i/add_fx/s_sign
    SLICE_X7Y20                                                       r  NeuronioGMBH_i/add_fx/addsub_out[26]_i_1__0/I2
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  NeuronioGMBH_i/add_fx/addsub_out[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.758    NeuronioGMBH_i/add_fx/addsub_out[26]_i_1__0_n_0
    SLICE_X7Y20          FDRE                                         r  NeuronioGMBH_i/add_fx/addsub_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.853     1.980    NeuronioGMBH_i/add_fx/clock_in_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  NeuronioGMBH_i/add_fx/addsub_out_reg[26]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.091     1.571    NeuronioGMBH_i/add_fx/addsub_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 NeuronioGMBH_i/Mult_X/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/Mult_X/mul_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.565     1.448    NeuronioGMBH_i/Mult_X/clock_in_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  NeuronioGMBH_i/Mult_X/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  NeuronioGMBH_i/Mult_X/state_reg[0]/Q
                         net (fo=29, routed)          0.138     1.727    NeuronioGMBH_i/Mult_X/state[0]
    SLICE_X14Y8                                                       r  NeuronioGMBH_i/Mult_X/mul_out[25]_i_2__0/I4
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.772 r  NeuronioGMBH_i/Mult_X/mul_out[25]_i_2__0/O
                         net (fo=1, routed)           0.000     1.772    NeuronioGMBH_i/Mult_X/s_mul_out[25]
    SLICE_X14Y8          FDRE                                         r  NeuronioGMBH_i/Mult_X/mul_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.835     1.962    NeuronioGMBH_i/Mult_X/clock_in_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  NeuronioGMBH_i/Mult_X/mul_out_reg[25]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.121     1.582    NeuronioGMBH_i/Mult_X/mul_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 NeuronioGMBH_i/add_C/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/add_C/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.164ns (65.961%)  route 0.085ns (34.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.566     1.449    NeuronioGMBH_i/add_C/clock_in_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  NeuronioGMBH_i/add_C/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  NeuronioGMBH_i/add_C/FSM_onehot_state_reg[1]/Q
                         net (fo=28, routed)          0.085     1.698    NeuronioGMBH_i/add_C/update
    SLICE_X8Y5           FDRE                                         r  NeuronioGMBH_i/add_C/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.836     1.963    NeuronioGMBH_i/add_C/clock_in_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  NeuronioGMBH_i/add_C/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.053     1.502    NeuronioGMBH_i/add_C/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 NeuronioGMBH_i/Mult_B/ready_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/add_C/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.566     1.449    NeuronioGMBH_i/Mult_B/clock_in_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  NeuronioGMBH_i/Mult_B/ready_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.148     1.597 r  NeuronioGMBH_i/Mult_B/ready_mul_reg/Q
                         net (fo=2, routed)           0.072     1.669    NeuronioGMBH_i/add_C/readymul_B
    SLICE_X8Y5                                                        r  NeuronioGMBH_i/add_C/FSM_onehot_state[1]_i_1/I1
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.098     1.767 r  NeuronioGMBH_i/add_C/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    NeuronioGMBH_i/add_C/FSM_onehot_state[1]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  NeuronioGMBH_i/add_C/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.836     1.963    NeuronioGMBH_i/add_C/clock_in_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  NeuronioGMBH_i/add_C/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.121     1.570    NeuronioGMBH_i/add_C/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 NeuronioGMBH_i/Mult_B/ready_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Destination:            NeuronioGMBH_i/add_C/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@9.150ns period=18.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.566     1.449    NeuronioGMBH_i/Mult_B/clock_in_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  NeuronioGMBH_i/Mult_B/ready_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.148     1.597 f  NeuronioGMBH_i/Mult_B/ready_mul_reg/Q
                         net (fo=2, routed)           0.074     1.671    NeuronioGMBH_i/add_C/readymul_B
    SLICE_X8Y5                                                        f  NeuronioGMBH_i/add_C/FSM_onehot_state[0]_i_1/I1
    SLICE_X8Y5           LUT3 (Prop_lut3_I1_O)        0.098     1.769 r  NeuronioGMBH_i/add_C/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    NeuronioGMBH_i/add_C/FSM_onehot_state[0]_i_1_n_0
    SLICE_X8Y5           FDSE                                         r  NeuronioGMBH_i/add_C/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.836     1.963    NeuronioGMBH_i/add_C/clock_in_IBUF_BUFG
    SLICE_X8Y5           FDSE                                         r  NeuronioGMBH_i/add_C/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y5           FDSE (Hold_fdse_C_D)         0.120     1.569    NeuronioGMBH_i/add_C/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 9.150 }
Period(ns):         18.300
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         18.300      16.145     BUFGCTRL_X0Y0  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         18.300      17.300     SLICE_X11Y15   NeuronioGMBH_i/Mult_A/ready_mul_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         18.300      17.300     SLICE_X8Y5     NeuronioGMBH_i/Mult_B/ready_mul_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         18.300      17.300     SLICE_X14Y9    NeuronioGMBH_i/Mult_A/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         18.300      17.300     SLICE_X14Y9    NeuronioGMBH_i/Mult_A/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         18.300      17.300     SLICE_X14Y9    NeuronioGMBH_i/Mult_X/ready_mul_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         18.300      17.300     SLICE_X15Y8    NeuronioGMBH_i/Mult_X/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         18.300      17.300     SLICE_X15Y8    NeuronioGMBH_i/Mult_X/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         18.300      17.300     SLICE_X11Y11   NeuronioGMBH_i/Mult_A/mul_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         18.300      17.300     SLICE_X9Y12    NeuronioGMBH_i/Mult_A/mul_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X11Y15   NeuronioGMBH_i/Mult_A/ready_mul_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X10Y13   NeuronioGMBH_i/Mult_A/mul_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X10Y13   NeuronioGMBH_i/Mult_A/mul_out_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X10Y13   NeuronioGMBH_i/Mult_A/mul_out_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X10Y13   NeuronioGMBH_i/Mult_A/mul_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X11Y10   NeuronioGMBH_i/Mult_A/mul_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X11Y10   NeuronioGMBH_i/Mult_A/mul_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X1Y2     NeuronioGMBH_i/add_C/res_man_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X1Y2     NeuronioGMBH_i/add_C/res_man_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X1Y2     NeuronioGMBH_i/add_C/res_man_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X8Y5     NeuronioGMBH_i/Mult_B/ready_mul_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X15Y8    NeuronioGMBH_i/Mult_X/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X15Y8    NeuronioGMBH_i/Mult_X/state_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         9.150       8.650      SLICE_X8Y5     NeuronioGMBH_i/add_C/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X8Y5     NeuronioGMBH_i/add_C/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X8Y5     NeuronioGMBH_i/add_C/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X10Y4    NeuronioGMBH_i/Mult_B/mul_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X9Y3     NeuronioGMBH_i/Mult_B/mul_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X9Y3     NeuronioGMBH_i/Mult_B/mul_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         9.150       8.650      SLICE_X9Y3     NeuronioGMBH_i/Mult_B/mul_out_reg[14]/C



