Fitter report for EggTimer
Fri Oct 02 02:54:22 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Oct 02 02:54:22 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; EggTimer                                        ;
; Top-level Entity Name              ; OnBoard                                         ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C20F484C7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,260 / 18,752 ( 7 % )                          ;
;     Total combinational functions  ; 1,254 / 18,752 ( 7 % )                          ;
;     Dedicated logic registers      ; 70 / 18,752 ( < 1 % )                           ;
; Total registers                    ; 70                                              ;
; Total pins                         ; 50 / 315 ( 16 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 239,616 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; AUD_ADCDAT    ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK   ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK      ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT    ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK   ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK       ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_24[0]   ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_24[1]   ; PIN_A12       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_27[0]   ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_27[1]   ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_N6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_W5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_P5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_N4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0     ; PIN_U3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1     ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_U4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_T1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_Y2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_T5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; EXT_CLOCK     ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]    ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]   ; PIN_R12       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]   ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]   ; PIN_AB14      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]   ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]   ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]   ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]   ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]   ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]   ; PIN_U14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]   ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]    ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]   ; PIN_U13       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]   ; PIN_R13       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]    ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]    ; PIN_R15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]    ; PIN_T15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]    ; PIN_U15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]    ; PIN_V15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]    ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]    ; PIN_R14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]    ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]      ; PIN_AB16      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]      ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]      ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]      ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]      ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]      ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]      ; PIN_AB19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]      ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N       ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N      ; PIN_W14       ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N       ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_C21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_C22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_D21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_E22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_F22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_G21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_G22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_J19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_J20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_J18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_K20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_L18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_C18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_D20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_E20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_F20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_E19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_G20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_G18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_G17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_H17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_J15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_H18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_N22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_N21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_P15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_N15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_P17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK      ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; KEY[3]        ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[0]       ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[1]       ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[2]       ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]       ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]       ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]       ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]       ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]       ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK        ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; SD_CMD        ; PIN_Y20       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT        ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3       ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[0]  ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[10] ; PIN_R11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[11] ; PIN_T11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[12] ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[13] ; PIN_U10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[14] ; PIN_R10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[15] ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[16] ; PIN_Y6        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[17] ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[1]  ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[2]  ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[3]  ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[4]  ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[5]  ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[6]  ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[7]  ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[8]  ; PIN_V11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[9]  ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_CE_N     ; PIN_AB5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[0]    ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[10]   ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[11]   ; PIN_U9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[12]   ; PIN_R9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[13]   ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[14]   ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[15]   ; PIN_U8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[1]    ; PIN_AB6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[2]    ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[3]    ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[4]    ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[5]    ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[6]    ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[7]    ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[8]    ; PIN_Y9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[9]    ; PIN_W9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_LB_N     ; PIN_Y7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_OE_N     ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_UB_N     ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_WE_N     ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; SW[8]         ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; SW[9]         ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; TCK           ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TCS           ; PIN_D8        ; QSF Assignment ;
; Location ;                ;              ; TDI           ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TDO           ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; UART_RXD      ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_B11       ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1380 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1380 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1377    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,260 / 18,752 ( 7 % ) ;
;     -- Combinational with no register       ; 1190                   ;
;     -- Register only                        ; 6                      ;
;     -- Combinational with a register        ; 64                     ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 372                    ;
;     -- 3 input functions                    ; 307                    ;
;     -- <=2 input functions                  ; 575                    ;
;     -- Register only                        ; 6                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 926                    ;
;     -- arithmetic mode                      ; 328                    ;
;                                             ;                        ;
; Total registers*                            ; 70 / 19,649 ( < 1 % )  ;
;     -- Dedicated logic registers            ; 70 / 18,752 ( < 1 % )  ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 101 / 1,172 ( 9 % )    ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 50 / 315 ( 16 % )      ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )         ;
;                                             ;                        ;
; Global signals                              ; 2                      ;
; M4Ks                                        ; 0 / 52 ( 0 % )         ;
; Total block memory bits                     ; 0 / 239,616 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 239,616 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )          ;
; Global clocks                               ; 2 / 16 ( 13 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%           ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 4%           ;
; Maximum fan-out                             ; 76                     ;
; Highest non-global fan-out                  ; 76                     ;
; Total fan-out                               ; 3741                   ;
; Average fan-out                             ; 2.70                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1260 / 18752 ( 7 % ) ; 0 / 18752 ( 0 % )              ;
;     -- Combinational with no register       ; 1190                 ; 0                              ;
;     -- Register only                        ; 6                    ; 0                              ;
;     -- Combinational with a register        ; 64                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 372                  ; 0                              ;
;     -- 3 input functions                    ; 307                  ; 0                              ;
;     -- <=2 input functions                  ; 575                  ; 0                              ;
;     -- Register only                        ; 6                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 926                  ; 0                              ;
;     -- arithmetic mode                      ; 328                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 70                   ; 0                              ;
;     -- Dedicated logic registers            ; 70 / 18752 ( < 1 % ) ; 0 / 18752 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 101 / 1172 ( 9 % )   ; 0 / 1172 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 50                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )       ; 0 / 52 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 2 / 20 ( 10 % )      ; 0 / 20 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 3741                 ; 0                              ;
;     -- Registered Connections               ; 473                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 12                   ; 0                              ;
;     -- Output Ports                         ; 38                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; L1    ; 2        ; 0            ; 13           ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]   ; R22   ; 6        ; 50           ; 10           ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[1]   ; R21   ; 6        ; 50           ; 10           ; 2           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[2]   ; T22   ; 6        ; 50           ; 9            ; 0           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[0]    ; L22   ; 5        ; 50           ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[1]    ; L21   ; 5        ; 50           ; 14           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[2]    ; M22   ; 6        ; 50           ; 14           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[3]    ; V12   ; 7        ; 26           ; 0            ; 0           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[4]    ; W12   ; 7        ; 26           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[5]    ; U12   ; 8        ; 26           ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[6]    ; U11   ; 8        ; 26           ; 0            ; 3           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[7]    ; M2    ; 1        ; 0            ; 13           ; 3           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; HEX0[0] ; J2    ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[1] ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[2] ; H2    ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[3] ; H1    ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[4] ; F2    ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[5] ; F1    ; 2        ; 0            ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[6] ; E2    ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[0] ; E1    ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[1] ; H6    ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[2] ; H5    ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[3] ; H4    ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[4] ; G3    ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[5] ; D2    ; 2        ; 0            ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[6] ; D1    ; 2        ; 0            ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[0] ; G5    ; 2        ; 0            ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[1] ; G6    ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[2] ; C2    ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[3] ; C1    ; 2        ; 0            ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[4] ; E3    ; 2        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[5] ; E4    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[6] ; D3    ; 2        ; 0            ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[0] ; F4    ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[1] ; D5    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[2] ; D6    ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[3] ; J4    ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[4] ; L8    ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[5] ; F3    ; 2        ; 0            ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[6] ; D4    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[0] ; R20   ; 6        ; 50           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[1] ; R19   ; 6        ; 50           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[2] ; U19   ; 6        ; 50           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[3] ; Y19   ; 6        ; 50           ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[4] ; T18   ; 6        ; 50           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[5] ; V19   ; 6        ; 50           ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[6] ; Y18   ; 6        ; 50           ; 2            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[7] ; U18   ; 6        ; 50           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[8] ; R18   ; 6        ; 50           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[9] ; R17   ; 6        ; 50           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 1 / 41 ( 2 % )   ; 3.3V          ; --           ;
; 2        ; 31 / 33 ( 94 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 2 / 39 ( 5 % )   ; 3.3V          ; --           ;
; 6        ; 15 / 36 ( 42 % ) ; 3.3V          ; --           ;
; 7        ; 2 / 40 ( 5 % )   ; 3.3V          ; --           ;
; 8        ; 2 / 43 ( 5 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 304        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 298        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 293        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 287        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 279        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 273        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 111        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 114        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 120        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 122        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 128        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 130        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 136        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 88         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 110        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 113        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 119        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 121        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 127        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 129        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 135        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 303        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 297        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 292        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 286        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 278        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 272        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; HEX2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 9          ; 2        ; HEX2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 296        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ; 260        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C17      ; 245        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 15         ; 2        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 2          ; 2        ; HEX2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D4       ; 3          ; 2        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 4          ; 2        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D6       ; 5          ; 2        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D7       ; 311        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 21         ; 2        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ; 6          ; 2        ; HEX2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 7          ; 2        ; HEX2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 23         ; 2        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 13         ; 2        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 10         ; 2        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 294        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 276        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; HEX2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ; 11         ; 2        ; HEX2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ; 317        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 277        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G21      ; 221        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 2        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 27         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H4       ; 17         ; 2        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 18         ; 2        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 19         ; 2        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 318        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 299        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 290        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 274        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 30         ; 2        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K21      ; 209        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 39         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; SW[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 206        ; 5        ; SW[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 42         ; 1        ; SW[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 44         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; SW[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 45         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 46         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 51         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 52         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 48         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 50         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 109        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 108        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 116        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 134        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 145        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; LEDR[9]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R18      ; 184        ; 6        ; LEDR[8]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ; 185        ; 6        ; LEDR[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R20      ; 192        ; 6        ; LEDR[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ; 190        ; 6        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 191        ; 6        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 59         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 131        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; LEDR[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 189        ; 6        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 61         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U4       ; 80         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 106        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 107        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 123        ; 8        ; SW[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 124        ; 8        ; SW[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 132        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 146        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; LEDR[7]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 172        ; 6        ; LEDR[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 176        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U21      ; 182        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 183        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 65         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 126        ; 7        ; SW[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; LEDR[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V20      ; 173        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 181        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 71         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 125        ; 7        ; SW[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 175        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 73         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 112        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y14      ; 148        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y17      ; 159        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; LEDR[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y19      ; 168        ; 6        ; LEDR[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y20      ; 169        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 179        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                            ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; |OnBoard                                  ; 1260 (65)   ; 70 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 50   ; 0            ; 1190 (33)    ; 6 (2)             ; 64 (30)          ; |OnBoard                                                                                                                       ; work         ;
;    |TimerController:fsm|                  ; 18 (18)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 4 (4)            ; |OnBoard|TimerController:fsm                                                                                                   ; work         ;
;    |dec2_7seg:disp0|                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |OnBoard|dec2_7seg:disp0                                                                                                       ; work         ;
;    |dec2_7seg:disp1|                      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |OnBoard|dec2_7seg:disp1                                                                                                       ; work         ;
;    |dec2_7seg:disp2|                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |OnBoard|dec2_7seg:disp2                                                                                                       ; work         ;
;    |dec2_7seg:disp3|                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |OnBoard|dec2_7seg:disp3                                                                                                       ; work         ;
;    |divideClock:dvd|                      ; 585 (91)    ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (58)     ; 4 (4)             ; 29 (29)          ; |OnBoard|divideClock:dvd                                                                                                       ; work         ;
;       |lpm_divide:Mod0|                   ; 494 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 494 (0)      ; 0 (0)             ; 0 (0)            ; |OnBoard|divideClock:dvd|lpm_divide:Mod0                                                                                       ; work         ;
;          |lpm_divide_58m:auto_generated|  ; 494 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 494 (0)      ; 0 (0)             ; 0 (0)            ; |OnBoard|divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated                                                         ; work         ;
;             |sign_div_unsign_cnh:divider| ; 494 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 494 (0)      ; 0 (0)             ; 0 (0)            ; |OnBoard|divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider                             ; work         ;
;                |alt_u_div_q5f:divider|    ; 494 (494)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 494 (494)    ; 0 (0)             ; 0 (0)            ; |OnBoard|divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider       ; work         ;
;    |divideClock:ledrclock|                ; 571 (31)    ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 543 (30)     ; 0 (0)             ; 28 (1)           ; |OnBoard|divideClock:ledrclock                                                                                                 ; work         ;
;       |lpm_divide:Mod0|                   ; 540 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 513 (0)      ; 0 (0)             ; 27 (0)           ; |OnBoard|divideClock:ledrclock|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_48m:auto_generated|  ; 540 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 513 (0)      ; 0 (0)             ; 27 (0)           ; |OnBoard|divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bnh:divider| ; 540 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 513 (0)      ; 0 (0)             ; 27 (0)           ; |OnBoard|divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider                       ; work         ;
;                |alt_u_div_o5f:divider|    ; 540 (540)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 513 (513)    ; 0 (0)             ; 27 (27)          ; |OnBoard|divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider ; work         ;
;    |nBit2InputMux:mux0|                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |OnBoard|nBit2InputMux:mux0                                                                                                    ; work         ;
;    |nBit2InputMux:mux1|                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |OnBoard|nBit2InputMux:mux1                                                                                                    ; work         ;
;    |nBit2InputMux:mux2|                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |OnBoard|nBit2InputMux:mux2                                                                                                    ; work         ;
;    |nBit2InputMux:mux3|                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |OnBoard|nBit2InputMux:mux3                                                                                                    ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Delay Chain Summary                                                               ;
+----------+----------+---------------+---------------+-----------------------+-----+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------+----------+---------------+---------------+-----------------------+-----+
; LEDR[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; SW[4]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[7]    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[5]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[6]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; CLOCK_50 ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[2]    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[3]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[0]    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[1]    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[0]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; KEY[2]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; KEY[1]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+----------+----------+---------------+---------------+-----------------------+-----+


+------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                   ;
+------------------------------------+-------------------+---------+
; Source Pin / Fanout                ; Pad To Core Index ; Setting ;
+------------------------------------+-------------------+---------+
; SW[4]                              ;                   ;         ;
; SW[7]                              ;                   ;         ;
; SW[5]                              ;                   ;         ;
; SW[6]                              ;                   ;         ;
; CLOCK_50                           ;                   ;         ;
; SW[2]                              ;                   ;         ;
; SW[3]                              ;                   ;         ;
; SW[0]                              ;                   ;         ;
; SW[1]                              ;                   ;         ;
; KEY[0]                             ;                   ;         ;
;      - TimerController:fsm|state~0 ; 1                 ; 6       ;
;      - TimerController:fsm|state~4 ; 1                 ; 6       ;
;      - TimerController:fsm|state~8 ; 1                 ; 6       ;
;      - TimerController:fsm|Mux1~3  ; 1                 ; 6       ;
; KEY[2]                             ;                   ;         ;
;      - TimerController:fsm|Mux2~0  ; 0                 ; 6       ;
;      - TimerController:fsm|Mux2~1  ; 0                 ; 6       ;
;      - TimerController:fsm|Mux2~4  ; 0                 ; 6       ;
;      - TimerController:fsm|state~1 ; 0                 ; 6       ;
;      - TimerController:fsm|state~2 ; 0                 ; 6       ;
;      - TimerController:fsm|state~5 ; 0                 ; 6       ;
;      - TimerController:fsm|Mux1~0  ; 0                 ; 6       ;
; KEY[1]                             ;                   ;         ;
;      - TimerController:fsm|Mux2~1  ; 0                 ; 6       ;
;      - TimerController:fsm|Mux2~3  ; 0                 ; 6       ;
;      - TimerController:fsm|state~1 ; 0                 ; 6       ;
;      - TimerController:fsm|state~2 ; 0                 ; 6       ;
;      - TimerController:fsm|state~6 ; 0                 ; 6       ;
;      - TimerController:fsm|Mux1~0  ; 0                 ; 6       ;
;      - TimerController:fsm|Mux1~2  ; 0                 ; 6       ;
+------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                            ;
+-------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                          ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                      ; PIN_L1             ; 53      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; divideClock:dvd|clk_out       ; LCFF_X36_Y14_N5    ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; divideClock:ledrclock|clk_out ; LCFF_X23_Y12_N1    ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; r0[0]~0                       ; LCCOMB_X23_Y21_N24 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r1[1]~1                       ; LCCOMB_X21_Y21_N28 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r2[2]~1                       ; LCCOMB_X22_Y21_N14 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r3[1]~2                       ; LCCOMB_X18_Y21_N24 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; timeStore[13]~0               ; LCCOMB_X21_Y20_N0  ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; timeStore[5]~2                ; LCCOMB_X22_Y20_N28 ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                               ;
+-------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; Name                    ; Location        ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                ; PIN_L1          ; 53      ; Global Clock         ; GCLK2            ; --                        ;
; divideClock:dvd|clk_out ; LCFF_X36_Y14_N5 ; 16      ; Global Clock         ; GCLK6            ; --                        ;
+-------------------------+-----------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                               ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[27]~40       ; 76      ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[27]~40       ; 76      ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[27]~40       ; 76      ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[27]~40       ; 76      ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~40 ; 72      ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~40 ; 72      ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~40 ; 72      ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~40 ; 72      ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~40 ; 71      ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[26]~38       ; 70      ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~38 ; 66      ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[27]~40       ; 56      ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~40 ; 56      ;
; TimerController:fsm|state[2]                                                                                                                       ; 29      ;
; TimerController:fsm|state[1]                                                                                                                       ; 25      ;
; sel                                                                                                                                                ; 21      ;
; TimerController:fsm|state[0]                                                                                                                       ; 20      ;
; Selector0~0                                                                                                                                        ; 16      ;
; TimerController:fsm|state[3]                                                                                                                       ; 16      ;
; LEDR[0]~reg0                                                                                                                                       ; 11      ;
; divideClock:dvd|ct[2]                                                                                                                              ; 9       ;
; divideClock:dvd|ct[3]                                                                                                                              ; 9       ;
; divideClock:dvd|ct[4]                                                                                                                              ; 9       ;
; divideClock:dvd|ct[5]                                                                                                                              ; 9       ;
; divideClock:dvd|ct[6]                                                                                                                              ; 9       ;
; divideClock:dvd|ct[7]                                                                                                                              ; 9       ;
; divideClock:dvd|ct[8]                                                                                                                              ; 9       ;
; divideClock:dvd|ct[9]                                                                                                                              ; 9       ;
; divideClock:dvd|ct[10]                                                                                                                             ; 9       ;
; divideClock:dvd|ct[11]                                                                                                                             ; 9       ;
; divideClock:dvd|ct[12]                                                                                                                             ; 9       ;
; KEY[1]                                                                                                                                             ; 7       ;
; KEY[2]                                                                                                                                             ; 7       ;
; SW[3]                                                                                                                                              ; 7       ;
; timeStore[5]~2                                                                                                                                     ; 7       ;
; timeStore[13]~0                                                                                                                                    ; 7       ;
; dec2_7seg:disp0|display[6]~0                                                                                                                       ; 7       ;
; nBit2InputMux:mux0|out[1]~2                                                                                                                        ; 7       ;
; nBit2InputMux:mux0|out[0]~1                                                                                                                        ; 7       ;
; nBit2InputMux:mux0|out[2]~0                                                                                                                        ; 7       ;
; nBit2InputMux:mux1|out[1]~2                                                                                                                        ; 7       ;
; nBit2InputMux:mux1|out[0]~1                                                                                                                        ; 7       ;
; dec2_7seg:disp2|display[0]~0                                                                                                                       ; 7       ;
; nBit2InputMux:mux2|out[1]~2                                                                                                                        ; 7       ;
; nBit2InputMux:mux2|out[0]~1                                                                                                                        ; 7       ;
; nBit2InputMux:mux2|out[2]~0                                                                                                                        ; 7       ;
; nBit2InputMux:mux3|out[1]~2                                                                                                                        ; 7       ;
; nBit2InputMux:mux3|out[0]~0                                                                                                                        ; 7       ;
; divideClock:dvd|ct[1]                                                                                                                              ; 7       ;
; divideClock:dvd|ct[13]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[14]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[15]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[16]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[17]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[18]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[19]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[20]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[21]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[22]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[23]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[24]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[25]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[26]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[27]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[28]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[29]                                                                                                                             ; 7       ;
; divideClock:dvd|ct[30]                                                                                                                             ; 7       ;
; Equal0~1                                                                                                                                           ; 6       ;
; r0[0]                                                                                                                                              ; 6       ;
; dec2_7seg:disp1|display[6]~0                                                                                                                       ; 6       ;
; nBit2InputMux:mux1|out[2]~0                                                                                                                        ; 6       ;
; r2[0]                                                                                                                                              ; 6       ;
; nBit2InputMux:mux3|out[3]~3                                                                                                                        ; 6       ;
; nBit2InputMux:mux3|out[2]~1                                                                                                                        ; 6       ;
; SW[6]                                                                                                                                              ; 5       ;
; SW[7]                                                                                                                                              ; 5       ;
; r0[1]                                                                                                                                              ; 5       ;
; r1[1]                                                                                                                                              ; 5       ;
; r1[0]                                                                                                                                              ; 5       ;
; r1[2]                                                                                                                                              ; 5       ;
; r2[1]                                                                                                                                              ; 5       ;
; r3[1]                                                                                                                                              ; 5       ;
; r3[2]                                                                                                                                              ; 5       ;
; r3[0]                                                                                                                                              ; 5       ;
; divideClock:dvd|ct[31]                                                                                                                             ; 5       ;
; KEY[0]                                                                                                                                             ; 4       ;
; divideClock:dvd|ct[0]                                                                                                                              ; 4       ;
; r0[0]~0                                                                                                                                            ; 4       ;
; r1[1]~1                                                                                                                                            ; 4       ;
; r2[2]~1                                                                                                                                            ; 4       ;
; r3[1]~2                                                                                                                                            ; 4       ;
; Equal0~2                                                                                                                                           ; 4       ;
; Equal0~0                                                                                                                                           ; 4       ;
; r0[2]                                                                                                                                              ; 4       ;
; r1[3]                                                                                                                                              ; 4       ;
; r2[2]                                                                                                                                              ; 4       ;
; r3[3]                                                                                                                                              ; 4       ;
; SW[1]                                                                                                                                              ; 3       ;
; SW[2]                                                                                                                                              ; 3       ;
; SW[5]                                                                                                                                              ; 3       ;
; Equal0~5                                                                                                                                           ; 3       ;
; sel~0                                                                                                                                              ; 3       ;
; r3[1]~0                                                                                                                                            ; 3       ;
; r0[3]                                                                                                                                              ; 3       ;
; timeStore[5]                                                                                                                                       ; 3       ;
; timeStore[6]                                                                                                                                       ; 3       ;
; r2[3]                                                                                                                                              ; 3       ;
; timeStore[13]                                                                                                                                      ; 3       ;
; timeStore[14]                                                                                                                                      ; 3       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[709]~784            ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[812]~707                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[785]~706                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[758]~705                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[731]~704                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[732]~703                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[733]~702                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[734]~701                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[735]~700                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[736]~699                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[737]~698                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[710]~697                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[711]~696                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[712]~695                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[713]~694                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[714]~693                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[715]~692                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[716]~691                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[717]~690                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[718]~689                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[719]~688                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[720]~687                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[721]~686                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[722]~685                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[723]~684                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[724]~683                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[725]~682                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[726]~681                  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[782]~783            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[756]~782            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[730]~781            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[704]~780            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[678]~779            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[679]~778            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[680]~777            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[681]~776            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[681]~775            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[683]~773            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[657]~772            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[658]~771            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[659]~770            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[660]~769            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[661]~768            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[662]~767            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[663]~766            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[664]~765            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[665]~764            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[666]~763            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[667]~762            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[668]~761            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~760            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[670]~759            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[671]~758            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[672]~757            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[673]~756            ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[825]~678                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[826]~677                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[822]~676                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[823]~675                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[824]~674                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[813]~673                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[814]~672                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[786]~671                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[827]~670                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[815]~669                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[787]~668                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[759]~667                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[816]~666                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[788]~665                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[760]~664                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[817]~663                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[829]~662                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[830]~661                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[828]~660                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[818]~659                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[819]~658                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[831]~657                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[832]~656                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[820]~655                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[821]~654                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[833]~653                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[834]~652                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[789]~651                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[761]~650                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[790]~649                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[791]~648                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[792]~647                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[793]~646                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[794]~645                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[795]~644                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[796]~643                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[797]~642                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[798]~641                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[799]~640                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[800]~639                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[801]~638                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[802]~637                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[803]~636                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[804]~635                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[805]~634                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[806]~633                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[807]~632                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[762]~630                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[763]~629                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[764]~628                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[765]~627                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[766]~626                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[767]~625                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[768]~624                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[769]~623                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[770]~622                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[771]~621                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[772]~620                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[773]~619                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[774]~618                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[775]~617                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[776]~616                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[777]~615                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[778]~614                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[779]~613                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[780]~612                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[738]~610                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[739]~609                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[740]~608                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[741]~607                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[742]~606                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[743]~605                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[744]~604                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[745]~603                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[746]~602                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[747]~601                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[748]~600                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[749]~599                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[750]~598                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[751]~597                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[752]~596                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[753]~595                  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[789]~753            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[783]~752            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[784]~751            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[757]~750            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[790]~749            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[785]~748            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[758]~747            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[731]~746            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[791]~745            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[788]~744            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[792]~743            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[793]~742            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[794]~741            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[795]~740            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[796]~739            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[797]~738            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[798]~737            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[799]~736            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[800]~735            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[801]~734            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[802]~733            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~732            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[787]~731            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[759]~730            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[759]~729            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[732]~728            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[705]~727            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[761]~726            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[762]~725            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[763]~724            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[764]~723            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[765]~722            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[766]~721            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[767]~720            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[768]~719            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~718            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[770]~717            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[771]~716            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[772]~715            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[773]~714            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[774]~713            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[775]~712            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[776]~711            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[777]~710            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[733]~708            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[733]~707            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[706]~706            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~705            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[736]~704            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[737]~703            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[738]~702            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[739]~701            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[740]~700            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[741]~699            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[742]~698            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[743]~697            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[744]~696            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[745]~695            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[746]~694            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[747]~693            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[748]~692            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[749]~691            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[750]~690            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[751]~689            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[707]~687            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[707]~686            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[710]~685            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[711]~684            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[712]~683            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[713]~682            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[714]~681            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[715]~680            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[716]~679            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[717]~678            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[718]~677            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[719]~676            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[720]~675            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[721]~674            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[722]~673            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[723]~672            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[724]~671            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[725]~670            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[684]~668            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[685]~667            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[686]~666            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[687]~665            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[688]~664            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[689]~663            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[690]~662            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[691]~661            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[692]~660            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[693]~659            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[694]~658            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~657            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[696]~656            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[697]~655            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[698]~654            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[699]~653            ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[812]~578                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[813]~577                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[814]~576                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[818]~575                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[819]~574                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[820]~573                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[811]~572                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[824]~569                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[825]~568                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[826]~567                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[830]~566                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[831]~565                  ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[832]~564                  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[781]~630            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[782]~627            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[783]~626            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[787]~625            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[788]~624            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[789]~623            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[786]~600            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[760]~592            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[734]~567            ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[708]~543            ; 2       ;
; TimerController:fsm|Mux2~3                                                                                                                         ; 2       ;
; Add1~0                                                                                                                                             ; 2       ;
; timeStore~1                                                                                                                                        ; 2       ;
; Equal0~3                                                                                                                                           ; 2       ;
; Mux3~0                                                                                                                                             ; 2       ;
; divideClock:ledrclock|clk_out                                                                                                                      ; 2       ;
; timeStore[3]                                                                                                                                       ; 2       ;
; timeStore[1]                                                                                                                                       ; 2       ;
; timeStore[0]                                                                                                                                       ; 2       ;
; timeStore[2]                                                                                                                                       ; 2       ;
; timeStore[4]                                                                                                                                       ; 2       ;
; timeStore[11]                                                                                                                                      ; 2       ;
; timeStore[9]                                                                                                                                       ; 2       ;
; timeStore[8]                                                                                                                                       ; 2       ;
; timeStore[10]                                                                                                                                      ; 2       ;
; timeStore[12]                                                                                                                                      ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[5]~46        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[6]~44        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[1]~52        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[2]~50        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[1]~52        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[3]~48        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[2]~50        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[1]~52        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[4]~46        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[3]~48        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[2]~50        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[1]~52        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[5]~44        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[4]~46        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[3]~48        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[2]~50        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[24]~34       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[23]~32       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[19]~24       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[18]~22       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[17]~20       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[13]~12       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[12]~10       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[11]~8        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_30_result_int[7]~0         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[6]~42        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[5]~44        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[4]~46        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[3]~48        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[24]~34       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[23]~32       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[22]~30       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[21]~28       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[20]~26       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[19]~24       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[18]~22       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[17]~20       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[16]~18       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[15]~16       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[14]~14       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[13]~12       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[12]~10       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[11]~8        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[10]~6        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[9]~4         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[8]~2         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_29_result_int[7]~0         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[6]~42        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[5]~44        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[4]~46        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[24]~34       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[23]~32       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[22]~30       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[21]~28       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[20]~26       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[19]~24       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[18]~22       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[17]~20       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[16]~18       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[15]~16       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[14]~14       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[13]~12       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[12]~10       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[11]~8        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[10]~6        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[9]~4         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[8]~2         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_28_result_int[7]~0         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[6]~42        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[5]~44        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[24]~34       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[23]~32       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[22]~30       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[21]~28       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[20]~26       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[19]~24       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[18]~22       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[17]~20       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[16]~18       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[15]~16       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[14]~14       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[13]~12       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[12]~10       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[11]~8        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[10]~6        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[9]~4         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[8]~2         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_27_result_int[7]~0         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[6]~42        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[24]~34       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[23]~32       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[22]~30       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[21]~28       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[20]~26       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[19]~24       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[18]~22       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[17]~20       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[16]~18       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[15]~16       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[14]~14       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[13]~12       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[12]~10       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[11]~8        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[10]~6        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[9]~4         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[8]~2         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_26_result_int[7]~0         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[24]~34       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[23]~32       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[22]~30       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[21]~28       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[20]~26       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[19]~24       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[18]~22       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[17]~20       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[16]~18       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[15]~16       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[14]~14       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[13]~12       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[12]~10       ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[11]~8        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[10]~6        ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[9]~4         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[8]~2         ; 2       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_25_result_int[7]~0         ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~44  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~42  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[1]~48  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[2]~46  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[1]~48  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~44  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~46  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~48  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~42  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~44  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~46  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[1]~48  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~34 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~32 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~30 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~28 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~26 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~24 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~22 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~20 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~18 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~16 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~14 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~12 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~10 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~8  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~0   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~42  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~44  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[2]~46  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[1]~48  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~34 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~32 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~30 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~28 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~26 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~24 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~22 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~20 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~18 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~16 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~14 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~12 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~10 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~8  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~6   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~4   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~2   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~0   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~42  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[3]~44  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[2]~46  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~34 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~32 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~30 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~28 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~26 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~24 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~22 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~20 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~18 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~16 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~14 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~12 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~10 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~8  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~6   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~4   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~2   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~0   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[4]~42  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[3]~44  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~34 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~32 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~30 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~28 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~26 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~24 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~22 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~20 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~18 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~16 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~14 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~12 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~10 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~8  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~6   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~4   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~2   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~0   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[4]~42  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~34 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~32 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~30 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~28 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~26 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~24 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~22 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~20 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~18 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~16 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~14 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~12 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[11]~10 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[10]~8  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[9]~6   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[8]~4   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[7]~2   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[6]~0   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~34 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~32 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~30 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~28 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~26 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~24 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~22 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~20 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~18 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~16 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~14 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~12 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[11]~10 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[10]~8  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[9]~6   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[8]~4   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[7]~2   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[6]~0   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~34 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~32 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~30 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~28 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~26 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~24 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~22 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~20 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~18 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~16 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~14 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~12 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~10 ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[10]~8  ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[9]~6   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[8]~4   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[7]~2   ; 2       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[6]~0   ; 2       ;
; SW[0]                                                                                                                                              ; 1       ;
; SW[4]                                                                                                                                              ; 1       ;
; divideClock:dvd|ct[0]~93                                                                                                                           ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[727]~680                  ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[682]~774            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[674]~755            ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[835]~679                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[808]~631                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[781]~611                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[754]~594                  ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[804]~754            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[778]~709            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[752]~688            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[726]~669            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[700]~652            ; 1       ;
; Mux15~2                                                                                                                                            ; 1       ;
; Mux11~2                                                                                                                                            ; 1       ;
; divideClock:dvd|clk_out~27                                                                                                                         ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[835]~593                  ; 1       ;
; divideClock:dvd|clk_out~26                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~25                                                                                                                         ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[811]~592                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[810]~591                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[810]~590                  ; 1       ;
; divideClock:dvd|clk_out~24                                                                                                                         ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[815]~589                  ; 1       ;
; divideClock:dvd|clk_out~23                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~22                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~21                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~20                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~19                                                                                                                         ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[834]~588                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[833]~587                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[816]~586                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[817]~585                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[821]~584                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[822]~583                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[823]~582                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[827]~581                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[828]~580                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[829]~579                  ; 1       ;
; divideClock:dvd|clk_out~18                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~17                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~16                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~15                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~14                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~13                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~12                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~11                                                                                                                         ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[783]~571                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[783]~570                  ; 1       ;
; divideClock:dvd|clk_out~10                                                                                                                         ; 1       ;
; divideClock:dvd|clk_out~9                                                                                                                          ; 1       ;
; divideClock:dvd|clk_out~8                                                                                                                          ; 1       ;
; divideClock:dvd|clk_out~7                                                                                                                          ; 1       ;
; divideClock:dvd|clk_out~6                                                                                                                          ; 1       ;
; divideClock:dvd|clk_out~5                                                                                                                          ; 1       ;
; divideClock:dvd|clk_out~4                                                                                                                          ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[784]~563                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[756]~562                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[756]~561                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[784]~560                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[785]~559                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[757]~558                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[729]~557                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[729]~556                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[757]~555                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[786]~554                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[758]~553                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[730]~552                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[702]~551                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[702]~550                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[730]~549                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[787]~548                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[759]~547                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[731]~546                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[703]~545                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[675]~544                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[675]~543                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[703]~542                  ; 1       ;
; divideClock:dvd|clk_out~3                                                                                                                          ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[788]~541                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[760]~540                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[732]~539                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[704]~538                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[676]~537                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[676]~536                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[704]~535                  ; 1       ;
; divideClock:dvd|clk_out~2                                                                                                                          ; 1       ;
; divideClock:dvd|clk_out~1                                                                                                                          ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[789]~534                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[761]~533                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[733]~532                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[705]~531                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[677]~530                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[677]~529                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[705]~528                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[790]~527                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[791]~526                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[792]~525                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[793]~524                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[794]~523                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[795]~522                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[796]~521                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[797]~520                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[798]~519                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[799]~518                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[800]~517                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[801]~516                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[802]~515                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[803]~514                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[804]~513                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[805]~512                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[806]~511                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[807]~510                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[808]~509                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[762]~508                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[734]~507                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[706]~506                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[678]~505                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[678]~504                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[706]~503                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[763]~502                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[764]~501                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[765]~500                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[766]~499                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[767]~498                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[768]~497                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[769]~496                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[770]~495                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[771]~494                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[772]~493                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[773]~492                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[774]~491                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[775]~490                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[776]~489                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[777]~488                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[778]~487                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[779]~486                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[780]~485                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[781]~484                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[735]~483                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[707]~482                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[679]~481                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[679]~480                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[707]~479                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[736]~478                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[737]~477                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[738]~476                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[739]~475                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[740]~474                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[741]~473                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[742]~472                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[743]~471                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[744]~470                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[745]~469                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[746]~468                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[747]~467                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[748]~466                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[749]~465                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[750]~464                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[751]~463                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[752]~462                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[753]~461                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[754]~460                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[708]~459                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[680]~458                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[680]~457                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[708]~456                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[709]~455                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[709]~454                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[710]~453                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[711]~452                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[712]~451                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[713]~450                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[714]~449                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[715]~448                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[716]~447                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[717]~446                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[718]~445                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[719]~444                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[720]~443                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[721]~442                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[722]~441                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[723]~440                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[724]~439                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[725]~438                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[726]~437                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[727]~436                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[681]~435                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[681]~434                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[682]~433                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[682]~432                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[683]~431                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[683]~430                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[684]~429                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[684]~428                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[685]~427                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[685]~426                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[686]~425                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[686]~424                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[687]~423                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[687]~422                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[688]~421                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[688]~420                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[689]~419                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[689]~418                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[690]~417                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[690]~416                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[691]~415                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[691]~414                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[692]~413                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[692]~412                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[693]~411                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[693]~410                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[694]~409                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[694]~408                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[695]~407                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[695]~406                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[696]~405                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[696]~404                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[697]~403                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[697]~402                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[698]~401                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[698]~400                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[699]~399                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[699]~398                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[700]~397                  ; 1       ;
; divideClock:dvd|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[700]~396                  ; 1       ;
; divideClock:dvd|clk_out~0                                                                                                                          ; 1       ;
; divideClock:ledrclock|clk_out~30                                                                                                                   ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[804]~651            ; 1       ;
; divideClock:ledrclock|clk_out~29                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~28                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~27                                                                                                                   ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[780]~650            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[780]~649            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[781]~648            ; 1       ;
; divideClock:ledrclock|clk_out~26                                                                                                                   ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[784]~647            ; 1       ;
; divideClock:ledrclock|clk_out~25                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~24                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~23                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~22                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~21                                                                                                                   ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~646            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[802]~645            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[801]~644            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[785]~643            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[786]~642            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[790]~641            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[791]~640            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[792]~639            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[793]~638            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[794]~637            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[795]~636            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[796]~635            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[797]~634            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[798]~633            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[799]~632            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[800]~631            ; 1       ;
; divideClock:ledrclock|clk_out~20                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~19                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~18                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~17                                                                                                                   ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[754]~629            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[754]~628            ; 1       ;
; divideClock:ledrclock|clk_out~16                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~15                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~14                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~13                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~12                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~11                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~10                                                                                                                   ; 1       ;
; divideClock:ledrclock|clk_out~9                                                                                                                    ; 1       ;
; divideClock:ledrclock|clk_out~8                                                                                                                    ; 1       ;
; divideClock:ledrclock|clk_out~7                                                                                                                    ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[755]~622            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[728]~621            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[728]~620            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[755]~619            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[756]~618            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[729]~617            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[702]~616            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[702]~615            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[729]~614            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[757]~613            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[730]~612            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[703]~611            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[676]~610            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[676]~609            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[703]~608            ; 1       ;
; divideClock:ledrclock|clk_out~6                                                                                                                    ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[758]~607            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[731]~606            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[704]~605            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[677]~604            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[650]~603            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[650]~602            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[677]~601            ; 1       ;
; divideClock:ledrclock|clk_out~5                                                                                                                    ; 1       ;
; divideClock:ledrclock|clk_out~4                                                                                                                    ; 1       ;
; divideClock:ledrclock|clk_out~3                                                                                                                    ; 1       ;
; divideClock:ledrclock|clk_out~2                                                                                                                    ; 1       ;
; divideClock:ledrclock|clk_out~1                                                                                                                    ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[705]~599            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[678]~598            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[651]~597            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[624]~596            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[624]~595            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[651]~594            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[760]~593            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[761]~591            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[762]~590            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[763]~589            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[764]~588            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[765]~587            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[766]~586            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[767]~585            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[768]~584            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~583            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[770]~582            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[771]~581            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[772]~580            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[773]~579            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[774]~578            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[775]~577            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[776]~576            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[777]~575            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[778]~574            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[679]~573            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[652]~572            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[625]~571            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[625]~570            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[652]~569            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[734]~568            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~566            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[736]~565            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[737]~564            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[738]~563            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[739]~562            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[740]~561            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[741]~560            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[742]~559            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[743]~558            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[744]~557            ; 1       ;
; divideClock:ledrclock|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[745]~556            ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,742 / 54,004 ( 3 % ) ;
; C16 interconnects           ; 14 / 2,100 ( < 1 % )   ;
; C4 interconnects            ; 659 / 36,000 ( 2 % )   ;
; Direct links                ; 482 / 54,004 ( < 1 % ) ;
; Global clocks               ; 2 / 16 ( 13 % )        ;
; Local interconnects         ; 501 / 18,752 ( 3 % )   ;
; R24 interconnects           ; 21 / 1,900 ( 1 % )     ;
; R4 interconnects            ; 874 / 46,920 ( 2 % )   ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.48) ; Number of LABs  (Total = 101) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 5                             ;
; 2                                           ; 2                             ;
; 3                                           ; 5                             ;
; 4                                           ; 3                             ;
; 5                                           ; 1                             ;
; 6                                           ; 3                             ;
; 7                                           ; 4                             ;
; 8                                           ; 0                             ;
; 9                                           ; 1                             ;
; 10                                          ; 0                             ;
; 11                                          ; 3                             ;
; 12                                          ; 5                             ;
; 13                                          ; 4                             ;
; 14                                          ; 9                             ;
; 15                                          ; 3                             ;
; 16                                          ; 53                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.15) ; Number of LABs  (Total = 101) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 13                            ;
; 1 Clock enable                     ; 1                             ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.02) ; Number of LABs  (Total = 101) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 2                             ;
; 3                                            ; 5                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 0                             ;
; 9                                            ; 2                             ;
; 10                                           ; 0                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 3                             ;
; 14                                           ; 7                             ;
; 15                                           ; 14                            ;
; 16                                           ; 35                            ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 1                             ;
; 20                                           ; 1                             ;
; 21                                           ; 0                             ;
; 22                                           ; 0                             ;
; 23                                           ; 0                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.53) ; Number of LABs  (Total = 101) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 8                             ;
; 2                                               ; 5                             ;
; 3                                               ; 7                             ;
; 4                                               ; 9                             ;
; 5                                               ; 5                             ;
; 6                                               ; 3                             ;
; 7                                               ; 4                             ;
; 8                                               ; 1                             ;
; 9                                               ; 4                             ;
; 10                                              ; 8                             ;
; 11                                              ; 4                             ;
; 12                                              ; 6                             ;
; 13                                              ; 7                             ;
; 14                                              ; 7                             ;
; 15                                              ; 5                             ;
; 16                                              ; 15                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.94) ; Number of LABs  (Total = 101) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 7                             ;
; 3                                            ; 3                             ;
; 4                                            ; 6                             ;
; 5                                            ; 3                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 6                             ;
; 12                                           ; 2                             ;
; 13                                           ; 3                             ;
; 14                                           ; 1                             ;
; 15                                           ; 2                             ;
; 16                                           ; 4                             ;
; 17                                           ; 4                             ;
; 18                                           ; 2                             ;
; 19                                           ; 2                             ;
; 20                                           ; 2                             ;
; 21                                           ; 4                             ;
; 22                                           ; 10                            ;
; 23                                           ; 1                             ;
; 24                                           ; 8                             ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 2                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C20F484C7 for design "EggTimer"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C15AF484C7 is compatible
    Info (176445): Device EP2C35F484C7 is compatible
    Info (176445): Device EP2C50F484C7 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C4
    Info (169125): Pin ~nCSO~ is reserved at location C3
    Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20
Critical Warning (332012): Synopsys Design Constraints File file not found: 'EggTimer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node divideClock:dvd|clk_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node divideClock:dvd|clk_out~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_24[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_24[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.88 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 38 output pins without output pin load capacitance assignment
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 238 warnings
    Info: Peak virtual memory: 736 megabytes
    Info: Processing ended: Fri Oct 02 02:54:23 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.fit.smsg.


