<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NavHAL: RCC Peripheral Base and Register Offsets</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">NavHAL<span id="projectnumber">&#160;0.1.0</span>
   </div>
   <div id="projectbrief">NAVRobotec&#39;s architecture-agnostic HAL for embedded systems.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__RCC__BASE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">RCC Peripheral Base and Register Offsets</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4" id="r_ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;0x40023800UL</td></tr>
<tr class="memdesc:ga74944438a086975793d26ae48d5882d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC base address.  <br /></td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c" id="r_ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register offset.  <br /></td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4189481857f7425df84455219b54371d" id="r_ga4189481857f7425df84455219b54371d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga4189481857f7425df84455219b54371d">RCC_PLLCFGR_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga4189481857f7425df84455219b54371d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL configuration register offset.  <br /></td></tr>
<tr class="separator:ga4189481857f7425df84455219b54371d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a" id="r_gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gafb1e90a88869585b970749de3c16ce4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock configuration register offset.  <br /></td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea16f4ec52cd4facc9298f13b93ecb3" id="r_ga8ea16f4ec52cd4facc9298f13b93ecb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga8ea16f4ec52cd4facc9298f13b93ecb3">RCC_CR_HSE_ON_BIT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga8ea16f4ec52cd4facc9298f13b93ecb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE clock enable bit.  <br /></td></tr>
<tr class="separator:ga8ea16f4ec52cd4facc9298f13b93ecb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4d93865fe92e5c898894eaac4d877e" id="r_gadf4d93865fe92e5c898894eaac4d877e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gadf4d93865fe92e5c898894eaac4d877e">RCC_CR_HSE_READY_BIT</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gadf4d93865fe92e5c898894eaac4d877e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE clock ready flag bit.  <br /></td></tr>
<tr class="separator:gadf4d93865fe92e5c898894eaac4d877e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a5aecf5b75ad7fa25fc70bcfec8033" id="r_ga16a5aecf5b75ad7fa25fc70bcfec8033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga16a5aecf5b75ad7fa25fc70bcfec8033">RCC_CR_HSI_ON_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga16a5aecf5b75ad7fa25fc70bcfec8033"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock enable bit.  <br /></td></tr>
<tr class="separator:ga16a5aecf5b75ad7fa25fc70bcfec8033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a51737f0602336f92aaba23a6c50d9" id="r_gac9a51737f0602336f92aaba23a6c50d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gac9a51737f0602336f92aaba23a6c50d9">RCC_CR_HSI_READY_BIT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gac9a51737f0602336f92aaba23a6c50d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock ready flag bit.  <br /></td></tr>
<tr class="separator:gac9a51737f0602336f92aaba23a6c50d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabd8648ccb5ffc8635a5c0c2fa1e79d" id="r_gafabd8648ccb5ffc8635a5c0c2fa1e79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gafabd8648ccb5ffc8635a5c0c2fa1e79d">RCC_CR_PLL_ON_BIT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gafabd8648ccb5ffc8635a5c0c2fa1e79d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL enable bit.  <br /></td></tr>
<tr class="separator:gafabd8648ccb5ffc8635a5c0c2fa1e79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7323fb614360e394836159af75fa186" id="r_gae7323fb614360e394836159af75fa186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gae7323fb614360e394836159af75fa186">RCC_CR_PLL_READY_BIT</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:gae7323fb614360e394836159af75fa186"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL ready flag bit.  <br /></td></tr>
<tr class="separator:gae7323fb614360e394836159af75fa186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d369ff60a8373f1419c1f1821336dc6" id="r_ga2d369ff60a8373f1419c1f1821336dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga2d369ff60a8373f1419c1f1821336dc6">RCC_PLLCFGR_SRC_BIT</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga2d369ff60a8373f1419c1f1821336dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL source selection bit.  <br /></td></tr>
<tr class="separator:ga2d369ff60a8373f1419c1f1821336dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de55c5934db725ac111f5da7cf51127" id="r_ga9de55c5934db725ac111f5da7cf51127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga9de55c5934db725ac111f5da7cf51127">RCC_PLLCFGR_PLLM_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9de55c5934db725ac111f5da7cf51127"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLM bits (6 bits)  <br /></td></tr>
<tr class="separator:ga9de55c5934db725ac111f5da7cf51127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c5b68aa65e2586877090bdb45a79ab" id="r_ga54c5b68aa65e2586877090bdb45a79ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga54c5b68aa65e2586877090bdb45a79ab">RCC_PLLCFGR_PLLN_BIT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga54c5b68aa65e2586877090bdb45a79ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLN bits (9 bits)  <br /></td></tr>
<tr class="separator:ga54c5b68aa65e2586877090bdb45a79ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afe0a18460ce183f3d775d5b67b808b" id="r_ga4afe0a18460ce183f3d775d5b67b808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga4afe0a18460ce183f3d775d5b67b808b">RCC_PLLCFGR_PLLP_BIT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga4afe0a18460ce183f3d775d5b67b808b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLP bits (2 bits)  <br /></td></tr>
<tr class="separator:ga4afe0a18460ce183f3d775d5b67b808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1061770c6f680b08b445774a9741acbb" id="r_ga1061770c6f680b08b445774a9741acbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga1061770c6f680b08b445774a9741acbb">RCC_PLLCFGR_PLLQ_BIT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga1061770c6f680b08b445774a9741acbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLQ bits (4 bits)  <br /></td></tr>
<tr class="separator:ga1061770c6f680b08b445774a9741acbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c292f9dbb00877a04481fc6838d0356" id="r_ga4c292f9dbb00877a04481fc6838d0356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga4c292f9dbb00877a04481fc6838d0356">RCC_CFGR_HPRE_BIT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga4c292f9dbb00877a04481fc6838d0356"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler bits (4 bits)  <br /></td></tr>
<tr class="separator:ga4c292f9dbb00877a04481fc6838d0356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db4c40c95df72a7303256eab04dbe11" id="r_ga8db4c40c95df72a7303256eab04dbe11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga8db4c40c95df72a7303256eab04dbe11">RCC_CFGR_PPRE1_BIT</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga8db4c40c95df72a7303256eab04dbe11"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler bits (3 bits)  <br /></td></tr>
<tr class="separator:ga8db4c40c95df72a7303256eab04dbe11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dec67e76675eb509510cc920261991c" id="r_ga9dec67e76675eb509510cc920261991c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga9dec67e76675eb509510cc920261991c">RCC_CFGR_PPRE2_BIT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga9dec67e76675eb509510cc920261991c"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler bits (3 bits)  <br /></td></tr>
<tr class="separator:ga9dec67e76675eb509510cc920261991c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db399aa7cfbe2c1202953de9bd3e90f" id="r_ga0db399aa7cfbe2c1202953de9bd3e90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga0db399aa7cfbe2c1202953de9bd3e90f">RCC_CFGR_SW_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0db399aa7cfbe2c1202953de9bd3e90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock switch bits (2 bits)  <br /></td></tr>
<tr class="separator:ga0db399aa7cfbe2c1202953de9bd3e90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb2d6d1cbfe98214bb2c767203f1352" id="r_gaabb2d6d1cbfe98214bb2c767203f1352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gaabb2d6d1cbfe98214bb2c767203f1352">RCC_CFGR_SWS_BIT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaabb2d6d1cbfe98214bb2c767203f1352"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock switch status bits (2 bits)  <br /></td></tr>
<tr class="separator:gaabb2d6d1cbfe98214bb2c767203f1352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84" id="r_ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock: SYSCLK not divided.  <br /></td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae" id="r_ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memdesc:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 clock: AHB divided by 4.  <br /></td></tr>
<tr class="separator:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b" id="r_ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga99d9c91eaad122460d324a71cc939d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 clock: AHB divided by 2.  <br /></td></tr>
<tr class="separator:ga99d9c91eaad122460d324a71cc939d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de1f4d1c7782cc9033f593e6729737f" id="r_ga9de1f4d1c7782cc9033f593e6729737f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga9de1f4d1c7782cc9033f593e6729737f">FLASH_INTERFACE_REGISTER</a>&#160;&#160;&#160;0x40023C00</td></tr>
<tr class="memdesc:ga9de1f4d1c7782cc9033f593e6729737f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interface base address.  <br /></td></tr>
<tr class="separator:ga9de1f4d1c7782cc9033f593e6729737f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4c68cf6964431b0df5b0a02dbfeac3" id="r_ga1d4c68cf6964431b0df5b0a02dbfeac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga1d4c68cf6964431b0df5b0a02dbfeac3">FLASH_ACR_LATENCY_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1d4c68cf6964431b0df5b0a02dbfeac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash ACR Latency bits.  <br /></td></tr>
<tr class="separator:ga1d4c68cf6964431b0df5b0a02dbfeac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1d4c68cf6964431b0df5b0a02dbfeac3" name="ga1d4c68cf6964431b0df5b0a02dbfeac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d4c68cf6964431b0df5b0a02dbfeac3">&#9670;&#160;</a></span>FLASH_ACR_LATENCY_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_LATENCY_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash ACR Latency bits. </p>

</div>
</div>
<a id="ga9de1f4d1c7782cc9033f593e6729737f" name="ga9de1f4d1c7782cc9033f593e6729737f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de1f4d1c7782cc9033f593e6729737f">&#9670;&#160;</a></span>FLASH_INTERFACE_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_INTERFACE_REGISTER&#160;&#160;&#160;0x40023C00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash Interface base address. </p>

</div>
</div>
<a id="ga74944438a086975793d26ae48d5882d4" name="ga74944438a086975793d26ae48d5882d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74944438a086975793d26ae48d5882d4">&#9670;&#160;</a></span>RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC&#160;&#160;&#160;0x40023800UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC base address. </p>

</div>
</div>
<a id="ga4c292f9dbb00877a04481fc6838d0356" name="ga4c292f9dbb00877a04481fc6838d0356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c292f9dbb00877a04481fc6838d0356">&#9670;&#160;</a></span>RCC_CFGR_HPRE_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_BIT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB prescaler bits (4 bits) </p>

</div>
</div>
<a id="ga2b7d7f29b09a49c31404fc0d44645c84" name="ga2b7d7f29b09a49c31404fc0d44645c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b7d7f29b09a49c31404fc0d44645c84">&#9670;&#160;</a></span>RCC_CFGR_HPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV1&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB clock: SYSCLK not divided. </p>

</div>
</div>
<a id="gafb1e90a88869585b970749de3c16ce4a" name="gafb1e90a88869585b970749de3c16ce4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb1e90a88869585b970749de3c16ce4a">&#9670;&#160;</a></span>RCC_CFGR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_OFFSET&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock configuration register offset. </p>

</div>
</div>
<a id="ga8db4c40c95df72a7303256eab04dbe11" name="ga8db4c40c95df72a7303256eab04dbe11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8db4c40c95df72a7303256eab04dbe11">&#9670;&#160;</a></span>RCC_CFGR_PPRE1_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_BIT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 prescaler bits (3 bits) </p>

</div>
</div>
<a id="ga0e340725f46e9462d9b02a079b9fa8ae" name="ga0e340725f46e9462d9b02a079b9fa8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e340725f46e9462d9b02a079b9fa8ae">&#9670;&#160;</a></span>RCC_CFGR_PPRE1_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV4&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 clock: AHB divided by 4. </p>

</div>
</div>
<a id="ga9dec67e76675eb509510cc920261991c" name="ga9dec67e76675eb509510cc920261991c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dec67e76675eb509510cc920261991c">&#9670;&#160;</a></span>RCC_CFGR_PPRE2_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_BIT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 prescaler bits (3 bits) </p>

</div>
</div>
<a id="ga99d9c91eaad122460d324a71cc939d1b" name="ga99d9c91eaad122460d324a71cc939d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99d9c91eaad122460d324a71cc939d1b">&#9670;&#160;</a></span>RCC_CFGR_PPRE2_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV2&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 clock: AHB divided by 2. </p>

</div>
</div>
<a id="ga0db399aa7cfbe2c1202953de9bd3e90f" name="ga0db399aa7cfbe2c1202953de9bd3e90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db399aa7cfbe2c1202953de9bd3e90f">&#9670;&#160;</a></span>RCC_CFGR_SW_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock switch bits (2 bits) </p>

</div>
</div>
<a id="gaabb2d6d1cbfe98214bb2c767203f1352" name="gaabb2d6d1cbfe98214bb2c767203f1352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabb2d6d1cbfe98214bb2c767203f1352">&#9670;&#160;</a></span>RCC_CFGR_SWS_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_BIT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock switch status bits (2 bits) </p>

</div>
</div>
<a id="ga8ea16f4ec52cd4facc9298f13b93ecb3" name="ga8ea16f4ec52cd4facc9298f13b93ecb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ea16f4ec52cd4facc9298f13b93ecb3">&#9670;&#160;</a></span>RCC_CR_HSE_ON_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSE_ON_BIT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSE clock enable bit. </p>

</div>
</div>
<a id="gadf4d93865fe92e5c898894eaac4d877e" name="gadf4d93865fe92e5c898894eaac4d877e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf4d93865fe92e5c898894eaac4d877e">&#9670;&#160;</a></span>RCC_CR_HSE_READY_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSE_READY_BIT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSE clock ready flag bit. </p>

</div>
</div>
<a id="ga16a5aecf5b75ad7fa25fc70bcfec8033" name="ga16a5aecf5b75ad7fa25fc70bcfec8033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a5aecf5b75ad7fa25fc70bcfec8033">&#9670;&#160;</a></span>RCC_CR_HSI_ON_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSI_ON_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI clock enable bit. </p>

</div>
</div>
<a id="gac9a51737f0602336f92aaba23a6c50d9" name="gac9a51737f0602336f92aaba23a6c50d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9a51737f0602336f92aaba23a6c50d9">&#9670;&#160;</a></span>RCC_CR_HSI_READY_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSI_READY_BIT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI clock ready flag bit. </p>

</div>
</div>
<a id="ga6df8d81c05c07cb0c26bbf27ea7fe55c" name="ga6df8d81c05c07cb0c26bbf27ea7fe55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6df8d81c05c07cb0c26bbf27ea7fe55c">&#9670;&#160;</a></span>RCC_CR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock control register offset. </p>

</div>
</div>
<a id="gafabd8648ccb5ffc8635a5c0c2fa1e79d" name="gafabd8648ccb5ffc8635a5c0c2fa1e79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabd8648ccb5ffc8635a5c0c2fa1e79d">&#9670;&#160;</a></span>RCC_CR_PLL_ON_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL_ON_BIT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL enable bit. </p>

</div>
</div>
<a id="gae7323fb614360e394836159af75fa186" name="gae7323fb614360e394836159af75fa186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7323fb614360e394836159af75fa186">&#9670;&#160;</a></span>RCC_CR_PLL_READY_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL_READY_BIT&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL ready flag bit. </p>

</div>
</div>
<a id="ga4189481857f7425df84455219b54371d" name="ga4189481857f7425df84455219b54371d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4189481857f7425df84455219b54371d">&#9670;&#160;</a></span>RCC_PLLCFGR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_OFFSET&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL configuration register offset. </p>

</div>
</div>
<a id="ga9de55c5934db725ac111f5da7cf51127" name="ga9de55c5934db725ac111f5da7cf51127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de55c5934db725ac111f5da7cf51127">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLM_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLM_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLM bits (6 bits) </p>

</div>
</div>
<a id="ga54c5b68aa65e2586877090bdb45a79ab" name="ga54c5b68aa65e2586877090bdb45a79ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c5b68aa65e2586877090bdb45a79ab">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLN_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLN_BIT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLN bits (9 bits) </p>

</div>
</div>
<a id="ga4afe0a18460ce183f3d775d5b67b808b" name="ga4afe0a18460ce183f3d775d5b67b808b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4afe0a18460ce183f3d775d5b67b808b">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLP_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLP_BIT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLP bits (2 bits) </p>

</div>
</div>
<a id="ga1061770c6f680b08b445774a9741acbb" name="ga1061770c6f680b08b445774a9741acbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1061770c6f680b08b445774a9741acbb">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLQ_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLQ_BIT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLQ bits (4 bits) </p>

</div>
</div>
<a id="ga2d369ff60a8373f1419c1f1821336dc6" name="ga2d369ff60a8373f1419c1f1821336dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d369ff60a8373f1419c1f1821336dc6">&#9670;&#160;</a></span>RCC_PLLCFGR_SRC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_SRC_BIT&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL source selection bit. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
