Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 11 14:31:05 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.904        0.000                      0                11604        0.023        0.000                      0                11604        8.750        0.000                       0                  5351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.904        0.000                      0                11604        0.023        0.000                      0                11604        8.750        0.000                       0                  5351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.198ns  (logic 6.209ns (40.853%)  route 8.989ns (59.147%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.637     2.931    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/Q
                         net (fo=110, routed)         1.048     4.398    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/s_axis_a_tdata[24]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.324     4.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_18/O
                         net (fo=13, routed)          0.826     5.548    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[27]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.326     5.874 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.808     6.682    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.152     6.834 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3/O
                         net (fo=5, routed)           0.838     7.672    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3_n_3
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.354     8.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.499     8.525    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_3
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.326     8.851 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/aligned_mant_pa[5]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.401 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.401    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.515    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.629    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.743    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.857    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.085    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.444    10.767    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.302    11.069 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3/O
                         net (fo=42, routed)          1.284    12.354    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3_n_3
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.150    12.504 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_9__1/O
                         net (fo=6, routed)           1.435    13.939    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/XFix_signed[27]
    SLICE_X39Y115        LUT5 (Prop_lut5_I0_O)        0.326    14.265 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_3/O
                         net (fo=1, routed)           0.773    15.037    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    17.094 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          1.035    18.129    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.729    22.908    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.129    23.037    
                         clock uncertainty           -0.302    22.735    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.701    21.034    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.198ns  (logic 6.209ns (40.853%)  route 8.989ns (59.147%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.637     2.931    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/Q
                         net (fo=110, routed)         1.048     4.398    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/s_axis_a_tdata[24]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.324     4.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_18/O
                         net (fo=13, routed)          0.826     5.548    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[27]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.326     5.874 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.808     6.682    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.152     6.834 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3/O
                         net (fo=5, routed)           0.838     7.672    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3_n_3
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.354     8.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.499     8.525    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_3
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.326     8.851 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/aligned_mant_pa[5]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.401 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.401    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.515    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.629    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.743    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.857    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.085    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.444    10.767    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.302    11.069 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3/O
                         net (fo=42, routed)          1.284    12.354    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3_n_3
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.150    12.504 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_9__1/O
                         net (fo=6, routed)           1.435    13.939    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/XFix_signed[27]
    SLICE_X39Y115        LUT5 (Prop_lut5_I0_O)        0.326    14.265 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_3/O
                         net (fo=1, routed)           0.773    15.037    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    17.094 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          1.035    18.129    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.729    22.908    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.129    23.037    
                         clock uncertainty           -0.302    22.735    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701    21.034    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.143ns  (logic 6.209ns (41.003%)  route 8.934ns (58.997%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.637     2.931    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/Q
                         net (fo=110, routed)         1.048     4.398    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/s_axis_a_tdata[24]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.324     4.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_18/O
                         net (fo=13, routed)          0.826     5.548    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[27]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.326     5.874 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.808     6.682    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.152     6.834 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3/O
                         net (fo=5, routed)           0.838     7.672    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3_n_3
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.354     8.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.499     8.525    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_3
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.326     8.851 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/aligned_mant_pa[5]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.401 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.401    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.515    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.629    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.743    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.857    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.085    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.444    10.767    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.302    11.069 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3/O
                         net (fo=42, routed)          1.284    12.354    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3_n_3
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.150    12.504 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_9__1/O
                         net (fo=6, routed)           1.435    13.939    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/XFix_signed[27]
    SLICE_X39Y115        LUT5 (Prop_lut5_I0_O)        0.326    14.265 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_3/O
                         net (fo=1, routed)           0.773    15.037    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    17.094 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.979    18.074    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.729    22.908    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.129    23.037    
                         clock uncertainty           -0.302    22.735    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -1.701    21.034    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                         -18.074    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.134ns  (logic 6.209ns (41.026%)  route 8.925ns (58.974%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.637     2.931    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/Q
                         net (fo=110, routed)         1.048     4.398    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/s_axis_a_tdata[24]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.324     4.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_18/O
                         net (fo=13, routed)          0.826     5.548    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[27]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.326     5.874 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.808     6.682    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.152     6.834 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3/O
                         net (fo=5, routed)           0.838     7.672    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3_n_3
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.354     8.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.499     8.525    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_3
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.326     8.851 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/aligned_mant_pa[5]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.401 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.401    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.515    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.629    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.743    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.857    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.085    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.444    10.767    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.302    11.069 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3/O
                         net (fo=42, routed)          1.284    12.354    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3_n_3
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.150    12.504 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_9__1/O
                         net (fo=6, routed)           1.435    13.939    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/XFix_signed[27]
    SLICE_X39Y115        LUT5 (Prop_lut5_I0_O)        0.326    14.265 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_3/O
                         net (fo=1, routed)           0.773    15.037    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    17.094 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.971    18.065    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.729    22.908    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.129    23.037    
                         clock uncertainty           -0.302    22.735    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701    21.034    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 7.421ns (44.697%)  route 9.182ns (55.303%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 22.884 - 20.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.916     3.210    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.644 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[5]
                         net (fo=24, routed)          2.551     6.195    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.150     6.345 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_13__0/O
                         net (fo=1, routed)           0.838     7.183    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[22]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_P[35])
                                                      2.285     9.468 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          0.853    10.320    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_C[44]_P[35])
                                                      1.820    12.140 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=15, routed)          1.052    13.192    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP_0[33]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_C[44]_P[16])
                                                      1.820    15.012 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[16]
                         net (fo=359, routed)         3.396    18.408    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/a[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I0_O)        0.124    18.532 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g9_b13/O
                         net (fo=1, routed)           0.000    18.532    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g9_b13_n_3
    SLICE_X57Y115        MUXF7 (Prop_muxf7_I1_O)      0.245    18.777 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[13]_i_11/O
                         net (fo=1, routed)           0.492    19.269    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[13]_i_11_n_3
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.298    19.567 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[13]_i_3/O
                         net (fo=1, routed)           0.000    19.567    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[13]_i_3_n_3
    SLICE_X56Y115        MUXF7 (Prop_muxf7_I1_O)      0.245    19.812 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    19.812    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[13]
    SLICE_X56Y115        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.705    22.884    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
    SLICE_X56Y115        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[13]/C
                         clock pessimism              0.147    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X56Y115        FDRE (Setup_fdre_C_D)        0.064    22.793    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[13]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                         -19.812    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.099ns  (logic 6.209ns (41.121%)  route 8.890ns (58.879%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.637     2.931    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/Q
                         net (fo=110, routed)         1.048     4.398    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/s_axis_a_tdata[24]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.324     4.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_18/O
                         net (fo=13, routed)          0.826     5.548    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[27]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.326     5.874 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.808     6.682    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.152     6.834 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3/O
                         net (fo=5, routed)           0.838     7.672    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3_n_3
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.354     8.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.499     8.525    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_3
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.326     8.851 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/aligned_mant_pa[5]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.401 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.401    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.515    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.629    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.743    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.857    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.085    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.444    10.767    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.302    11.069 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3/O
                         net (fo=42, routed)          1.284    12.354    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3_n_3
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.150    12.504 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_9__1/O
                         net (fo=6, routed)           1.435    13.939    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/XFix_signed[27]
    SLICE_X39Y115        LUT5 (Prop_lut5_I0_O)        0.326    14.265 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_3/O
                         net (fo=1, routed)           0.773    15.037    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    17.094 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.936    18.030    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.729    22.908    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.129    23.037    
                         clock uncertainty           -0.302    22.735    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_C[29])
                                                     -1.701    21.034    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.099ns  (logic 6.209ns (41.121%)  route 8.890ns (58.879%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.637     2.931    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/Q
                         net (fo=110, routed)         1.048     4.398    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/s_axis_a_tdata[24]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.324     4.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_18/O
                         net (fo=13, routed)          0.826     5.548    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[27]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.326     5.874 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.808     6.682    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.152     6.834 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3/O
                         net (fo=5, routed)           0.838     7.672    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3_n_3
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.354     8.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.499     8.525    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_3
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.326     8.851 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/aligned_mant_pa[5]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.401 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.401    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.515    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.629    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.743    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.857    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.085    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.444    10.767    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.302    11.069 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3/O
                         net (fo=42, routed)          1.284    12.354    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3_n_3
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.150    12.504 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_9__1/O
                         net (fo=6, routed)           1.435    13.939    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/XFix_signed[27]
    SLICE_X39Y115        LUT5 (Prop_lut5_I0_O)        0.326    14.265 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_3/O
                         net (fo=1, routed)           0.773    15.037    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    17.094 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.936    18.030    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.729    22.908    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.129    23.037    
                         clock uncertainty           -0.302    22.735    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.701    21.034    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.091ns  (logic 6.209ns (41.145%)  route 8.882ns (58.855%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.637     2.931    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/Q
                         net (fo=110, routed)         1.048     4.398    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/s_axis_a_tdata[24]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.324     4.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_18/O
                         net (fo=13, routed)          0.826     5.548    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[27]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.326     5.874 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.808     6.682    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.152     6.834 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3/O
                         net (fo=5, routed)           0.838     7.672    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3_n_3
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.354     8.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.499     8.525    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_3
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.326     8.851 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/aligned_mant_pa[5]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.401 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.401    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.515    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.629    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.743    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.857    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.085    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.444    10.767    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.302    11.069 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3/O
                         net (fo=42, routed)          1.284    12.354    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3_n_3
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.150    12.504 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_9__1/O
                         net (fo=6, routed)           1.435    13.939    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/XFix_signed[27]
    SLICE_X39Y115        LUT5 (Prop_lut5_I0_O)        0.326    14.265 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_3/O
                         net (fo=1, routed)           0.773    15.037    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    17.094 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.927    18.022    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.729    22.908    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.129    23.037    
                         clock uncertainty           -0.302    22.735    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.701    21.034    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                         -18.022    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.090ns  (logic 6.209ns (41.146%)  route 8.881ns (58.854%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.637     2.931    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/Q
                         net (fo=110, routed)         1.048     4.398    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/s_axis_a_tdata[24]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.324     4.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_18/O
                         net (fo=13, routed)          0.826     5.548    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[27]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.326     5.874 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.808     6.682    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.152     6.834 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3/O
                         net (fo=5, routed)           0.838     7.672    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3_n_3
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.354     8.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.499     8.525    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_3
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.326     8.851 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/aligned_mant_pa[5]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.401 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.401    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.515    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.629    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.743    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.857    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.085    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.444    10.767    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.302    11.069 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3/O
                         net (fo=42, routed)          1.284    12.354    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3_n_3
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.150    12.504 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_9__1/O
                         net (fo=6, routed)           1.435    13.939    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/XFix_signed[27]
    SLICE_X39Y115        LUT5 (Prop_lut5_I0_O)        0.326    14.265 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_3/O
                         net (fo=1, routed)           0.773    15.037    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    17.094 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.927    18.021    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.729    22.908    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.129    23.037    
                         clock uncertainty           -0.302    22.735    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701    21.034    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                         -18.021    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.088ns  (logic 6.209ns (41.152%)  route 8.879ns (58.848%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.637     2.931    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/din1_buf1_reg[24]/Q
                         net (fo=110, routed)         1.048     4.398    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/s_axis_a_tdata[24]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.324     4.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_18/O
                         net (fo=13, routed)          0.826     5.548    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[27]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.326     5.874 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.808     6.682    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.152     6.834 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3/O
                         net (fo=5, routed)           0.838     7.672    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_3_n_3
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.354     8.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.499     8.525    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_3
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.326     8.851 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/aligned_mant_pa[5]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.401 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.401    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.515    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.629    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.743    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.857    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.085    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_3
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.444    10.767    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.302    11.069 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3/O
                         net (fo=42, routed)          1.284    12.354    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/opt_has_pipe.first_q[32]_i_3_n_3
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.150    12.504 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_9__1/O
                         net (fo=6, routed)           1.435    13.939    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/XFix_signed[27]
    SLICE_X39Y115        LUT5 (Prop_lut5_I0_O)        0.326    14.265 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/DSP_i_3/O
                         net (fo=1, routed)           0.773    15.037    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    17.094 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.925    18.019    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        1.729    22.908    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y49          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.129    23.037    
                         clock uncertainty           -0.302    22.735    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_C[24])
                                                     -1.701    21.034    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                         -18.019    
  -------------------------------------------------------------------
                         slack                                  3.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[21].bram_wrdata_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.553     0.889    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y83         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[21].bram_wrdata_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[21].bram_wrdata_int_reg[21]/Q
                         net (fo=1, routed)           0.171     1.208    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.858     1.224    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.943    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     1.185    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.589%)  route 0.221ns (57.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.571     0.907    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/ap_clk
    SLICE_X54Y83         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[2]/Q
                         net (fo=1, routed)           0.221     1.292    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.880     1.246    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.283     0.963    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.259    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.941%)  route 0.238ns (65.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.552     0.888    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.238     1.254    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X46Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.217    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.896%)  route 0.222ns (61.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.556     0.892    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/Q
                         net (fo=1, routed)           0.222     1.254    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/r_tdata_0[18]
    SLICE_X53Y94         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.820     1.186    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/ap_clk
    SLICE_X53Y94         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[18]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.106%)  route 0.188ns (55.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.548     0.884    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y84         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]/Q
                         net (fo=2, routed)           0.188     1.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[3]
    SLICE_X47Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.817     1.183    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X47Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.019     1.167    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.368%)  route 0.256ns (66.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.552     0.888    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.256     1.271    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X46Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.219    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.112%)  route 0.230ns (60.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X46Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.230     1.269    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X50Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.819     1.185    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.212    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X47Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.115     1.148    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X46Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.840%)  route 0.248ns (60.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.575     0.911    design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/ap_clk
    SLICE_X54Y92         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/cnn_0/inst/grp_dense_out_fu_388/grp_soft_max_fu_149/tmp_3_reg_199_reg[13]/Q
                         net (fo=1, routed)           0.248     1.322    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.880     1.246    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.283     0.963    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.259    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/din1_buf1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.338%)  route 0.258ns (64.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.558     0.894    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/ap_clk
    SLICE_X52Y46         FDRE                                         r  design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/din1_buf1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/din1_buf1_reg[14]/Q
                         net (fo=4, routed)           0.258     1.293    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[14]
    SLICE_X45Y47         FDRE                                         r  design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5367, routed)        0.830     1.196    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X45Y47         FDRE                                         r  design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.066     1.227    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U38/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y19  design_1_i/cnn_0/inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y19  design_1_i/cnn_0/inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y16  design_1_i/cnn_0/inst/flat_array_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y16  design_1_i/cnn_0/inst/flat_array_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y17  design_1_i/cnn_0/inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y17  design_1_i/cnn_0/inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4   design_1_i/cnn_0/inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y10  design_1_i/cnn_0/inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y1   design_1_i/cnn_0/inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8   design_1_i/cnn_0/inst/grp_conv_2_fu_400/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_388/dense_array_U/dense_out_dense_akbM_ram_U/ram_reg_0_15_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_388/dense_array_U/dense_out_dense_akbM_ram_U/ram_reg_0_15_25_25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_388/dense_array_U/dense_out_dense_akbM_ram_U/ram_reg_0_15_26_26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_388/dense_array_U/dense_out_dense_akbM_ram_U/ram_reg_0_15_27_27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_388/dense_array_U/dense_out_dense_akbM_ram_U/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_388/dense_array_U/dense_out_dense_akbM_ram_U/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_388/dense_array_U/dense_out_dense_akbM_ram_U/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_388/dense_array_U/dense_out_dense_akbM_ram_U/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y54  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y55  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y54  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y55  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y54  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y55  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y54  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y55  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y54  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y55  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y56  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y56  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__31/SP/CLK



