Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  3 16:05:22 2019
| Host         : granthaackpc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_fpga_timing_summary_routed.rpt -pb system_fpga_timing_summary_routed.pb -rpx system_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : system_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 334 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1502 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.390        0.000                      0                   33        0.102        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.390        0.000                      0                   33        0.102        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 2.539ns (46.103%)  route 2.968ns (53.897%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.145    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.259    clk_gen/count20_carry__5_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.593 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.593    clk_gen/p_0_in[30]
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)        0.062    14.982    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.444ns (45.157%)  route 2.968ns (54.843%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.145    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.259    clk_gen/count20_carry__5_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.498 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.498    clk_gen/p_0_in[31]
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)        0.062    14.982    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.428ns (44.994%)  route 2.968ns (55.006%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.145    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.259    clk_gen/count20_carry__5_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.482 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.482    clk_gen/p_0_in[29]
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)        0.062    14.982    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.425ns (44.964%)  route 2.968ns (55.036%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.145    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.479    clk_gen/p_0_in[26]
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.062    14.982    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 2.404ns (44.748%)  route 2.968ns (55.252%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.145    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.458 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.458    clk_gen/p_0_in[28]
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.062    14.982    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.330ns (43.977%)  route 2.968ns (56.023%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.145    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.384 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.384    clk_gen/p_0_in[27]
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.062    14.982    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 2.314ns (43.807%)  route 2.968ns (56.193%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.145    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.368 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.368    clk_gen/p_0_in[25]
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.062    14.982    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.311ns (43.781%)  route 2.968ns (56.219%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.364 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.364    clk_gen/p_0_in[22]
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.290ns (43.556%)  route 2.968ns (56.444%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.343 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.343    clk_gen/p_0_in[24]
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 2.216ns (42.751%)  route 2.968ns (57.249%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.025     6.628    clk_gen/count2[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.150     6.778 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.808     7.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.328     7.914 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.049    clk_gen/count20_carry_i_4_n_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.173    clk_gen/count2_0[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.574 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_gen/count20_carry_n_1
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_gen/count20_carry__0_n_1
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_gen/count20_carry__1_n_1
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_gen/count20_carry__2_n_1
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.030    clk_gen/count20_carry__3_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.269 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.269    clk_gen/p_0_in[23]
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.705    clk_gen/count2[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.920    clk_gen/p_0_in[25]
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.705    clk_gen/count2[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.931    clk_gen/p_0_in[27]
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.705    clk_gen/count2[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.956    clk_gen/p_0_in[26]
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.705    clk_gen/count2[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.956    clk_gen/p_0_in[28]
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X35Y50         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.834%)  route 0.119ns (23.166%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.705    clk_gen/count2[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.905    clk_gen/count20_carry__5_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.959    clk_gen/p_0_in[29]
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.321%)  route 0.119ns (22.679%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.705    clk_gen/count2[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.905    clk_gen/count20_carry__5_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.970    clk_gen/p_0_in[31]
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.354%)  route 0.119ns (21.646%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.705    clk_gen/count2[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk_gen/count20_carry__4_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.905    clk_gen/count20_carry__5_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.995 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.995    clk_gen/p_0_in[30]
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X35Y51         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X35Y48         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    clk_gen/count2[20]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_gen/p_0_in[20]
    SLICE_X35Y48         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X35Y48         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X35Y45         FDRE                                         r  clk_gen/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[8]/Q
                         net (fo=2, routed)           0.117     1.703    clk_gen/count2[8]
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.748 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.748    clk_gen/count2_0[8]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.811 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_gen/p_0_in[8]
    SLICE_X35Y45         FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X35Y45         FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.705    clk_gen/count2[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_gen/p_0_in[24]
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X35Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hs_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  hs_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clk_gen/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_gen/count2_reg[17]/C



