Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_dct_top glbl -Oenable_linking_all_libraries -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s dct -debug all 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_ama_submuladd_16s_16s_13ns_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_ama_submuladd_16s_16s_13ns_29s_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_ama_submuladd_16s_16s_13ns_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_16s_14ns_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29s_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_16s_15s_13ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_13ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_13ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mul_17s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mul_17s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_control_s_axi
INFO: [VRFC 10-311] analyzing module dct_control_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mul_16s_15ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mul_16s_15ns_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_17s_12ns_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_17s_12ns_29s_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_17s_12ns_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_18s_14ns_13ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_18s_14ns_13ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_18s_14ns_13ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_17s_13ns_13ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_17s_13ns_13ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_17s_13ns_13ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_buf_2d_in_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_buf_2d_in_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_17s_13ns_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_17s_13ns_29s_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_17s_13ns_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_dct_Pipeline_Col_DCT_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Col_DCT_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_row_outbuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_row_outbuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_ama_submuladd_16s_16s_12ns_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_ama_submuladd_16s_16s_12ns_29s_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_ama_submuladd_16s_16s_12ns_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_dct_1d_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_1d_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_16s_15s_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29s_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_col_inbuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_col_inbuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mul_17s_14ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mul_17s_14ns_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_buf_2d_out_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_buf_2d_out_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mul_16s_15s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mul_16s_15s_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_16s_15s_29ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_18s_13ns_13ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_18s_13ns_13ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_18s_13ns_13ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_17s_12ns_13ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_17s_12ns_13ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_17s_12ns_13ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_dct_Pipeline_Row_DCT_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Row_DCT_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_dct_1d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_1d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_mac_muladd_16s_14ns_29ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'd0' [/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_control_s_axi.v:161]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'd1' [/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct_control_s_axi.v:187]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dct_row_outbuf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dct_col_inbuf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dct_buf_2d_in_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dct_buf_2d_out_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dct_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dct_dct_Pipeline_RD_Loop_Row_RD_...
Compiling module xil_defaultlib.dct_mul_16s_15ns_29_1_1(NUM_STAG...
Compiling module xil_defaultlib.dct_mul_16s_15s_29_1_1(NUM_STAGE...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_13ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_13ns_29_4...
Compiling module xil_defaultlib.dct_ama_submuladd_16s_16s_12ns_2...
Compiling module xil_defaultlib.dct_ama_submuladd_16s_16s_12ns_2...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29s_29_4_...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29s_29_4_...
Compiling module xil_defaultlib.dct_mac_muladd_17s_13ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_17s_13ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_18s_14ns_13ns_29_...
Compiling module xil_defaultlib.dct_mac_muladd_18s_14ns_13ns_29_...
Compiling module xil_defaultlib.dct_ama_submuladd_16s_16s_13ns_2...
Compiling module xil_defaultlib.dct_ama_submuladd_16s_16s_13ns_2...
Compiling module xil_defaultlib.dct_mac_muladd_17s_12ns_13ns_29_...
Compiling module xil_defaultlib.dct_mac_muladd_17s_12ns_13ns_29_...
Compiling module xil_defaultlib.dct_mac_muladd_17s_13ns_13ns_29_...
Compiling module xil_defaultlib.dct_mac_muladd_17s_13ns_13ns_29_...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29ns_29_...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29ns_29_...
Compiling module xil_defaultlib.dct_mac_muladd_17s_12ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_17s_12ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_18s_13ns_13ns_29_...
Compiling module xil_defaultlib.dct_mac_muladd_18s_13ns_13ns_29_...
Compiling module xil_defaultlib.dct_ama_addmuladd_18s_16s_13ns_2...
Compiling module xil_defaultlib.dct_ama_addmuladd_18s_16s_13ns_2...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29ns_29_4...
Compiling module xil_defaultlib.dct_ama_submuladd_18s_16s_14ns_2...
Compiling module xil_defaultlib.dct_ama_submuladd_18s_16s_14ns_2...
Compiling module xil_defaultlib.dct_dct_1d_1
Compiling module xil_defaultlib.dct_dct_Pipeline_Row_DCT_Loop
Compiling module xil_defaultlib.dct_dct_Pipeline_Xpose_Row_Outer...
Compiling module xil_defaultlib.dct_mul_17s_14ns_29_1_1(NUM_STAG...
Compiling module xil_defaultlib.dct_mul_17s_13ns_29_1_1(NUM_STAG...
Compiling module xil_defaultlib.dct_dct_1d
Compiling module xil_defaultlib.dct_dct_Pipeline_Col_DCT_Loop
Compiling module xil_defaultlib.dct_dct_Pipeline_Xpose_Col_Outer...
Compiling module xil_defaultlib.dct_dct_Pipeline_WR_Loop_Row_WR_...
Compiling module xil_defaultlib.dct_control_s_axi_ram(MEM_TYPE="...
Compiling module xil_defaultlib.dct_control_s_axi_ram(DEPTH=32)
Compiling module xil_defaultlib.dct_control_s_axi
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_axi_slave_control
WARNING: [XSIM 43-3373] "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/AESL_axi_slave_control.v" Line 642. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/AESL_axi_slave_control.v" Line 651. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/AESL_axi_slave_control.v" Line 692. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dct_top
Compiling module work.glbl
Built simulation snapshot dct
