Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 17 23:58:56 2021
| Host         : Asimov running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.013        0.000                      0                   39        0.336        0.000                      0                   39        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.013        0.000                      0                   39        0.336        0.000                      0                   39        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 2.215ns (40.108%)  route 3.308ns (59.892%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          1.177    10.851    rgb[1]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.681    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[0]/C
                         clock pessimism              0.306    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.429    14.864    clockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 2.215ns (40.108%)  route 3.308ns (59.892%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          1.177    10.851    rgb[1]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.681    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
                         clock pessimism              0.306    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.429    14.864    clockCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 2.215ns (40.108%)  route 3.308ns (59.892%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          1.177    10.851    rgb[1]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.681    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[2]/C
                         clock pessimism              0.306    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.429    14.864    clockCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 2.215ns (40.108%)  route 3.308ns (59.892%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          1.177    10.851    rgb[1]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.681    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[3]/C
                         clock pessimism              0.306    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.429    14.864    clockCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.215ns (41.160%)  route 3.166ns (58.840%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          1.036    10.710    rgb[1]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.679    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[10]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429    14.837    clockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.215ns (41.160%)  route 3.166ns (58.840%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          1.036    10.710    rgb[1]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.679    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[11]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429    14.837    clockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.215ns (41.160%)  route 3.166ns (58.840%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          1.036    10.710    rgb[1]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.679    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[8]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429    14.837    clockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.215ns (41.160%)  route 3.166ns (58.840%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          1.036    10.710    rgb[1]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.679    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[9]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429    14.837    clockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 2.215ns (42.491%)  route 2.998ns (57.509%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          0.868    10.541    rgb[1]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.680    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[4]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429    14.838    clockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 clockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 2.215ns (42.491%)  route 2.998ns (57.509%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.807     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clockCounter_reg[1]/Q
                         net (fo=2, routed)           0.889     6.673    clockCounter_reg[1]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.329 r  rgb_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.329    rgb_reg[1]_i_10_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rgb_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.443    rgb_reg[1]_i_9_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rgb_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.557    rgb_reg[1]_i_7_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  rgb_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.671    rgb_reg[1]_i_6_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  rgb_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.819     8.824    rgb_reg[1]_i_8_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.303     9.127 r  rgb[1]_i_3/O
                         net (fo=1, routed)           0.423     9.550    rgb[1]_i_3_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     9.674 r  rgb[1]_i_1/O
                         net (fo=20, routed)          0.868    10.541    rgb[1]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.680    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[5]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429    14.838    clockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.673     1.557    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 f  clockCounter_reg[0]/Q
                         net (fo=2, routed)           0.185     1.882    clockCounter_reg[0]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.927 r  clockCounter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.927    clockCounter[0]_i_2_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.997 r  clockCounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    clockCounter_reg[0]_i_1_n_7
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.076    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[0]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.662    clockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clockCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.671     1.555    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  clockCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  clockCounter_reg[16]/Q
                         net (fo=3, routed)           0.189     1.884    clockCounter_reg[16]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.999 r  clockCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    clockCounter_reg[16]_i_1_n_7
    SLICE_X0Y114         FDRE                                         r  clockCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.945     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  clockCounter_reg[16]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105     1.660    clockCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.673     1.557    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  clockCounter_reg[4]/Q
                         net (fo=4, routed)           0.189     1.886    clockCounter_reg[4]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.001 r  clockCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    clockCounter_reg[4]_i_1_n_7
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.076    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[4]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105     1.662    clockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.242%)  route 0.185ns (38.758%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.673     1.557    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 f  clockCounter_reg[0]/Q
                         net (fo=2, routed)           0.185     1.882    clockCounter_reg[0]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.927 r  clockCounter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.927    clockCounter[0]_i_2_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.033 r  clockCounter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    clockCounter_reg[0]_i_1_n_6
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.076    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[1]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.662    clockCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 clockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.256ns (53.290%)  route 0.224ns (46.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.671     1.555    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  clockCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  clockCounter_reg[12]/Q
                         net (fo=3, routed)           0.224     1.920    clockCounter_reg[12]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.035 r  clockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    clockCounter_reg[12]_i_1_n_7
    SLICE_X0Y113         FDRE                                         r  clockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.945     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  clockCounter_reg[12]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105     1.660    clockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clockCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.671     1.555    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  clockCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  clockCounter_reg[16]/Q
                         net (fo=3, routed)           0.189     1.884    clockCounter_reg[16]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.035 r  clockCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    clockCounter_reg[16]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  clockCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.945     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  clockCounter_reg[17]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105     1.660    clockCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.673     1.557    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  clockCounter_reg[4]/Q
                         net (fo=4, routed)           0.189     1.886    clockCounter_reg[4]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.037 r  clockCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    clockCounter_reg[4]_i_1_n_6
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.076    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  clockCounter_reg[5]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105     1.662    clockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clockCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.256ns (53.195%)  route 0.225ns (46.805%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.672     1.556    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  clockCounter_reg[8]/Q
                         net (fo=3, routed)           0.225     1.922    clockCounter_reg[8]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.037 r  clockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    clockCounter_reg[8]_i_1_n_7
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.946     2.074    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  clockCounter_reg[8]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105     1.661    clockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 clockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.292ns (56.546%)  route 0.224ns (43.454%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.671     1.555    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  clockCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  clockCounter_reg[12]/Q
                         net (fo=3, routed)           0.224     1.920    clockCounter_reg[12]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.071 r  clockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.071    clockCounter_reg[12]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  clockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.945     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  clockCounter_reg[13]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105     1.660    clockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 clockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.332ns (64.242%)  route 0.185ns (35.758%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.673     1.557    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 f  clockCounter_reg[0]/Q
                         net (fo=2, routed)           0.185     1.882    clockCounter_reg[0]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.927 r  clockCounter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.927    clockCounter[0]_i_2_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.073 r  clockCounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.073    clockCounter_reg[0]_i_1_n_5
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.076    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  clockCounter_reg[2]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.662    clockCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110   clockCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   clockCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   clockCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113   clockCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113   clockCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113   clockCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113   clockCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114   clockCounter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114   clockCounter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   clockCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   clockCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113   clockCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113   clockCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113   clockCounter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113   clockCounter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   clockCounter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   clockCounter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   clockCounter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   clockCounter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110   clockCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110   clockCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110   clockCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110   clockCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   clockCounter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   clockCounter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   clockCounter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   clockCounter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   clockCounter_reg[10]/C



