#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M2TPG58

# Sat Nov 27 18:41:15 2021

#Implementation: tens_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":25:7:25:9|Top entity is set to TOP.
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd changed - recompiling
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en.vhd changed - recompiling
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccsa_vr_en.vhd changed - recompiling
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd changed - recompiling
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd changed - recompiling
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":25:7:25:9|Synthesizing work.top.bdf_type.
@W: CD280 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":148:11:148:13|Unbound component adc mapped to black box
@W: CD280 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":191:11:191:25|Unbound component voltage_monitor mapped to black box
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":191:11:191:25|Synthesizing work.voltage_monitor.syn_black_box.
Post processing for work.voltage_monitor.syn_black_box
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd":15:7:15:21|Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N: CD234 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd":26:17:26:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd":46:1:46:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd":61:9:61:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd":52:9:52:25|Referenced variable vccin_vccinaux_ok is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd":49:8:49:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd":48:2:48:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd":48:2:48:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd":48:2:48:3|Latch generated from process for signal delayed_vccin_vccinaux_ok; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd":8:7:8:24|Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N: CD234 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd":22:17:22:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd":35:1:35:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd":50:9:50:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd":41:9:41:20|Referenced variable rsmrst_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd":38:8:38:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd":37:2:37:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd":37:2:37:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd":37:2:37:3|Latch generated from process for signal RSMRSTn; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":8:7:8:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":18:17:18:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":31:1:31:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":46:9:46:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":37:9:37:13|Referenced variable pwrok is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":34:8:34:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":33:2:33:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":33:2:33:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":33:2:33:3|Latch generated from process for signal DSW_PWROK; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccsa_vr_en.vhd":8:7:8:23|Synthesizing work.vccsa_vr_en_block.vccsa_vr_arch.
Post processing for work.vccsa_vr_en_block.vccsa_vr_arch
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":148:11:148:13|Synthesizing work.adc.syn_black_box.
Post processing for work.adc.syn_black_box
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":6:7:6:21|Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N: CD234 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":15:17:15:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":22:1:22:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":36:9:36:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":25:8:25:17|Referenced variable curr_state is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":45:9:45:16|Referenced variable gpio_pch is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":28:9:28:17|Referenced variable pch_pwrok is not in sensitivity list.
Post processing for work.hda_strap_block.hda_strap_block_arch
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal count(17 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal curr_state(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal HDA_SDO_FPGA; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd":7:7:7:13|Synthesizing work.counter.counter_arch.
@W: CG296 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd":29:1:29:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd":42:13:42:22|Referenced variable tmp_locked is not in sensitivity list.
@W: CD638 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd":26:11:26:20|Signal tmp_locked is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.counter.counter_arch
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en.vhd":10:7:10:20|Synthesizing work.vccio_en_block.vccio_en_block_arch.
Post processing for work.vccio_en_block.vccio_en_block_arch
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd":9:7:9:20|Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N: CD234 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd":20:17:20:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd":36:1:36:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd":39:8:39:17|Referenced variable curr_state is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd":42:10:42:19|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd":42:33:42:38|Referenced variable slp_s4 is not in sensitivity list.
Post processing for work.vpp_vddq_block.vpp_vddq_arch
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd":38:2:38:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd":38:2:38:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd":38:2:38:3|Latch generated from process for signal delayed_vddq_pwrgd; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":5:7:5:20|Synthesizing work.powerled_block.powerled_arch.
@N: CD234 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":16:17:16:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":32:1:32:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":90:8:90:16|Referenced variable mem_alert is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":35:28:35:34|Referenced variable slp_s4n is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":35:8:35:14|Referenced variable slp_s3n is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":38:10:38:18|Referenced variable dutycycle is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":42:11:42:19|Referenced variable count_clk is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":36:9:36:18|Referenced variable func_state is not in sensitivity list.
@W: CG296 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":134:1:134:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":150:30:150:37|Referenced variable onclocks is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":139:9:139:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":137:8:137:17|Referenced variable curr_state is not in sensitivity list.
@W: CD638 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":21:8:21:16|Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":22:8:22:15|Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.powerled_block.powerled_arch
@A: CL109 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":136:2:136:3|Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":136:2:136:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":34:2:34:3|Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.
@A: CL109 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":34:2:34:3|Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd":136:2:136:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
Post processing for work.top.bdf_type
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en.vhd":15:2:15:11|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccsa_vr_en.vhd":16:2:16:11|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd":11:2:11:11|Input mainpwr_OK is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":27:2:27:16|Input GPIO_FPGA_HDR_1 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":28:2:28:16|Input GPIO_FPGA_HDR_2 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":29:2:29:16|Input GPIO_FPGA_HDR_3 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":31:2:31:16|Input GPIO_FPGA_PCH_2 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":32:2:32:16|Input GPIO_FPGA_PCH_3 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":33:2:33:16|Input GPIO_FPGA_PCH_4 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":35:2:35:15|Input GPIO_FPGA_PM_1 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":36:2:36:15|Input GPIO_FPGA_PM_3 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":37:2:37:15|Input GPIO_FPGA_PM_2 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":38:2:38:15|Input GPIO_FPGA_PM_4 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":39:2:39:15|Input GPIO_FPGA_SV_1 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":40:2:40:15|Input GPIO_FPGA_SV_2 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":41:2:41:15|Input GPIO_FPGA_SV_3 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":42:2:42:15|Input GPIO_FPGA_SV_4 is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":43:2:43:13|Input FPGA_GPIO_WD is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":44:2:44:12|Input SV_WD_RESET is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":45:2:45:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":59:2:59:8|Input FP_RSTn is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":60:2:60:8|Input PLTRSTn is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":63:2:63:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":64:2:64:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":65:2:65:13|Input RTCRSTn_FPGA is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":67:2:67:9|Input SLP_SUSn is unused.
@N: CL159 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":68:2:68:9|Input PM_PWROK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 27 18:41:15 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":25:7:25:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":25:7:25:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 27 18:41:15 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 27 18:41:15 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":25:7:25:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd":25:7:25:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 27 18:41:17 2021

###########################################################]
# Sat Nov 27 18:41:17 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens_scck.rpt 
Printing clock  summary report in "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock                           Clock                     Clock
Clock                         Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system                          system_clkgroup           0    
TOP|FPGA_OSC                  1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     935  
=========================================================================================================================

@W: MT529 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including b2v_inst20.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 27 18:41:17 2021

###########################################################]
Map & Optimize Report

# Sat Nov 27 18:41:17 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Generating a type div divider 
@W: BN114 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":361:1:361:10|Removing instance b2v_inst40 (in view: work.TOP(bdf_type)) of black box view:work.voltage_monitor(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":316:1:316:10|Removing instance b2v_inst28 (in view: work.TOP(bdf_type)) of black box view:work.adc(syn_black_box) because it does not drive other instances.
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[5] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[6] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[15] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[14] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[13] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[12] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[3] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[11] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[4] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[7] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[10] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[8] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[9] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.func_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance b2v_inst11.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.count_off[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[2] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[1] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.count_clk[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance b2v_inst11.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst16.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst16.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst16.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|User-specified initial value defined for instance b2v_inst20.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|User-specified initial value defined for instance b2v_inst20.tmp is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance b2v_inst200.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance b2v_inst200.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|User-specified initial value defined for instance b2v_inst36.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|User-specified initial value defined for instance b2v_inst36.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|User-specified initial value defined for instance b2v_inst5.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|User-specified initial value defined for instance b2v_inst5.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|User-specified initial value defined for instance b2v_inst6.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|User-specified initial value defined for instance b2v_inst6.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|User-specified initial value defined for instance b2v_inst6.delayed_vccin_vccinaux_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MO129 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Sequential instance b2v_inst11.curr_state[1] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)

@N: BN362 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Removing sequential instance b2v_inst20.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Removing sequential instance b2v_inst20.tmp_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)

Warning: Found 196 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.curr_state[0]
1) instance b2v_inst11.curr_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.curr_state[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.curr_state[0]
    input  pin b2v_inst11.curr_state_3_i_m2_i_a2[0]/I[0]
    instance   b2v_inst11.curr_state_3_i_m2_i_a2[0] (cell and)
    output pin b2v_inst11.curr_state_3_i_m2_i_a2[0]/OUT
    net        N_319
    input  pin b2v_inst11.curr_state_3_i_m2_i_o2[0]/I[0]
    instance   b2v_inst11.curr_state_3_i_m2_i_o2[0] (cell or)
    output pin b2v_inst11.curr_state_3_i_m2_i_o2[0]/OUT
    net        N_187
    input  pin b2v_inst11.curr_state_latmux/B[0]
    instance   b2v_inst11.curr_state_latmux (cell mux)
    output pin b2v_inst11.curr_state_latmux/OUT[0]
    net        b2v_inst11.curr_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.curr_state[0]
2) instance b2v_inst5.curr_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst5.curr_state[0] (in view: work.TOP(bdf_type))
    net        b2v_inst5.curr_state[0]
    input  pin b2v_inst5.curr_state_7_1_0_.m1/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.m1 (cell xor)
    output pin b2v_inst5.curr_state_7_1_0_.m1/OUT
    net        b2v_inst5.curr_state_7_1_0_.N_8
    input  pin b2v_inst5.curr_state_7_1_0_.m4/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.m4 (cell and)
    output pin b2v_inst5.curr_state_7_1_0_.m4/OUT
    net        b2v_inst5.curr_state_7[0]
    input  pin b2v_inst5.curr_state_latmux/B[0]
    instance   b2v_inst5.curr_state_latmux (cell mux)
    output pin b2v_inst5.curr_state_latmux/OUT[0]
    net        b2v_inst5.curr_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.curr_state[1]
3) instance b2v_inst5.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst5.curr_state[1] (in view: work.TOP(bdf_type))
    net        b2v_inst5.curr_state[1]
    input  pin b2v_inst5.curr_state_7_1_0_.m5/SEL
    instance   b2v_inst5.curr_state_7_1_0_.m5 (cell mux)
    output pin b2v_inst5.curr_state_7_1_0_.m5/OUT[0]
    net        b2v_inst5.curr_state_7_1_0_.N_6
    input  pin b2v_inst5.curr_state_7_1_0_.m6/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.m6 (cell and)
    output pin b2v_inst5.curr_state_7_1_0_.m6/OUT
    net        b2v_inst5.curr_state_7[1]
    input  pin b2v_inst5.curr_state_latmux_0/B[0]
    instance   b2v_inst5.curr_state_latmux_0 (cell mux)
    output pin b2v_inst5.curr_state_latmux_0/OUT[0]
    net        b2v_inst5.curr_state[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.curr_state_7_1_0_.N_1_i_i_3
4) instance b2v_inst5.N_1_i_i (in view: work.TOP(bdf_type)), output net b2v_inst5.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
    net        b2v_inst5.curr_state_7_1_0_.N_1_i_i_3
    input  pin b2v_inst5.count_1[4]/I[0]
    instance   b2v_inst5.count_1[4] (cell and)
    output pin b2v_inst5.count_1[4]/OUT
    net        b2v_inst5.count_1[4]
    input  pin b2v_inst5.count_rst_10/I[0]
    instance   b2v_inst5.count_rst_10 (cell and)
    output pin b2v_inst5.count_rst_10/OUT
    net        b2v_inst5.count_rst_10
    input  pin b2v_inst5.count_fb_10/B[0]
    instance   b2v_inst5.count_fb_10 (cell mux)
    output pin b2v_inst5.count_fb_10/OUT[0]
    net        b2v_inst5.count_fb_10
    input  pin b2v_inst5.count_latmux_10/B[0]
    instance   b2v_inst5.count_latmux_10 (cell mux)
    output pin b2v_inst5.count_latmux_10/OUT[0]
    net        b2v_inst5.count[4]
    input  pin b2v_inst5.un12_clk_100khz_1/I[0]
    instance   b2v_inst5.un12_clk_100khz_1 (cell and)
    output pin b2v_inst5.un12_clk_100khz_1/OUT
    net        b2v_inst5.curr_state_7_1_0_.N_1_i_1
    input  pin b2v_inst5.un12_clk_100khz_9/I[0]
    instance   b2v_inst5.un12_clk_100khz_9 (cell and)
    output pin b2v_inst5.un12_clk_100khz_9/OUT
    net        b2v_inst5.curr_state_7_1_0_.N_1_i_9
    input  pin b2v_inst5.un12_clk_100khz_13/I[0]
    instance   b2v_inst5.un12_clk_100khz_13 (cell and)
    output pin b2v_inst5.un12_clk_100khz_13/OUT
    net        b2v_inst5.curr_state_7_1_0_.N_1_i_13
    input  pin b2v_inst5.un12_clk_100khz/I[0]
    instance   b2v_inst5.un12_clk_100khz (cell and)
    output pin b2v_inst5.un12_clk_100khz/OUT
    net        b2v_inst5.curr_state_7_1_0_.N_1_i
    input  pin b2v_inst5.N_1_i_i/I[0]
    instance   b2v_inst5.N_1_i_i (cell inv)
    output pin b2v_inst5.N_1_i_i/OUT[0]
    net        b2v_inst5.curr_state_7_1_0_.N_1_i_i_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[0]
5) instance b2v_inst5.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[0] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[0]
    input  pin b2v_inst5.count_i[0]/I[0]
    instance   b2v_inst5.count_i[0] (cell inv)
    output pin b2v_inst5.count_i[0]/OUT[0]
    net        b2v_inst5.count_i_3[0]
    input  pin b2v_inst5.count_1[0]/I[0]
    instance   b2v_inst5.count_1[0] (cell and)
    output pin b2v_inst5.count_1[0]/OUT
    net        b2v_inst5.count_1[0]
    input  pin b2v_inst5.count_rst_14/I[0]
    instance   b2v_inst5.count_rst_14 (cell and)
    output pin b2v_inst5.count_rst_14/OUT
    net        b2v_inst5.count_rst_14
    input  pin b2v_inst5.count_fb_14/B[0]
    instance   b2v_inst5.count_fb_14 (cell mux)
    output pin b2v_inst5.count_fb_14/OUT[0]
    net        b2v_inst5.count_fb_14
    input  pin b2v_inst5.count_latmux_14/B[0]
    instance   b2v_inst5.count_latmux_14 (cell mux)
    output pin b2v_inst5.count_latmux_14/OUT[0]
    net        b2v_inst5.count[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[1]
6) instance b2v_inst5.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[1] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[1]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[1]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[1]
    net        b2v_inst5.un2_count_1[1]
    input  pin b2v_inst5.count_rst_13/I[0]
    instance   b2v_inst5.count_rst_13 (cell and)
    output pin b2v_inst5.count_rst_13/OUT
    net        b2v_inst5.count_rst_13
    input  pin b2v_inst5.count_fb_13/B[0]
    instance   b2v_inst5.count_fb_13 (cell mux)
    output pin b2v_inst5.count_fb_13/OUT[0]
    net        b2v_inst5.count_fb_13
    input  pin b2v_inst5.count_latmux_13/B[0]
    instance   b2v_inst5.count_latmux_13 (cell mux)
    output pin b2v_inst5.count_latmux_13/OUT[0]
    net        b2v_inst5.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[2]
7) instance b2v_inst5.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[2] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[2]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[2]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[2]
    net        b2v_inst5.un2_count_1[2]
    input  pin b2v_inst5.count_rst_12/I[0]
    instance   b2v_inst5.count_rst_12 (cell and)
    output pin b2v_inst5.count_rst_12/OUT
    net        b2v_inst5.count_rst_12
    input  pin b2v_inst5.count_fb_12/B[0]
    instance   b2v_inst5.count_fb_12 (cell mux)
    output pin b2v_inst5.count_fb_12/OUT[0]
    net        b2v_inst5.count_fb_12
    input  pin b2v_inst5.count_latmux_12/B[0]
    instance   b2v_inst5.count_latmux_12 (cell mux)
    output pin b2v_inst5.count_latmux_12/OUT[0]
    net        b2v_inst5.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[3]
8) instance b2v_inst5.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[3] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[3]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[3]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[3]
    net        b2v_inst5.un2_count_1[3]
    input  pin b2v_inst5.count_rst_11/I[0]
    instance   b2v_inst5.count_rst_11 (cell and)
    output pin b2v_inst5.count_rst_11/OUT
    net        b2v_inst5.count_rst_11
    input  pin b2v_inst5.count_fb_11/B[0]
    instance   b2v_inst5.count_fb_11 (cell mux)
    output pin b2v_inst5.count_fb_11/OUT[0]
    net        b2v_inst5.count_fb_11
    input  pin b2v_inst5.count_latmux_11/B[0]
    instance   b2v_inst5.count_latmux_11 (cell mux)
    output pin b2v_inst5.count_latmux_11/OUT[0]
    net        b2v_inst5.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[4]
9) instance b2v_inst5.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[4] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[4]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[4]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[4]
    net        b2v_inst5.un2_count_1[4]
    input  pin b2v_inst5.count_1[4]/I[1]
    instance   b2v_inst5.count_1[4] (cell and)
    output pin b2v_inst5.count_1[4]/OUT
    net        b2v_inst5.count_1[4]
    input  pin b2v_inst5.count_rst_10/I[0]
    instance   b2v_inst5.count_rst_10 (cell and)
    output pin b2v_inst5.count_rst_10/OUT
    net        b2v_inst5.count_rst_10
    input  pin b2v_inst5.count_fb_10/B[0]
    instance   b2v_inst5.count_fb_10 (cell mux)
    output pin b2v_inst5.count_fb_10/OUT[0]
    net        b2v_inst5.count_fb_10
    input  pin b2v_inst5.count_latmux_10/B[0]
    instance   b2v_inst5.count_latmux_10 (cell mux)
    output pin b2v_inst5.count_latmux_10/OUT[0]
    net        b2v_inst5.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[5]
10) instance b2v_inst5.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[5] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[5]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[5]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[5]
    net        b2v_inst5.un2_count_1[5]
    input  pin b2v_inst5.count_rst_9/I[0]
    instance   b2v_inst5.count_rst_9 (cell and)
    output pin b2v_inst5.count_rst_9/OUT
    net        b2v_inst5.count_rst_9
    input  pin b2v_inst5.count_fb_9/B[0]
    instance   b2v_inst5.count_fb_9 (cell mux)
    output pin b2v_inst5.count_fb_9/OUT[0]
    net        b2v_inst5.count_fb_9
    input  pin b2v_inst5.count_latmux_9/B[0]
    instance   b2v_inst5.count_latmux_9 (cell mux)
    output pin b2v_inst5.count_latmux_9/OUT[0]
    net        b2v_inst5.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[6]
11) instance b2v_inst5.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[6] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[6]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[6]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[6]
    net        b2v_inst5.un2_count_1[6]
    input  pin b2v_inst5.count_rst_8/I[0]
    instance   b2v_inst5.count_rst_8 (cell and)
    output pin b2v_inst5.count_rst_8/OUT
    net        b2v_inst5.count_rst_8
    input  pin b2v_inst5.count_fb_8/B[0]
    instance   b2v_inst5.count_fb_8 (cell mux)
    output pin b2v_inst5.count_fb_8/OUT[0]
    net        b2v_inst5.count_fb_8
    input  pin b2v_inst5.count_latmux_8/B[0]
    instance   b2v_inst5.count_latmux_8 (cell mux)
    output pin b2v_inst5.count_latmux_8/OUT[0]
    net        b2v_inst5.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[7]
12) instance b2v_inst5.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[7] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[7]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[7]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[7]
    net        b2v_inst5.un2_count_1[7]
    input  pin b2v_inst5.count_rst_7/I[0]
    instance   b2v_inst5.count_rst_7 (cell and)
    output pin b2v_inst5.count_rst_7/OUT
    net        b2v_inst5.count_rst_7
    input  pin b2v_inst5.count_fb_7/B[0]
    instance   b2v_inst5.count_fb_7 (cell mux)
    output pin b2v_inst5.count_fb_7/OUT[0]
    net        b2v_inst5.count_fb_7
    input  pin b2v_inst5.count_latmux_7/B[0]
    instance   b2v_inst5.count_latmux_7 (cell mux)
    output pin b2v_inst5.count_latmux_7/OUT[0]
    net        b2v_inst5.count[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[8]
13) instance b2v_inst5.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[8] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[8]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[8]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[8]
    net        b2v_inst5.un2_count_1[8]
    input  pin b2v_inst5.count_1[8]/I[1]
    instance   b2v_inst5.count_1[8] (cell and)
    output pin b2v_inst5.count_1[8]/OUT
    net        b2v_inst5.count_1[8]
    input  pin b2v_inst5.count_rst_6/I[0]
    instance   b2v_inst5.count_rst_6 (cell and)
    output pin b2v_inst5.count_rst_6/OUT
    net        b2v_inst5.count_rst_6
    input  pin b2v_inst5.count_fb_6/B[0]
    instance   b2v_inst5.count_fb_6 (cell mux)
    output pin b2v_inst5.count_fb_6/OUT[0]
    net        b2v_inst5.count_fb_6
    input  pin b2v_inst5.count_latmux_6/B[0]
    instance   b2v_inst5.count_latmux_6 (cell mux)
    output pin b2v_inst5.count_latmux_6/OUT[0]
    net        b2v_inst5.count[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[9]
14) instance b2v_inst5.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[9] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[9]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[9]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[9]
    net        b2v_inst5.un2_count_1[9]
    input  pin b2v_inst5.count_1[9]/I[1]
    instance   b2v_inst5.count_1[9] (cell and)
    output pin b2v_inst5.count_1[9]/OUT
    net        b2v_inst5.count_1[9]
    input  pin b2v_inst5.count_rst_5/I[0]
    instance   b2v_inst5.count_rst_5 (cell and)
    output pin b2v_inst5.count_rst_5/OUT
    net        b2v_inst5.count_rst_5
    input  pin b2v_inst5.count_fb_5/B[0]
    instance   b2v_inst5.count_fb_5 (cell mux)
    output pin b2v_inst5.count_fb_5/OUT[0]
    net        b2v_inst5.count_fb_5
    input  pin b2v_inst5.count_latmux_5/B[0]
    instance   b2v_inst5.count_latmux_5 (cell mux)
    output pin b2v_inst5.count_latmux_5/OUT[0]
    net        b2v_inst5.count[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[10]
15) instance b2v_inst5.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[10] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[10]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[10]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[10]
    net        b2v_inst5.un2_count_1[10]
    input  pin b2v_inst5.count_1[10]/I[1]
    instance   b2v_inst5.count_1[10] (cell and)
    output pin b2v_inst5.count_1[10]/OUT
    net        b2v_inst5.count_1[10]
    input  pin b2v_inst5.count_rst_4/I[0]
    instance   b2v_inst5.count_rst_4 (cell and)
    output pin b2v_inst5.count_rst_4/OUT
    net        b2v_inst5.count_rst_4
    input  pin b2v_inst5.count_fb_4/B[0]
    instance   b2v_inst5.count_fb_4 (cell mux)
    output pin b2v_inst5.count_fb_4/OUT[0]
    net        b2v_inst5.count_fb_4
    input  pin b2v_inst5.count_latmux_4/B[0]
    instance   b2v_inst5.count_latmux_4 (cell mux)
    output pin b2v_inst5.count_latmux_4/OUT[0]
    net        b2v_inst5.count[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[11]
16) instance b2v_inst5.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[11] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[11]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[11]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[11]
    net        b2v_inst5.un2_count_1[11]
    input  pin b2v_inst5.count_rst_3/I[0]
    instance   b2v_inst5.count_rst_3 (cell and)
    output pin b2v_inst5.count_rst_3/OUT
    net        b2v_inst5.count_rst_3
    input  pin b2v_inst5.count_fb_3/B[0]
    instance   b2v_inst5.count_fb_3 (cell mux)
    output pin b2v_inst5.count_fb_3/OUT[0]
    net        b2v_inst5.count_fb_3
    input  pin b2v_inst5.count_latmux_3/B[0]
    instance   b2v_inst5.count_latmux_3 (cell mux)
    output pin b2v_inst5.count_latmux_3/OUT[0]
    net        b2v_inst5.count[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[12]
17) instance b2v_inst5.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[12] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[12]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[12]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[12]
    net        b2v_inst5.un2_count_1[12]
    input  pin b2v_inst5.count_rst_2/I[0]
    instance   b2v_inst5.count_rst_2 (cell and)
    output pin b2v_inst5.count_rst_2/OUT
    net        b2v_inst5.count_rst_2
    input  pin b2v_inst5.count_fb_2/B[0]
    instance   b2v_inst5.count_fb_2 (cell mux)
    output pin b2v_inst5.count_fb_2/OUT[0]
    net        b2v_inst5.count_fb_2
    input  pin b2v_inst5.count_latmux_2/B[0]
    instance   b2v_inst5.count_latmux_2 (cell mux)
    output pin b2v_inst5.count_latmux_2/OUT[0]
    net        b2v_inst5.count[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[13]
18) instance b2v_inst5.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[13] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[13]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[13]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[13]
    net        b2v_inst5.un2_count_1[13]
    input  pin b2v_inst5.count_1[13]/I[1]
    instance   b2v_inst5.count_1[13] (cell and)
    output pin b2v_inst5.count_1[13]/OUT
    net        b2v_inst5.count_1[13]
    input  pin b2v_inst5.count_rst_1/I[0]
    instance   b2v_inst5.count_rst_1 (cell and)
    output pin b2v_inst5.count_rst_1/OUT
    net        b2v_inst5.count_rst_1
    input  pin b2v_inst5.count_fb_1/B[0]
    instance   b2v_inst5.count_fb_1 (cell mux)
    output pin b2v_inst5.count_fb_1/OUT[0]
    net        b2v_inst5.count_fb_1
    input  pin b2v_inst5.count_latmux_1/B[0]
    instance   b2v_inst5.count_latmux_1 (cell mux)
    output pin b2v_inst5.count_latmux_1/OUT[0]
    net        b2v_inst5.count[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[14]
19) instance b2v_inst5.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[14] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[14]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[14]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[14]
    net        b2v_inst5.un2_count_1[14]
    input  pin b2v_inst5.count_rst_0/I[0]
    instance   b2v_inst5.count_rst_0 (cell and)
    output pin b2v_inst5.count_rst_0/OUT
    net        b2v_inst5.count_rst_0
    input  pin b2v_inst5.count_fb_0/B[0]
    instance   b2v_inst5.count_fb_0 (cell mux)
    output pin b2v_inst5.count_fb_0/OUT[0]
    net        b2v_inst5.count_fb_0
    input  pin b2v_inst5.count_latmux_0/B[0]
    instance   b2v_inst5.count_latmux_0 (cell mux)
    output pin b2v_inst5.count_latmux_0/OUT[0]
    net        b2v_inst5.count[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[15]
20) instance b2v_inst5.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst5.count[15] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[15]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[15]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[15]
    net        b2v_inst5.un2_count_1[15]
    input  pin b2v_inst5.count_rst/I[0]
    instance   b2v_inst5.count_rst (cell and)
    output pin b2v_inst5.count_rst/OUT
    net        b2v_inst5.count_rst
    input  pin b2v_inst5.count_fb/B[0]
    instance   b2v_inst5.count_fb (cell mux)
    output pin b2v_inst5.count_fb/OUT[0]
    net        b2v_inst5.count_fb
    input  pin b2v_inst5.count_latmux/B[0]
    instance   b2v_inst5.count_latmux (cell mux)
    output pin b2v_inst5.count_latmux/OUT[0]
    net        b2v_inst5.count[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.func_state[1]
21) instance b2v_inst11.func_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.func_state[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.func_state_i[1]/I[0]
    instance   b2v_inst11.func_state_i[1] (cell inv)
    output pin b2v_inst11.func_state_i[1]/OUT[0]
    net        b2v_inst11.func_state_i_2[1]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.dutycycle_i[8]/I[0]
    instance   b2v_inst11.dutycycle_i[8] (cell inv)
    output pin b2v_inst11.dutycycle_i[8]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[8]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_3/OUT
    net        N_289
    input  pin b2v_inst11.un2_count_clk_17_0_a2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_1 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_1/OUT
    net        N_295
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_298
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_299
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_232
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_57
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":68:10:68:33|Found combinational loop during mapping at net b2v_inst11.un34_clk_100khz
22) instance b2v_inst11.un34_clk_100khz (in view: work.TOP(bdf_type)), output net b2v_inst11.un34_clk_100khz (in view: work.TOP(bdf_type))
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_302
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_57
23) instance b2v_inst11.func_state_1_m2s2_i (in view: work.TOP(bdf_type)), output net N_57 (in view: work.TOP(bdf_type))
    net        N_57
    input  pin b2v_inst11.func_state_1_m2[0]/SEL
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.dutycycle_i[8]/I[0]
    instance   b2v_inst11.dutycycle_i[8] (cell inv)
    output pin b2v_inst11.dutycycle_i[8]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[8]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_3/OUT
    net        N_289
    input  pin b2v_inst11.un2_count_clk_17_0_a2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_1 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_1/OUT
    net        N_295
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_298
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_299
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_232
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_57
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.func_state[0]
24) instance b2v_inst11.func_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.func_state[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_1_m0_0_m2[0]/B[0]
    instance   b2v_inst11.func_state_1_m0_0_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m0_0_m2[0]/OUT[0]
    net        N_191
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_265
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_126
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":84:3:84:4|Found combinational loop during mapping at net N_299
25) instance b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (in view: work.TOP(bdf_type)), output net N_299 (in view: work.TOP(bdf_type))
    net        N_299
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.dutycycle_i[8]/I[0]
    instance   b2v_inst11.dutycycle_i[8] (cell inv)
    output pin b2v_inst11.dutycycle_i[8]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[8]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_3/OUT
    net        N_289
    input  pin b2v_inst11.un2_count_clk_17_0_a2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_1 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_1/OUT
    net        N_295
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_298
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_299
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[0]
26) instance b2v_inst11.dutycycle_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[0]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2_0/OUT
    net        N_300
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.dutycycle_i[8]/I[0]
    instance   b2v_inst11.dutycycle_i[8] (cell inv)
    output pin b2v_inst11.dutycycle_i[8]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[8]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_3/OUT
    net        N_289
    input  pin b2v_inst11.un2_count_clk_17_0_a2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_1 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_1/OUT
    net        N_295
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_298
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_299
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_232
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_57
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_147
    input  pin b2v_inst11.N_147_i/I[0]
    instance   b2v_inst11.N_147_i (cell inv)
    output pin b2v_inst11.N_147_i/OUT[0]
    net        N_147_i_1
    input  pin b2v_inst11.un1_clk_100khz_inv_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_inv_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_inv_i/OUT
    net        N_20
    input  pin b2v_inst11.N_20_i/I[0]
    instance   b2v_inst11.N_20_i (cell inv)
    output pin b2v_inst11.N_20_i/OUT[0]
    net        N_20_i_1
    input  pin b2v_inst11.un1_count_off_1_sqmuxa_8/D0[0]
    instance   b2v_inst11.un1_count_off_1_sqmuxa_8 (cell primux)
    output pin b2v_inst11.un1_count_off_1_sqmuxa_8/OUT[0]
    net        b2v_inst11.un1_count_off_1_sqmuxa_8
    input  pin b2v_inst11.un1_count_off_1_sqmuxa_8_i/I[0]
    instance   b2v_inst11.un1_count_off_1_sqmuxa_8_i (cell inv)
    output pin b2v_inst11.un1_count_off_1_sqmuxa_8_i/OUT[0]
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_i_1
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_a2/I[1]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_a2/OUT
    net        N_296
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_o3/I[1]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_o3 (cell or)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_o3/OUT
    net        N_155
    input  pin b2v_inst11.un1_clk_100khz_25_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_25_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_25_and_i_0/OUT
    net        N_98_f0
    input  pin b2v_inst11.N_98_f0_i/I[0]
    instance   b2v_inst11.N_98_f0_i (cell inv)
    output pin b2v_inst11.N_98_f0_i/OUT[0]
    net        N_98_f0_i
    input  pin b2v_inst11.dutycycle_eena/I[1]
    instance   b2v_inst11.dutycycle_eena (cell or)
    output pin b2v_inst11.dutycycle_eena/OUT
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_en/I[0]
    instance   b2v_inst11.dutycycle_en (cell and)
    output pin b2v_inst11.dutycycle_en/OUT
    net        b2v_inst11.dutycycle_en
    input  pin b2v_inst11.dutycycle_fb/SEL
    instance   b2v_inst11.dutycycle_fb (cell mux)
    output pin b2v_inst11.dutycycle_fb/OUT[0]
    net        b2v_inst11.dutycycle_fb
    input  pin b2v_inst11.dutycycle_latmux/B[0]
    instance   b2v_inst11.dutycycle_latmux (cell mux)
    output pin b2v_inst11.dutycycle_latmux/OUT[0]
    net        b2v_inst11.dutycycle[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Found combinational loop during mapping at net N_155
27) instance b2v_inst11.un1_clk_100khz_26_and_i_o3 (in view: work.TOP(bdf_type)), output net N_155 (in view: work.TOP(bdf_type))
    net        N_155
    input  pin b2v_inst11.un1_clk_100khz_24_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_24_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_24_and_i_0/OUT
    net        N_100_f0
    input  pin b2v_inst11.N_100_f0_i/I[0]
    instance   b2v_inst11.N_100_f0_i (cell inv)
    output pin b2v_inst11.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin b2v_inst11.dutycycle_eena_0/I[1]
    instance   b2v_inst11.dutycycle_eena_0 (cell or)
    output pin b2v_inst11.dutycycle_eena_0/OUT
    net        b2v_inst11.dutycycle_eena_0
    input  pin b2v_inst11.dutycycle_en_0/I[0]
    instance   b2v_inst11.dutycycle_en_0 (cell and)
    output pin b2v_inst11.dutycycle_en_0/OUT
    net        b2v_inst11.dutycycle_en_0
    input  pin b2v_inst11.dutycycle_fb_0/SEL
    instance   b2v_inst11.dutycycle_fb_0 (cell mux)
    output pin b2v_inst11.dutycycle_fb_0/OUT[0]
    net        b2v_inst11.dutycycle_fb_0
    input  pin b2v_inst11.dutycycle_latmux_0/B[0]
    instance   b2v_inst11.dutycycle_latmux_0 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_0/OUT[0]
    net        b2v_inst11.dutycycle[1]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2_0/I[1]
    instance   b2v_inst11.un1_dutycycle_96_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2_0/OUT
    net        N_300
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.dutycycle_i[8]/I[0]
    instance   b2v_inst11.dutycycle_i[8] (cell inv)
    output pin b2v_inst11.dutycycle_i[8]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[8]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_3/OUT
    net        N_289
    input  pin b2v_inst11.un2_count_clk_17_0_a2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_1 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_1/OUT
    net        N_295
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_298
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_299
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_232
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_57
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_147
    input  pin b2v_inst11.N_147_i/I[0]
    instance   b2v_inst11.N_147_i (cell inv)
    output pin b2v_inst11.N_147_i/OUT[0]
    net        N_147_i_1
    input  pin b2v_inst11.un1_clk_100khz_inv_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_inv_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_inv_i/OUT
    net        N_20
    input  pin b2v_inst11.N_20_i/I[0]
    instance   b2v_inst11.N_20_i (cell inv)
    output pin b2v_inst11.N_20_i/OUT[0]
    net        N_20_i_1
    input  pin b2v_inst11.un1_count_off_1_sqmuxa_8/D0[0]
    instance   b2v_inst11.un1_count_off_1_sqmuxa_8 (cell primux)
    output pin b2v_inst11.un1_count_off_1_sqmuxa_8/OUT[0]
    net        b2v_inst11.un1_count_off_1_sqmuxa_8
    input  pin b2v_inst11.un1_count_off_1_sqmuxa_8_i/I[0]
    instance   b2v_inst11.un1_count_off_1_sqmuxa_8_i (cell inv)
    output pin b2v_inst11.un1_count_off_1_sqmuxa_8_i/OUT[0]
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_i_1
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_a2/I[1]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_a2/OUT
    net        N_296
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_o3/I[1]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_o3 (cell or)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_o3/OUT
    net        N_155
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_i_2[0]
28) instance b2v_inst11.func_state_i[0] (in view: work.TOP(bdf_type)), output net b2v_inst11.func_state_i_2[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_clk_100khz_25_and_i_a2/I[1]
    instance   b2v_inst11.un1_clk_100khz_25_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_25_and_i_a2/OUT
    net        N_301
    input  pin b2v_inst11.un1_clk_100khz_25_and_i_o3_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_25_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_25_and_i_o3_0/OUT
    net        N_163_N
    input  pin b2v_inst11.un1_clk_100khz_24_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_24_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_24_and_i_0/OUT
    net        N_100_f0
    input  pin b2v_inst11.N_100_f0_i/I[0]
    instance   b2v_inst11.N_100_f0_i (cell inv)
    output pin b2v_inst11.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin b2v_inst11.dutycycle_eena_0/I[1]
    instance   b2v_inst11.dutycycle_eena_0 (cell or)
    output pin b2v_inst11.dutycycle_eena_0/OUT
    net        b2v_inst11.dutycycle_eena_0
    input  pin b2v_inst11.dutycycle_en_0/I[0]
    instance   b2v_inst11.dutycycle_en_0 (cell and)
    output pin b2v_inst11.dutycycle_en_0/OUT
    net        b2v_inst11.dutycycle_en_0
    input  pin b2v_inst11.dutycycle_fb_0/SEL
    instance   b2v_inst11.dutycycle_fb_0 (cell mux)
    output pin b2v_inst11.dutycycle_fb_0/OUT[0]
    net        b2v_inst11.dutycycle_fb_0
    input  pin b2v_inst11.dutycycle_latmux_0/B[0]
    instance   b2v_inst11.dutycycle_latmux_0 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_0/OUT[0]
    net        b2v_inst11.dutycycle[1]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2_0/I[1]
    instance   b2v_inst11.un1_dutycycle_96_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2_0/OUT
    net        N_300
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[1]
29) instance b2v_inst11.dutycycle_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[1]
    input  pin b2v_inst11.dutycycle_i[1]/I[0]
    instance   b2v_inst11.dutycycle_i[1] (cell inv)
    output pin b2v_inst11.dutycycle_i[1]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[1]
    input  pin b2v_inst11.un1_clk_100khz_24_and_i_a3/I[1]
    instance   b2v_inst11.un1_clk_100khz_24_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_24_and_i_a3/OUT
    net        N_244
    input  pin b2v_inst11.un1_clk_100khz_24_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_24_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_24_and_i_0/OUT
    net        N_100_f0
    input  pin b2v_inst11.N_100_f0_i/I[0]
    instance   b2v_inst11.N_100_f0_i (cell inv)
    output pin b2v_inst11.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin b2v_inst11.dutycycle_eena_0/I[1]
    instance   b2v_inst11.dutycycle_eena_0 (cell or)
    output pin b2v_inst11.dutycycle_eena_0/OUT
    net        b2v_inst11.dutycycle_eena_0
    input  pin b2v_inst11.dutycycle_en_0/I[0]
    instance   b2v_inst11.dutycycle_en_0 (cell and)
    output pin b2v_inst11.dutycycle_en_0/OUT
    net        b2v_inst11.dutycycle_en_0
    input  pin b2v_inst11.dutycycle_fb_0/SEL
    instance   b2v_inst11.dutycycle_fb_0 (cell mux)
    output pin b2v_inst11.dutycycle_fb_0/OUT[0]
    net        b2v_inst11.dutycycle_fb_0
    input  pin b2v_inst11.dutycycle_latmux_0/B[0]
    instance   b2v_inst11.dutycycle_latmux_0 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_0/OUT[0]
    net        b2v_inst11.dutycycle[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net N_147_i_1
30) instance b2v_inst11.N_147_i (in view: work.TOP(bdf_type)), output net N_147_i_1 (in view: work.TOP(bdf_type))
    net        N_147_i_1
    input  pin b2v_inst11.un1_dutycycle_94[15:0]/D1[1]
    instance   b2v_inst11.un1_dutycycle_94[15:0] (cell add)
    output pin b2v_inst11.un1_dutycycle_94[15:0]/OUT[1]
    net        b2v_inst11.un1_dutycycle_94[1]
    input  pin b2v_inst11.un1_dutycycle_94_i[1]/I[0]
    instance   b2v_inst11.un1_dutycycle_94_i[1] (cell inv)
    output pin b2v_inst11.un1_dutycycle_94_i[1]/OUT[0]
    net        b2v_inst11.un1_dutycycle_94_i_1[1]
    input  pin b2v_inst11.dutycycle_1_0_iv_0_m3[1]/A[0]
    instance   b2v_inst11.dutycycle_1_0_iv_0_m3[1] (cell mux)
    output pin b2v_inst11.dutycycle_1_0_iv_0_m3[1]/OUT[0]
    net        N_185
    input  pin b2v_inst11.dutycycle_1_0_iv_0[1]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_0[1] (cell or)
    output pin b2v_inst11.dutycycle_1_0_iv_0[1]/OUT
    net        b2v_inst11.dutycycle_1_0[1]
    input  pin b2v_inst11.dutycycle_1_0_i[1]/I[0]
    instance   b2v_inst11.dutycycle_1_0_i[1] (cell inv)
    output pin b2v_inst11.dutycycle_1_0_i[1]/OUT[0]
    net        b2v_inst11.dutycycle_1_0_i_3[1]
    input  pin b2v_inst11.dutycycle_rst_0/I[0]
    instance   b2v_inst11.dutycycle_rst_0 (cell and)
    output pin b2v_inst11.dutycycle_rst_0/OUT
    net        b2v_inst11.dutycycle_rst_0
    input  pin b2v_inst11.dutycycle_fb_0/B[0]
    instance   b2v_inst11.dutycycle_fb_0 (cell mux)
    output pin b2v_inst11.dutycycle_fb_0/OUT[0]
    net        b2v_inst11.dutycycle_fb_0
    input  pin b2v_inst11.dutycycle_latmux_0/B[0]
    instance   b2v_inst11.dutycycle_latmux_0 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_0/OUT[0]
    net        b2v_inst11.dutycycle[1]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2_0/I[1]
    instance   b2v_inst11.un1_dutycycle_96_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2_0/OUT
    net        N_300
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.dutycycle_i[8]/I[0]
    instance   b2v_inst11.dutycycle_i[8] (cell inv)
    output pin b2v_inst11.dutycycle_i[8]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[8]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_3/OUT
    net        N_289
    input  pin b2v_inst11.un2_count_clk_17_0_a2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_1 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_1/OUT
    net        N_295
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_298
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_299
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_232
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_57
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_147
    input  pin b2v_inst11.N_147_i/I[0]
    instance   b2v_inst11.N_147_i (cell inv)
    output pin b2v_inst11.N_147_i/OUT[0]
    net        N_147_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[6]
31) instance b2v_inst11.dutycycle_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[6] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_2_0/OUT
    net        N_274_2
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_7/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_7 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_7/OUT
    net        N_274_N
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_o2_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_o2_0/OUT
    net        N_130_1_N
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_o2_4/OUT
    net        N_130_N
    input  pin b2v_inst11.N_130_N_i/I[0]
    instance   b2v_inst11.N_130_N_i (cell inv)
    output pin b2v_inst11.N_130_N_i/OUT[0]
    net        N_130_N_i
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net b2v_inst11.un2_count_clk_15_1
32) instance b2v_inst11.un2_count_clk_15_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.un2_count_clk_15_1 (in view: work.TOP(bdf_type))
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_8/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_8 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_8/OUT
    net        N_276_N
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_o2_3/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_o2_3 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_o2_3/OUT
    net        N_130_2_N
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_o2_4/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_o2_4/OUT
    net        N_130_N
    input  pin b2v_inst11.N_130_N_i/I[0]
    instance   b2v_inst11.N_130_N_i (cell inv)
    output pin b2v_inst11.N_130_N_i/OUT[0]
    net        N_130_N_i
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle_i_2[6]
33) instance b2v_inst11.dutycycle_i[6] (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle_i_2[6] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_5/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_5 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_5/OUT
    net        N_277_N
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_o2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_o2_3 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_o2_3/OUT
    net        N_130_2_N
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_o2_4/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_o2_4/OUT
    net        N_130_N
    input  pin b2v_inst11.N_130_N_i/I[0]
    instance   b2v_inst11.N_130_N_i (cell inv)
    output pin b2v_inst11.N_130_N_i/OUT[0]
    net        N_130_N_i
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Found combinational loop during mapping at net N_314
34) instance b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (in view: work.TOP(bdf_type)), output net N_314 (in view: work.TOP(bdf_type))
    net        N_314
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a3/OUT
    net        N_236
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_20_i_1
35) instance b2v_inst11.N_20_i (in view: work.TOP(bdf_type)), output net N_20_i_1 (in view: work.TOP(bdf_type))
    net        N_20_i_1
    input  pin b2v_inst11.un1_dutycycle_172/D0[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_m2/A[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_212
    input  pin b2v_inst11.N_212_i/I[0]
    instance   b2v_inst11.N_212_i (cell inv)
    output pin b2v_inst11.N_212_i/OUT[0]
    net        N_212_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_70_f0
    input  pin b2v_inst11.N_70_f0_i/I[0]
    instance   b2v_inst11.N_70_f0_i (cell inv)
    output pin b2v_inst11.N_70_f0_i/OUT[0]
    net        N_70_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.func_state_1_m2s2_i_a2/I[1]
    instance   b2v_inst11.func_state_1_m2s2_i_a2 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_322
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_237
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.dutycycle_i[8]/I[0]
    instance   b2v_inst11.dutycycle_i[8] (cell inv)
    output pin b2v_inst11.dutycycle_i[8]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[8]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_3/OUT
    net        N_289
    input  pin b2v_inst11.un2_count_clk_17_0_a2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_1 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_1/OUT
    net        N_295
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_298
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_299
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_232
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_57
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_147
    input  pin b2v_inst11.N_147_i/I[0]
    instance   b2v_inst11.N_147_i (cell inv)
    output pin b2v_inst11.N_147_i/OUT[0]
    net        N_147_i_1
    input  pin b2v_inst11.un1_clk_100khz_inv_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_inv_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_inv_i/OUT
    net        N_20
    input  pin b2v_inst11.N_20_i/I[0]
    instance   b2v_inst11.N_20_i (cell inv)
    output pin b2v_inst11.N_20_i/OUT[0]
    net        N_20_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[5]
36) instance b2v_inst11.dutycycle_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[5] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_i[5]/I[0]
    instance   b2v_inst11.dutycycle_i[5] (cell inv)
    output pin b2v_inst11.dutycycle_i[5]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[5]
    input  pin b2v_inst11.un1_dutycycle_58_i/I[1]
    instance   b2v_inst11.un1_dutycycle_58_i (cell or)
    output pin b2v_inst11.un1_dutycycle_58_i/OUT
    net        N_114
    input  pin b2v_inst11.N_114_i/I[0]
    instance   b2v_inst11.N_114_i (cell inv)
    output pin b2v_inst11.N_114_i/OUT[0]
    net        N_114_i_1
    input  pin b2v_inst11.un1_dutycycle_172/D0[1]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_m2/A[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_212
    input  pin b2v_inst11.N_212_i/I[0]
    instance   b2v_inst11.N_212_i (cell inv)
    output pin b2v_inst11.N_212_i/OUT[0]
    net        N_212_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_70_f0
    input  pin b2v_inst11.N_70_f0_i/I[0]
    instance   b2v_inst11.N_70_f0_i (cell inv)
    output pin b2v_inst11.N_70_f0_i/OUT[0]
    net        N_70_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_147
37) instance b2v_inst11.un2_count_clk_17_0_o3 (in view: work.TOP(bdf_type)), output net N_147 (in view: work.TOP(bdf_type))
    net        N_147
    input  pin b2v_inst11.un2_count_clk_17_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0/OUT
    net        b2v_inst11.un2_count_clk_17_0
    input  pin b2v_inst11.un2_count_clk_17_0_i/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_i (cell inv)
    output pin b2v_inst11.un2_count_clk_17_0_i/OUT[0]
    net        b2v_inst11.un2_count_clk_17_0_i_3
    input  pin b2v_inst11.un1_dutycycle_172/D1[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_m2/A[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_212
    input  pin b2v_inst11.N_212_i/I[0]
    instance   b2v_inst11.N_212_i (cell inv)
    output pin b2v_inst11.N_212_i/OUT[0]
    net        N_212_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_70_f0
    input  pin b2v_inst11.N_70_f0_i/I[0]
    instance   b2v_inst11.N_70_f0_i (cell inv)
    output pin b2v_inst11.N_70_f0_i/OUT[0]
    net        N_70_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.func_state_1_m2s2_i_a2/I[1]
    instance   b2v_inst11.func_state_1_m2s2_i_a2 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_322
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_237
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.dutycycle_i[8]/I[0]
    instance   b2v_inst11.dutycycle_i[8] (cell inv)
    output pin b2v_inst11.dutycycle_i[8]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[8]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_3/OUT
    net        N_289
    input  pin b2v_inst11.un2_count_clk_17_0_a2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_1 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_1/OUT
    net        N_295
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_298
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_299
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_232
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_57
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_147
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_298
38) instance b2v_inst11.un2_count_clk_17_0_a2 (in view: work.TOP(bdf_type)), output net N_298 (in view: work.TOP(bdf_type))
    net        N_298
    input  pin b2v_inst11.un2_count_clk_17_0_a3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a3/OUT
    net        N_228
    input  pin b2v_inst11.un2_count_clk_17_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0/OUT
    net        b2v_inst11.un2_count_clk_17_0
    input  pin b2v_inst11.un2_count_clk_17_0_i/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_i (cell inv)
    output pin b2v_inst11.un2_count_clk_17_0_i/OUT[0]
    net        b2v_inst11.un2_count_clk_17_0_i_3
    input  pin b2v_inst11.un1_dutycycle_172/D1[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_m2/A[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_212
    input  pin b2v_inst11.N_212_i/I[0]
    instance   b2v_inst11.N_212_i (cell inv)
    output pin b2v_inst11.N_212_i/OUT[0]
    net        N_212_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_70_f0
    input  pin b2v_inst11.N_70_f0_i/I[0]
    instance   b2v_inst11.N_70_f0_i (cell inv)
    output pin b2v_inst11.N_70_f0_i/OUT[0]
    net        N_70_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.func_state_1_m2s2_i_a2/I[1]
    instance   b2v_inst11.func_state_1_m2s2_i_a2 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_322
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_237
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.dutycycle_i[8]/I[0]
    instance   b2v_inst11.dutycycle_i[8] (cell inv)
    output pin b2v_inst11.dutycycle_i[8]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[8]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_3/OUT
    net        N_289
    input  pin b2v_inst11.un2_count_clk_17_0_a2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_1 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_1/OUT
    net        N_295
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_298
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_303
39) instance b2v_inst11.un2_count_clk_17_0_a2_0 (in view: work.TOP(bdf_type)), output net N_303 (in view: work.TOP(bdf_type))
    net        N_303
    input  pin b2v_inst11.un2_count_clk_17_0_a3/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a3/OUT
    net        N_228
    input  pin b2v_inst11.un2_count_clk_17_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0/OUT
    net        b2v_inst11.un2_count_clk_17_0
    input  pin b2v_inst11.un2_count_clk_17_0_i/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_i (cell inv)
    output pin b2v_inst11.un2_count_clk_17_0_i/OUT[0]
    net        b2v_inst11.un2_count_clk_17_0_i_3
    input  pin b2v_inst11.un1_dutycycle_172/D1[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_m2/A[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_212
    input  pin b2v_inst11.N_212_i/I[0]
    instance   b2v_inst11.N_212_i (cell inv)
    output pin b2v_inst11.N_212_i/OUT[0]
    net        N_212_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_70_f0
    input  pin b2v_inst11.N_70_f0_i/I[0]
    instance   b2v_inst11.N_70_f0_i (cell inv)
    output pin b2v_inst11.N_70_f0_i/OUT[0]
    net        N_70_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.func_state_1_m2s2_i_a2/I[1]
    instance   b2v_inst11.func_state_1_m2s2_i_a2 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_322
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_237
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Found combinational loop during mapping at net N_3_0
40) instance b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (in view: work.TOP(bdf_type)), output net N_3_0 (in view: work.TOP(bdf_type))
    net        N_3_0
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_i/OUT
    net        N_2_5
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.dutycycle_i[3]/I[0]
    instance   b2v_inst11.dutycycle_i[3] (cell inv)
    output pin b2v_inst11.dutycycle_i[3]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[3]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2/OUT
    net        N_288
    input  pin b2v_inst11.un1_dutycycle_96_0_a3_1/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a3_1 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a3_1/OUT
    net        b2v_inst11.un1_dutycycle_96_1
    input  pin b2v_inst11.un1_dutycycle_96_0_a3/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a3 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a3/OUT
    net        b2v_inst11.un1_dutycycle_96
    input  pin b2v_inst11.un1_dutycycle_172/D2[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_m2/A[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_212
    input  pin b2v_inst11.N_212_i/I[0]
    instance   b2v_inst11.N_212_i (cell inv)
    output pin b2v_inst11.N_212_i/OUT[0]
    net        N_212_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_70_f0
    input  pin b2v_inst11.N_70_f0_i/I[0]
    instance   b2v_inst11.N_70_f0_i (cell inv)
    output pin b2v_inst11.N_70_f0_i/OUT[0]
    net        N_70_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.func_state_1_m2s2_i_a2/I[1]
    instance   b2v_inst11.func_state_1_m2s2_i_a2 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_322
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_237
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_314
    input  pin b2v_inst11.func_state_1_ss0_i_0_a2/I[1]
    instance   b2v_inst11.func_state_1_ss0_i_0_a2 (cell and)
    output pin b2v_inst11.func_state_1_ss0_i_0_a2/OUT
    net        N_331
    input  pin b2v_inst11.func_state_1_m0_0_a3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_a3[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a3[0]/OUT
    net        N_234
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_261_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_261_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_1/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_1 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_1/OUT
    net        b2v_inst11.un2_count_clk_1_0
    input  pin b2v_inst11.un2_count_clk_1_9/I[0]
    instance   b2v_inst11.un2_count_clk_1_9 (cell and)
    output pin b2v_inst11.un2_count_clk_1_9/OUT
    net        b2v_inst11.un2_count_clk_1_9
    input  pin b2v_inst11.op_eq\.un29_clk_100khz_13/I[0]
    instance   b2v_inst11.op_eq\.un29_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un29_clk_100khz_13/OUT
    net        b2v_inst11.un2_count_clk_13_1
    input  pin b2v_inst11.un2_count_clk_15_0/I[0]
    instance   b2v_inst11.un2_count_clk_15_0 (cell and)
    output pin b2v_inst11.un2_count_clk_15_0/OUT
    net        b2v_inst11.un2_count_clk_15_1
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[3]
41) instance b2v_inst11.dutycycle_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[3] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_i_a3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_i_a3_0/OUT
    net        N_4_1
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_i/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_i/OUT
    net        N_2_5
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Found combinational loop during mapping at net N_307
42) instance b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (in view: work.TOP(bdf_type)), output net N_307 (in view: work.TOP(bdf_type))
    net        N_307
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_138
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2/OUT
    net        N_347
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_i3_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_i3_4 (cell inv)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_i3_4/OUT[0]
    net        N_347_N_li
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_i_a3_0/I[5]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_i_a3_0/OUT
    net        N_4_1
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_i/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_i/OUT
    net        N_2_5
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.dutycycle_i[3]/I[0]
    instance   b2v_inst11.dutycycle_i[3] (cell inv)
    output pin b2v_inst11.dutycycle_i[3]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[3]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2/OUT
    net        N_288
    input  pin b2v_inst11.un1_dutycycle_96_0_a3_1/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a3_1 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a3_1/OUT
    net        b2v_inst11.un1_dutycycle_96_1
    input  pin b2v_inst11.un1_dutycycle_96_0_a3/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a3 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a3/OUT
    net        b2v_inst11.un1_dutycycle_96
    input  pin b2v_inst11.un1_dutycycle_172/D2[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_m2/A[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_212
    input  pin b2v_inst11.N_212_i/I[0]
    instance   b2v_inst11.N_212_i (cell inv)
    output pin b2v_inst11.N_212_i/OUT[0]
    net        N_212_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_70_f0
    input  pin b2v_inst11.N_70_f0_i/I[0]
    instance   b2v_inst11.N_70_f0_i (cell inv)
    output pin b2v_inst11.N_70_f0_i/OUT[0]
    net        N_70_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.func_state_1_m2s2_i_a2/I[1]
    instance   b2v_inst11.func_state_1_m2s2_i_a2 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_322
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_237
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_72_f0
    input  pin b2v_inst11.N_72_f0_i/I[0]
    instance   b2v_inst11.N_72_f0_i (cell inv)
    output pin b2v_inst11.N_72_f0_i/OUT[0]
    net        N_72_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_303
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_307
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":84:3:84:4|Found combinational loop during mapping at net N_322
43) instance b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (in view: work.TOP(bdf_type)), output net N_322 (in view: work.TOP(bdf_type))
    net        N_322
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_138
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2/OUT
    net        N_347
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_i3_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_i3_4 (cell inv)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_i3_4/OUT[0]
    net        N_347_N_li
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_i_a3_0/I[5]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_i_a3_0/OUT
    net        N_4_1
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_i/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_i/OUT
    net        N_2_5
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.dutycycle_i[3]/I[0]
    instance   b2v_inst11.dutycycle_i[3] (cell inv)
    output pin b2v_inst11.dutycycle_i[3]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[3]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2/OUT
    net        N_288
    input  pin b2v_inst11.un1_dutycycle_96_0_a3_1/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a3_1 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a3_1/OUT
    net        b2v_inst11.un1_dutycycle_96_1
    input  pin b2v_inst11.un1_dutycycle_96_0_a3/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a3 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a3/OUT
    net        b2v_inst11.un1_dutycycle_96
    input  pin b2v_inst11.un1_dutycycle_172/D2[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_m2/A[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_212
    input  pin b2v_inst11.N_212_i/I[0]
    instance   b2v_inst11.N_212_i (cell inv)
    output pin b2v_inst11.N_212_i/OUT[0]
    net        N_212_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_70_f0
    input  pin b2v_inst11.N_70_f0_i/I[0]
    instance   b2v_inst11.N_70_f0_i (cell inv)
    output pin b2v_inst11.N_70_f0_i/OUT[0]
    net        N_70_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.func_state_1_m2s2_i_a2/I[1]
    instance   b2v_inst11.func_state_1_m2s2_i_a2 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_322
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[2]
44) instance b2v_inst11.dutycycle_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[2] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[2]
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_m2/SEL
    instance   b2v_inst11.un1_clk_100khz_26_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_m2/OUT[0]
    net        N_210
    input  pin b2v_inst11.N_210_i/I[0]
    instance   b2v_inst11.N_210_i (cell inv)
    output pin b2v_inst11.N_210_i/OUT[0]
    net        N_210_i_1
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_a3/OUT
    net        N_242
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_0/OUT
    net        N_96_f0
    input  pin b2v_inst11.N_96_f0_i/I[0]
    instance   b2v_inst11.N_96_f0_i (cell inv)
    output pin b2v_inst11.N_96_f0_i/OUT[0]
    net        N_96_f0_i
    input  pin b2v_inst11.dutycycle_eena_1/I[1]
    instance   b2v_inst11.dutycycle_eena_1 (cell or)
    output pin b2v_inst11.dutycycle_eena_1/OUT
    net        b2v_inst11.dutycycle_eena_1
    input  pin b2v_inst11.dutycycle_en_1/I[0]
    instance   b2v_inst11.dutycycle_en_1 (cell and)
    output pin b2v_inst11.dutycycle_en_1/OUT
    net        b2v_inst11.dutycycle_en_1
    input  pin b2v_inst11.dutycycle_fb_1/SEL
    instance   b2v_inst11.dutycycle_fb_1 (cell mux)
    output pin b2v_inst11.dutycycle_fb_1/OUT[0]
    net        b2v_inst11.dutycycle_fb_1
    input  pin b2v_inst11.dutycycle_latmux_1/B[0]
    instance   b2v_inst11.dutycycle_latmux_1 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_1/OUT[0]
    net        b2v_inst11.dutycycle[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[4]
45) instance b2v_inst11.dutycycle_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[4] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[4]
    input  pin b2v_inst11.un1_clk_100khz_40_and_i_i_a3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_40_and_i_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_40_and_i_i_a3_0/OUT
    net        N_4_5
    input  pin b2v_inst11.un1_clk_100khz_40_and_i_i/I[1]
    instance   b2v_inst11.un1_clk_100khz_40_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_40_and_i_i/OUT
    net        N_2_9
    input  pin b2v_inst11.dutycycle_eena_6/I[1]
    instance   b2v_inst11.dutycycle_eena_6 (cell or)
    output pin b2v_inst11.dutycycle_eena_6/OUT
    net        b2v_inst11.dutycycle_eena_6
    input  pin b2v_inst11.dutycycle_en_6/I[0]
    instance   b2v_inst11.dutycycle_en_6 (cell and)
    output pin b2v_inst11.dutycycle_en_6/OUT
    net        b2v_inst11.dutycycle_en_6
    input  pin b2v_inst11.dutycycle_fb_6/SEL
    instance   b2v_inst11.dutycycle_fb_6 (cell mux)
    output pin b2v_inst11.dutycycle_fb_6/OUT[0]
    net        b2v_inst11.dutycycle_fb_6
    input  pin b2v_inst11.dutycycle_latmux_6/B[0]
    instance   b2v_inst11.dutycycle_latmux_6 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_6/OUT[0]
    net        b2v_inst11.dutycycle[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[7]
46) instance b2v_inst11.dutycycle_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[7] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[7]
    input  pin b2v_inst11.un1_clk_100khz_36_and_i_i_a3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_36_and_i_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_36_and_i_i_a3_0/OUT
    net        N_4_3
    input  pin b2v_inst11.un1_clk_100khz_36_and_i_i/I[1]
    instance   b2v_inst11.un1_clk_100khz_36_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_36_and_i_i/OUT
    net        N_2_7
    input  pin b2v_inst11.dutycycle_eena_5/I[1]
    instance   b2v_inst11.dutycycle_eena_5 (cell or)
    output pin b2v_inst11.dutycycle_eena_5/OUT
    net        b2v_inst11.dutycycle_eena_5
    input  pin b2v_inst11.dutycycle_en_5/I[0]
    instance   b2v_inst11.dutycycle_en_5 (cell and)
    output pin b2v_inst11.dutycycle_en_5/OUT
    net        b2v_inst11.dutycycle_en_5
    input  pin b2v_inst11.dutycycle_fb_5/SEL
    instance   b2v_inst11.dutycycle_fb_5 (cell mux)
    output pin b2v_inst11.dutycycle_fb_5/OUT[0]
    net        b2v_inst11.dutycycle_fb_5
    input  pin b2v_inst11.dutycycle_latmux_5/B[0]
    instance   b2v_inst11.dutycycle_latmux_5 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_5/OUT[0]
    net        b2v_inst11.dutycycle[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk_en
47) instance b2v_inst11.count_clk_en (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk_en (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_14/SEL
    instance   b2v_inst11.count_clk_fb_14 (cell mux)
    output pin b2v_inst11.count_clk_fb_14/OUT[0]
    net        b2v_inst11.count_clk_fb_14
    input  pin b2v_inst11.count_clk_latmux_14/B[0]
    instance   b2v_inst11.count_clk_latmux_14 (cell mux)
    output pin b2v_inst11.count_clk_latmux_14/OUT[0]
    net        b2v_inst11.count_clk[10]
    input  pin b2v_inst11.count_clk_i[10]/I[0]
    instance   b2v_inst11.count_clk_i[10] (cell inv)
    output pin b2v_inst11.count_clk_i[10]/OUT[0]
    net        b2v_inst11.count_clk_i_3[10]
    input  pin b2v_inst11.op_eq\.un40_clk_100khz_6/I[0]
    instance   b2v_inst11.op_eq\.un40_clk_100khz_6 (cell and)
    output pin b2v_inst11.op_eq\.un40_clk_100khz_6/OUT
    net        b2v_inst11.op_eq\.un40_clk_100khz_6
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_308
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_309
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2/OUT
    net        N_338
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/I[2]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_262_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_338
48) instance b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2 (in view: work.TOP(bdf_type)), output net N_338 (in view: work.TOP(bdf_type))
    net        N_338
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_1/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_1 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_1/OUT
    net        N_252
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_3/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_3 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_3/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_3
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[10]/I[0]
    instance   b2v_inst11.count_clk_1[10] (cell and)
    output pin b2v_inst11.count_clk_1[10]/OUT
    net        b2v_inst11.count_clk_1[10]
    input  pin b2v_inst11.count_clk_fb_14/B[0]
    instance   b2v_inst11.count_clk_fb_14 (cell mux)
    output pin b2v_inst11.count_clk_fb_14/OUT[0]
    net        b2v_inst11.count_clk_fb_14
    input  pin b2v_inst11.count_clk_latmux_14/B[0]
    instance   b2v_inst11.count_clk_latmux_14 (cell mux)
    output pin b2v_inst11.count_clk_latmux_14/OUT[0]
    net        b2v_inst11.count_clk[10]
    input  pin b2v_inst11.count_clk_i[10]/I[0]
    instance   b2v_inst11.count_clk_i[10] (cell inv)
    output pin b2v_inst11.count_clk_i[10]/OUT[0]
    net        b2v_inst11.count_clk_i_3[10]
    input  pin b2v_inst11.op_eq\.un40_clk_100khz_6/I[0]
    instance   b2v_inst11.op_eq\.un40_clk_100khz_6 (cell and)
    output pin b2v_inst11.op_eq\.un40_clk_100khz_6/OUT
    net        b2v_inst11.op_eq\.un40_clk_100khz_6
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_308
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_309
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2/OUT
    net        N_338
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_309
49) instance b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2 (in view: work.TOP(bdf_type)), output net N_309 (in view: work.TOP(bdf_type))
    net        N_309
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_340
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_251
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[10]/I[0]
    instance   b2v_inst11.count_clk_1[10] (cell and)
    output pin b2v_inst11.count_clk_1[10]/OUT
    net        b2v_inst11.count_clk_1[10]
    input  pin b2v_inst11.count_clk_fb_14/B[0]
    instance   b2v_inst11.count_clk_fb_14 (cell mux)
    output pin b2v_inst11.count_clk_fb_14/OUT[0]
    net        b2v_inst11.count_clk_fb_14
    input  pin b2v_inst11.count_clk_latmux_14/B[0]
    instance   b2v_inst11.count_clk_latmux_14 (cell mux)
    output pin b2v_inst11.count_clk_latmux_14/OUT[0]
    net        b2v_inst11.count_clk[10]
    input  pin b2v_inst11.count_clk_i[10]/I[0]
    instance   b2v_inst11.count_clk_i[10] (cell inv)
    output pin b2v_inst11.count_clk_i[10]/OUT[0]
    net        b2v_inst11.count_clk_i_3[10]
    input  pin b2v_inst11.op_eq\.un40_clk_100khz_6/I[0]
    instance   b2v_inst11.op_eq\.un40_clk_100khz_6 (cell and)
    output pin b2v_inst11.op_eq\.un40_clk_100khz_6/OUT
    net        b2v_inst11.op_eq\.un40_clk_100khz_6
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_308
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_309
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
50) instance b2v_inst11.un1_count_clk_1_sqmuxa_0_i (in view: work.TOP(bdf_type)), output net b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3 (in view: work.TOP(bdf_type))
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[1]/I[0]
    instance   b2v_inst11.count_clk_1[1] (cell and)
    output pin b2v_inst11.count_clk_1[1]/OUT
    net        b2v_inst11.count_clk_1[1]
    input  pin b2v_inst11.count_clk_fb_7/B[0]
    instance   b2v_inst11.count_clk_fb_7 (cell mux)
    output pin b2v_inst11.count_clk_fb_7/OUT[0]
    net        b2v_inst11.count_clk_fb_7
    input  pin b2v_inst11.count_clk_latmux_7/B[0]
    instance   b2v_inst11.count_clk_latmux_7 (cell mux)
    output pin b2v_inst11.count_clk_latmux_7/OUT[0]
    net        b2v_inst11.count_clk[1]
    input  pin b2v_inst11.count_clk_i[1]/I[0]
    instance   b2v_inst11.count_clk_i[1] (cell inv)
    output pin b2v_inst11.count_clk_i[1]/OUT[0]
    net        b2v_inst11.count_clk_i_3[1]
    input  pin b2v_inst11.op_eq\.un40_clk_100khz_7/I[0]
    instance   b2v_inst11.op_eq\.un40_clk_100khz_7 (cell and)
    output pin b2v_inst11.op_eq\.un40_clk_100khz_7/OUT
    net        b2v_inst11.op_eq\.un40_clk_100khz_7
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_335
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_340
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_251
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[0]
51) instance b2v_inst11.count_clk_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[0]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[0]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[0]
    net        b2v_inst11.un1_count_clk_2[0]
    input  pin b2v_inst11.count_clk_1[0]/I[1]
    instance   b2v_inst11.count_clk_1[0] (cell and)
    output pin b2v_inst11.count_clk_1[0]/OUT
    net        b2v_inst11.count_clk_1[0]
    input  pin b2v_inst11.count_clk_fb_8/B[0]
    instance   b2v_inst11.count_clk_fb_8 (cell mux)
    output pin b2v_inst11.count_clk_fb_8/OUT[0]
    net        b2v_inst11.count_clk_fb_8
    input  pin b2v_inst11.count_clk_latmux_8/B[0]
    instance   b2v_inst11.count_clk_latmux_8 (cell mux)
    output pin b2v_inst11.count_clk_latmux_8/OUT[0]
    net        b2v_inst11.count_clk[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[1]
52) instance b2v_inst11.count_clk_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[1]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[1]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[1]
    net        b2v_inst11.un1_count_clk_2[1]
    input  pin b2v_inst11.count_clk_1[1]/I[1]
    instance   b2v_inst11.count_clk_1[1] (cell and)
    output pin b2v_inst11.count_clk_1[1]/OUT
    net        b2v_inst11.count_clk_1[1]
    input  pin b2v_inst11.count_clk_fb_7/B[0]
    instance   b2v_inst11.count_clk_fb_7 (cell mux)
    output pin b2v_inst11.count_clk_fb_7/OUT[0]
    net        b2v_inst11.count_clk_fb_7
    input  pin b2v_inst11.count_clk_latmux_7/B[0]
    instance   b2v_inst11.count_clk_latmux_7 (cell mux)
    output pin b2v_inst11.count_clk_latmux_7/OUT[0]
    net        b2v_inst11.count_clk[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[2]
53) instance b2v_inst11.count_clk_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[2] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[2]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[5]
    net        b2v_inst11.un1_count_clk_2[5]
    input  pin b2v_inst11.count_clk_1[5]/I[1]
    instance   b2v_inst11.count_clk_1[5] (cell and)
    output pin b2v_inst11.count_clk_1[5]/OUT
    net        b2v_inst11.count_clk_1[5]
    input  pin b2v_inst11.count_clk_fb_3/B[0]
    instance   b2v_inst11.count_clk_fb_3 (cell mux)
    output pin b2v_inst11.count_clk_fb_3/OUT[0]
    net        b2v_inst11.count_clk_fb_3
    input  pin b2v_inst11.count_clk_latmux_3/B[0]
    instance   b2v_inst11.count_clk_latmux_3 (cell mux)
    output pin b2v_inst11.count_clk_latmux_3/OUT[0]
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.count_clk_i[5]/I[0]
    instance   b2v_inst11.count_clk_i[5] (cell inv)
    output pin b2v_inst11.count_clk_i[5]/OUT[0]
    net        b2v_inst11.count_clk_i_3[5]
    input  pin b2v_inst11.op_eq\.un40_clk_100khz_7/I[1]
    instance   b2v_inst11.op_eq\.un40_clk_100khz_7 (cell and)
    output pin b2v_inst11.op_eq\.un40_clk_100khz_7/OUT
    net        b2v_inst11.op_eq\.un40_clk_100khz_7
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_335
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_340
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_251
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[10]/I[0]
    instance   b2v_inst11.count_clk_1[10] (cell and)
    output pin b2v_inst11.count_clk_1[10]/OUT
    net        b2v_inst11.count_clk_1[10]
    input  pin b2v_inst11.count_clk_fb_14/B[0]
    instance   b2v_inst11.count_clk_fb_14 (cell mux)
    output pin b2v_inst11.count_clk_fb_14/OUT[0]
    net        b2v_inst11.count_clk_fb_14
    input  pin b2v_inst11.count_clk_latmux_14/B[0]
    instance   b2v_inst11.count_clk_latmux_14 (cell mux)
    output pin b2v_inst11.count_clk_latmux_14/OUT[0]
    net        b2v_inst11.count_clk[10]
    input  pin b2v_inst11.count_clk_i[10]/I[0]
    instance   b2v_inst11.count_clk_i[10] (cell inv)
    output pin b2v_inst11.count_clk_i[10]/OUT[0]
    net        b2v_inst11.count_clk_i_3[10]
    input  pin b2v_inst11.op_eq\.un40_clk_100khz_6/I[0]
    instance   b2v_inst11.op_eq\.un40_clk_100khz_6 (cell and)
    output pin b2v_inst11.op_eq\.un40_clk_100khz_6/OUT
    net        b2v_inst11.op_eq\.un40_clk_100khz_6
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_308
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_309
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2/OUT
    net        N_338
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/I[2]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_262_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_125_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
    input  pin b2v_inst11.un1_func_state25_4_i_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2_2_0/OUT
    net        N_258_2
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_258
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_124_1_N
    input  pin b2v_inst11.un1_func_state25_4_i_o3_3/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o3_3 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_3/OUT
    net        N_124_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[3]
54) instance b2v_inst11.count_clk_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[3] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[3]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[3]
    net        b2v_inst11.un1_count_clk_2[3]
    input  pin b2v_inst11.count_clk_1[3]/I[1]
    instance   b2v_inst11.count_clk_1[3] (cell and)
    output pin b2v_inst11.count_clk_1[3]/OUT
    net        b2v_inst11.count_clk_1[3]
    input  pin b2v_inst11.count_clk_fb_5/B[0]
    instance   b2v_inst11.count_clk_fb_5 (cell mux)
    output pin b2v_inst11.count_clk_fb_5/OUT[0]
    net        b2v_inst11.count_clk_fb_5
    input  pin b2v_inst11.count_clk_latmux_5/B[0]
    instance   b2v_inst11.count_clk_latmux_5 (cell mux)
    output pin b2v_inst11.count_clk_latmux_5/OUT[0]
    net        b2v_inst11.count_clk[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[4]
55) instance b2v_inst11.count_clk_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[4] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[4]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[4]
    net        b2v_inst11.un1_count_clk_2[4]
    input  pin b2v_inst11.count_clk_1[4]/I[1]
    instance   b2v_inst11.count_clk_1[4] (cell and)
    output pin b2v_inst11.count_clk_1[4]/OUT
    net        b2v_inst11.count_clk_1[4]
    input  pin b2v_inst11.count_clk_fb_4/B[0]
    instance   b2v_inst11.count_clk_fb_4 (cell mux)
    output pin b2v_inst11.count_clk_fb_4/OUT[0]
    net        b2v_inst11.count_clk_fb_4
    input  pin b2v_inst11.count_clk_latmux_4/B[0]
    instance   b2v_inst11.count_clk_latmux_4 (cell mux)
    output pin b2v_inst11.count_clk_latmux_4/OUT[0]
    net        b2v_inst11.count_clk[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[5]
56) instance b2v_inst11.count_clk_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[5] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[5]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[5]
    net        b2v_inst11.un1_count_clk_2[5]
    input  pin b2v_inst11.count_clk_1[5]/I[1]
    instance   b2v_inst11.count_clk_1[5] (cell and)
    output pin b2v_inst11.count_clk_1[5]/OUT
    net        b2v_inst11.count_clk_1[5]
    input  pin b2v_inst11.count_clk_fb_3/B[0]
    instance   b2v_inst11.count_clk_fb_3 (cell mux)
    output pin b2v_inst11.count_clk_fb_3/OUT[0]
    net        b2v_inst11.count_clk_fb_3
    input  pin b2v_inst11.count_clk_latmux_3/B[0]
    instance   b2v_inst11.count_clk_latmux_3 (cell mux)
    output pin b2v_inst11.count_clk_latmux_3/OUT[0]
    net        b2v_inst11.count_clk[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[6]
57) instance b2v_inst11.count_clk_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[6] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[6]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[6]
    net        b2v_inst11.un1_count_clk_2[6]
    input  pin b2v_inst11.count_clk_1[6]/I[1]
    instance   b2v_inst11.count_clk_1[6] (cell and)
    output pin b2v_inst11.count_clk_1[6]/OUT
    net        b2v_inst11.count_clk_1[6]
    input  pin b2v_inst11.count_clk_fb_2/B[0]
    instance   b2v_inst11.count_clk_fb_2 (cell mux)
    output pin b2v_inst11.count_clk_fb_2/OUT[0]
    net        b2v_inst11.count_clk_fb_2
    input  pin b2v_inst11.count_clk_latmux_2/B[0]
    instance   b2v_inst11.count_clk_latmux_2 (cell mux)
    output pin b2v_inst11.count_clk_latmux_2/OUT[0]
    net        b2v_inst11.count_clk[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[7]
58) instance b2v_inst11.count_clk_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[7] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[7]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[7]
    net        b2v_inst11.un1_count_clk_2[7]
    input  pin b2v_inst11.count_clk_1[7]/I[1]
    instance   b2v_inst11.count_clk_1[7] (cell and)
    output pin b2v_inst11.count_clk_1[7]/OUT
    net        b2v_inst11.count_clk_1[7]
    input  pin b2v_inst11.count_clk_fb_1/B[0]
    instance   b2v_inst11.count_clk_fb_1 (cell mux)
    output pin b2v_inst11.count_clk_fb_1/OUT[0]
    net        b2v_inst11.count_clk_fb_1
    input  pin b2v_inst11.count_clk_latmux_1/B[0]
    instance   b2v_inst11.count_clk_latmux_1 (cell mux)
    output pin b2v_inst11.count_clk_latmux_1/OUT[0]
    net        b2v_inst11.count_clk[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[8]
59) instance b2v_inst11.count_clk_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[8] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[8]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[8]
    net        b2v_inst11.un1_count_clk_2[8]
    input  pin b2v_inst11.count_clk_1[8]/I[1]
    instance   b2v_inst11.count_clk_1[8] (cell and)
    output pin b2v_inst11.count_clk_1[8]/OUT
    net        b2v_inst11.count_clk_1[8]
    input  pin b2v_inst11.count_clk_fb_0/B[0]
    instance   b2v_inst11.count_clk_fb_0 (cell mux)
    output pin b2v_inst11.count_clk_fb_0/OUT[0]
    net        b2v_inst11.count_clk_fb_0
    input  pin b2v_inst11.count_clk_latmux_0/B[0]
    instance   b2v_inst11.count_clk_latmux_0 (cell mux)
    output pin b2v_inst11.count_clk_latmux_0/OUT[0]
    net        b2v_inst11.count_clk[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[9]
60) instance b2v_inst11.count_clk_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[9] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[9]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[9]
    net        b2v_inst11.un1_count_clk_2[9]
    input  pin b2v_inst11.count_clk_1[9]/I[1]
    instance   b2v_inst11.count_clk_1[9] (cell and)
    output pin b2v_inst11.count_clk_1[9]/OUT
    net        b2v_inst11.count_clk_1[9]
    input  pin b2v_inst11.count_clk_fb/B[0]
    instance   b2v_inst11.count_clk_fb (cell mux)
    output pin b2v_inst11.count_clk_fb/OUT[0]
    net        b2v_inst11.count_clk_fb
    input  pin b2v_inst11.count_clk_latmux/B[0]
    instance   b2v_inst11.count_clk_latmux (cell mux)
    output pin b2v_inst11.count_clk_latmux/OUT[0]
    net        b2v_inst11.count_clk[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[10]
61) instance b2v_inst11.count_clk_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[10] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[10]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[10]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[14]
    net        b2v_inst11.un1_count_clk_2[14]
    input  pin b2v_inst11.count_clk_1[14]/I[1]
    instance   b2v_inst11.count_clk_1[14] (cell and)
    output pin b2v_inst11.count_clk_1[14]/OUT
    net        b2v_inst11.count_clk_1[14]
    input  pin b2v_inst11.count_clk_fb_10/B[0]
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.count_clk_i[14]/I[0]
    instance   b2v_inst11.count_clk_i[14] (cell inv)
    output pin b2v_inst11.count_clk_i[14]/OUT[0]
    net        b2v_inst11.count_clk_i_3[14]
    input  pin b2v_inst11.op_eq\.un40_clk_100khz_4/I[1]
    instance   b2v_inst11.op_eq\.un40_clk_100khz_4 (cell and)
    output pin b2v_inst11.op_eq\.un40_clk_100khz_4/OUT
    net        b2v_inst11.op_eq\.un40_clk_100khz_4
    input  pin b2v_inst11.op_eq\.un40_clk_100khz_10/I[1]
    instance   b2v_inst11.op_eq\.un40_clk_100khz_10 (cell and)
    output pin b2v_inst11.op_eq\.un40_clk_100khz_10/OUT
    net        b2v_inst11.op_eq\.un40_clk_100khz_10
    input  pin b2v_inst11.op_eq\.un40_clk_100khz_13/I[1]
    instance   b2v_inst11.op_eq\.un40_clk_100khz_13 (cell and)
    output pin b2v_inst11.op_eq\.un40_clk_100khz_13/OUT
    net        b2v_inst11.op_eq\.un40_clk_100khz_13
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_335
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_340
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_251
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[10]/I[0]
    instance   b2v_inst11.count_clk_1[10] (cell and)
    output pin b2v_inst11.count_clk_1[10]/OUT
    net        b2v_inst11.count_clk_1[10]
    input  pin b2v_inst11.count_clk_fb_14/B[0]
    instance   b2v_inst11.count_clk_fb_14 (cell mux)
    output pin b2v_inst11.count_clk_fb_14/OUT[0]
    net        b2v_inst11.count_clk_fb_14
    input  pin b2v_inst11.count_clk_latmux_14/B[0]
    instance   b2v_inst11.count_clk_latmux_14 (cell mux)
    output pin b2v_inst11.count_clk_latmux_14/OUT[0]
    net        b2v_inst11.count_clk[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[11]
62) instance b2v_inst11.count_clk_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[11] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[11]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[11]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[11]
    net        b2v_inst11.un1_count_clk_2[11]
    input  pin b2v_inst11.count_clk_1[11]/I[1]
    instance   b2v_inst11.count_clk_1[11] (cell and)
    output pin b2v_inst11.count_clk_1[11]/OUT
    net        b2v_inst11.count_clk_1[11]
    input  pin b2v_inst11.count_clk_fb_13/B[0]
    instance   b2v_inst11.count_clk_fb_13 (cell mux)
    output pin b2v_inst11.count_clk_fb_13/OUT[0]
    net        b2v_inst11.count_clk_fb_13
    input  pin b2v_inst11.count_clk_latmux_13/B[0]
    instance   b2v_inst11.count_clk_latmux_13 (cell mux)
    output pin b2v_inst11.count_clk_latmux_13/OUT[0]
    net        b2v_inst11.count_clk[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[12]
63) instance b2v_inst11.count_clk_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[12] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[12]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[12]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[12]
    net        b2v_inst11.un1_count_clk_2[12]
    input  pin b2v_inst11.count_clk_1[12]/I[1]
    instance   b2v_inst11.count_clk_1[12] (cell and)
    output pin b2v_inst11.count_clk_1[12]/OUT
    net        b2v_inst11.count_clk_1[12]
    input  pin b2v_inst11.count_clk_fb_12/B[0]
    instance   b2v_inst11.count_clk_fb_12 (cell mux)
    output pin b2v_inst11.count_clk_fb_12/OUT[0]
    net        b2v_inst11.count_clk_fb_12
    input  pin b2v_inst11.count_clk_latmux_12/B[0]
    instance   b2v_inst11.count_clk_latmux_12 (cell mux)
    output pin b2v_inst11.count_clk_latmux_12/OUT[0]
    net        b2v_inst11.count_clk[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[13]
64) instance b2v_inst11.count_clk_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[13] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[13]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[13]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[13]
    net        b2v_inst11.un1_count_clk_2[13]
    input  pin b2v_inst11.count_clk_1[13]/I[1]
    instance   b2v_inst11.count_clk_1[13] (cell and)
    output pin b2v_inst11.count_clk_1[13]/OUT
    net        b2v_inst11.count_clk_1[13]
    input  pin b2v_inst11.count_clk_fb_11/B[0]
    instance   b2v_inst11.count_clk_fb_11 (cell mux)
    output pin b2v_inst11.count_clk_fb_11/OUT[0]
    net        b2v_inst11.count_clk_fb_11
    input  pin b2v_inst11.count_clk_latmux_11/B[0]
    instance   b2v_inst11.count_clk_latmux_11 (cell mux)
    output pin b2v_inst11.count_clk_latmux_11/OUT[0]
    net        b2v_inst11.count_clk[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[14]
65) instance b2v_inst11.count_clk_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[14] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[14]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[14]
    net        b2v_inst11.un1_count_clk_2[14]
    input  pin b2v_inst11.count_clk_1[14]/I[1]
    instance   b2v_inst11.count_clk_1[14] (cell and)
    output pin b2v_inst11.count_clk_1[14]/OUT
    net        b2v_inst11.count_clk_1[14]
    input  pin b2v_inst11.count_clk_fb_10/B[0]
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[15]
66) instance b2v_inst11.count_clk_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[15] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[15]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[15]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[15]
    net        b2v_inst11.un1_count_clk_2[15]
    input  pin b2v_inst11.count_clk_1[15]/I[1]
    instance   b2v_inst11.count_clk_1[15] (cell and)
    output pin b2v_inst11.count_clk_1[15]/OUT
    net        b2v_inst11.count_clk_1[15]
    input  pin b2v_inst11.count_clk_fb_9/B[0]
    instance   b2v_inst11.count_clk_fb_9 (cell mux)
    output pin b2v_inst11.count_clk_fb_9/OUT[0]
    net        b2v_inst11.count_clk_fb_9
    input  pin b2v_inst11.count_clk_latmux_9/B[0]
    instance   b2v_inst11.count_clk_latmux_9 (cell mux)
    output pin b2v_inst11.count_clk_latmux_9/OUT[0]
    net        b2v_inst11.count_clk[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_161
67) instance b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (in view: work.TOP(bdf_type)), output net N_161 (in view: work.TOP(bdf_type))
    net        N_161
    input  pin b2v_inst11.N_161_i/I[0]
    instance   b2v_inst11.N_161_i (cell inv)
    output pin b2v_inst11.N_161_i/OUT[0]
    net        N_161_i_1
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a3_0/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a3_0 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a3_0/OUT
    net        N_249
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i/OUT
    net        N_106
    input  pin b2v_inst11.count_off_1[2]/I[0]
    instance   b2v_inst11.count_off_1[2] (cell and)
    output pin b2v_inst11.count_off_1[2]/OUT
    net        b2v_inst11.count_off_1[2]
    input  pin b2v_inst11.count_off_fb_1/B[0]
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_161
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[0]
68) instance b2v_inst11.count_off_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[0]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[0]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[0]
    net        b2v_inst11.un3_count_off_1[0]
    input  pin b2v_inst11.count_off_1[0]/I[1]
    instance   b2v_inst11.count_off_1[0] (cell and)
    output pin b2v_inst11.count_off_1[0]/OUT
    net        b2v_inst11.count_off_1[0]
    input  pin b2v_inst11.count_off_fb/B[0]
    instance   b2v_inst11.count_off_fb (cell mux)
    output pin b2v_inst11.count_off_fb/OUT[0]
    net        b2v_inst11.count_off_fb
    input  pin b2v_inst11.count_off_latmux/B[0]
    instance   b2v_inst11.count_off_latmux (cell mux)
    output pin b2v_inst11.count_off_latmux/OUT[0]
    net        b2v_inst11.count_off[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[1]
69) instance b2v_inst11.count_off_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[1]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[1]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[1]
    net        b2v_inst11.un3_count_off_1[1]
    input  pin b2v_inst11.count_off_1[1]/I[1]
    instance   b2v_inst11.count_off_1[1] (cell and)
    output pin b2v_inst11.count_off_1[1]/OUT
    net        b2v_inst11.count_off_1[1]
    input  pin b2v_inst11.count_off_fb_0/B[0]
    instance   b2v_inst11.count_off_fb_0 (cell mux)
    output pin b2v_inst11.count_off_fb_0/OUT[0]
    net        b2v_inst11.count_off_fb_0
    input  pin b2v_inst11.count_off_latmux_0/B[0]
    instance   b2v_inst11.count_off_latmux_0 (cell mux)
    output pin b2v_inst11.count_off_latmux_0/OUT[0]
    net        b2v_inst11.count_off[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[2]
70) instance b2v_inst11.count_off_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[2] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[2]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[2]
    net        b2v_inst11.un3_count_off_1[2]
    input  pin b2v_inst11.count_off_1[2]/I[1]
    instance   b2v_inst11.count_off_1[2] (cell and)
    output pin b2v_inst11.count_off_1[2]/OUT
    net        b2v_inst11.count_off_1[2]
    input  pin b2v_inst11.count_off_fb_1/B[0]
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[3]
71) instance b2v_inst11.count_off_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[3] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[3]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[3]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[3]
    net        b2v_inst11.un3_count_off_1[3]
    input  pin b2v_inst11.count_off_1[3]/I[1]
    instance   b2v_inst11.count_off_1[3] (cell and)
    output pin b2v_inst11.count_off_1[3]/OUT
    net        b2v_inst11.count_off_1[3]
    input  pin b2v_inst11.count_off_fb_2/B[0]
    instance   b2v_inst11.count_off_fb_2 (cell mux)
    output pin b2v_inst11.count_off_fb_2/OUT[0]
    net        b2v_inst11.count_off_fb_2
    input  pin b2v_inst11.count_off_latmux_2/B[0]
    instance   b2v_inst11.count_off_latmux_2 (cell mux)
    output pin b2v_inst11.count_off_latmux_2/OUT[0]
    net        b2v_inst11.count_off[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[4]
72) instance b2v_inst11.count_off_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[4] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[4]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[4]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[4]
    net        b2v_inst11.un3_count_off_1[4]
    input  pin b2v_inst11.count_off_1[4]/I[1]
    instance   b2v_inst11.count_off_1[4] (cell and)
    output pin b2v_inst11.count_off_1[4]/OUT
    net        b2v_inst11.count_off_1[4]
    input  pin b2v_inst11.count_off_fb_3/B[0]
    instance   b2v_inst11.count_off_fb_3 (cell mux)
    output pin b2v_inst11.count_off_fb_3/OUT[0]
    net        b2v_inst11.count_off_fb_3
    input  pin b2v_inst11.count_off_latmux_3/B[0]
    instance   b2v_inst11.count_off_latmux_3 (cell mux)
    output pin b2v_inst11.count_off_latmux_3/OUT[0]
    net        b2v_inst11.count_off[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[5]
73) instance b2v_inst11.count_off_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[5] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[5]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[5]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[5]
    net        b2v_inst11.un3_count_off_1[5]
    input  pin b2v_inst11.count_off_1[5]/I[1]
    instance   b2v_inst11.count_off_1[5] (cell and)
    output pin b2v_inst11.count_off_1[5]/OUT
    net        b2v_inst11.count_off_1[5]
    input  pin b2v_inst11.count_off_fb_4/B[0]
    instance   b2v_inst11.count_off_fb_4 (cell mux)
    output pin b2v_inst11.count_off_fb_4/OUT[0]
    net        b2v_inst11.count_off_fb_4
    input  pin b2v_inst11.count_off_latmux_4/B[0]
    instance   b2v_inst11.count_off_latmux_4 (cell mux)
    output pin b2v_inst11.count_off_latmux_4/OUT[0]
    net        b2v_inst11.count_off[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[6]
74) instance b2v_inst11.count_off_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[6] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[6]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[6]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[6]
    net        b2v_inst11.un3_count_off_1[6]
    input  pin b2v_inst11.count_off_1[6]/I[1]
    instance   b2v_inst11.count_off_1[6] (cell and)
    output pin b2v_inst11.count_off_1[6]/OUT
    net        b2v_inst11.count_off_1[6]
    input  pin b2v_inst11.count_off_fb_5/B[0]
    instance   b2v_inst11.count_off_fb_5 (cell mux)
    output pin b2v_inst11.count_off_fb_5/OUT[0]
    net        b2v_inst11.count_off_fb_5
    input  pin b2v_inst11.count_off_latmux_5/B[0]
    instance   b2v_inst11.count_off_latmux_5 (cell mux)
    output pin b2v_inst11.count_off_latmux_5/OUT[0]
    net        b2v_inst11.count_off[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[7]
75) instance b2v_inst11.count_off_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[7] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[7]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[7]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[7]
    net        b2v_inst11.un3_count_off_1[7]
    input  pin b2v_inst11.count_off_1[7]/I[1]
    instance   b2v_inst11.count_off_1[7] (cell and)
    output pin b2v_inst11.count_off_1[7]/OUT
    net        b2v_inst11.count_off_1[7]
    input  pin b2v_inst11.count_off_fb_6/B[0]
    instance   b2v_inst11.count_off_fb_6 (cell mux)
    output pin b2v_inst11.count_off_fb_6/OUT[0]
    net        b2v_inst11.count_off_fb_6
    input  pin b2v_inst11.count_off_latmux_6/B[0]
    instance   b2v_inst11.count_off_latmux_6 (cell mux)
    output pin b2v_inst11.count_off_latmux_6/OUT[0]
    net        b2v_inst11.count_off[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[8]
76) instance b2v_inst11.count_off_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[8] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[8]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[8]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[8]
    net        b2v_inst11.un3_count_off_1[8]
    input  pin b2v_inst11.count_off_1[8]/I[1]
    instance   b2v_inst11.count_off_1[8] (cell and)
    output pin b2v_inst11.count_off_1[8]/OUT
    net        b2v_inst11.count_off_1[8]
    input  pin b2v_inst11.count_off_fb_7/B[0]
    instance   b2v_inst11.count_off_fb_7 (cell mux)
    output pin b2v_inst11.count_off_fb_7/OUT[0]
    net        b2v_inst11.count_off_fb_7
    input  pin b2v_inst11.count_off_latmux_7/B[0]
    instance   b2v_inst11.count_off_latmux_7 (cell mux)
    output pin b2v_inst11.count_off_latmux_7/OUT[0]
    net        b2v_inst11.count_off[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[9]
77) instance b2v_inst11.count_off_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[9] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[9]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[9]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[9]
    net        b2v_inst11.un3_count_off_1[9]
    input  pin b2v_inst11.count_off_1[9]/I[1]
    instance   b2v_inst11.count_off_1[9] (cell and)
    output pin b2v_inst11.count_off_1[9]/OUT
    net        b2v_inst11.count_off_1[9]
    input  pin b2v_inst11.count_off_fb_8/B[0]
    instance   b2v_inst11.count_off_fb_8 (cell mux)
    output pin b2v_inst11.count_off_fb_8/OUT[0]
    net        b2v_inst11.count_off_fb_8
    input  pin b2v_inst11.count_off_latmux_8/B[0]
    instance   b2v_inst11.count_off_latmux_8 (cell mux)
    output pin b2v_inst11.count_off_latmux_8/OUT[0]
    net        b2v_inst11.count_off[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[10]
78) instance b2v_inst11.count_off_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[10] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[10]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[10]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[10]
    net        b2v_inst11.un3_count_off_1[10]
    input  pin b2v_inst11.count_off_1[10]/I[1]
    instance   b2v_inst11.count_off_1[10] (cell and)
    output pin b2v_inst11.count_off_1[10]/OUT
    net        b2v_inst11.count_off_1[10]
    input  pin b2v_inst11.count_off_fb_9/B[0]
    instance   b2v_inst11.count_off_fb_9 (cell mux)
    output pin b2v_inst11.count_off_fb_9/OUT[0]
    net        b2v_inst11.count_off_fb_9
    input  pin b2v_inst11.count_off_latmux_9/B[0]
    instance   b2v_inst11.count_off_latmux_9 (cell mux)
    output pin b2v_inst11.count_off_latmux_9/OUT[0]
    net        b2v_inst11.count_off[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[11]
79) instance b2v_inst11.count_off_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[11] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[11]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[11]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[11]
    net        b2v_inst11.un3_count_off_1[11]
    input  pin b2v_inst11.count_off_1[11]/I[1]
    instance   b2v_inst11.count_off_1[11] (cell and)
    output pin b2v_inst11.count_off_1[11]/OUT
    net        b2v_inst11.count_off_1[11]
    input  pin b2v_inst11.count_off_fb_10/B[0]
    instance   b2v_inst11.count_off_fb_10 (cell mux)
    output pin b2v_inst11.count_off_fb_10/OUT[0]
    net        b2v_inst11.count_off_fb_10
    input  pin b2v_inst11.count_off_latmux_10/B[0]
    instance   b2v_inst11.count_off_latmux_10 (cell mux)
    output pin b2v_inst11.count_off_latmux_10/OUT[0]
    net        b2v_inst11.count_off[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[12]
80) instance b2v_inst11.count_off_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[12] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[12]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[12]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[12]
    net        b2v_inst11.un3_count_off_1[12]
    input  pin b2v_inst11.count_off_1[12]/I[1]
    instance   b2v_inst11.count_off_1[12] (cell and)
    output pin b2v_inst11.count_off_1[12]/OUT
    net        b2v_inst11.count_off_1[12]
    input  pin b2v_inst11.count_off_fb_11/B[0]
    instance   b2v_inst11.count_off_fb_11 (cell mux)
    output pin b2v_inst11.count_off_fb_11/OUT[0]
    net        b2v_inst11.count_off_fb_11
    input  pin b2v_inst11.count_off_latmux_11/B[0]
    instance   b2v_inst11.count_off_latmux_11 (cell mux)
    output pin b2v_inst11.count_off_latmux_11/OUT[0]
    net        b2v_inst11.count_off[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[13]
81) instance b2v_inst11.count_off_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[13] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[13]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[13]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[13]
    net        b2v_inst11.un3_count_off_1[13]
    input  pin b2v_inst11.count_off_1[13]/I[1]
    instance   b2v_inst11.count_off_1[13] (cell and)
    output pin b2v_inst11.count_off_1[13]/OUT
    net        b2v_inst11.count_off_1[13]
    input  pin b2v_inst11.count_off_fb_12/B[0]
    instance   b2v_inst11.count_off_fb_12 (cell mux)
    output pin b2v_inst11.count_off_fb_12/OUT[0]
    net        b2v_inst11.count_off_fb_12
    input  pin b2v_inst11.count_off_latmux_12/B[0]
    instance   b2v_inst11.count_off_latmux_12 (cell mux)
    output pin b2v_inst11.count_off_latmux_12/OUT[0]
    net        b2v_inst11.count_off[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[14]
82) instance b2v_inst11.count_off_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[14] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[14]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[14]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[14]
    net        b2v_inst11.un3_count_off_1[14]
    input  pin b2v_inst11.count_off_1[14]/I[1]
    instance   b2v_inst11.count_off_1[14] (cell and)
    output pin b2v_inst11.count_off_1[14]/OUT
    net        b2v_inst11.count_off_1[14]
    input  pin b2v_inst11.count_off_fb_13/B[0]
    instance   b2v_inst11.count_off_fb_13 (cell mux)
    output pin b2v_inst11.count_off_fb_13/OUT[0]
    net        b2v_inst11.count_off_fb_13
    input  pin b2v_inst11.count_off_latmux_13/B[0]
    instance   b2v_inst11.count_off_latmux_13 (cell mux)
    output pin b2v_inst11.count_off_latmux_13/OUT[0]
    net        b2v_inst11.count_off[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[15]
83) instance b2v_inst11.count_off_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[15] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[15]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[15]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[15]
    net        b2v_inst11.un3_count_off_1[15]
    input  pin b2v_inst11.count_off_1[15]/I[1]
    instance   b2v_inst11.count_off_1[15] (cell and)
    output pin b2v_inst11.count_off_1[15]/OUT
    net        b2v_inst11.count_off_1[15]
    input  pin b2v_inst11.count_off_fb_14/B[0]
    instance   b2v_inst11.count_off_fb_14 (cell mux)
    output pin b2v_inst11.count_off_fb_14/OUT[0]
    net        b2v_inst11.count_off_fb_14
    input  pin b2v_inst11.count_off_latmux_14/B[0]
    instance   b2v_inst11.count_off_latmux_14 (cell mux)
    output pin b2v_inst11.count_off_latmux_14/OUT[0]
    net        b2v_inst11.count_off[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[8]
84) instance b2v_inst11.dutycycle_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[8] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[8]
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i_a3_0/OUT
    net        N_4_0
    input  pin b2v_inst11.un1_clk_100khz_32_and_i_i/I[1]
    instance   b2v_inst11.un1_clk_100khz_32_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_4
    input  pin b2v_inst11.dutycycle_eena_3/I[1]
    instance   b2v_inst11.dutycycle_eena_3 (cell or)
    output pin b2v_inst11.dutycycle_eena_3/OUT
    net        b2v_inst11.dutycycle_eena_3
    input  pin b2v_inst11.dutycycle_en_3/I[0]
    instance   b2v_inst11.dutycycle_en_3 (cell and)
    output pin b2v_inst11.dutycycle_en_3/OUT
    net        b2v_inst11.dutycycle_en_3
    input  pin b2v_inst11.dutycycle_fb_3/SEL
    instance   b2v_inst11.dutycycle_fb_3 (cell mux)
    output pin b2v_inst11.dutycycle_fb_3/OUT[0]
    net        b2v_inst11.dutycycle_fb_3
    input  pin b2v_inst11.dutycycle_latmux_3/B[0]
    instance   b2v_inst11.dutycycle_latmux_3 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_3/OUT[0]
    net        b2v_inst11.dutycycle[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[13]
85) instance b2v_inst11.dutycycle_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[13] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[13]
    input  pin b2v_inst11.un1_clk_100khz_45_and_i_i_a3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_45_and_i_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_45_and_i_i_a3_0/OUT
    net        N_4_2
    input  pin b2v_inst11.un1_clk_100khz_45_and_i_i/I[1]
    instance   b2v_inst11.un1_clk_100khz_45_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_45_and_i_i/OUT
    net        N_2_6
    input  pin b2v_inst11.dutycycle_eena_10/I[1]
    instance   b2v_inst11.dutycycle_eena_10 (cell or)
    output pin b2v_inst11.dutycycle_eena_10/OUT
    net        b2v_inst11.dutycycle_eena_10
    input  pin b2v_inst11.dutycycle_en_10/I[0]
    instance   b2v_inst11.dutycycle_en_10 (cell and)
    output pin b2v_inst11.dutycycle_en_10/OUT
    net        b2v_inst11.dutycycle_en_10
    input  pin b2v_inst11.dutycycle_fb_10/SEL
    instance   b2v_inst11.dutycycle_fb_10 (cell mux)
    output pin b2v_inst11.dutycycle_fb_10/OUT[0]
    net        b2v_inst11.dutycycle_fb_10
    input  pin b2v_inst11.dutycycle_latmux_10/B[0]
    instance   b2v_inst11.dutycycle_latmux_10 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_10/OUT[0]
    net        b2v_inst11.dutycycle[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[9]
86) instance b2v_inst11.dutycycle_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[9] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[9]
    input  pin b2v_inst11.dutycycle_i[9]/I[0]
    instance   b2v_inst11.dutycycle_i[9] (cell inv)
    output pin b2v_inst11.dutycycle_i[9]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[9]
    input  pin b2v_inst11.un1_clk_100khz_30_and_i_a3/I[1]
    instance   b2v_inst11.un1_clk_100khz_30_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_30_and_i_a3/OUT
    net        N_241
    input  pin b2v_inst11.un1_clk_100khz_30_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_30_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_30_and_i_0/OUT
    net        N_94_f0
    input  pin b2v_inst11.N_94_f0_i/I[0]
    instance   b2v_inst11.N_94_f0_i (cell inv)
    output pin b2v_inst11.N_94_f0_i/OUT[0]
    net        N_94_f0_i
    input  pin b2v_inst11.dutycycle_eena_2/I[1]
    instance   b2v_inst11.dutycycle_eena_2 (cell or)
    output pin b2v_inst11.dutycycle_eena_2/OUT
    net        b2v_inst11.dutycycle_eena_2
    input  pin b2v_inst11.dutycycle_en_2/I[0]
    instance   b2v_inst11.dutycycle_en_2 (cell and)
    output pin b2v_inst11.dutycycle_en_2/OUT
    net        b2v_inst11.dutycycle_en_2
    input  pin b2v_inst11.dutycycle_fb_2/SEL
    instance   b2v_inst11.dutycycle_fb_2 (cell mux)
    output pin b2v_inst11.dutycycle_fb_2/OUT[0]
    net        b2v_inst11.dutycycle_fb_2
    input  pin b2v_inst11.dutycycle_latmux_2/B[0]
    instance   b2v_inst11.dutycycle_latmux_2 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_2/OUT[0]
    net        b2v_inst11.dutycycle[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[10]
87) instance b2v_inst11.dutycycle_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[10] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[10]
    input  pin b2v_inst11.un1_clk_100khz_33_and_i_i_a3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_33_and_i_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_33_and_i_i_a3_0/OUT
    net        N_4_4
    input  pin b2v_inst11.un1_clk_100khz_33_and_i_i/I[1]
    instance   b2v_inst11.un1_clk_100khz_33_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_33_and_i_i/OUT
    net        N_2_8
    input  pin b2v_inst11.dutycycle_eena_4/I[1]
    instance   b2v_inst11.dutycycle_eena_4 (cell or)
    output pin b2v_inst11.dutycycle_eena_4/OUT
    net        b2v_inst11.dutycycle_eena_4
    input  pin b2v_inst11.dutycycle_en_4/I[0]
    instance   b2v_inst11.dutycycle_en_4 (cell and)
    output pin b2v_inst11.dutycycle_en_4/OUT
    net        b2v_inst11.dutycycle_en_4
    input  pin b2v_inst11.dutycycle_fb_4/SEL
    instance   b2v_inst11.dutycycle_fb_4 (cell mux)
    output pin b2v_inst11.dutycycle_fb_4/OUT[0]
    net        b2v_inst11.dutycycle_fb_4
    input  pin b2v_inst11.dutycycle_latmux_4/B[0]
    instance   b2v_inst11.dutycycle_latmux_4 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_4/OUT[0]
    net        b2v_inst11.dutycycle[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[11]
88) instance b2v_inst11.dutycycle_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[11] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_a3/I[1]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_a3/OUT
    net        N_240
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_86_f0
    input  pin b2v_inst11.N_86_f0_i/I[0]
    instance   b2v_inst11.N_86_f0_i (cell inv)
    output pin b2v_inst11.N_86_f0_i/OUT[0]
    net        N_86_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[12]
89) instance b2v_inst11.dutycycle_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[12] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[12]
    input  pin b2v_inst11.dutycycle_i[12]/I[0]
    instance   b2v_inst11.dutycycle_i[12] (cell inv)
    output pin b2v_inst11.dutycycle_i[12]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[12]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a3/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a3/OUT
    net        N_239
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_0/OUT
    net        N_82_f0
    input  pin b2v_inst11.N_82_f0_i/I[0]
    instance   b2v_inst11.N_82_f0_i (cell inv)
    output pin b2v_inst11.N_82_f0_i/OUT[0]
    net        N_82_f0_i
    input  pin b2v_inst11.dutycycle_eena_9/I[1]
    instance   b2v_inst11.dutycycle_eena_9 (cell or)
    output pin b2v_inst11.dutycycle_eena_9/OUT
    net        b2v_inst11.dutycycle_eena_9
    input  pin b2v_inst11.dutycycle_en_9/I[0]
    instance   b2v_inst11.dutycycle_en_9 (cell and)
    output pin b2v_inst11.dutycycle_en_9/OUT
    net        b2v_inst11.dutycycle_en_9
    input  pin b2v_inst11.dutycycle_fb_9/SEL
    instance   b2v_inst11.dutycycle_fb_9 (cell mux)
    output pin b2v_inst11.dutycycle_fb_9/OUT[0]
    net        b2v_inst11.dutycycle_fb_9
    input  pin b2v_inst11.dutycycle_latmux_9/B[0]
    instance   b2v_inst11.dutycycle_latmux_9 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_9/OUT[0]
    net        b2v_inst11.dutycycle[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[15]
90) instance b2v_inst11.dutycycle_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[15] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[15]
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_i_a3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_i_a3_0/OUT
    net        N_4
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_i/I[1]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_i/OUT
    net        N_2_3
    input  pin b2v_inst11.dutycycle_eena_12/I[1]
    instance   b2v_inst11.dutycycle_eena_12 (cell or)
    output pin b2v_inst11.dutycycle_eena_12/OUT
    net        b2v_inst11.dutycycle_eena_12
    input  pin b2v_inst11.dutycycle_en_12/I[0]
    instance   b2v_inst11.dutycycle_en_12 (cell and)
    output pin b2v_inst11.dutycycle_en_12/OUT
    net        b2v_inst11.dutycycle_en_12
    input  pin b2v_inst11.dutycycle_fb_12/SEL
    instance   b2v_inst11.dutycycle_fb_12 (cell mux)
    output pin b2v_inst11.dutycycle_fb_12/OUT[0]
    net        b2v_inst11.dutycycle_fb_12
    input  pin b2v_inst11.dutycycle_latmux_12/B[0]
    instance   b2v_inst11.dutycycle_latmux_12 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_12/OUT[0]
    net        b2v_inst11.dutycycle[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[14]
91) instance b2v_inst11.dutycycle_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[14] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[14]
    input  pin b2v_inst11.dutycycle_i[14]/I[0]
    instance   b2v_inst11.dutycycle_i[14] (cell inv)
    output pin b2v_inst11.dutycycle_i[14]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[14]
    input  pin b2v_inst11.un1_clk_100khz_47_and_i_a3/I[1]
    instance   b2v_inst11.un1_clk_100khz_47_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_47_and_i_a3/OUT
    net        N_238
    input  pin b2v_inst11.un1_clk_100khz_47_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_47_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_47_and_i_0/OUT
    net        N_76_f0
    input  pin b2v_inst11.N_76_f0_i/I[0]
    instance   b2v_inst11.N_76_f0_i (cell inv)
    output pin b2v_inst11.N_76_f0_i/OUT[0]
    net        N_76_f0_i
    input  pin b2v_inst11.dutycycle_eena_11/I[1]
    instance   b2v_inst11.dutycycle_eena_11 (cell or)
    output pin b2v_inst11.dutycycle_eena_11/OUT
    net        b2v_inst11.dutycycle_eena_11
    input  pin b2v_inst11.dutycycle_en_11/I[0]
    instance   b2v_inst11.dutycycle_en_11 (cell and)
    output pin b2v_inst11.dutycycle_en_11/OUT
    net        b2v_inst11.dutycycle_en_11
    input  pin b2v_inst11.dutycycle_fb_11/SEL
    instance   b2v_inst11.dutycycle_fb_11 (cell mux)
    output pin b2v_inst11.dutycycle_fb_11/OUT[0]
    net        b2v_inst11.dutycycle_fb_11
    input  pin b2v_inst11.dutycycle_latmux_11/B[0]
    instance   b2v_inst11.dutycycle_latmux_11 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_11/OUT[0]
    net        b2v_inst11.dutycycle[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net b2v_inst11.curr_state_i_2[0]
92) instance b2v_inst11.curr_state_i[0] (in view: work.TOP(bdf_type)), output net b2v_inst11.curr_state_i_2[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.curr_state_i_2[0]
    input  pin b2v_inst11.count_0_sqmuxa_0_a2/I[0]
    instance   b2v_inst11.count_0_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.count_0_sqmuxa_0_a2/OUT
    net        N_332
    input  pin b2v_inst11.count_0_sqmuxa_0_a3/I[0]
    instance   b2v_inst11.count_0_sqmuxa_0_a3 (cell and)
    output pin b2v_inst11.count_0_sqmuxa_0_a3/OUT
    net        b2v_inst11.count_0_sqmuxa
    input  pin b2v_inst11.count_0_sqmuxa_i/I[0]
    instance   b2v_inst11.count_0_sqmuxa_i (cell inv)
    output pin b2v_inst11.count_0_sqmuxa_i/OUT[0]
    net        b2v_inst11.count_0_sqmuxa_i_4
    input  pin b2v_inst11.count_1[0]/I[0]
    instance   b2v_inst11.count_1[0] (cell and)
    output pin b2v_inst11.count_1[0]/OUT
    net        b2v_inst11.count_1[0]
    input  pin b2v_inst11.count_latmux/B[0]
    instance   b2v_inst11.count_latmux (cell mux)
    output pin b2v_inst11.count_latmux/OUT[0]
    net        b2v_inst11.count[0]
    input  pin b2v_inst11.un85_clk_100khz_axb_0/I[0]
    instance   b2v_inst11.un85_clk_100khz_axb_0 (cell xor)
    output pin b2v_inst11.un85_clk_100khz_axb_0/OUT
    net        b2v_inst11.un85_clk_100khz_axb_0
    input  pin b2v_inst11.un85_clk_100khz_axb_0_i/I[0]
    instance   b2v_inst11.un85_clk_100khz_axb_0_i (cell inv)
    output pin b2v_inst11.un85_clk_100khz_axb_0_i/OUT[0]
    net        b2v_inst11.un85_clk_100khz_axb_0_i_4
    input  pin b2v_inst11.un85_clk_100khz_cry_0/S
    instance   b2v_inst11.un85_clk_100khz_cry_0 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_0/LO
    net        b2v_inst11.un85_clk_100khz_cry_0
    input  pin b2v_inst11.un85_clk_100khz_cry_1/CI
    instance   b2v_inst11.un85_clk_100khz_cry_1 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_1/LO
    net        b2v_inst11.un85_clk_100khz_cry_1
    input  pin b2v_inst11.un85_clk_100khz_cry_2/CI
    instance   b2v_inst11.un85_clk_100khz_cry_2 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_2/LO
    net        b2v_inst11.un85_clk_100khz_cry_2
    input  pin b2v_inst11.un85_clk_100khz_cry_3/CI
    instance   b2v_inst11.un85_clk_100khz_cry_3 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_3/LO
    net        b2v_inst11.un85_clk_100khz_cry_3
    input  pin b2v_inst11.un85_clk_100khz_cry_4/CI
    instance   b2v_inst11.un85_clk_100khz_cry_4 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_4/LO
    net        b2v_inst11.un85_clk_100khz_cry_4
    input  pin b2v_inst11.un85_clk_100khz_cry_5/CI
    instance   b2v_inst11.un85_clk_100khz_cry_5 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_5/LO
    net        b2v_inst11.un85_clk_100khz_cry_5
    input  pin b2v_inst11.un85_clk_100khz_cry_6/CI
    instance   b2v_inst11.un85_clk_100khz_cry_6 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_6/LO
    net        b2v_inst11.un85_clk_100khz_cry_6
    input  pin b2v_inst11.un85_clk_100khz_cry_7/CI
    instance   b2v_inst11.un85_clk_100khz_cry_7 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_7/LO
    net        b2v_inst11.un85_clk_100khz_cry_7
    input  pin b2v_inst11.un85_clk_100khz_cry_8/CI
    instance   b2v_inst11.un85_clk_100khz_cry_8 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_8/LO
    net        b2v_inst11.un85_clk_100khz_cry_8
    input  pin b2v_inst11.un85_clk_100khz_cry_9/CI
    instance   b2v_inst11.un85_clk_100khz_cry_9 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_9/LO
    net        b2v_inst11.un85_clk_100khz_cry_9
    input  pin b2v_inst11.un85_clk_100khz_cry_10/CI
    instance   b2v_inst11.un85_clk_100khz_cry_10 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_10/LO
    net        b2v_inst11.un85_clk_100khz_cry_10
    input  pin b2v_inst11.un85_clk_100khz_cry_11/CI
    instance   b2v_inst11.un85_clk_100khz_cry_11 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_11/LO
    net        b2v_inst11.un85_clk_100khz_cry_11
    input  pin b2v_inst11.un85_clk_100khz_cry_12/CI
    instance   b2v_inst11.un85_clk_100khz_cry_12 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_12/LO
    net        b2v_inst11.un85_clk_100khz_cry_12
    input  pin b2v_inst11.un85_clk_100khz_cry_13/CI
    instance   b2v_inst11.un85_clk_100khz_cry_13 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_13/LO
    net        b2v_inst11.un85_clk_100khz_cry_13
    input  pin b2v_inst11.un85_clk_100khz_cry_14/CI
    instance   b2v_inst11.un85_clk_100khz_cry_14 (cell MUXCY_L)
    output pin b2v_inst11.un85_clk_100khz_cry_14/LO
    net        b2v_inst11.un85_clk_100khz_cry_14
    input  pin b2v_inst11.un85_clk_100khz_cry_15/CI
    instance   b2v_inst11.un85_clk_100khz_cry_15 (cell MUXCY)
    output pin b2v_inst11.un85_clk_100khz_cry_15/O
    net        b2v_inst11.un85_clk_100khz_cry_15
    input  pin b2v_inst11.curr_state_3_i_m2_i_a2[0]/I[1]
    instance   b2v_inst11.curr_state_3_i_m2_i_a2[0] (cell and)
    output pin b2v_inst11.curr_state_3_i_m2_i_a2[0]/OUT
    net        N_319
    input  pin b2v_inst11.curr_state_3_i_m2_i_o2[0]/I[0]
    instance   b2v_inst11.curr_state_3_i_m2_i_o2[0] (cell or)
    output pin b2v_inst11.curr_state_3_i_m2_i_o2[0]/OUT
    net        N_187
    input  pin b2v_inst11.curr_state_latmux/B[0]
    instance   b2v_inst11.curr_state_latmux (cell mux)
    output pin b2v_inst11.curr_state_latmux/OUT[0]
    net        b2v_inst11.curr_state[0]
    input  pin b2v_inst11.curr_state_i[0]/I[0]
    instance   b2v_inst11.curr_state_i[0] (cell inv)
    output pin b2v_inst11.curr_state_i[0]/OUT[0]
    net        b2v_inst11.curr_state_i_2[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count_0_sqmuxa_i_4
93) instance b2v_inst11.count_0_sqmuxa_i (in view: work.TOP(bdf_type)), output net b2v_inst11.count_0_sqmuxa_i_4 (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_0_sqmuxa_i_4
    input  pin b2v_inst11.count_1[14]/I[0]
    instance   b2v_inst11.count_1[14] (cell and)
    output pin b2v_inst11.count_1[14]/OUT
    net        b2v_inst11.count_1[14]
    input  pin b2v_inst11.count_latmux_13/B[0]
    instance   b2v_inst11.count_latmux_13 (cell mux)
    output pin b2v_inst11.count_latmux_13/OUT[0]
    net        b2v_inst11.count[14]
    input  pin b2v_inst11.count_i[14]/I[0]
    instance   b2v_inst11.count_i[14] (cell inv)
    output pin b2v_inst11.count_i[14]/OUT[0]
    net        b2v_inst11.count_i_4[14]
    input  pin b2v_inst11.un79_clk_100khzlto15_5/I[0]
    instance   b2v_inst11.un79_clk_100khzlto15_5 (cell and)
    output pin b2v_inst11.un79_clk_100khzlto15_5/OUT
    net        b2v_inst11.un79_clk_100khz_5
    input  pin b2v_inst11.un79_clk_100khzlto15/I[0]
    instance   b2v_inst11.un79_clk_100khzlto15 (cell and)
    output pin b2v_inst11.un79_clk_100khzlto15/OUT
    net        b2v_inst11.un79_clk_100khz
    input  pin b2v_inst11.un79_clk_100khz_i/I[0]
    instance   b2v_inst11.un79_clk_100khz_i (cell inv)
    output pin b2v_inst11.un79_clk_100khz_i/OUT[0]
    net        b2v_inst11.un79_clk_100khz_i_2
    input  pin b2v_inst11.count_0_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.count_0_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.count_0_sqmuxa_0_a2/OUT
    net        N_332
    input  pin b2v_inst11.count_0_sqmuxa_0_a3/I[0]
    instance   b2v_inst11.count_0_sqmuxa_0_a3 (cell and)
    output pin b2v_inst11.count_0_sqmuxa_0_a3/OUT
    net        b2v_inst11.count_0_sqmuxa
    input  pin b2v_inst11.count_0_sqmuxa_i/I[0]
    instance   b2v_inst11.count_0_sqmuxa_i (cell inv)
    output pin b2v_inst11.count_0_sqmuxa_i/OUT[0]
    net        b2v_inst11.count_0_sqmuxa_i_4
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[0]
94) instance b2v_inst11.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.count[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[0]
    input  pin b2v_inst11.un1_count[15:0]/D0[0]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[14]
    net        b2v_inst11.un1_count[14]
    input  pin b2v_inst11.count_1[14]/I[1]
    instance   b2v_inst11.count_1[14] (cell and)
    output pin b2v_inst11.count_1[14]/OUT
    net        b2v_inst11.count_1[14]
    input  pin b2v_inst11.count_latmux_13/B[0]
    instance   b2v_inst11.count_latmux_13 (cell mux)
    output pin b2v_inst11.count_latmux_13/OUT[0]
    net        b2v_inst11.count[14]
    input  pin b2v_inst11.count_i[14]/I[0]
    instance   b2v_inst11.count_i[14] (cell inv)
    output pin b2v_inst11.count_i[14]/OUT[0]
    net        b2v_inst11.count_i_4[14]
    input  pin b2v_inst11.un79_clk_100khzlto15_5/I[0]
    instance   b2v_inst11.un79_clk_100khzlto15_5 (cell and)
    output pin b2v_inst11.un79_clk_100khzlto15_5/OUT
    net        b2v_inst11.un79_clk_100khz_5
    input  pin b2v_inst11.un79_clk_100khzlto15/I[0]
    instance   b2v_inst11.un79_clk_100khzlto15 (cell and)
    output pin b2v_inst11.un79_clk_100khzlto15/OUT
    net        b2v_inst11.un79_clk_100khz
    input  pin b2v_inst11.un79_clk_100khz_i/I[0]
    instance   b2v_inst11.un79_clk_100khz_i (cell inv)
    output pin b2v_inst11.un79_clk_100khz_i/OUT[0]
    net        b2v_inst11.un79_clk_100khz_i_2
    input  pin b2v_inst11.count_0_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.count_0_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.count_0_sqmuxa_0_a2/OUT
    net        N_332
    input  pin b2v_inst11.count_0_sqmuxa_0_a3/I[0]
    instance   b2v_inst11.count_0_sqmuxa_0_a3 (cell and)
    output pin b2v_inst11.count_0_sqmuxa_0_a3/OUT
    net        b2v_inst11.count_0_sqmuxa
    input  pin b2v_inst11.count_0_sqmuxa_i/I[0]
    instance   b2v_inst11.count_0_sqmuxa_i (cell inv)
    output pin b2v_inst11.count_0_sqmuxa_i/OUT[0]
    net        b2v_inst11.count_0_sqmuxa_i_4
    input  pin b2v_inst11.count_1[0]/I[0]
    instance   b2v_inst11.count_1[0] (cell and)
    output pin b2v_inst11.count_1[0]/OUT
    net        b2v_inst11.count_1[0]
    input  pin b2v_inst11.count_latmux/B[0]
    instance   b2v_inst11.count_latmux (cell mux)
    output pin b2v_inst11.count_latmux/OUT[0]
    net        b2v_inst11.count[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[1]
95) instance b2v_inst11.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[1]
    input  pin b2v_inst11.un1_count[15:0]/D0[1]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[1]
    net        b2v_inst11.un1_count[1]
    input  pin b2v_inst11.count_1[1]/I[1]
    instance   b2v_inst11.count_1[1] (cell and)
    output pin b2v_inst11.count_1[1]/OUT
    net        b2v_inst11.count_1[1]
    input  pin b2v_inst11.count_latmux_0/B[0]
    instance   b2v_inst11.count_latmux_0 (cell mux)
    output pin b2v_inst11.count_latmux_0/OUT[0]
    net        b2v_inst11.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[2]
96) instance b2v_inst11.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[2] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[2]
    input  pin b2v_inst11.un1_count[15:0]/D0[2]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[2]
    net        b2v_inst11.un1_count[2]
    input  pin b2v_inst11.count_1[2]/I[1]
    instance   b2v_inst11.count_1[2] (cell and)
    output pin b2v_inst11.count_1[2]/OUT
    net        b2v_inst11.count_1[2]
    input  pin b2v_inst11.count_latmux_1/B[0]
    instance   b2v_inst11.count_latmux_1 (cell mux)
    output pin b2v_inst11.count_latmux_1/OUT[0]
    net        b2v_inst11.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[3]
97) instance b2v_inst11.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[3] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[3]
    input  pin b2v_inst11.un1_count[15:0]/D0[3]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[3]
    net        b2v_inst11.un1_count[3]
    input  pin b2v_inst11.count_1[3]/I[1]
    instance   b2v_inst11.count_1[3] (cell and)
    output pin b2v_inst11.count_1[3]/OUT
    net        b2v_inst11.count_1[3]
    input  pin b2v_inst11.count_latmux_2/B[0]
    instance   b2v_inst11.count_latmux_2 (cell mux)
    output pin b2v_inst11.count_latmux_2/OUT[0]
    net        b2v_inst11.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[4]
98) instance b2v_inst11.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[4] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[4]
    input  pin b2v_inst11.un1_count[15:0]/D0[4]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[4]
    net        b2v_inst11.un1_count[4]
    input  pin b2v_inst11.count_1[4]/I[1]
    instance   b2v_inst11.count_1[4] (cell and)
    output pin b2v_inst11.count_1[4]/OUT
    net        b2v_inst11.count_1[4]
    input  pin b2v_inst11.count_latmux_3/B[0]
    instance   b2v_inst11.count_latmux_3 (cell mux)
    output pin b2v_inst11.count_latmux_3/OUT[0]
    net        b2v_inst11.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[5]
99) instance b2v_inst11.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[5] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[5]
    input  pin b2v_inst11.un1_count[15:0]/D0[5]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[5]
    net        b2v_inst11.un1_count[5]
    input  pin b2v_inst11.count_1[5]/I[1]
    instance   b2v_inst11.count_1[5] (cell and)
    output pin b2v_inst11.count_1[5]/OUT
    net        b2v_inst11.count_1[5]
    input  pin b2v_inst11.count_latmux_4/B[0]
    instance   b2v_inst11.count_latmux_4 (cell mux)
    output pin b2v_inst11.count_latmux_4/OUT[0]
    net        b2v_inst11.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[6]
100) instance b2v_inst11.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[6] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[6]
    input  pin b2v_inst11.un1_count[15:0]/D0[6]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[6]
    net        b2v_inst11.un1_count[6]
    input  pin b2v_inst11.count_1[6]/I[1]
    instance   b2v_inst11.count_1[6] (cell and)
    output pin b2v_inst11.count_1[6]/OUT
    net        b2v_inst11.count_1[6]
    input  pin b2v_inst11.count_latmux_5/B[0]
    instance   b2v_inst11.count_latmux_5 (cell mux)
    output pin b2v_inst11.count_latmux_5/OUT[0]
    net        b2v_inst11.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[7]
101) instance b2v_inst11.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[8]
102) instance b2v_inst11.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[9]
103) instance b2v_inst11.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[10]
104) instance b2v_inst11.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[11]
105) instance b2v_inst11.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[12]
106) instance b2v_inst11.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[13]
107) instance b2v_inst11.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[14]
108) instance b2v_inst11.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[15]
109) instance b2v_inst11.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net N_350
110) instance b2v_inst6.un1_curr_state10_i_a2_1 (in view: work.TOP(bdf_type)), output net N_350 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":69:4:69:19|Found combinational loop during mapping at net b2v_inst6.curr_state_i_2[1]
111) instance b2v_inst6.curr_state_i_1[1] (in view: work.TOP(bdf_type)), output net b2v_inst6.curr_state_i_2[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.curr_state[0]
112) instance b2v_inst6.curr_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst6.curr_state[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":49:3:49:6|Found combinational loop during mapping at net N_196
113) instance b2v_inst6.curr_state_7_1_0_.m6_i_o3_0 (in view: work.TOP(bdf_type)), output net N_196 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net N_315
114) instance b2v_inst6.count_1_i_a2[0] (in view: work.TOP(bdf_type)), output net N_315 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[0]
115) instance b2v_inst6.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[1]
116) instance b2v_inst6.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[2]
117) instance b2v_inst6.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":49:3:49:6|Found combinational loop during mapping at net N_320
118) instance b2v_inst6.N_1_i_i_i_a2 (in view: work.TOP(bdf_type)), output net N_320 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[3]
119) instance b2v_inst6.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[4]
120) instance b2v_inst6.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[5]
121) instance b2v_inst6.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[6]
122) instance b2v_inst6.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[7]
123) instance b2v_inst6.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[8]
124) instance b2v_inst6.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[9]
125) instance b2v_inst6.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[10]
126) instance b2v_inst6.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[11]
127) instance b2v_inst6.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[12]
128) instance b2v_inst6.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[13]
129) instance b2v_inst6.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[14]
130) instance b2v_inst6.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.count[15]
131) instance b2v_inst6.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst6.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Found combinational loop during mapping at net b2v_inst6.curr_state[1]
132) instance b2v_inst6.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst6.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.curr_state[1]
133) instance b2v_inst200.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst200.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.curr_state[0]
134) instance b2v_inst200.curr_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst200.curr_state[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.curr_state[2]
135) instance b2v_inst200.curr_state_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst200.curr_state[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net b2v_inst200.curr_state_13_2_0_.N_8_i_4
136) instance b2v_inst200.curr_state_13_2_0_.N_8_i (in view: work.TOP(bdf_type)), output net b2v_inst200.curr_state_13_2_0_.N_8_i_4 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net b2v_inst200.curr_state_i_3[2]
137) instance b2v_inst200.curr_state_i_0[2] (in view: work.TOP(bdf_type)), output net b2v_inst200.curr_state_i_3[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count_i_3[0]
138) instance b2v_inst200.count_i[0] (in view: work.TOP(bdf_type)), output net b2v_inst200.count_i_3[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net b2v_inst200.un25_clk_100khz
139) instance b2v_inst200.un25_clk_100khz (in view: work.TOP(bdf_type)), output net b2v_inst200.un25_clk_100khz (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[1]
140) instance b2v_inst200.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[2]
141) instance b2v_inst200.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[3]
142) instance b2v_inst200.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[4]
143) instance b2v_inst200.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[5]
144) instance b2v_inst200.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[6]
145) instance b2v_inst200.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[7]
146) instance b2v_inst200.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[8]
147) instance b2v_inst200.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[9]
148) instance b2v_inst200.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[10]
149) instance b2v_inst200.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[11]
150) instance b2v_inst200.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[12]
151) instance b2v_inst200.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[13]
152) instance b2v_inst200.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[14]
153) instance b2v_inst200.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[15]
154) instance b2v_inst200.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[16]
155) instance b2v_inst200.count_latmux_15 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[16] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[17]
156) instance b2v_inst200.count_latmux_16 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[17] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.curr_state[0]
157) instance b2v_inst36.curr_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst36.curr_state[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.curr_state[1]
158) instance b2v_inst36.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst36.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.curr_state_7_1_0_.N_1_i_i_3
159) instance b2v_inst36.N_1_i_i (in view: work.TOP(bdf_type)), output net b2v_inst36.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[0]
160) instance b2v_inst36.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[1]
161) instance b2v_inst36.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[2]
162) instance b2v_inst36.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[3]
163) instance b2v_inst36.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[4]
164) instance b2v_inst36.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[5]
165) instance b2v_inst36.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[6]
166) instance b2v_inst36.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[7]
167) instance b2v_inst36.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[8]
168) instance b2v_inst36.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[9]
169) instance b2v_inst36.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[10]
170) instance b2v_inst36.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[11]
171) instance b2v_inst36.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[12]
172) instance b2v_inst36.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[13]
173) instance b2v_inst36.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[14]
174) instance b2v_inst36.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[15]
175) instance b2v_inst36.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst36.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":59:4:59:19|Found combinational loop during mapping at net N_204
176) instance b2v_inst16.count_1_sqmuxa_i_0_o3_0 (in view: work.TOP(bdf_type)), output net N_204 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.curr_state[1]
177) instance b2v_inst16.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst16.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count_en
178) instance b2v_inst16.count_en (in view: work.TOP(bdf_type)), output net b2v_inst16.count_en (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[0]
179) instance b2v_inst16.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[1]
180) instance b2v_inst16.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":59:4:59:19|Found combinational loop during mapping at net N_24
181) instance b2v_inst16.count_1_sqmuxa_i_0 (in view: work.TOP(bdf_type)), output net N_24 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[2]
182) instance b2v_inst16.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[3]
183) instance b2v_inst16.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":39:3:39:6|Found combinational loop during mapping at net b2v_inst16.un13_clk_100khz_i_3
184) instance b2v_inst16.un13_clk_100khz_i (in view: work.TOP(bdf_type)), output net b2v_inst16.un13_clk_100khz_i_3 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[4]
185) instance b2v_inst16.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[5]
186) instance b2v_inst16.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[6]
187) instance b2v_inst16.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[7]
188) instance b2v_inst16.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[8]
189) instance b2v_inst16.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[9]
190) instance b2v_inst16.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[10]
191) instance b2v_inst16.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst16.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[11]
192) instance b2v_inst16.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[12]
193) instance b2v_inst16.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[13]
194) instance b2v_inst16.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[14]
195) instance b2v_inst16.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[15]
196) instance b2v_inst16.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 147MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 147MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 147MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 163MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		   -14.09ns		1012 /       199
   2		0h:00m:03s		   -14.09ns		1005 /       199
   3		0h:00m:03s		   -11.46ns		1006 /       199
   4		0h:00m:03s		   -11.46ns		1008 /       199
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Replicating instance b2v_inst20.tmp_1 (in view: work.TOP(bdf_type)) with 93 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":137:3:137:6|Replicating instance b2v_inst11.curr_state_3_i_m2_i_o2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:05s		   -11.46ns		1027 /       201


   6		0h:00m:05s		   -11.46ns		1025 /       201
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_a2_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_40_and_i_i_a3_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.N_178_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_47_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":31:27:31:121|Unbuffered I/O b2v_inst5.un8_rsmrst_pwrgd_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":31:27:31:121|Unbuffered I/O b2v_inst5.un8_rsmrst_pwrgd_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":34:3:34:6|Unbuffered I/O b2v_inst36.curr_state_7_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":34:3:34:6|Unbuffered I/O b2v_inst36.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":55:4:55:19|Unbuffered I/O b2v_inst36.count_0_sqmuxa_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":37:9:37:19|Unbuffered I/O b2v_inst36.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":31:27:31:121|Unbuffered I/O b2v_inst5.un8_rsmrst_pwrgd_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":69:4:69:19|Unbuffered I/O b2v_inst6.count_0_sqmuxa_0_o2_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":59:4:59:19|Unbuffered I/O b2v_inst16.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":69:4:69:19|Unbuffered I/O b2v_inst6.count_0_sqmuxa_0_o2_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_m3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_40_and_i_i_a3_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_45_and_i_i_a3_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":301:24:301:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_35_0_a3_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.V12S_EN_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_45_and_i_i_a3_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_35_0_a3_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_49_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":335:24:335:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.delayed_vccin_vccinaux_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.HDA_SDO_FPGA which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.tmp_1_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.tmp_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":31:27:31:121|Unbuffered I/O b2v_inst5.un8_rsmrst_pwrgd_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m11_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.i4_mux_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.pwm_out_fb which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m11_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.i4_mux_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":301:24:301:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_am which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_o2_4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.N_178_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_47_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_m2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_m3_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":69:4:69:19|Unbuffered I/O b2v_inst6.count_0_sqmuxa_0_o2_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_m2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":301:24:301:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_am which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_o2_4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.N_178_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_47_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_m2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_m3_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":69:4:69:19|Unbuffered I/O b2v_inst6.count_0_sqmuxa_0_o2_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_m2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m11_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.i4_mux_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst16.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_m3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_40_and_i_i_a3_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_45_and_i_i_a3_0_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_35_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.V12S_EN_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_49_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":335:24:335:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.V12S_EN_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.V12S_EN_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_49_i which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":150:9:150:29|Unbuffered I/O b2v_inst11.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.HDA_SDO_FPGA_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_a2_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_40_and_i_i_a3_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.N_178_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_47_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":31:27:31:121|Unbuffered I/O b2v_inst5.un8_rsmrst_pwrgd_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":31:27:31:121|Unbuffered I/O b2v_inst5.un8_rsmrst_pwrgd_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":34:3:34:6|Unbuffered I/O b2v_inst36.curr_state_7_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":34:3:34:6|Unbuffered I/O b2v_inst36.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":55:4:55:19|Unbuffered I/O b2v_inst36.count_0_sqmuxa_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":37:9:37:19|Unbuffered I/O b2v_inst36.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":31:27:31:121|Unbuffered I/O b2v_inst5.un8_rsmrst_pwrgd_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":69:4:69:19|Unbuffered I/O b2v_inst6.count_0_sqmuxa_0_o2_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":59:4:59:19|Unbuffered I/O b2v_inst16.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":69:4:69:19|Unbuffered I/O b2v_inst6.count_0_sqmuxa_0_o2_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_m3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_40_and_i_i_a3_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_45_and_i_i_a3_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":301:24:301:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_35_0_a3_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.V12S_EN_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_45_and_i_i_a3_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_35_0_a3_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_49_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":335:24:335:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":48:2:48:3|Unbuffered I/O b2v_inst6.delayed_vccin_vccinaux_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.HDA_SDO_FPGA which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.tmp_1_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":34:3:34:4|Unbuffered I/O b2v_inst20.tmp_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":31:27:31:121|Unbuffered I/O b2v_inst5.un8_rsmrst_pwrgd_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m11_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.i4_mux_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.pwm_out_fb which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m11_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.i4_mux_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":301:24:301:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_am which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_o2_4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.N_178_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_47_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_m2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_m3_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":69:4:69:19|Unbuffered I/O b2v_inst6.count_0_sqmuxa_0_o2_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_m2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":301:24:301:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_am which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_o2_4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.N_178_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_47_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_m2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_m3_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":69:4:69:19|Unbuffered I/O b2v_inst6.count_0_sqmuxa_0_o2_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_m2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccio_en.vhd":22:23:22:75|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":38:24:38:73|Unbuffered I/O b2v_inst6.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m11_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.i4_mux_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst16.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vccsa_vr_en.vhd":26:21:26:149|Unbuffered I/O b2v_inst31.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":37:2:37:3|Unbuffered I/O b2v_inst5.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_25_and_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_m3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_40_and_i_i_a3_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":271:1:271:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_45_and_i_i_a3_0_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_35_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.V12S_EN_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_49_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd":335:24:335:54|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.V12S_EN_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.V12S_EN_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst200.SYNTHESIZED_WIRE_49_i which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":150:9:150:29|Unbuffered I/O b2v_inst11.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":36:8:36:19|Unbuffered I/O b2v_inst20.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\rsmrst_pwrgd.vhd":54:15:54:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\pch_pwrok.vhd":65:15:65:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd":35:15:35:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.HDA_SDO_FPGA_latmux which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net N_551.
@N: FX1017 :|SB_GB inserted on the net b2v_inst200.count_en_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 169MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 169MB)

@N: MT611 :|Automatically generated clock counter|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 201 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
166 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                    
-----------------------------------------------------------------------------------------------------------
@K:CKID0001       FPGA_OSC            port                   201        b2v_inst6.delayed_vccin_vccinaux_ok
===========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 139MB peak: 169MB)

Writing Analyst data base C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 166MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 167MB peak: 171MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 164MB peak: 171MB)

Warning: Found 203 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[0]
1) instance count_RNIF20F[0] (in view: work.powerled_block(netlist)), output net count[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[0]
    input  pin b2v_inst11.count_RNIFVF5[0]/I0
    instance   b2v_inst11.count_RNIFVF5[0] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIFVF5[0]/O
    net        b2v_inst11.count_1[0]
    input  pin b2v_inst11.count_RNIF20F[0]/I2
    instance   b2v_inst11.count_RNIF20F[0] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIF20F[0]/O
    net        b2v_inst11.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_332
2) instance count_RNIE0PD6_0[10] (in view: work.powerled_block(netlist)), output net N_332 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_332
    input  pin b2v_inst11.un85_clk_100khz_cry_15_c_RNIH0U6/I0
    instance   b2v_inst11.un85_clk_100khz_cry_15_c_RNIH0U6 (cell SB_LUT4)
    output pin b2v_inst11.un85_clk_100khz_cry_15_c_RNIH0U6/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.curr_state_RNI4L1B[0]/I0
    instance   b2v_inst11.curr_state_RNI4L1B[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNI4L1B[0]/O
    net        b2v_inst11.N_1469_i_0
    input  pin b2v_inst11.curr_state_RNI[0]/I0
    instance   b2v_inst11.curr_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNI[0]/O
    net        b2v_inst11.curr_state_RNI[0]
    input  pin b2v_inst11.count_RNIE0PD6_0[10]/I0
    instance   b2v_inst11.count_RNIE0PD6_0[10] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIE0PD6_0[10]/O
    net        b2v_inst11.N_332
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_1469_i_0
3) instance curr_state_RNI4L1B[0] (in view: work.powerled_block(netlist)), output net N_1469_i_0 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_1469_i_0
    input  pin b2v_inst11.un85_clk_100khz_cry_15_c_RNIH0U6/I1
    instance   b2v_inst11.un85_clk_100khz_cry_15_c_RNIH0U6 (cell SB_LUT4)
    output pin b2v_inst11.un85_clk_100khz_cry_15_c_RNIH0U6/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.curr_state_RNI4L1B[0]/I0
    instance   b2v_inst11.curr_state_RNI4L1B[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNI4L1B[0]/O
    net        b2v_inst11.N_1469_i_0
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[15]
4) instance count_RNIBILR[15] (in view: work.powerled_block(netlist)), output net count[15] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[15]
    input  pin b2v_inst11.un1_count_cry_14_c_RNILBFC/I0
    instance   b2v_inst11.un1_count_cry_14_c_RNILBFC (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_14_c_RNILBFC/O
    net        b2v_inst11.un1_count_cry_14_c_RNILBFC
    input  pin b2v_inst11.count_RNIBILR[15]/I2
    instance   b2v_inst11.count_RNIBILR[15] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIBILR[15]/O
    net        b2v_inst11.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_0_sqmuxa
5) instance count_RNIFVF5[10] (in view: work.powerled_block(netlist)), output net count_0_sqmuxa (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_0_sqmuxa
    input  pin b2v_inst11.un1_count_cry_14_c_RNILBFC/I2
    instance   b2v_inst11.un1_count_cry_14_c_RNILBFC (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_14_c_RNILBFC/O
    net        b2v_inst11.un1_count_cry_14_c_RNILBFC
    input  pin b2v_inst11.count_RNIBILR[15]/I2
    instance   b2v_inst11.count_RNIBILR[15] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIBILR[15]/O
    net        b2v_inst11.count[15]
    input  pin b2v_inst11.un85_clk_100khz_cry_15_c_inv/I0
    instance   b2v_inst11.un85_clk_100khz_cry_15_c_inv (cell SB_LUT4)
    output pin b2v_inst11.un85_clk_100khz_cry_15_c_inv/O
    net        b2v_inst11.N_5412_i
    input  pin b2v_inst11.un85_clk_100khz_cry_15_c/I0
    instance   b2v_inst11.un85_clk_100khz_cry_15_c (cell SB_CARRY)
    output pin b2v_inst11.un85_clk_100khz_cry_15_c/CO
    net        b2v_inst11.un85_clk_100khz_cry_15_c
    input  pin b2v_inst11.un85_clk_100khz_cry_15_c_RNIH0U6/I3
    instance   b2v_inst11.un85_clk_100khz_cry_15_c_RNIH0U6 (cell SB_LUT4)
    output pin b2v_inst11.un85_clk_100khz_cry_15_c_RNIH0U6/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.curr_state_RNI4L1B[0]/I0
    instance   b2v_inst11.curr_state_RNI4L1B[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNI4L1B[0]/O
    net        b2v_inst11.N_1469_i_0
    input  pin b2v_inst11.curr_state_RNI[0]/I0
    instance   b2v_inst11.curr_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNI[0]/O
    net        b2v_inst11.curr_state_RNI[0]
    input  pin b2v_inst11.count_RNIE0PD6_0[10]/I0
    instance   b2v_inst11.count_RNIE0PD6_0[10] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIE0PD6_0[10]/O
    net        b2v_inst11.N_332
    input  pin b2v_inst11.count_RNIFVF5[10]/I0
    instance   b2v_inst11.count_RNIFVF5[10] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIFVF5[10]/O
    net        b2v_inst11.count_0_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un1_count_axb_14
6) instance count_RNI9FKR[14] (in view: work.powerled_block(netlist)), output net un1_count_axb_14 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un1_count_axb_14
    input  pin b2v_inst11.un1_count_cry_13_c_RNI5AU6/I1
    instance   b2v_inst11.un1_count_cry_13_c_RNI5AU6 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_13_c_RNI5AU6/O
    net        b2v_inst11.un1_count_cry_13_c_RNI5AU6
    input  pin b2v_inst11.un1_count_cry_13_c_RNIK9EC/I0
    instance   b2v_inst11.un1_count_cry_13_c_RNIK9EC (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_13_c_RNIK9EC/O
    net        b2v_inst11.count_1[14]
    input  pin b2v_inst11.count_RNI9FKR[14]/I2
    instance   b2v_inst11.count_RNI9FKR[14] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI9FKR[14]/O
    net        b2v_inst11.un1_count_axb_14
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[13]
7) instance count_RNI7CJR[13] (in view: work.powerled_block(netlist)), output net count[13] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[13]
    input  pin b2v_inst11.un1_count_cry_12_c_RNIJ7DC/I1
    instance   b2v_inst11.un1_count_cry_12_c_RNIJ7DC (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_12_c_RNIJ7DC/O
    net        b2v_inst11.count_1[13]
    input  pin b2v_inst11.count_RNI7CJR[13]/I2
    instance   b2v_inst11.count_RNI7CJR[13] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI7CJR[13]/O
    net        b2v_inst11.count[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un1_count_axb_12
8) instance count_RNI59IR[12] (in view: work.powerled_block(netlist)), output net un1_count_axb_12 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un1_count_axb_12
    input  pin b2v_inst11.un1_count_cry_11_c_RNI36S6/I1
    instance   b2v_inst11.un1_count_cry_11_c_RNI36S6 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_11_c_RNI36S6/O
    net        b2v_inst11.un1_count_cry_11_c_RNI36S6
    input  pin b2v_inst11.un1_count_cry_11_c_RNII5CC/I0
    instance   b2v_inst11.un1_count_cry_11_c_RNII5CC (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_11_c_RNII5CC/O
    net        b2v_inst11.count_1[12]
    input  pin b2v_inst11.count_RNI59IR[12]/I2
    instance   b2v_inst11.count_RNI59IR[12] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI59IR[12]/O
    net        b2v_inst11.un1_count_axb_12
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[11]
9) instance count_RNI36HR[11] (in view: work.powerled_block(netlist)), output net count[11] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[11]
    input  pin b2v_inst11.un1_count_cry_10_c_RNI24R6/I1
    instance   b2v_inst11.un1_count_cry_10_c_RNI24R6 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_10_c_RNI24R6/O
    net        b2v_inst11.un1_count_cry_10_c_RNI24R6
    input  pin b2v_inst11.un1_count_cry_10_c_RNIH3BC/I0
    instance   b2v_inst11.un1_count_cry_10_c_RNIH3BC (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_10_c_RNIH3BC/O
    net        b2v_inst11.count_1[11]
    input  pin b2v_inst11.count_RNI36HR[11]/I2
    instance   b2v_inst11.count_RNI36HR[11] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI36HR[11]/O
    net        b2v_inst11.count[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un1_count_axb_10
10) instance count_RNIQ3P21[10] (in view: work.powerled_block(netlist)), output net un1_count_axb_10 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un1_count_axb_10
    input  pin b2v_inst11.un1_count_cry_9_c_RNIQ23E/I1
    instance   b2v_inst11.un1_count_cry_9_c_RNIQ23E (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_9_c_RNIQ23E/O
    net        b2v_inst11.un1_count_cry_9_c_RNIQ23E
    input  pin b2v_inst11.un1_count_cry_9_c_RNI92JJ/I0
    instance   b2v_inst11.un1_count_cry_9_c_RNI92JJ (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_9_c_RNI92JJ/O
    net        b2v_inst11.count_1[10]
    input  pin b2v_inst11.count_RNIQ3P21[10]/I2
    instance   b2v_inst11.count_RNIQ3P21[10] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIQ3P21[10]/O
    net        b2v_inst11.un1_count_axb_10
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[9]
11) instance count_RNIHC2T[9] (in view: work.powerled_block(netlist)), output net count[9] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[9]
    input  pin b2v_inst11.un1_count_cry_8_c_RNIP02E/I1
    instance   b2v_inst11.un1_count_cry_8_c_RNIP02E (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_8_c_RNIP02E/O
    net        b2v_inst11.un1_count_cry_8_c_RNIP02E
    input  pin b2v_inst11.un1_count_cry_8_c_RNI80IJ/I0
    instance   b2v_inst11.un1_count_cry_8_c_RNI80IJ (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_8_c_RNI80IJ/O
    net        b2v_inst11.count_1[9]
    input  pin b2v_inst11.count_RNIHC2T[9]/I2
    instance   b2v_inst11.count_RNIHC2T[9] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIHC2T[9]/O
    net        b2v_inst11.count[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un1_count_axb_8
12) instance count_RNIF91T[8] (in view: work.powerled_block(netlist)), output net un1_count_axb_8 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un1_count_axb_8
    input  pin b2v_inst11.un1_count_cry_7_c_RNIOU0E/I1
    instance   b2v_inst11.un1_count_cry_7_c_RNIOU0E (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_7_c_RNIOU0E/O
    net        b2v_inst11.un1_count_cry_7_c_RNIOU0E
    input  pin b2v_inst11.un1_count_cry_7_c_RNI7UGJ/I0
    instance   b2v_inst11.un1_count_cry_7_c_RNI7UGJ (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_7_c_RNI7UGJ/O
    net        b2v_inst11.count_1[8]
    input  pin b2v_inst11.count_RNIF91T[8]/I2
    instance   b2v_inst11.count_RNIF91T[8] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIF91T[8]/O
    net        b2v_inst11.un1_count_axb_8
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[7]
13) instance count_RNID60T[7] (in view: work.powerled_block(netlist)), output net count[7] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[7]
    input  pin b2v_inst11.un1_count_cry_6_c_RNINSVD/I1
    instance   b2v_inst11.un1_count_cry_6_c_RNINSVD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_6_c_RNINSVD/O
    net        b2v_inst11.un1_count_cry_6_c_RNINSVD
    input  pin b2v_inst11.un1_count_cry_6_c_RNI6SFJ/I0
    instance   b2v_inst11.un1_count_cry_6_c_RNI6SFJ (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_6_c_RNI6SFJ/O
    net        b2v_inst11.count_1[7]
    input  pin b2v_inst11.count_RNID60T[7]/I2
    instance   b2v_inst11.count_RNID60T[7] (cell SB_LUT4)
    output pin b2v_inst11.count_RNID60T[7]/O
    net        b2v_inst11.count[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un1_count_axb_6
14) instance count_RNIB3VS[6] (in view: work.powerled_block(netlist)), output net un1_count_axb_6 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un1_count_axb_6
    input  pin b2v_inst11.un1_count_cry_5_c_RNIMQUD/I1
    instance   b2v_inst11.un1_count_cry_5_c_RNIMQUD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_5_c_RNIMQUD/O
    net        b2v_inst11.un1_count_cry_5_c_RNIMQUD
    input  pin b2v_inst11.un1_count_cry_5_c_RNI5QEJ/I0
    instance   b2v_inst11.un1_count_cry_5_c_RNI5QEJ (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_5_c_RNI5QEJ/O
    net        b2v_inst11.count_1[6]
    input  pin b2v_inst11.count_RNIB3VS[6]/I2
    instance   b2v_inst11.count_RNIB3VS[6] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIB3VS[6]/O
    net        b2v_inst11.un1_count_axb_6
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[5]
15) instance count_RNI90US[5] (in view: work.powerled_block(netlist)), output net count[5] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[5]
    input  pin b2v_inst11.un1_count_cry_4_c_RNILOTD/I1
    instance   b2v_inst11.un1_count_cry_4_c_RNILOTD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_4_c_RNILOTD/O
    net        b2v_inst11.un1_count_cry_4_c_RNILOTD
    input  pin b2v_inst11.un1_count_cry_4_c_RNI4ODJ/I0
    instance   b2v_inst11.un1_count_cry_4_c_RNI4ODJ (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_4_c_RNI4ODJ/O
    net        b2v_inst11.count_1[5]
    input  pin b2v_inst11.count_RNI90US[5]/I2
    instance   b2v_inst11.count_RNI90US[5] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI90US[5]/O
    net        b2v_inst11.count[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un1_count_axb_4
16) instance count_RNI7TSS[4] (in view: work.powerled_block(netlist)), output net un1_count_axb_4 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un1_count_axb_4
    input  pin b2v_inst11.un1_count_cry_3_c_RNIKMSD/I1
    instance   b2v_inst11.un1_count_cry_3_c_RNIKMSD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_3_c_RNIKMSD/O
    net        b2v_inst11.un1_count_cry_3_c_RNIKMSD
    input  pin b2v_inst11.un1_count_cry_3_c_RNI3MCJ/I0
    instance   b2v_inst11.un1_count_cry_3_c_RNI3MCJ (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_3_c_RNI3MCJ/O
    net        b2v_inst11.count_1[4]
    input  pin b2v_inst11.count_RNI7TSS[4]/I2
    instance   b2v_inst11.count_RNI7TSS[4] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI7TSS[4]/O
    net        b2v_inst11.un1_count_axb_4
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un1_count_axb_3
17) instance count_RNI5QRS[3] (in view: work.powerled_block(netlist)), output net un1_count_axb_3 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un1_count_axb_3
    input  pin b2v_inst11.un1_count_cry_2_c_RNIJKRD/I1
    instance   b2v_inst11.un1_count_cry_2_c_RNIJKRD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_2_c_RNIJKRD/O
    net        b2v_inst11.un1_count_cry_2_c_RNIJKRD
    input  pin b2v_inst11.un1_count_cry_2_c_RNI2KBJ/I0
    instance   b2v_inst11.un1_count_cry_2_c_RNI2KBJ (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_2_c_RNI2KBJ/O
    net        b2v_inst11.count_1[3]
    input  pin b2v_inst11.count_RNI5QRS[3]/I2
    instance   b2v_inst11.count_RNI5QRS[3] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI5QRS[3]/O
    net        b2v_inst11.un1_count_axb_3
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[2]
18) instance count_RNI3NQS[2] (in view: work.powerled_block(netlist)), output net count[2] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[2]
    input  pin b2v_inst11.un1_count_cry_1_c_RNIIIQD/I1
    instance   b2v_inst11.un1_count_cry_1_c_RNIIIQD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_1_c_RNIIIQD/O
    net        b2v_inst11.un1_count_cry_1_c_RNIIIQD
    input  pin b2v_inst11.count_RNI3NQS[2]/I3
    instance   b2v_inst11.count_RNI3NQS[2] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI3NQS[2]/O
    net        b2v_inst11.count[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un1_count_axb_1
19) instance count_RNIG30F[1] (in view: work.powerled_block(netlist)), output net un1_count_axb_1 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un1_count_axb_1
    input  pin b2v_inst11.count_RNIFVF5[1]/I0
    instance   b2v_inst11.count_RNIFVF5[1] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIFVF5[1]/O
    net        b2v_inst11.count_1[1]
    input  pin b2v_inst11.count_RNIG30F[1]/I2
    instance   b2v_inst11.count_RNIG30F[1] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIG30F[1]/O
    net        b2v_inst11.un1_count_axb_1
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.curr_state[0]
20) instance curr_state_RNIGBT42[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.curr_state[0]
    input  pin b2v_inst5.curr_state_7_1_0_.m4/I0
    instance   b2v_inst5.curr_state_7_1_0_.m4 (cell SB_LUT4)
    output pin b2v_inst5.curr_state_7_1_0_.m4/O
    net        b2v_inst5.curr_state_7[0]
    input  pin b2v_inst5.curr_state_RNIGBT42[0]/I2
    instance   b2v_inst5.curr_state_RNIGBT42[0] (cell SB_LUT4)
    output pin b2v_inst5.curr_state_RNIGBT42[0]/O
    net        b2v_inst5.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.curr_state[1]
21) instance curr_state_RNIHCT42[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[1] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.curr_state[1]
    input  pin b2v_inst5.curr_state_7_1_0_.m6/I1
    instance   b2v_inst5.curr_state_7_1_0_.m6 (cell SB_LUT4)
    output pin b2v_inst5.curr_state_7_1_0_.m6/O
    net        b2v_inst5.curr_state_7[1]
    input  pin b2v_inst5.curr_state_RNIHCT42[1]/I2
    instance   b2v_inst5.curr_state_RNIHCT42[1] (cell SB_LUT4)
    output pin b2v_inst5.curr_state_RNIHCT42[1]/O
    net        b2v_inst5.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[11]
22) instance count_RNIJ6AE4[11] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[11] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[11]
    input  pin b2v_inst5.un2_count_1_cry_10_c_RNI8NDO1/I1
    instance   b2v_inst5.un2_count_1_cry_10_c_RNI8NDO1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_10_c_RNI8NDO1/O
    net        b2v_inst5.count_rst_3
    input  pin b2v_inst5.count_RNIJ6AE4[11]/I2
    instance   b2v_inst5.count_RNIJ6AE4[11] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIJ6AE4[11]/O
    net        b2v_inst5.count[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[10]
23) instance count_RNIA0ML4[10] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[10] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[10]
    input  pin b2v_inst5.un2_count_1_cry_9_c_RNI0IPV1/I0
    instance   b2v_inst5.un2_count_1_cry_9_c_RNI0IPV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_9_c_RNI0IPV1/O
    net        b2v_inst5.count_rst_4
    input  pin b2v_inst5.count_RNIA0ML4[10]/I2
    instance   b2v_inst5.count_RNIA0ML4[10] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIA0ML4[10]/O
    net        b2v_inst5.count[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_9
24) instance count_RNI1MD84[9] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_9 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_9
    input  pin b2v_inst5.un2_count_1_cry_8_c_RNIVFOV1/I0
    instance   b2v_inst5.un2_count_1_cry_8_c_RNIVFOV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_8_c_RNIVFOV1/O
    net        b2v_inst5.count_rst_5
    input  pin b2v_inst5.count_RNI1MD84[9]/I2
    instance   b2v_inst5.count_RNI1MD84[9] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI1MD84[9]/O
    net        b2v_inst5.un2_count_1_axb_9
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[8]
25) instance count_RNIVIC84[8] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[8] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[8]
    input  pin b2v_inst5.un2_count_1_cry_7_c_RNIUDNV1/I0
    instance   b2v_inst5.un2_count_1_cry_7_c_RNIUDNV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_7_c_RNIUDNV1/O
    net        b2v_inst5.count_rst_6
    input  pin b2v_inst5.count_RNIVIC84[8]/I2
    instance   b2v_inst5.count_RNIVIC84[8] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIVIC84[8]/O
    net        b2v_inst5.count[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_7
26) instance count_RNITFB84[7] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_7 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_7
    input  pin b2v_inst5.un2_count_1_cry_6_c_RNITBMV1/I1
    instance   b2v_inst5.un2_count_1_cry_6_c_RNITBMV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_6_c_RNITBMV1/O
    net        b2v_inst5.count_rst_7
    input  pin b2v_inst5.count_RNITFB84[7]/I2
    instance   b2v_inst5.count_RNITFB84[7] (cell SB_LUT4)
    output pin b2v_inst5.count_RNITFB84[7]/O
    net        b2v_inst5.un2_count_1_axb_7
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[6]
27) instance count_RNIRCA84[6] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[6] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[6]
    input  pin b2v_inst5.un2_count_1_cry_5_c_RNIS9LV1/I1
    instance   b2v_inst5.un2_count_1_cry_5_c_RNIS9LV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_5_c_RNIS9LV1/O
    net        b2v_inst5.count_rst_8
    input  pin b2v_inst5.count_RNIRCA84[6]/I2
    instance   b2v_inst5.count_RNIRCA84[6] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIRCA84[6]/O
    net        b2v_inst5.count[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_5
28) instance count_RNIP9984[5] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_5 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_5
    input  pin b2v_inst5.un2_count_1_cry_4_c_RNIR7KV1/I1
    instance   b2v_inst5.un2_count_1_cry_4_c_RNIR7KV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_4_c_RNIR7KV1/O
    net        b2v_inst5.count_rst_9
    input  pin b2v_inst5.count_RNIP9984[5]/I2
    instance   b2v_inst5.count_RNIP9984[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIP9984[5]/O
    net        b2v_inst5.un2_count_1_axb_5
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_4
29) instance count_RNIN6884[4] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_4 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_4
    input  pin b2v_inst5.un2_count_1_cry_3_c_RNIQ5JV1/I0
    instance   b2v_inst5.un2_count_1_cry_3_c_RNIQ5JV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_3_c_RNIQ5JV1/O
    net        b2v_inst5.count_rst_10
    input  pin b2v_inst5.count_RNIN6884[4]/I2
    instance   b2v_inst5.count_RNIN6884[4] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIN6884[4]/O
    net        b2v_inst5.un2_count_1_axb_4
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[3]
30) instance count_RNIL3784[3] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[3] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[3]
    input  pin b2v_inst5.un2_count_1_cry_2_c_RNINGR9/I1
    instance   b2v_inst5.un2_count_1_cry_2_c_RNINGR9 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_2_c_RNINGR9/O
    net        b2v_inst5.un2_count_1_cry_2_c_RNINGR9
    input  pin b2v_inst5.count_RNIL3784[3]/I3
    instance   b2v_inst5.count_RNIL3784[3] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIL3784[3]/O
    net        b2v_inst5.count[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_2
31) instance count_RNIJ0684[2] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_2 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_2
    input  pin b2v_inst5.un2_count_1_cry_1_c_RNIO1HV1/I1
    instance   b2v_inst5.un2_count_1_cry_1_c_RNIO1HV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_1_c_RNIO1HV1/O
    net        b2v_inst5.count_rst_12
    input  pin b2v_inst5.count_RNIJ0684[2]/I2
    instance   b2v_inst5.count_RNIJ0684[2] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIJ0684[2]/O
    net        b2v_inst5.un2_count_1_axb_2
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[1]
32) instance count_RNISGBU3[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[1] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[1]
    input  pin b2v_inst5.count_RNI[1]/I1
    instance   b2v_inst5.count_RNI[1] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI[1]/O
    net        b2v_inst5.count_RNI[1]
    input  pin b2v_inst5.count_RNISGBU3[1]/I3
    instance   b2v_inst5.count_RNISGBU3[1] (cell SB_LUT4)
    output pin b2v_inst5.count_RNISGBU3[1]/O
    net        b2v_inst5.count[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.N_1_i
33) instance count_RNIO3TNP[5] (in view: work.rsmrst_pwrgd_block(netlist)), output net N_1_i (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.N_1_i
    input  pin b2v_inst5.count_RNI2JML1[0]/I0
    instance   b2v_inst5.count_RNI2JML1[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI2JML1[0]/O
    net        b2v_inst5.count_rst_14
    input  pin b2v_inst5.count_RNIRFBU3[0]/I2
    instance   b2v_inst5.count_RNIRFBU3[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIRFBU3[0]/O
    net        b2v_inst5.count[0]
    input  pin b2v_inst5.count_RNI[1]/I3
    instance   b2v_inst5.count_RNI[1] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI[1]/O
    net        b2v_inst5.count_RNI[1]
    input  pin b2v_inst5.count_RNISGBU3[1]/I3
    instance   b2v_inst5.count_RNISGBU3[1] (cell SB_LUT4)
    output pin b2v_inst5.count_RNISGBU3[1]/O
    net        b2v_inst5.count[1]
    input  pin b2v_inst5.un2_count_1_cry_1_c/I0
    instance   b2v_inst5.un2_count_1_cry_1_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_1_c/CO
    net        b2v_inst5.un2_count_1_cry_1
    input  pin b2v_inst5.un2_count_1_cry_1_c_RNIO1HV1/I3
    instance   b2v_inst5.un2_count_1_cry_1_c_RNIO1HV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_1_c_RNIO1HV1/O
    net        b2v_inst5.count_rst_12
    input  pin b2v_inst5.count_RNIJ0684[2]/I2
    instance   b2v_inst5.count_RNIJ0684[2] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIJ0684[2]/O
    net        b2v_inst5.un2_count_1_axb_2
    input  pin b2v_inst5.un2_count_1_cry_2_c/I0
    instance   b2v_inst5.un2_count_1_cry_2_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_2_c/CO
    net        b2v_inst5.un2_count_1_cry_2
    input  pin b2v_inst5.un2_count_1_cry_2_c_RNINGR9/I3
    instance   b2v_inst5.un2_count_1_cry_2_c_RNINGR9 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_2_c_RNINGR9/O
    net        b2v_inst5.un2_count_1_cry_2_c_RNINGR9
    input  pin b2v_inst5.count_RNIL3784[3]/I3
    instance   b2v_inst5.count_RNIL3784[3] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIL3784[3]/O
    net        b2v_inst5.count[3]
    input  pin b2v_inst5.un2_count_1_cry_3_c/I0
    instance   b2v_inst5.un2_count_1_cry_3_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_3_c/CO
    net        b2v_inst5.un2_count_1_cry_3
    input  pin b2v_inst5.un2_count_1_cry_3_c_RNIQ5JV1/I1
    instance   b2v_inst5.un2_count_1_cry_3_c_RNIQ5JV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_3_c_RNIQ5JV1/O
    net        b2v_inst5.count_rst_10
    input  pin b2v_inst5.count_RNIN6884[4]/I2
    instance   b2v_inst5.count_RNIN6884[4] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIN6884[4]/O
    net        b2v_inst5.un2_count_1_axb_4
    input  pin b2v_inst5.un2_count_1_cry_4_c/I0
    instance   b2v_inst5.un2_count_1_cry_4_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_4_c/CO
    net        b2v_inst5.un2_count_1_cry_4
    input  pin b2v_inst5.un2_count_1_cry_4_c_RNIR7KV1/I3
    instance   b2v_inst5.un2_count_1_cry_4_c_RNIR7KV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_4_c_RNIR7KV1/O
    net        b2v_inst5.count_rst_9
    input  pin b2v_inst5.count_RNIP9984[5]/I2
    instance   b2v_inst5.count_RNIP9984[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIP9984[5]/O
    net        b2v_inst5.un2_count_1_axb_5
    input  pin b2v_inst5.un2_count_1_cry_5_c/I0
    instance   b2v_inst5.un2_count_1_cry_5_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_5_c/CO
    net        b2v_inst5.un2_count_1_cry_5
    input  pin b2v_inst5.un2_count_1_cry_5_c_RNIS9LV1/I3
    instance   b2v_inst5.un2_count_1_cry_5_c_RNIS9LV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_5_c_RNIS9LV1/O
    net        b2v_inst5.count_rst_8
    input  pin b2v_inst5.count_RNIRCA84[6]/I2
    instance   b2v_inst5.count_RNIRCA84[6] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIRCA84[6]/O
    net        b2v_inst5.count[6]
    input  pin b2v_inst5.un2_count_1_cry_6_c/I0
    instance   b2v_inst5.un2_count_1_cry_6_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_6_c/CO
    net        b2v_inst5.un2_count_1_cry_6
    input  pin b2v_inst5.un2_count_1_cry_6_c_RNITBMV1/I3
    instance   b2v_inst5.un2_count_1_cry_6_c_RNITBMV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_6_c_RNITBMV1/O
    net        b2v_inst5.count_rst_7
    input  pin b2v_inst5.count_RNITFB84[7]/I2
    instance   b2v_inst5.count_RNITFB84[7] (cell SB_LUT4)
    output pin b2v_inst5.count_RNITFB84[7]/O
    net        b2v_inst5.un2_count_1_axb_7
    input  pin b2v_inst5.un2_count_1_cry_7_c/I0
    instance   b2v_inst5.un2_count_1_cry_7_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_7_c/CO
    net        b2v_inst5.un2_count_1_cry_7
    input  pin b2v_inst5.un2_count_1_cry_7_c_RNIUDNV1/I1
    instance   b2v_inst5.un2_count_1_cry_7_c_RNIUDNV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_7_c_RNIUDNV1/O
    net        b2v_inst5.count_rst_6
    input  pin b2v_inst5.count_RNIVIC84[8]/I2
    instance   b2v_inst5.count_RNIVIC84[8] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIVIC84[8]/O
    net        b2v_inst5.count[8]
    input  pin b2v_inst5.un2_count_1_cry_8_c/I0
    instance   b2v_inst5.un2_count_1_cry_8_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_8_c/CO
    net        b2v_inst5.un2_count_1_cry_8
    input  pin b2v_inst5.un2_count_1_cry_8_c_RNIVFOV1/I1
    instance   b2v_inst5.un2_count_1_cry_8_c_RNIVFOV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_8_c_RNIVFOV1/O
    net        b2v_inst5.count_rst_5
    input  pin b2v_inst5.count_RNI1MD84[9]/I2
    instance   b2v_inst5.count_RNI1MD84[9] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI1MD84[9]/O
    net        b2v_inst5.un2_count_1_axb_9
    input  pin b2v_inst5.un2_count_1_cry_9_c/I0
    instance   b2v_inst5.un2_count_1_cry_9_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_9_c/CO
    net        b2v_inst5.un2_count_1_cry_9
    input  pin b2v_inst5.un2_count_1_cry_9_c_RNI0IPV1/I1
    instance   b2v_inst5.un2_count_1_cry_9_c_RNI0IPV1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_9_c_RNI0IPV1/O
    net        b2v_inst5.count_rst_4
    input  pin b2v_inst5.count_RNIA0ML4[10]/I2
    instance   b2v_inst5.count_RNIA0ML4[10] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIA0ML4[10]/O
    net        b2v_inst5.count[10]
    input  pin b2v_inst5.un2_count_1_cry_10_c/I0
    instance   b2v_inst5.un2_count_1_cry_10_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_10_c/CO
    net        b2v_inst5.un2_count_1_cry_10
    input  pin b2v_inst5.un2_count_1_cry_10_c_RNI8NDO1/I3
    instance   b2v_inst5.un2_count_1_cry_10_c_RNI8NDO1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_10_c_RNI8NDO1/O
    net        b2v_inst5.count_rst_3
    input  pin b2v_inst5.count_RNIJ6AE4[11]/I2
    instance   b2v_inst5.count_RNIJ6AE4[11] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIJ6AE4[11]/O
    net        b2v_inst5.count[11]
    input  pin b2v_inst5.count_RNITFB84_0[7]/I1
    instance   b2v_inst5.count_RNITFB84_0[7] (cell SB_LUT4)
    output pin b2v_inst5.count_RNITFB84_0[7]/O
    net        b2v_inst5.un12_clk_100khz_2
    input  pin b2v_inst5.count_RNIO3TNP[5]/I0
    instance   b2v_inst5.count_RNIO3TNP[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIO3TNP[5]/O
    net        b2v_inst5.N_1_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[0]
34) instance count_RNIRFBU3[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[0]
    input  pin b2v_inst5.count_RNI2JML1[0]/I2
    instance   b2v_inst5.count_RNI2JML1[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI2JML1[0]/O
    net        b2v_inst5.count_rst_14
    input  pin b2v_inst5.count_RNIRFBU3[0]/I2
    instance   b2v_inst5.count_RNIRFBU3[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIRFBU3[0]/O
    net        b2v_inst5.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[14]
35) instance count_RNIPFDE4[14] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[14] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[14]
    input  pin b2v_inst5.un2_count_1_cry_13_c_RNIBTGO1/I1
    instance   b2v_inst5.un2_count_1_cry_13_c_RNIBTGO1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_13_c_RNIBTGO1/O
    net        b2v_inst5.count_rst_0
    input  pin b2v_inst5.count_RNIPFDE4[14]/I2
    instance   b2v_inst5.count_RNIPFDE4[14] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIPFDE4[14]/O
    net        b2v_inst5.count[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_13
36) instance count_RNINCCE4[13] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_13 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_13
    input  pin b2v_inst5.un2_count_1_cry_12_c_RNIARFO1/I0
    instance   b2v_inst5.un2_count_1_cry_12_c_RNIARFO1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_12_c_RNIARFO1/O
    net        b2v_inst5.count_rst_1
    input  pin b2v_inst5.count_RNINCCE4[13]/I2
    instance   b2v_inst5.count_RNINCCE4[13] (cell SB_LUT4)
    output pin b2v_inst5.count_RNINCCE4[13]/O
    net        b2v_inst5.un2_count_1_axb_13
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[12]
37) instance count_RNIL9BE4[12] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[12] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[12]
    input  pin b2v_inst5.un2_count_1_cry_11_c_RNI9PEO1/I1
    instance   b2v_inst5.un2_count_1_cry_11_c_RNI9PEO1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_11_c_RNI9PEO1/O
    net        b2v_inst5.count_rst_2
    input  pin b2v_inst5.count_RNIL9BE4[12]/I2
    instance   b2v_inst5.count_RNIL9BE4[12] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIL9BE4[12]/O
    net        b2v_inst5.count[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[15]
38) instance count_RNIRIEE4[15] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[15] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[15]
    input  pin b2v_inst5.un2_count_1_cry_14_c_RNICVHO1/I0
    instance   b2v_inst5.un2_count_1_cry_14_c_RNICVHO1 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_14_c_RNICVHO1/O
    net        b2v_inst5.count_rst
    input  pin b2v_inst5.count_RNIRIEE4[15]/I2
    instance   b2v_inst5.count_RNIRIEE4[15] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIRIEE4[15]/O
    net        b2v_inst5.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_0
39) instance func_state_RNIU61HA1[1] (in view: work.powerled_block(netlist)), output net func_state_0 (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNI_0[1]/I0
    instance   b2v_inst11.func_state_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[1]/O
    net        b2v_inst11.N_161
    input  pin b2v_inst11.func_state_RNI9KCT4_4[1]/I0
    instance   b2v_inst11.func_state_RNI9KCT4_4[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_4[1]/O
    net        b2v_inst11.N_269
    input  pin b2v_inst11.func_state_RNIS5RDF_0[1]/I0
    instance   b2v_inst11.func_state_RNIS5RDF_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIS5RDF_0[1]/O
    net        b2v_inst11.N_57
    input  pin b2v_inst11.count_off_RNIIF3841[9]/I0
    instance   b2v_inst11.count_off_RNIIF3841[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIIF3841[9]/O
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_RNIU61HA1[1]/I2
    instance   b2v_inst11.func_state_RNIU61HA1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIU61HA1[1]/O
    net        b2v_inst11.func_state_0
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_161
40) instance func_state_RNI_0[1] (in view: work.powerled_block(netlist)), output net N_161 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_161
    input  pin b2v_inst11.count_clk_RNI_2[14]/I0
    instance   b2v_inst11.count_clk_RNI_2[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[14]/O
    net        b2v_inst11.N_249
    input  pin b2v_inst11.func_state_RNIIGNF5[0]/I0
    instance   b2v_inst11.func_state_RNIIGNF5[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIIGNF5[0]/O
    net        b2v_inst11.func_state_RNIIGNF5[0]
    input  pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/I0
    instance   b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/O
    net        b2v_inst11.count_off_1[10]
    input  pin b2v_inst11.count_off_RNI482CI[10]/I1
    instance   b2v_inst11.count_off_RNI482CI[10] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI482CI[10]/O
    net        b2v_inst11.count_off[10]
    input  pin b2v_inst11.count_off_RNIRMFBI_0[9]/I1
    instance   b2v_inst11.count_off_RNIRMFBI_0[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIRMFBI_0[9]/O
    net        b2v_inst11.un34_clk_100khz_4
    input  pin b2v_inst11.count_off_RNIGH48E3[9]/I0
    instance   b2v_inst11.count_off_RNIGH48E3[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIGH48E3[9]/O
    net        b2v_inst11.count_off_RNIGH48E3[9]
    input  pin b2v_inst11.func_state_RNI_0[1]/I1
    instance   b2v_inst11.func_state_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[1]/O
    net        b2v_inst11.N_161
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_57
41) instance func_state_RNIS5RDF_0[1] (in view: work.powerled_block(netlist)), output net N_57 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_57
    input  pin b2v_inst11.func_state_RNIAKFM81[1]/I0
    instance   b2v_inst11.func_state_RNIAKFM81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIAKFM81[1]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNILADVE1[0]/I2
    instance   b2v_inst11.func_state_RNILADVE1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNILADVE1[0]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2965_i
    input  pin b2v_inst11.func_state_RNIN0HS2_0[0]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_0[0]/O
    net        b2v_inst11.func_state_RNIN0HS2_0[0]
    input  pin b2v_inst11.count_clk_RNI_2[14]/I1
    instance   b2v_inst11.count_clk_RNI_2[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[14]/O
    net        b2v_inst11.N_249
    input  pin b2v_inst11.func_state_RNIIGNF5[0]/I0
    instance   b2v_inst11.func_state_RNIIGNF5[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIIGNF5[0]/O
    net        b2v_inst11.func_state_RNIIGNF5[0]
    input  pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/I0
    instance   b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/O
    net        b2v_inst11.count_off_1[10]
    input  pin b2v_inst11.count_off_RNI482CI[10]/I1
    instance   b2v_inst11.count_off_RNI482CI[10] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI482CI[10]/O
    net        b2v_inst11.count_off[10]
    input  pin b2v_inst11.count_off_RNIRMFBI_0[9]/I1
    instance   b2v_inst11.count_off_RNIRMFBI_0[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIRMFBI_0[9]/O
    net        b2v_inst11.un34_clk_100khz_4
    input  pin b2v_inst11.count_off_RNIGH48E3[9]/I0
    instance   b2v_inst11.count_off_RNIGH48E3[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIGH48E3[9]/O
    net        b2v_inst11.count_off_RNIGH48E3[9]
    input  pin b2v_inst11.func_state_RNI_0[1]/I1
    instance   b2v_inst11.func_state_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[1]/O
    net        b2v_inst11.N_161
    input  pin b2v_inst11.func_state_RNI9KCT4_4[1]/I0
    instance   b2v_inst11.func_state_RNI9KCT4_4[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_4[1]/O
    net        b2v_inst11.N_269
    input  pin b2v_inst11.func_state_RNIS5RDF_0[1]/I0
    instance   b2v_inst11.func_state_RNIS5RDF_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIS5RDF_0[1]/O
    net        b2v_inst11.N_57
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off_RNIGH48E3[9]
42) instance count_off_RNIGH48E3[9] (in view: work.powerled_block(netlist)), output net count_off_RNIGH48E3[9] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off_RNIGH48E3[9]
    input  pin b2v_inst11.func_state_RNI9KCT4_1[1]/I2
    instance   b2v_inst11.func_state_RNI9KCT4_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_1[1]/O
    net        b2v_inst11.N_266
    input  pin b2v_inst11.func_state_RNI5Q7BK[1]/I0
    instance   b2v_inst11.func_state_RNI5Q7BK[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5Q7BK[1]/O
    net        b2v_inst11.func_state_RNI5Q7BK[1]
    input  pin b2v_inst11.func_state_RNIAKFM81[1]/I1
    instance   b2v_inst11.func_state_RNIAKFM81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIAKFM81[1]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNILADVE1[0]/I2
    instance   b2v_inst11.func_state_RNILADVE1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNILADVE1[0]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2965_i
    input  pin b2v_inst11.func_state_RNIN0HS2_0[0]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_0[0]/O
    net        b2v_inst11.func_state_RNIN0HS2_0[0]
    input  pin b2v_inst11.count_clk_RNI_2[14]/I1
    instance   b2v_inst11.count_clk_RNI_2[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[14]/O
    net        b2v_inst11.N_249
    input  pin b2v_inst11.func_state_RNIIGNF5[0]/I0
    instance   b2v_inst11.func_state_RNIIGNF5[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIIGNF5[0]/O
    net        b2v_inst11.func_state_RNIIGNF5[0]
    input  pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/I0
    instance   b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/O
    net        b2v_inst11.count_off_1[10]
    input  pin b2v_inst11.count_off_RNI482CI[10]/I1
    instance   b2v_inst11.count_off_RNI482CI[10] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI482CI[10]/O
    net        b2v_inst11.count_off[10]
    input  pin b2v_inst11.count_off_RNIRMFBI_0[9]/I1
    instance   b2v_inst11.count_off_RNIRMFBI_0[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIRMFBI_0[9]/O
    net        b2v_inst11.un34_clk_100khz_4
    input  pin b2v_inst11.count_off_RNIGH48E3[9]/I0
    instance   b2v_inst11.count_off_RNIGH48E3[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIGH48E3[9]/O
    net        b2v_inst11.count_off_RNIGH48E3[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state
43) instance func_state_RNILADVE1[0] (in view: work.powerled_block(netlist)), output net func_state (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNIN0HS2[0]/I2
    instance   b2v_inst11.func_state_RNIN0HS2[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2[0]/O
    net        b2v_inst11.dutycycle_1_0[0]
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I2
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_3[5]/I0
    instance   b2v_inst11.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[5]/O
    net        b2v_inst11.N_305
    input  pin b2v_inst11.func_state_RNI[0]/I0
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_3[0]/I0
    instance   b2v_inst11.func_state_RNI_3[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[0]/O
    net        b2v_inst11.func_state_RNI_3[0]
    input  pin b2v_inst11.func_state_RNI9KCT4[0]/I0
    instance   b2v_inst11.func_state_RNI9KCT4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4[0]/O
    net        b2v_inst11.func_state_RNI9KCT4[0]
    input  pin b2v_inst11.func_state_RNI5Q7BK[1]/I1
    instance   b2v_inst11.func_state_RNI5Q7BK[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5Q7BK[1]/O
    net        b2v_inst11.func_state_RNI5Q7BK[1]
    input  pin b2v_inst11.func_state_RNIAKFM81[1]/I1
    instance   b2v_inst11.func_state_RNIAKFM81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIAKFM81[1]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNILADVE1[0]/I2
    instance   b2v_inst11.func_state_RNILADVE1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNILADVE1[0]/O
    net        b2v_inst11.func_state
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_0
44) instance dutycycle_RNI6GELB[0] (in view: work.powerled_block(netlist)), output net dutycycle_0 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.func_state_RNIN0HS2[0]/I3
    instance   b2v_inst11.func_state_RNIN0HS2[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2[0]/O
    net        b2v_inst11.dutycycle_1_0[0]
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I2
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_2965_i
45) instance func_state_RNI_0[0] (in view: work.powerled_block(netlist)), output net N_2965_i (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_2965_i
    input  pin b2v_inst11.func_state_RNIK9ME2[1]/I1
    instance   b2v_inst11.func_state_RNIK9ME2[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIK9ME2[1]/O
    net        b2v_inst11.N_301
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I0
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[0]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I3
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_3[5]/I0
    instance   b2v_inst11.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[5]/O
    net        b2v_inst11.N_305
    input  pin b2v_inst11.func_state_RNI[0]/I0
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_3[0]/I0
    instance   b2v_inst11.func_state_RNI_3[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[0]/O
    net        b2v_inst11.func_state_RNI_3[0]
    input  pin b2v_inst11.func_state_RNI9KCT4[0]/I0
    instance   b2v_inst11.func_state_RNI9KCT4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4[0]/O
    net        b2v_inst11.func_state_RNI9KCT4[0]
    input  pin b2v_inst11.func_state_RNI5Q7BK[1]/I1
    instance   b2v_inst11.func_state_RNI5Q7BK[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5Q7BK[1]/O
    net        b2v_inst11.func_state_RNI5Q7BK[1]
    input  pin b2v_inst11.func_state_RNIAKFM81[1]/I1
    instance   b2v_inst11.func_state_RNIAKFM81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIAKFM81[1]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNILADVE1[0]/I2
    instance   b2v_inst11.func_state_RNILADVE1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNILADVE1[0]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2965_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNI_9[1]
46) instance func_state_RNI_9[1] (in view: work.powerled_block(netlist)), output net func_state_RNI_9[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNI_9[1]
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I0
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I1
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[0]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I3
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_3[5]/I0
    instance   b2v_inst11.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[5]/O
    net        b2v_inst11.N_305
    input  pin b2v_inst11.func_state_RNI[0]/I0
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_3[0]/I0
    instance   b2v_inst11.func_state_RNI_3[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[0]/O
    net        b2v_inst11.func_state_RNI_3[0]
    input  pin b2v_inst11.func_state_RNI9KCT4[0]/I0
    instance   b2v_inst11.func_state_RNI9KCT4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4[0]/O
    net        b2v_inst11.func_state_RNI9KCT4[0]
    input  pin b2v_inst11.func_state_RNI5Q7BK[1]/I1
    instance   b2v_inst11.func_state_RNI5Q7BK[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5Q7BK[1]/O
    net        b2v_inst11.func_state_RNI5Q7BK[1]
    input  pin b2v_inst11.func_state_RNIAKFM81[1]/I1
    instance   b2v_inst11.func_state_RNIAKFM81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIAKFM81[1]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNILADVE1[0]/I2
    instance   b2v_inst11.func_state_RNILADVE1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNILADVE1[0]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2965_i
    input  pin b2v_inst11.func_state_RNIN0HS2_0[0]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_0[0]/O
    net        b2v_inst11.func_state_RNIN0HS2_0[0]
    input  pin b2v_inst11.count_clk_RNI_2[14]/I1
    instance   b2v_inst11.count_clk_RNI_2[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[14]/O
    net        b2v_inst11.N_249
    input  pin b2v_inst11.func_state_RNIIGNF5[0]/I0
    instance   b2v_inst11.func_state_RNIIGNF5[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIIGNF5[0]/O
    net        b2v_inst11.func_state_RNIIGNF5[0]
    input  pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/I0
    instance   b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/O
    net        b2v_inst11.count_off_1[10]
    input  pin b2v_inst11.count_off_RNI482CI[10]/I1
    instance   b2v_inst11.count_off_RNI482CI[10] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI482CI[10]/O
    net        b2v_inst11.count_off[10]
    input  pin b2v_inst11.count_off_RNIRMFBI_0[9]/I1
    instance   b2v_inst11.count_off_RNIRMFBI_0[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIRMFBI_0[9]/O
    net        b2v_inst11.un34_clk_100khz_4
    input  pin b2v_inst11.count_off_RNIGH48E3[9]/I0
    instance   b2v_inst11.count_off_RNIGH48E3[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIGH48E3[9]/O
    net        b2v_inst11.count_off_RNIGH48E3[9]
    input  pin b2v_inst11.func_state_RNI_0[1]/I1
    instance   b2v_inst11.func_state_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[1]/O
    net        b2v_inst11.N_161
    input  pin b2v_inst11.func_state_RNI9KCT4_4[1]/I0
    instance   b2v_inst11.func_state_RNI9KCT4_4[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_4[1]/O
    net        b2v_inst11.N_269
    input  pin b2v_inst11.func_state_RNIS5RDF_0[1]/I0
    instance   b2v_inst11.func_state_RNIS5RDF_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIS5RDF_0[1]/O
    net        b2v_inst11.N_57
    input  pin b2v_inst11.count_off_RNIIF3841[9]/I0
    instance   b2v_inst11.count_off_RNIIF3841[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIIF3841[9]/O
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_RNIU61HA1[1]/I2
    instance   b2v_inst11.func_state_RNIU61HA1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIU61HA1[1]/O
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNIN0HS2[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2[1]/O
    net        b2v_inst11.func_state_RNIN0HS2[1]
    input  pin b2v_inst11.func_state_RNI_9[1]/I0
    instance   b2v_inst11.func_state_RNI_9[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_9[1]/O
    net        b2v_inst11.func_state_RNI_9[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNI[0]
47) instance func_state_RNI[0] (in view: work.powerled_block(netlist)), output net func_state_RNI[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I0
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I1
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[0]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I3
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_3[5]/I0
    instance   b2v_inst11.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[5]/O
    net        b2v_inst11.N_305
    input  pin b2v_inst11.func_state_RNI[0]/I0
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_347
48) instance dutycycle_RNI_5[5] (in view: work.powerled_block(netlist)), output net N_347 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_347
    input  pin b2v_inst11.dutycycle_RNI_9[5]/I0
    instance   b2v_inst11.dutycycle_RNI_9[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_9[5]/O
    net        b2v_inst11.N_2959_i
    input  pin b2v_inst11.dutycycle_RNIN0HS2_2[5]/I0
    instance   b2v_inst11.dutycycle_RNIN0HS2_2[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIN0HS2_2[5]/O
    net        b2v_inst11.dutycycle_RNIN0HS2_2[5]
    input  pin b2v_inst11.dutycycle_RNIPGO68[4]/I0
    instance   b2v_inst11.dutycycle_RNIPGO68[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIPGO68[4]/O
    net        b2v_inst11.dutycycle_RNIPGO68[4]
    input  pin b2v_inst11.dutycycle_RNIUM4VE[4]/I1
    instance   b2v_inst11.dutycycle_RNIUM4VE[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUM4VE[4]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_4[4]/I0
    instance   b2v_inst11.dutycycle_RNI_4[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[4]/O
    net        b2v_inst11.dutycycle_RNI_4[4]
    input  pin b2v_inst11.dutycycle_RNI_0[3]/I0
    instance   b2v_inst11.dutycycle_RNI_0[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[3]/O
    net        b2v_inst11.dutycycle_RNI_0[3]
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I0
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I1
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk_RNI_2[2]
49) instance count_clk_RNI[2] (in view: work.powerled_block(netlist)), output net count_clk_RNI_2[2] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.count_clk_RNI_3[2]/I0
    instance   b2v_inst11.count_clk_RNI_3[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_3[2]/O
    net        b2v_inst11.count_clk_RNI_3[2]
    input  pin b2v_inst11.count_clk_RNI_5[2]/I0
    instance   b2v_inst11.count_clk_RNI_5[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_5[2]/O
    net        b2v_inst11.count_clk_RNI_5[2]
    input  pin b2v_inst11.dutycycle_RNIPGO68[4]/I2
    instance   b2v_inst11.dutycycle_RNIPGO68[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIPGO68[4]/O
    net        b2v_inst11.dutycycle_RNIPGO68[4]
    input  pin b2v_inst11.dutycycle_RNIUM4VE[4]/I1
    instance   b2v_inst11.dutycycle_RNIUM4VE[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUM4VE[4]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_4[4]/I0
    instance   b2v_inst11.dutycycle_RNI_4[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[4]/O
    net        b2v_inst11.dutycycle_RNI_4[4]
    input  pin b2v_inst11.dutycycle_RNI_0[3]/I0
    instance   b2v_inst11.dutycycle_RNI_0[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[3]/O
    net        b2v_inst11.dutycycle_RNI_0[3]
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I0
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I1
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_7
50) instance dutycycle_RNIUM4VE[4] (in view: work.powerled_block(netlist)), output net dutycycle_7 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_5[4]/I1
    instance   b2v_inst11.dutycycle_RNI_5[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[4]/O
    net        b2v_inst11.dutycycle_RNI_5[4]
    input  pin b2v_inst11.dutycycle_RNIPGO68[4]/I3
    instance   b2v_inst11.dutycycle_RNIPGO68[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIPGO68[4]/O
    net        b2v_inst11.dutycycle_RNIPGO68[4]
    input  pin b2v_inst11.dutycycle_RNIUM4VE[4]/I1
    instance   b2v_inst11.dutycycle_RNIUM4VE[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUM4VE[4]/O
    net        b2v_inst11.dutycycle_7
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle[3]
51) instance dutycycle_RNIRI3VE[3] (in view: work.powerled_block(netlist)), output net dutycycle[3] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.dutycycle_RNI[3]/I1
    instance   b2v_inst11.dutycycle_RNI[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[3]/O
    net        b2v_inst11.dutycycle_RNI[3]
    input  pin b2v_inst11.dutycycle_RNIPGO68[3]/I3
    instance   b2v_inst11.dutycycle_RNIPGO68[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIPGO68[3]/O
    net        b2v_inst11.dutycycle_RNIPGO68[3]
    input  pin b2v_inst11.dutycycle_RNIRI3VE[3]/I1
    instance   b2v_inst11.dutycycle_RNIRI3VE[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIRI3VE[3]/O
    net        b2v_inst11.dutycycle[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_2
52) instance dutycycle_RNIQQQSJ[2] (in view: work.powerled_block(netlist)), output net dutycycle_2 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_2
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/I2
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/O
    net        b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIK1B65/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIK1B65 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIK1B65/O
    net        b2v_inst11.dutycycle_1_0_iv_i_0[2]
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNI6I2MA/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNI6I2MA (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNI6I2MA/O
    net        b2v_inst11.N_54
    input  pin b2v_inst11.dutycycle_RNIQQQSJ[2]/I0
    instance   b2v_inst11.dutycycle_RNIQQQSJ[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQQQSJ[2]/O
    net        b2v_inst11.dutycycle_2
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle
53) instance dutycycle_RNIHSBUB[1] (in view: work.powerled_block(netlist)), output net dutycycle (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/I2
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/O
    net        b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNI1CE53/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNI1CE53 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNI1CE53/O
    net        b2v_inst11.dutycycle_1_0[1]
    input  pin b2v_inst11.dutycycle_RNIHSBUB[1]/I2
    instance   b2v_inst11.dutycycle_RNIHSBUB[1] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIHSBUB[1]/O
    net        b2v_inst11.dutycycle
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_14
54) instance func_state_RNIBA7B5[1] (in view: work.powerled_block(netlist)), output net N_14 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[1]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[1] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[1]/O
    net        b2v_inst11.dutycycle_eena_0
    input  pin b2v_inst11.dutycycle_RNIHSBUB[1]/I3
    instance   b2v_inst11.dutycycle_RNIHSBUB[1] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIHSBUB[1]/O
    net        b2v_inst11.dutycycle
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_1
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/O
    net        b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIK1B65/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIK1B65 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIK1B65/O
    net        b2v_inst11.dutycycle_1_0_iv_i_0[2]
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNI6I2MA/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNI6I2MA (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNI6I2MA/O
    net        b2v_inst11.N_54
    input  pin b2v_inst11.dutycycle_RNIQQQSJ[2]/I0
    instance   b2v_inst11.dutycycle_RNIQQQSJ[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQQQSJ[2]/O
    net        b2v_inst11.dutycycle_2
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_2_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/O
    net        b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8
    input  pin b2v_inst11.dutycycle_RNIO7F31[3]/I3
    instance   b2v_inst11.dutycycle_RNIO7F31[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO7F31[3]/O
    net        b2v_inst11.dutycycle_RNIO7F31[3]
    input  pin b2v_inst11.dutycycle_RNIRI3VE[3]/I2
    instance   b2v_inst11.dutycycle_RNIRI3VE[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIRI3VE[3]/O
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_3_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/O
    net        b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09
    input  pin b2v_inst11.dutycycle_RNIQAG31[4]/I3
    instance   b2v_inst11.dutycycle_RNIQAG31[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQAG31[4]/O
    net        b2v_inst11.dutycycle_RNIQAG31[4]
    input  pin b2v_inst11.dutycycle_RNIUM4VE[4]/I2
    instance   b2v_inst11.dutycycle_RNIUM4VE[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUM4VE[4]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_4[4]/I0
    instance   b2v_inst11.dutycycle_RNI_4[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[4]/O
    net        b2v_inst11.dutycycle_RNI_4[4]
    input  pin b2v_inst11.dutycycle_RNI_0[3]/I0
    instance   b2v_inst11.dutycycle_RNI_0[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[3]/O
    net        b2v_inst11.dutycycle_RNI_0[3]
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I0
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I1
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I1
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNI572O5[1]
55) instance func_state_RNI572O5[1] (in view: work.powerled_block(netlist)), output net func_state_RNI572O5[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.dutycycle_RNI9H8C8[2]/I0
    instance   b2v_inst11.dutycycle_RNI9H8C8[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI9H8C8[2]/O
    net        b2v_inst11.dutycycle_eena_1
    input  pin b2v_inst11.dutycycle_RNIQQQSJ[2]/I3
    instance   b2v_inst11.dutycycle_RNIQQQSJ[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQQQSJ[2]/O
    net        b2v_inst11.dutycycle_2
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_2_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/O
    net        b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8
    input  pin b2v_inst11.dutycycle_RNIO7F31[3]/I3
    instance   b2v_inst11.dutycycle_RNIO7F31[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO7F31[3]/O
    net        b2v_inst11.dutycycle_RNIO7F31[3]
    input  pin b2v_inst11.dutycycle_RNIRI3VE[3]/I2
    instance   b2v_inst11.dutycycle_RNIRI3VE[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIRI3VE[3]/O
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_3_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/O
    net        b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09
    input  pin b2v_inst11.dutycycle_RNIQAG31[4]/I3
    instance   b2v_inst11.dutycycle_RNIQAG31[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQAG31[4]/O
    net        b2v_inst11.dutycycle_RNIQAG31[4]
    input  pin b2v_inst11.dutycycle_RNIUM4VE[4]/I2
    instance   b2v_inst11.dutycycle_RNIUM4VE[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUM4VE[4]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_4[4]/I0
    instance   b2v_inst11.dutycycle_RNI_4[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[4]/O
    net        b2v_inst11.dutycycle_RNI_4[4]
    input  pin b2v_inst11.dutycycle_RNI_0[3]/I0
    instance   b2v_inst11.dutycycle_RNI_0[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[3]/O
    net        b2v_inst11.dutycycle_RNI_0[3]
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I0
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I1
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_3
56) instance dutycycle_RNINB4ME[7] (in view: work.powerled_block(netlist)), output net dutycycle_3 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.dutycycle_RNI[7]/I1
    instance   b2v_inst11.dutycycle_RNI[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[7]/O
    net        b2v_inst11.dutycycle_RNI[7]
    input  pin b2v_inst11.dutycycle_RNIPGO68[7]/I3
    instance   b2v_inst11.dutycycle_RNIPGO68[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIPGO68[7]/O
    net        b2v_inst11.dutycycle_RNIPGO68[7]
    input  pin b2v_inst11.dutycycle_RNINB4ME[7]/I1
    instance   b2v_inst11.dutycycle_RNINB4ME[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINB4ME[7]/O
    net        b2v_inst11.dutycycle_3
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle[6]
57) instance dutycycle_RNINLAQ11[6] (in view: work.powerled_block(netlist)), output net dutycycle[6] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_RNIF7HR2[6]/I2
    instance   b2v_inst11.dutycycle_RNIF7HR2[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIF7HR2[6]/O
    net        b2v_inst11.N_275_N
    input  pin b2v_inst11.dutycycle_RNIIDMVF[6]/I0
    instance   b2v_inst11.dutycycle_RNIIDMVF[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIIDMVF[6]/O
    net        b2v_inst11.dutycycle_RNIIDMVF[6]
    input  pin b2v_inst11.dutycycle_RNINLAQ11[6]/I1
    instance   b2v_inst11.dutycycle_RNINLAQ11[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINLAQ11[6]/O
    net        b2v_inst11.dutycycle[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNI_3[0]
58) instance func_state_RNI_3[0] (in view: work.powerled_block(netlist)), output net func_state_RNI_3[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNI_3[0]
    input  pin b2v_inst11.func_state_RNI9KCT4_3[1]/I1
    instance   b2v_inst11.func_state_RNI9KCT4_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_3[1]/O
    net        b2v_inst11.dutycycle_e_N_4L6_1
    input  pin b2v_inst11.dutycycle_RNIIDMVF[6]/I2
    instance   b2v_inst11.dutycycle_RNIIDMVF[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIIDMVF[6]/O
    net        b2v_inst11.dutycycle_RNIIDMVF[6]
    input  pin b2v_inst11.dutycycle_RNINLAQ11[6]/I1
    instance   b2v_inst11.dutycycle_RNINLAQ11[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINLAQ11[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_6_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/O
    net        b2v_inst11.un1_dutycycle_94_cry_6_c_RNI
    input  pin b2v_inst11.dutycycle_RNIGSFQ[7]/I3
    instance   b2v_inst11.dutycycle_RNIGSFQ[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIGSFQ[7]/O
    net        b2v_inst11.dutycycle_RNIGSFQ[7]
    input  pin b2v_inst11.dutycycle_RNINB4ME[7]/I2
    instance   b2v_inst11.dutycycle_RNINB4ME[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINB4ME[7]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I1
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I1
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I1
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[0]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I3
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_3[5]/I0
    instance   b2v_inst11.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[5]/O
    net        b2v_inst11.N_305
    input  pin b2v_inst11.func_state_RNI[0]/I0
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_3[0]/I0
    instance   b2v_inst11.func_state_RNI_3[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[0]/O
    net        b2v_inst11.func_state_RNI_3[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_299
59) instance dutycycle_RNI_1[2] (in view: work.powerled_block(netlist)), output net N_299 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_6[5]/I0
    instance   b2v_inst11.dutycycle_RNI_6[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_6[5]/O
    net        b2v_inst11.dutycycle_RNI_6[5]
    input  pin b2v_inst11.func_state_RNI9KCT4_3[1]/I3
    instance   b2v_inst11.func_state_RNI9KCT4_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_3[1]/O
    net        b2v_inst11.dutycycle_e_N_4L6_1
    input  pin b2v_inst11.dutycycle_RNIIDMVF[6]/I2
    instance   b2v_inst11.dutycycle_RNIIDMVF[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIIDMVF[6]/O
    net        b2v_inst11.dutycycle_RNIIDMVF[6]
    input  pin b2v_inst11.dutycycle_RNINLAQ11[6]/I1
    instance   b2v_inst11.dutycycle_RNINLAQ11[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINLAQ11[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_6_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/O
    net        b2v_inst11.un1_dutycycle_94_cry_6_c_RNI
    input  pin b2v_inst11.dutycycle_RNIGSFQ[7]/I3
    instance   b2v_inst11.dutycycle_RNIGSFQ[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIGSFQ[7]/O
    net        b2v_inst11.dutycycle_RNIGSFQ[7]
    input  pin b2v_inst11.dutycycle_RNINB4ME[7]/I2
    instance   b2v_inst11.dutycycle_RNINB4ME[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINB4ME[7]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I1
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNIN0HS2[1]
60) instance func_state_RNIN0HS2[1] (in view: work.powerled_block(netlist)), output net func_state_RNIN0HS2[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNIN0HS2[1]
    input  pin b2v_inst11.dutycycle_RNI_0[9]/I0
    instance   b2v_inst11.dutycycle_RNI_0[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[9]/O
    net        b2v_inst11.un1_clk_100khz_30_and_i_0_0
    input  pin b2v_inst11.dutycycle_RNIVFRBE[9]/I3
    instance   b2v_inst11.dutycycle_RNIVFRBE[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVFRBE[9]/O
    net        b2v_inst11.dutycycle_en_2
    input  pin b2v_inst11.dutycycle_RNIFR5QE[9]/I2
    instance   b2v_inst11.dutycycle_RNIFR5QE[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIFR5QE[9]/O
    net        b2v_inst11.dutycycle_1
    input  pin b2v_inst11.dutycycle_RNI_1[12]/I1
    instance   b2v_inst11.dutycycle_RNI_1[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[12]/O
    net        b2v_inst11.m1_i_a3_7
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I2
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        N_9
    input  pin SLP_S3n_RNIE12P5/I0
    instance   SLP_S3n_RNIE12P5 (cell SB_LUT4)
    output pin SLP_S3n_RNIE12P5/O
    net        b2v_inst11.N_4_1_0_0
    input  pin b2v_inst11.dutycycle_RNI2BO78[5]/I0
    instance   b2v_inst11.dutycycle_RNI2BO78[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2BO78[5]/O
    net        b2v_inst11.N_6_0
    input  pin b2v_inst11.dutycycle_RNI4DPQO[5]/I0
    instance   b2v_inst11.dutycycle_RNI4DPQO[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI4DPQO[5]/O
    net        b2v_inst11.dutycycle_eena_14_0_0_0
    input  pin b2v_inst11.dutycycle_RNIQKG051[5]/I2
    instance   b2v_inst11.dutycycle_RNIQKG051[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQKG051[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_1[5]/I1
    instance   b2v_inst11.dutycycle_RNI_1[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[5]/O
    net        b2v_inst11.dutycycle_RNI_1[5]
    input  pin b2v_inst11.dutycycle_RNI_6[5]/I2
    instance   b2v_inst11.dutycycle_RNI_6[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_6[5]/O
    net        b2v_inst11.dutycycle_RNI_6[5]
    input  pin b2v_inst11.func_state_RNI9KCT4_3[1]/I3
    instance   b2v_inst11.func_state_RNI9KCT4_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_3[1]/O
    net        b2v_inst11.dutycycle_e_N_4L6_1
    input  pin b2v_inst11.dutycycle_RNIIDMVF[6]/I2
    instance   b2v_inst11.dutycycle_RNIIDMVF[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIIDMVF[6]/O
    net        b2v_inst11.dutycycle_RNIIDMVF[6]
    input  pin b2v_inst11.dutycycle_RNINLAQ11[6]/I1
    instance   b2v_inst11.dutycycle_RNINLAQ11[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINLAQ11[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_6_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/O
    net        b2v_inst11.un1_dutycycle_94_cry_6_c_RNI
    input  pin b2v_inst11.dutycycle_RNIGSFQ[7]/I3
    instance   b2v_inst11.dutycycle_RNIGSFQ[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIGSFQ[7]/O
    net        b2v_inst11.dutycycle_RNIGSFQ[7]
    input  pin b2v_inst11.dutycycle_RNINB4ME[7]/I2
    instance   b2v_inst11.dutycycle_RNINB4ME[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINB4ME[7]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I1
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I1
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I1
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[0]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I3
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_3[5]/I0
    instance   b2v_inst11.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[5]/O
    net        b2v_inst11.N_305
    input  pin b2v_inst11.func_state_RNI[0]/I0
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_3[0]/I0
    instance   b2v_inst11.func_state_RNI_3[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[0]/O
    net        b2v_inst11.func_state_RNI_3[0]
    input  pin b2v_inst11.func_state_RNI9KCT4[0]/I0
    instance   b2v_inst11.func_state_RNI9KCT4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4[0]/O
    net        b2v_inst11.func_state_RNI9KCT4[0]
    input  pin b2v_inst11.func_state_RNI5Q7BK[1]/I1
    instance   b2v_inst11.func_state_RNI5Q7BK[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5Q7BK[1]/O
    net        b2v_inst11.func_state_RNI5Q7BK[1]
    input  pin b2v_inst11.func_state_RNIAKFM81[1]/I1
    instance   b2v_inst11.func_state_RNIAKFM81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIAKFM81[1]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNILADVE1[0]/I2
    instance   b2v_inst11.func_state_RNILADVE1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNILADVE1[0]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2965_i
    input  pin b2v_inst11.func_state_RNIN0HS2_0[0]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_0[0]/O
    net        b2v_inst11.func_state_RNIN0HS2_0[0]
    input  pin b2v_inst11.count_clk_RNI_2[14]/I1
    instance   b2v_inst11.count_clk_RNI_2[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[14]/O
    net        b2v_inst11.N_249
    input  pin b2v_inst11.func_state_RNIIGNF5[0]/I0
    instance   b2v_inst11.func_state_RNIIGNF5[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIIGNF5[0]/O
    net        b2v_inst11.func_state_RNIIGNF5[0]
    input  pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/I0
    instance   b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/O
    net        b2v_inst11.count_off_1[10]
    input  pin b2v_inst11.count_off_RNI482CI[10]/I1
    instance   b2v_inst11.count_off_RNI482CI[10] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI482CI[10]/O
    net        b2v_inst11.count_off[10]
    input  pin b2v_inst11.count_off_RNIRMFBI_0[9]/I1
    instance   b2v_inst11.count_off_RNIRMFBI_0[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIRMFBI_0[9]/O
    net        b2v_inst11.un34_clk_100khz_4
    input  pin b2v_inst11.count_off_RNIGH48E3[9]/I0
    instance   b2v_inst11.count_off_RNIGH48E3[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIGH48E3[9]/O
    net        b2v_inst11.count_off_RNIGH48E3[9]
    input  pin b2v_inst11.func_state_RNI_0[1]/I1
    instance   b2v_inst11.func_state_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[1]/O
    net        b2v_inst11.N_161
    input  pin b2v_inst11.func_state_RNI9KCT4_4[1]/I0
    instance   b2v_inst11.func_state_RNI9KCT4_4[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_4[1]/O
    net        b2v_inst11.N_269
    input  pin b2v_inst11.func_state_RNIS5RDF_0[1]/I0
    instance   b2v_inst11.func_state_RNIS5RDF_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIS5RDF_0[1]/O
    net        b2v_inst11.N_57
    input  pin b2v_inst11.count_off_RNIIF3841[9]/I0
    instance   b2v_inst11.count_off_RNIIF3841[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIIF3841[9]/O
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_RNIU61HA1[1]/I2
    instance   b2v_inst11.func_state_RNIU61HA1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIU61HA1[1]/O
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNIN0HS2[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2[1]/O
    net        b2v_inst11.func_state_RNIN0HS2[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_1
61) instance dutycycle_RNIFR5QE[9] (in view: work.powerled_block(netlist)), output net dutycycle_1 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_1
    input  pin b2v_inst11.dutycycle_RNI_0[9]/I2
    instance   b2v_inst11.dutycycle_RNI_0[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[9]/O
    net        b2v_inst11.un1_clk_100khz_30_and_i_0_0
    input  pin b2v_inst11.dutycycle_RNIVFRBE[9]/I3
    instance   b2v_inst11.dutycycle_RNIVFRBE[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVFRBE[9]/O
    net        b2v_inst11.dutycycle_en_2
    input  pin b2v_inst11.dutycycle_RNIFR5QE[9]/I2
    instance   b2v_inst11.dutycycle_RNIFR5QE[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIFR5QE[9]/O
    net        b2v_inst11.dutycycle_1
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_5
62) instance dutycycle_RNIA79VE[8] (in view: work.powerled_block(netlist)), output net dutycycle_5 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_5
    input  pin b2v_inst11.dutycycle_RNI_2[8]/I1
    instance   b2v_inst11.dutycycle_RNI_2[8] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[8]/O
    net        b2v_inst11.dutycycle_RNI_2[8]
    input  pin b2v_inst11.dutycycle_RNIPGO68[8]/I3
    instance   b2v_inst11.dutycycle_RNIPGO68[8] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIPGO68[8]/O
    net        b2v_inst11.dutycycle_RNIPGO68[8]
    input  pin b2v_inst11.dutycycle_RNIA79VE[8]/I1
    instance   b2v_inst11.dutycycle_RNIA79VE[8] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIA79VE[8]/O
    net        b2v_inst11.dutycycle_5
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.un1_dutycycle_94_cry_6_c
63) instance un1_dutycycle_94_cry_6_c (in view: work.powerled_block(netlist)), output net un1_dutycycle_94_cry_6_c (in view: work.powerled_block(netlist))
    net        b2v_inst11.un1_dutycycle_94_cry_6_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_7_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_7_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_7
    input  pin b2v_inst11.un1_dutycycle_94_cry_7_c_RNIHP49/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_7_c_RNIHP49 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_7_c_RNIHP49/O
    net        b2v_inst11.un1_dutycycle_94_cry_7_c_RNIHP49
    input  pin b2v_inst11.dutycycle_RNI2NK31[8]/I3
    instance   b2v_inst11.dutycycle_RNI2NK31[8] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2NK31[8]/O
    net        b2v_inst11.dutycycle_RNI2NK31[8]
    input  pin b2v_inst11.dutycycle_RNIA79VE[8]/I2
    instance   b2v_inst11.dutycycle_RNIA79VE[8] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIA79VE[8]/O
    net        b2v_inst11.dutycycle_5
    input  pin b2v_inst11.un1_dutycycle_94_cry_8_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_8_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_8_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_8
    input  pin b2v_inst11.un1_dutycycle_94_cry_8_c_RNIIR59/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_8_c_RNIIR59 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_8_c_RNIIR59/O
    net        b2v_inst11.un1_dutycycle_94_cry_8_c_RNIIR59
    input  pin b2v_inst11.dutycycle_RNIFR5QE[9]/I3
    instance   b2v_inst11.dutycycle_RNIFR5QE[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIFR5QE[9]/O
    net        b2v_inst11.dutycycle_1
    input  pin b2v_inst11.dutycycle_RNI_1[12]/I1
    instance   b2v_inst11.dutycycle_RNI_1[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[12]/O
    net        b2v_inst11.m1_i_a3_7
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I2
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        N_9
    input  pin SLP_S3n_RNIE12P5/I0
    instance   SLP_S3n_RNIE12P5 (cell SB_LUT4)
    output pin SLP_S3n_RNIE12P5/O
    net        b2v_inst11.N_4_1_0_0
    input  pin b2v_inst11.dutycycle_RNI2BO78[5]/I0
    instance   b2v_inst11.dutycycle_RNI2BO78[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2BO78[5]/O
    net        b2v_inst11.N_6_0
    input  pin b2v_inst11.dutycycle_RNI4DPQO[5]/I0
    instance   b2v_inst11.dutycycle_RNI4DPQO[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI4DPQO[5]/O
    net        b2v_inst11.dutycycle_eena_14_0_0_0
    input  pin b2v_inst11.dutycycle_RNIQKG051[5]/I2
    instance   b2v_inst11.dutycycle_RNIQKG051[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQKG051[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_1[5]/I1
    instance   b2v_inst11.dutycycle_RNI_1[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[5]/O
    net        b2v_inst11.dutycycle_RNI_1[5]
    input  pin b2v_inst11.dutycycle_RNI_6[5]/I2
    instance   b2v_inst11.dutycycle_RNI_6[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_6[5]/O
    net        b2v_inst11.dutycycle_RNI_6[5]
    input  pin b2v_inst11.func_state_RNI9KCT4_3[1]/I3
    instance   b2v_inst11.func_state_RNI9KCT4_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_3[1]/O
    net        b2v_inst11.dutycycle_e_N_4L6_1
    input  pin b2v_inst11.dutycycle_RNIIDMVF[6]/I2
    instance   b2v_inst11.dutycycle_RNIIDMVF[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIIDMVF[6]/O
    net        b2v_inst11.dutycycle_RNIIDMVF[6]
    input  pin b2v_inst11.dutycycle_RNINLAQ11[6]/I1
    instance   b2v_inst11.dutycycle_RNINLAQ11[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINLAQ11[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_6_c
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_9
64) instance dutycycle_RNI3U0RE[12] (in view: work.powerled_block(netlist)), output net dutycycle_9 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_9
    input  pin b2v_inst11.dutycycle_RNI_0[12]/I2
    instance   b2v_inst11.dutycycle_RNI_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[12]/O
    net        b2v_inst11.un1_clk_100khz_42_and_i_0_0
    input  pin b2v_inst11.dutycycle_RNIVFRBE[12]/I3
    instance   b2v_inst11.dutycycle_RNIVFRBE[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVFRBE[12]/O
    net        b2v_inst11.dutycycle_en_9
    input  pin b2v_inst11.dutycycle_RNI3U0RE[12]/I2
    instance   b2v_inst11.dutycycle_RNI3U0RE[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI3U0RE[12]/O
    net        b2v_inst11.dutycycle_9
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_6
65) instance dutycycle_RNI1RVQE[11] (in view: work.powerled_block(netlist)), output net dutycycle_6 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_6
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_4[11]/I1
    instance   b2v_inst11.dutycycle_RNI_4[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[11]/O
    net        b2v_inst11.un1_clk_100khz_39_and_i_0_0
    input  pin b2v_inst11.dutycycle_RNIVFRBE[11]/I3
    instance   b2v_inst11.dutycycle_RNIVFRBE[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVFRBE[11]/O
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_RNI1RVQE[11]/I2
    instance   b2v_inst11.dutycycle_RNI1RVQE[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI1RVQE[11]/O
    net        b2v_inst11.dutycycle_6
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_4
66) instance dutycycle_RNIOVCUE[10] (in view: work.powerled_block(netlist)), output net dutycycle_4 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_4
    input  pin b2v_inst11.dutycycle_RNIPGO68[10]/I3
    instance   b2v_inst11.dutycycle_RNIPGO68[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIPGO68[10]/O
    net        b2v_inst11.N_4_4
    input  pin b2v_inst11.dutycycle_RNIVFRBE[10]/I0
    instance   b2v_inst11.dutycycle_RNIVFRBE[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVFRBE[10]/O
    net        b2v_inst11.dutycycle_en_4
    input  pin b2v_inst11.dutycycle_RNIOVCUE[10]/I2
    instance   b2v_inst11.dutycycle_RNIOVCUE[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIOVCUE[10]/O
    net        b2v_inst11.dutycycle_4
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_12
67) instance dutycycle_RNI743RE[14] (in view: work.powerled_block(netlist)), output net dutycycle_12 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_12
    input  pin b2v_inst11.dutycycle_RNI[14]/I2
    instance   b2v_inst11.dutycycle_RNI[14] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[14]/O
    net        b2v_inst11.un1_clk_100khz_47_and_i_0_0
    input  pin b2v_inst11.dutycycle_RNIVFRBE[14]/I3
    instance   b2v_inst11.dutycycle_RNIVFRBE[14] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVFRBE[14]/O
    net        b2v_inst11.dutycycle_en_11
    input  pin b2v_inst11.dutycycle_RNI743RE[14]/I2
    instance   b2v_inst11.dutycycle_RNI743RE[14] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI743RE[14]/O
    net        b2v_inst11.dutycycle_12
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_8
68) instance dutycycle_RNI512RE[13] (in view: work.powerled_block(netlist)), output net dutycycle_8 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_8
    input  pin b2v_inst11.dutycycle_RNIPGO68[13]/I3
    instance   b2v_inst11.dutycycle_RNIPGO68[13] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIPGO68[13]/O
    net        b2v_inst11.N_4_2
    input  pin b2v_inst11.dutycycle_RNIVFRBE[13]/I0
    instance   b2v_inst11.dutycycle_RNIVFRBE[13] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVFRBE[13]/O
    net        b2v_inst11.dutycycle_en_10
    input  pin b2v_inst11.dutycycle_RNI512RE[13]/I2
    instance   b2v_inst11.dutycycle_RNI512RE[13] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI512RE[13]/O
    net        b2v_inst11.dutycycle_8
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_11
69) instance dutycycle_RNI974RE[15] (in view: work.powerled_block(netlist)), output net dutycycle_11 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_11
    input  pin b2v_inst11.dutycycle_RNI_0[15]/I3
    instance   b2v_inst11.dutycycle_RNI_0[15] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[15]/O
    net        b2v_inst11.un2_count_clk_17_0_a2_5
    input  pin b2v_inst11.dutycycle_RNI_2[0]/I2
    instance   b2v_inst11.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[0]/O
    net        b2v_inst11.m1_i_a3_8
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I3
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        N_9
    input  pin SLP_S3n_RNIE12P5/I0
    instance   SLP_S3n_RNIE12P5 (cell SB_LUT4)
    output pin SLP_S3n_RNIE12P5/O
    net        b2v_inst11.N_4_1_0_0
    input  pin b2v_inst11.dutycycle_RNI2BO78[5]/I0
    instance   b2v_inst11.dutycycle_RNI2BO78[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2BO78[5]/O
    net        b2v_inst11.N_6_0
    input  pin b2v_inst11.dutycycle_RNI4DPQO[5]/I0
    instance   b2v_inst11.dutycycle_RNI4DPQO[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI4DPQO[5]/O
    net        b2v_inst11.dutycycle_eena_14_0_0_0
    input  pin b2v_inst11.dutycycle_RNIQKG051[5]/I2
    instance   b2v_inst11.dutycycle_RNIQKG051[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQKG051[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_1[5]/I1
    instance   b2v_inst11.dutycycle_RNI_1[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[5]/O
    net        b2v_inst11.dutycycle_RNI_1[5]
    input  pin b2v_inst11.dutycycle_RNI_6[5]/I2
    instance   b2v_inst11.dutycycle_RNI_6[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_6[5]/O
    net        b2v_inst11.dutycycle_RNI_6[5]
    input  pin b2v_inst11.func_state_RNI9KCT4_3[1]/I3
    instance   b2v_inst11.func_state_RNI9KCT4_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_3[1]/O
    net        b2v_inst11.dutycycle_e_N_4L6_1
    input  pin b2v_inst11.dutycycle_RNIIDMVF[6]/I2
    instance   b2v_inst11.dutycycle_RNIIDMVF[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIIDMVF[6]/O
    net        b2v_inst11.dutycycle_RNIIDMVF[6]
    input  pin b2v_inst11.dutycycle_RNINLAQ11[6]/I1
    instance   b2v_inst11.dutycycle_RNINLAQ11[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINLAQ11[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_6_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/O
    net        b2v_inst11.un1_dutycycle_94_cry_6_c_RNI
    input  pin b2v_inst11.dutycycle_RNIGSFQ[7]/I3
    instance   b2v_inst11.dutycycle_RNIGSFQ[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIGSFQ[7]/O
    net        b2v_inst11.dutycycle_RNIGSFQ[7]
    input  pin b2v_inst11.dutycycle_RNINB4ME[7]/I2
    instance   b2v_inst11.dutycycle_RNINB4ME[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINB4ME[7]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I1
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I1
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I1
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[0]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I3
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_3[5]/I0
    instance   b2v_inst11.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[5]/O
    net        b2v_inst11.N_305
    input  pin b2v_inst11.func_state_RNI[0]/I0
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_3[0]/I0
    instance   b2v_inst11.func_state_RNI_3[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[0]/O
    net        b2v_inst11.func_state_RNI_3[0]
    input  pin b2v_inst11.func_state_RNI9KCT4[0]/I0
    instance   b2v_inst11.func_state_RNI9KCT4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4[0]/O
    net        b2v_inst11.func_state_RNI9KCT4[0]
    input  pin b2v_inst11.func_state_RNI5Q7BK[1]/I1
    instance   b2v_inst11.func_state_RNI5Q7BK[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5Q7BK[1]/O
    net        b2v_inst11.func_state_RNI5Q7BK[1]
    input  pin b2v_inst11.func_state_RNIAKFM81[1]/I1
    instance   b2v_inst11.func_state_RNIAKFM81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIAKFM81[1]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNILADVE1[0]/I2
    instance   b2v_inst11.func_state_RNILADVE1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNILADVE1[0]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2965_i
    input  pin b2v_inst11.func_state_RNIN0HS2_0[0]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_0[0]/O
    net        b2v_inst11.func_state_RNIN0HS2_0[0]
    input  pin b2v_inst11.count_clk_RNI_2[14]/I1
    instance   b2v_inst11.count_clk_RNI_2[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[14]/O
    net        b2v_inst11.N_249
    input  pin b2v_inst11.func_state_RNIIGNF5[0]/I0
    instance   b2v_inst11.func_state_RNIIGNF5[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIIGNF5[0]/O
    net        b2v_inst11.func_state_RNIIGNF5[0]
    input  pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/I0
    instance   b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/O
    net        b2v_inst11.count_off_1[10]
    input  pin b2v_inst11.count_off_RNI482CI[10]/I1
    instance   b2v_inst11.count_off_RNI482CI[10] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI482CI[10]/O
    net        b2v_inst11.count_off[10]
    input  pin b2v_inst11.count_off_RNIRMFBI_0[9]/I1
    instance   b2v_inst11.count_off_RNIRMFBI_0[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIRMFBI_0[9]/O
    net        b2v_inst11.un34_clk_100khz_4
    input  pin b2v_inst11.count_off_RNIGH48E3[9]/I0
    instance   b2v_inst11.count_off_RNIGH48E3[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIGH48E3[9]/O
    net        b2v_inst11.count_off_RNIGH48E3[9]
    input  pin b2v_inst11.func_state_RNI_0[1]/I1
    instance   b2v_inst11.func_state_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[1]/O
    net        b2v_inst11.N_161
    input  pin b2v_inst11.func_state_RNI9KCT4_4[1]/I0
    instance   b2v_inst11.func_state_RNI9KCT4_4[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_4[1]/O
    net        b2v_inst11.N_269
    input  pin b2v_inst11.func_state_RNIS5RDF_0[1]/I0
    instance   b2v_inst11.func_state_RNIS5RDF_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIS5RDF_0[1]/O
    net        b2v_inst11.N_57
    input  pin b2v_inst11.count_off_RNIIF3841[9]/I0
    instance   b2v_inst11.count_off_RNIIF3841[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIIF3841[9]/O
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_RNIU61HA1[1]/I2
    instance   b2v_inst11.func_state_RNIU61HA1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIU61HA1[1]/O
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNIN0HS2[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2[1]/O
    net        b2v_inst11.func_state_RNIN0HS2[1]
    input  pin b2v_inst11.func_state_RNI_9[1]/I0
    instance   b2v_inst11.func_state_RNI_9[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_9[1]/O
    net        b2v_inst11.func_state_RNI_9[1]
    input  pin b2v_inst11.dutycycle_RNI974RE[15]/I1
    instance   b2v_inst11.dutycycle_RNI974RE[15] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI974RE[15]/O
    net        b2v_inst11.dutycycle_11
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle[5]
70) instance dutycycle_RNIQKG051[5] (in view: work.powerled_block(netlist)), output net dutycycle[5] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI2BO78[5]/I1
    instance   b2v_inst11.dutycycle_RNI2BO78[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2BO78[5]/O
    net        b2v_inst11.N_6_0
    input  pin b2v_inst11.dutycycle_RNI4DPQO[5]/I0
    instance   b2v_inst11.dutycycle_RNI4DPQO[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI4DPQO[5]/O
    net        b2v_inst11.dutycycle_eena_14_0_0_0
    input  pin b2v_inst11.dutycycle_RNIQKG051[5]/I2
    instance   b2v_inst11.dutycycle_RNIQKG051[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQKG051[5]/O
    net        b2v_inst11.dutycycle[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_20
71) instance func_state_RNI_6[1] (in view: work.powerled_block(netlist)), output net N_20 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_20
    input  pin b2v_inst11.dutycycle_RNI2BO78[5]/I2
    instance   b2v_inst11.dutycycle_RNI2BO78[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2BO78[5]/O
    net        b2v_inst11.N_6_0
    input  pin b2v_inst11.dutycycle_RNI4DPQO[5]/I0
    instance   b2v_inst11.dutycycle_RNI4DPQO[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI4DPQO[5]/O
    net        b2v_inst11.dutycycle_eena_14_0_0_0
    input  pin b2v_inst11.dutycycle_RNIQKG051[5]/I2
    instance   b2v_inst11.dutycycle_RNIQKG051[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQKG051[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_1[5]/I1
    instance   b2v_inst11.dutycycle_RNI_1[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[5]/O
    net        b2v_inst11.dutycycle_RNI_1[5]
    input  pin b2v_inst11.dutycycle_RNI_6[5]/I2
    instance   b2v_inst11.dutycycle_RNI_6[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_6[5]/O
    net        b2v_inst11.dutycycle_RNI_6[5]
    input  pin b2v_inst11.func_state_RNI9KCT4_3[1]/I3
    instance   b2v_inst11.func_state_RNI9KCT4_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_3[1]/O
    net        b2v_inst11.dutycycle_e_N_4L6_1
    input  pin b2v_inst11.dutycycle_RNIIDMVF[6]/I2
    instance   b2v_inst11.dutycycle_RNIIDMVF[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIIDMVF[6]/O
    net        b2v_inst11.dutycycle_RNIIDMVF[6]
    input  pin b2v_inst11.dutycycle_RNINLAQ11[6]/I1
    instance   b2v_inst11.dutycycle_RNINLAQ11[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINLAQ11[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_6_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/O
    net        b2v_inst11.un1_dutycycle_94_cry_6_c_RNI
    input  pin b2v_inst11.dutycycle_RNIGSFQ[7]/I3
    instance   b2v_inst11.dutycycle_RNIGSFQ[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIGSFQ[7]/O
    net        b2v_inst11.dutycycle_RNIGSFQ[7]
    input  pin b2v_inst11.dutycycle_RNINB4ME[7]/I2
    instance   b2v_inst11.dutycycle_RNINB4ME[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINB4ME[7]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I1
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I1
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_RNI[0]
72) instance dutycycle_RNI[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.func_state_RNI_5[1]/I1
    instance   b2v_inst11.func_state_RNI_5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_5[1]/O
    net        b2v_inst11.func_state_RNI_5[1]
    input  pin b2v_inst11.dutycycle_RNIK9ME2[5]/I1
    instance   b2v_inst11.dutycycle_RNIK9ME2[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIK9ME2[5]/O
    net        b2v_inst11.un1_clk_100khz_52_and_i_m2_1
    input  pin b2v_inst11.dutycycle_RNI2BO78[5]/I3
    instance   b2v_inst11.dutycycle_RNI2BO78[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2BO78[5]/O
    net        b2v_inst11.N_6_0
    input  pin b2v_inst11.dutycycle_RNI4DPQO[5]/I0
    instance   b2v_inst11.dutycycle_RNI4DPQO[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI4DPQO[5]/O
    net        b2v_inst11.dutycycle_eena_14_0_0_0
    input  pin b2v_inst11.dutycycle_RNIQKG051[5]/I2
    instance   b2v_inst11.dutycycle_RNIQKG051[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQKG051[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_1[5]/I1
    instance   b2v_inst11.dutycycle_RNI_1[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[5]/O
    net        b2v_inst11.dutycycle_RNI_1[5]
    input  pin b2v_inst11.dutycycle_RNI_6[5]/I2
    instance   b2v_inst11.dutycycle_RNI_6[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_6[5]/O
    net        b2v_inst11.dutycycle_RNI_6[5]
    input  pin b2v_inst11.func_state_RNI9KCT4_3[1]/I3
    instance   b2v_inst11.func_state_RNI9KCT4_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_3[1]/O
    net        b2v_inst11.dutycycle_e_N_4L6_1
    input  pin b2v_inst11.dutycycle_RNIIDMVF[6]/I2
    instance   b2v_inst11.dutycycle_RNIIDMVF[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIIDMVF[6]/O
    net        b2v_inst11.dutycycle_RNIIDMVF[6]
    input  pin b2v_inst11.dutycycle_RNINLAQ11[6]/I1
    instance   b2v_inst11.dutycycle_RNINLAQ11[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINLAQ11[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_6_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/O
    net        b2v_inst11.un1_dutycycle_94_cry_6_c_RNI
    input  pin b2v_inst11.dutycycle_RNIGSFQ[7]/I3
    instance   b2v_inst11.dutycycle_RNIGSFQ[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIGSFQ[7]/O
    net        b2v_inst11.dutycycle_RNIGSFQ[7]
    input  pin b2v_inst11.dutycycle_RNINB4ME[7]/I2
    instance   b2v_inst11.dutycycle_RNINB4ME[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINB4ME[7]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I1
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_299
    input  pin b2v_inst11.dutycycle_RNI_5[5]/I1
    instance   b2v_inst11.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[5]/O
    net        b2v_inst11.N_347
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I1
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[0]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I3
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_RNI_0[7]
73) instance dutycycle_RNI_0[7] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_0[7] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_RNI_0[7]
    input  pin b2v_inst11.dutycycle_RNI_6[6]/I0
    instance   b2v_inst11.dutycycle_RNI_6[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_6[6]/O
    net        b2v_inst11.un1_dutycycle_172_m3s4_1
    input  pin b2v_inst11.func_state_RNI_5[1]/I3
    instance   b2v_inst11.func_state_RNI_5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_5[1]/O
    net        b2v_inst11.func_state_RNI_5[1]
    input  pin b2v_inst11.dutycycle_RNIK9ME2[5]/I1
    instance   b2v_inst11.dutycycle_RNIK9ME2[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIK9ME2[5]/O
    net        b2v_inst11.un1_clk_100khz_52_and_i_m2_1
    input  pin b2v_inst11.dutycycle_RNI2BO78[5]/I3
    instance   b2v_inst11.dutycycle_RNI2BO78[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2BO78[5]/O
    net        b2v_inst11.N_6_0
    input  pin b2v_inst11.dutycycle_RNI4DPQO[5]/I0
    instance   b2v_inst11.dutycycle_RNI4DPQO[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI4DPQO[5]/O
    net        b2v_inst11.dutycycle_eena_14_0_0_0
    input  pin b2v_inst11.dutycycle_RNIQKG051[5]/I2
    instance   b2v_inst11.dutycycle_RNIQKG051[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQKG051[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_1[5]/I1
    instance   b2v_inst11.dutycycle_RNI_1[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[5]/O
    net        b2v_inst11.dutycycle_RNI_1[5]
    input  pin b2v_inst11.dutycycle_RNI_6[5]/I2
    instance   b2v_inst11.dutycycle_RNI_6[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_6[5]/O
    net        b2v_inst11.dutycycle_RNI_6[5]
    input  pin b2v_inst11.func_state_RNI9KCT4_3[1]/I3
    instance   b2v_inst11.func_state_RNI9KCT4_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4_3[1]/O
    net        b2v_inst11.dutycycle_e_N_4L6_1
    input  pin b2v_inst11.dutycycle_RNIIDMVF[6]/I2
    instance   b2v_inst11.dutycycle_RNIIDMVF[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIIDMVF[6]/O
    net        b2v_inst11.dutycycle_RNIIDMVF[6]
    input  pin b2v_inst11.dutycycle_RNINLAQ11[6]/I1
    instance   b2v_inst11.dutycycle_RNINLAQ11[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINLAQ11[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_6_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_6_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_6_c_RNI/O
    net        b2v_inst11.un1_dutycycle_94_cry_6_c_RNI
    input  pin b2v_inst11.dutycycle_RNIGSFQ[7]/I3
    instance   b2v_inst11.dutycycle_RNIGSFQ[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIGSFQ[7]/O
    net        b2v_inst11.dutycycle_RNIGSFQ[7]
    input  pin b2v_inst11.dutycycle_RNINB4ME[7]/I2
    instance   b2v_inst11.dutycycle_RNINB4ME[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNINB4ME[7]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.dutycycle_RNI_0[7]/I1
    instance   b2v_inst11.dutycycle_RNI_0[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_0[7]/O
    net        b2v_inst11.dutycycle_RNI_0[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNIN0HS2_0[0]
74) instance func_state_RNIN0HS2_0[0] (in view: work.powerled_block(netlist)), output net func_state_RNIN0HS2_0[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNIN0HS2_0[0]
    input  pin b2v_inst11.func_state_RNI5CNU3[1]/I1
    instance   b2v_inst11.func_state_RNI5CNU3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3[1]/O
    net        b2v_inst11.count_clk_en_3
    input  pin b2v_inst11.func_state_RNI5CNU3_0[1]/I2
    instance   b2v_inst11.func_state_RNI5CNU3_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5CNU3_0[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I1
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_RNI[2]/I0
    instance   b2v_inst11.count_clk_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[2]/O
    net        b2v_inst11.count_clk_RNI_2[2]
    input  pin b2v_inst11.func_state_RNI_6[1]/I1
    instance   b2v_inst11.func_state_RNI_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_6[1]/O
    net        b2v_inst11.N_20
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I1
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[0]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I3
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_3[5]/I0
    instance   b2v_inst11.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[5]/O
    net        b2v_inst11.N_305
    input  pin b2v_inst11.func_state_RNI[0]/I0
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_3[0]/I0
    instance   b2v_inst11.func_state_RNI_3[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[0]/O
    net        b2v_inst11.func_state_RNI_3[0]
    input  pin b2v_inst11.func_state_RNI9KCT4[0]/I0
    instance   b2v_inst11.func_state_RNI9KCT4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI9KCT4[0]/O
    net        b2v_inst11.func_state_RNI9KCT4[0]
    input  pin b2v_inst11.func_state_RNI5Q7BK[1]/I1
    instance   b2v_inst11.func_state_RNI5Q7BK[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5Q7BK[1]/O
    net        b2v_inst11.func_state_RNI5Q7BK[1]
    input  pin b2v_inst11.func_state_RNIAKFM81[1]/I1
    instance   b2v_inst11.func_state_RNIAKFM81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIAKFM81[1]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNILADVE1[0]/I2
    instance   b2v_inst11.func_state_RNILADVE1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNILADVE1[0]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2965_i
    input  pin b2v_inst11.func_state_RNIN0HS2_0[0]/I1
    instance   b2v_inst11.func_state_RNIN0HS2_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_0[0]/O
    net        b2v_inst11.func_state_RNIN0HS2_0[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNID6B8F_0[1]
75) instance func_state_RNID6B8F[1] (in view: work.powerled_block(netlist)), output net func_state_RNID6B8F_0[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNID6B8F_0[1]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I0
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNI2P6H4[14]/I3
    instance   b2v_inst11.count_clk_RNI2P6H4[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI2P6H4[14]/O
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.count_clk_RNI[14]/I0
    instance   b2v_inst11.count_clk_RNI[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[14]/O
    net        b2v_inst11.N_338
    input  pin b2v_inst11.count_clk_RNIRTHD5[14]/I1
    instance   b2v_inst11.count_clk_RNIRTHD5[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIRTHD5[14]/O
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.func_state_RNID6B8F[1]/I2
    instance   b2v_inst11.func_state_RNID6B8F[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNID6B8F[1]/O
    net        b2v_inst11.func_state_RNID6B8F_0[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[14]
76) instance count_clk_RNI2P6H4[14] (in view: work.powerled_block(netlist)), output net count_clk[14] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I1
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNI2P6H4[14]/I3
    instance   b2v_inst11.count_clk_RNI2P6H4[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI2P6H4[14]/O
    net        b2v_inst11.count_clk[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[13]
77) instance count_clk_RNIN8BJ4[13] (in view: work.powerled_block(netlist)), output net count_clk[13] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[13]
    input  pin b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA/I1
    instance   b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA/O
    net        b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA
    input  pin b2v_inst11.count_clk_RNIN8BJ4[13]/I3
    instance   b2v_inst11.count_clk_RNIN8BJ4[13] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIN8BJ4[13]/O
    net        b2v_inst11.count_clk[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[12]
78) instance count_clk_RNIL5AJ4[12] (in view: work.powerled_block(netlist)), output net count_clk[12] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[12]
    input  pin b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA/I1
    instance   b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA/O
    net        b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA
    input  pin b2v_inst11.count_clk_RNIL5AJ4[12]/I3
    instance   b2v_inst11.count_clk_RNIL5AJ4[12] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIL5AJ4[12]/O
    net        b2v_inst11.count_clk[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[11]
79) instance count_clk_RNIJ29J4[11] (in view: work.powerled_block(netlist)), output net count_clk[11] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[11]
    input  pin b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA/I1
    instance   b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA/O
    net        b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA
    input  pin b2v_inst11.count_clk_RNIJ29J4[11]/I3
    instance   b2v_inst11.count_clk_RNIJ29J4[11] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJ29J4[11]/O
    net        b2v_inst11.count_clk[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[10]
80) instance count_clk_RNIAMTE4[10] (in view: work.powerled_block(netlist)), output net count_clk[10] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[10]
    input  pin b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5/O
    net        b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5
    input  pin b2v_inst11.count_clk_RNIAMTE4[10]/I3
    instance   b2v_inst11.count_clk_RNIAMTE4[10] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIAMTE4[10]/O
    net        b2v_inst11.count_clk[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[9]
81) instance count_clk_RNIAJQH4[9] (in view: work.powerled_block(netlist)), output net count_clk[9] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/O
    net        b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5
    input  pin b2v_inst11.count_clk_RNIAJQH4[9]/I3
    instance   b2v_inst11.count_clk_RNIAJQH4[9] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIAJQH4[9]/O
    net        b2v_inst11.count_clk[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[8]
82) instance count_clk_RNIV2VJ4[8] (in view: work.powerled_block(netlist)), output net count_clk[8] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/O
    net        b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5
    input  pin b2v_inst11.count_clk_RNIV2VJ4[8]/I3
    instance   b2v_inst11.count_clk_RNIV2VJ4[8] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIV2VJ4[8]/O
    net        b2v_inst11.count_clk[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[7]
83) instance count_clk_RNITVTJ4[7] (in view: work.powerled_block(netlist)), output net count_clk[7] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/O
    net        b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5
    input  pin b2v_inst11.count_clk_RNITVTJ4[7]/I3
    instance   b2v_inst11.count_clk_RNITVTJ4[7] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNITVTJ4[7]/O
    net        b2v_inst11.count_clk[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[6]
84) instance count_clk_RNI4ANH4[6] (in view: work.powerled_block(netlist)), output net count_clk[6] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/O
    net        b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5
    input  pin b2v_inst11.count_clk_RNI4ANH4[6]/I3
    instance   b2v_inst11.count_clk_RNI4ANH4[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI4ANH4[6]/O
    net        b2v_inst11.count_clk[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[5]
85) instance count_clk_RNIPPRJ4[5] (in view: work.powerled_block(netlist)), output net count_clk[5] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/O
    net        b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5
    input  pin b2v_inst11.count_clk_RNIPPRJ4[5]/I3
    instance   b2v_inst11.count_clk_RNIPPRJ4[5] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIPPRJ4[5]/O
    net        b2v_inst11.count_clk[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[4]
86) instance count_clk_RNINMQJ4[4] (in view: work.powerled_block(netlist)), output net count_clk[4] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/O
    net        b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5
    input  pin b2v_inst11.count_clk_RNINMQJ4[4]/I3
    instance   b2v_inst11.count_clk_RNINMQJ4[4] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNINMQJ4[4]/O
    net        b2v_inst11.count_clk[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[3]
87) instance count_clk_RNILJPJ4[3] (in view: work.powerled_block(netlist)), output net count_clk[3] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5/O
    net        b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5
    input  pin b2v_inst11.count_clk_RNILJPJ4[3]/I3
    instance   b2v_inst11.count_clk_RNILJPJ4[3] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNILJPJ4[3]/O
    net        b2v_inst11.count_clk[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[2]
88) instance count_clk_RNIJGOJ4[2] (in view: work.powerled_block(netlist)), output net count_clk[2] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.un1_count_clk_2_cry_2_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_2_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_2_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_2
    input  pin b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5/O
    net        b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5
    input  pin b2v_inst11.count_clk_RNILJPJ4[3]/I3
    instance   b2v_inst11.count_clk_RNILJPJ4[3] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNILJPJ4[3]/O
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_3
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/O
    net        b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5
    input  pin b2v_inst11.count_clk_RNINMQJ4[4]/I3
    instance   b2v_inst11.count_clk_RNINMQJ4[4] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNINMQJ4[4]/O
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_4
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/O
    net        b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5
    input  pin b2v_inst11.count_clk_RNIPPRJ4[5]/I3
    instance   b2v_inst11.count_clk_RNIPPRJ4[5] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIPPRJ4[5]/O
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_5
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/O
    net        b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5
    input  pin b2v_inst11.count_clk_RNI4ANH4[6]/I3
    instance   b2v_inst11.count_clk_RNI4ANH4[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI4ANH4[6]/O
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_6
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/O
    net        b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5
    input  pin b2v_inst11.count_clk_RNITVTJ4[7]/I3
    instance   b2v_inst11.count_clk_RNITVTJ4[7] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNITVTJ4[7]/O
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_7_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_7
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/O
    net        b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5
    input  pin b2v_inst11.count_clk_RNIV2VJ4[8]/I3
    instance   b2v_inst11.count_clk_RNIV2VJ4[8] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIV2VJ4[8]/O
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_8_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_8_c
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/O
    net        b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5
    input  pin b2v_inst11.count_clk_RNIAJQH4[9]/I3
    instance   b2v_inst11.count_clk_RNIAJQH4[9] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIAJQH4[9]/O
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.un1_count_clk_2_cry_9_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_9_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_9_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_9
    input  pin b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5/O
    net        b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5
    input  pin b2v_inst11.count_clk_RNIAMTE4[10]/I3
    instance   b2v_inst11.count_clk_RNIAMTE4[10] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIAMTE4[10]/O
    net        b2v_inst11.count_clk[10]
    input  pin b2v_inst11.un1_count_clk_2_cry_10_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_10_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_10_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_10
    input  pin b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA/I3
    instance   b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA/O
    net        b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA
    input  pin b2v_inst11.count_clk_RNIJ29J4[11]/I3
    instance   b2v_inst11.count_clk_RNIJ29J4[11] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJ29J4[11]/O
    net        b2v_inst11.count_clk[11]
    input  pin b2v_inst11.un1_count_clk_2_cry_11_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_11_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_11_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_11
    input  pin b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA/I3
    instance   b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA/O
    net        b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA
    input  pin b2v_inst11.count_clk_RNIL5AJ4[12]/I3
    instance   b2v_inst11.count_clk_RNIL5AJ4[12] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIL5AJ4[12]/O
    net        b2v_inst11.count_clk[12]
    input  pin b2v_inst11.un1_count_clk_2_cry_12_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_12_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_12
    input  pin b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA/I3
    instance   b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA/O
    net        b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA
    input  pin b2v_inst11.count_clk_RNIN8BJ4[13]/I3
    instance   b2v_inst11.count_clk_RNIN8BJ4[13] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIN8BJ4[13]/O
    net        b2v_inst11.count_clk[13]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_13_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_13
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I3
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNI2P6H4[14]/I3
    instance   b2v_inst11.count_clk_RNI2P6H4[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI2P6H4[14]/O
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.count_clk_RNI[14]/I0
    instance   b2v_inst11.count_clk_RNI[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[14]/O
    net        b2v_inst11.N_338
    input  pin b2v_inst11.count_clk_RNIRTHD5[14]/I1
    instance   b2v_inst11.count_clk_RNIRTHD5[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIRTHD5[14]/O
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.func_state_RNID6B8F[1]/I2
    instance   b2v_inst11.func_state_RNID6B8F[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNID6B8F[1]/O
    net        b2v_inst11.func_state_RNID6B8F_0[1]
    input  pin b2v_inst11.un1_count_clk_2_cry_1_c_RNIS5M5/I0
    instance   b2v_inst11.un1_count_clk_2_cry_1_c_RNIS5M5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_1_c_RNIS5M5/O
    net        b2v_inst11.un1_count_clk_2_cry_1_c_RNIS5M5
    input  pin b2v_inst11.count_clk_RNIJGOJ4[2]/I3
    instance   b2v_inst11.count_clk_RNIJGOJ4[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIJGOJ4[2]/O
    net        b2v_inst11.count_clk[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[1]
89) instance count_clk_RNIVMSB4[1] (in view: work.powerled_block(netlist)), output net count_clk[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[1]
    input  pin b2v_inst11.count_clk_RNI[0]/I0
    instance   b2v_inst11.count_clk_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[0]/O
    net        b2v_inst11.count_clk_RNI[0]
    input  pin b2v_inst11.count_clk_RNIVMSB4[1]/I3
    instance   b2v_inst11.count_clk_RNIVMSB4[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIVMSB4[1]/O
    net        b2v_inst11.count_clk[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[0]
90) instance count_clk_RNIULSB4[0] (in view: work.powerled_block(netlist)), output net count_clk[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[0]
    input  pin b2v_inst11.count_clk_RNI_0[0]/I1
    instance   b2v_inst11.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_0[0]/O
    net        b2v_inst11.count_clk_RNI_0[0]
    input  pin b2v_inst11.count_clk_RNIULSB4[0]/I3
    instance   b2v_inst11.count_clk_RNIULSB4[0] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIULSB4[0]/O
    net        b2v_inst11.count_clk[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[15]
91) instance count_clk_RNI4S7H4[15] (in view: work.powerled_block(netlist)), output net count_clk[15] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[15]
    input  pin b2v_inst11.un1_count_clk_2_cry_14_c_RNIG9EA/I0
    instance   b2v_inst11.un1_count_clk_2_cry_14_c_RNIG9EA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_14_c_RNIG9EA/O
    net        b2v_inst11.un1_count_clk_2_cry_14_c_RNIG9EA
    input  pin b2v_inst11.count_clk_RNI4S7H4[15]/I3
    instance   b2v_inst11.count_clk_RNI4S7H4[15] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI4S7H4[15]/O
    net        b2v_inst11.count_clk[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_305
92) instance dutycycle_RNI_3[5] (in view: work.powerled_block(netlist)), output net N_305 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_305
    input  pin b2v_inst11.dutycycle_RNIN0HS2_1[5]/I1
    instance   b2v_inst11.dutycycle_RNIN0HS2_1[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIN0HS2_1[5]/O
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_m1_ns_1
    input  pin b2v_inst11.func_state_RNIN0HS2_1[1]/I3
    instance   b2v_inst11.func_state_RNIN0HS2_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIN0HS2_1[1]/O
    net        b2v_inst11.func_state_RNIN0HS2_1[1]
    input  pin b2v_inst11.func_state_RNI572O5[1]/I2
    instance   b2v_inst11.func_state_RNI572O5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI572O5[1]/O
    net        b2v_inst11.func_state_RNI572O5[1]
    input  pin b2v_inst11.func_state_RNIBA7B5[1]/I1
    instance   b2v_inst11.func_state_RNIBA7B5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIBA7B5[1]/O
    net        b2v_inst11.N_14
    input  pin b2v_inst11.dutycycle_RNI6QDU7[0]/I0
    instance   b2v_inst11.dutycycle_RNI6QDU7[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6QDU7[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNI6GELB[0]/I3
    instance   b2v_inst11.dutycycle_RNI6GELB[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI6GELB[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNI_3[5]/I0
    instance   b2v_inst11.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[5]/O
    net        b2v_inst11.N_305
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[10]
93) instance count_off_RNI482CI[10] (in view: work.powerled_block(netlist)), output net count_off[10] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[10]
    input  pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/I1
    instance   b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_9_c_RNIO25I5/O
    net        b2v_inst11.count_off_1[10]
    input  pin b2v_inst11.count_off_RNI482CI[10]/I1
    instance   b2v_inst11.count_off_RNI482CI[10] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI482CI[10]/O
    net        b2v_inst11.count_off[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_9
94) instance count_off_RNIRMFBI[9] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_9 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un3_count_off_1_axb_9
    input  pin b2v_inst11.un3_count_off_1_cry_8_c_RNIN04I5/I1
    instance   b2v_inst11.un3_count_off_1_cry_8_c_RNIN04I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_8_c_RNIN04I5/O
    net        b2v_inst11.count_off_1[9]
    input  pin b2v_inst11.count_off_RNIRMFBI[9]/I1
    instance   b2v_inst11.count_off_RNIRMFBI[9] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIRMFBI[9]/O
    net        b2v_inst11.un3_count_off_1_axb_9
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[8]
95) instance count_off_RNIPJEBI[8] (in view: work.powerled_block(netlist)), output net count_off[8] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[8]
    input  pin b2v_inst11.un3_count_off_1_cry_7_c_RNIMU2I5/I1
    instance   b2v_inst11.un3_count_off_1_cry_7_c_RNIMU2I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_7_c_RNIMU2I5/O
    net        b2v_inst11.count_off_1[8]
    input  pin b2v_inst11.count_off_RNIPJEBI[8]/I1
    instance   b2v_inst11.count_off_RNIPJEBI[8] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIPJEBI[8]/O
    net        b2v_inst11.count_off[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_7
96) instance count_off_RNINGDBI[7] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_7 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un3_count_off_1_axb_7
    input  pin b2v_inst11.un3_count_off_1_cry_6_c_RNILS1I5/I1
    instance   b2v_inst11.un3_count_off_1_cry_6_c_RNILS1I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_6_c_RNILS1I5/O
    net        b2v_inst11.count_off_1[7]
    input  pin b2v_inst11.count_off_RNINGDBI[7]/I1
    instance   b2v_inst11.count_off_RNINGDBI[7] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNINGDBI[7]/O
    net        b2v_inst11.un3_count_off_1_axb_7
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_6
97) instance count_off_RNILDCBI[6] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_6 (in view: work.powerled_block(netlist))
    net        b2v_inst11.un3_count_off_1_axb_6
    input  pin b2v_inst11.un3_count_off_1_cry_5_c_RNIKQ0I5/I1
    instance   b2v_inst11.un3_count_off_1_cry_5_c_RNIKQ0I5 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_5_c_RNIKQ0I5/O
    net        b2v_inst11.count_off_1[6]
    input  pin b2v_inst11.count_off_RNILDCBI[6]/I1
    instance   b2v_inst11.count_off_RNILDCBI[6] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNILDCBI[6]/O
    net        b2v_inst11.un3_count_off_1_axb_6
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[5]
98) instance count_off_RNIJABBI[5] (in view: work.powerled_block(netlist)), output net count_off[5] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[5]
    input  pin b2v_inst11.un3_count_off_1_cry_4_c_RNI1882/I1
    instance   b2v_inst11.un3_count_off_1_cry_4_c_RNI1882 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_4_c_RNI1882/O
    net        b2v_inst11.un3_count_off_1_cry_4_c_RNI1882
    input  pin b2v_inst11.count_off_RNIJABBI[5]/I2
    instance   b2v_inst11.count_off_RNIJABBI[5] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIJABBI[5]/O
    net        b2v_inst11.count_off[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[4]
99) instance count_off_RNIH7ABI[4] (in view: work.powerled_block(netlist)), output net count_off[4] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[4]
    input  pin b2v_inst11.un3_count_off_1_cry_3_c_RNI0672/I1
    instance   b2v_inst11.un3_count_off_1_cry_3_c_RNI0672 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_3_c_RNI0672/O
    net        b2v_inst11.un3_count_off_1_cry_3_c_RNI0672
    input  pin b2v_inst11.count_off_RNIH7ABI[4]/I2
    instance   b2v_inst11.count_off_RNIH7ABI[4] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIH7ABI[4]/O
    net        b2v_inst11.count_off[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_3
100) instance count_off_RNIF49BI[3] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_3 (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_2
101) instance count_off_RNID18BI[2] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_2 (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[1]
102) instance count_off_RNIEU29I[1] (in view: work.powerled_block(netlist)), output net count_off[1] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[0]
103) instance count_off_RNIDT29I[0] (in view: work.powerled_block(netlist)), output net count_off[0] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[12]
104) instance count_off_RNIFPAFI[12] (in view: work.powerled_block(netlist)), output net count_off[12] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_11
105) instance count_off_RNIDM9FI[11] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_11 (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[15]
106) instance count_off_RNIL2EFI[15] (in view: work.powerled_block(netlist)), output net count_off[15] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[14]
107) instance count_off_RNIJVCFI[14] (in view: work.powerled_block(netlist)), output net count_off[14] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[13]
108) instance count_off_RNIHSBFI[13] (in view: work.powerled_block(netlist)), output net count_off[13] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_RNI9FKR_0[14]
109) instance count_RNI9FKR_0[14] (in view: work.powerled_block(netlist)), output net count_RNI9FKR_0[14] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_RNI59IR_0[12]
110) instance count_RNI59IR_0[12] (in view: work.powerled_block(netlist)), output net count_RNI59IR_0[12] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_RNIQ3P21_0[10]
111) instance count_RNIQ3P21_0[10] (in view: work.powerled_block(netlist)), output net count_RNIQ3P21_0[10] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_RNIF91T_0[8]
112) instance count_RNIF91T_0[8] (in view: work.powerled_block(netlist)), output net count_RNIF91T_0[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_RNIB3VS_1[6]
113) instance count_RNIB3VS_1[6] (in view: work.powerled_block(netlist)), output net count_RNIB3VS_1[6] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_RNI7TSS_0[4]
114) instance count_RNI7TSS_0[4] (in view: work.powerled_block(netlist)), output net count_RNI7TSS_0[4] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_RNI5QRS_0[3]
115) instance count_RNI5QRS_0[3] (in view: work.powerled_block(netlist)), output net count_RNI5QRS_0[3] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_RNIG30F_0[1]
116) instance count_RNIG30F_0[1] (in view: work.powerled_block(netlist)), output net count_RNIG30F_0[1] (in view: work.powerled_block(netlist))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\powerled.vhd":30:25:30:55|Found combinational loop during mapping at net b2v_inst11.mult1_un159_sum_i_0[8]
117) instance un1_onclocks.if_generate_plus\.mult1_un166_sum_cry_1_c_inv (in view: work.powerled_block(netlist)), output net mult1_un159_sum_i_0[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count_en
118) instance curr_state_RNIC9O31[0] (in view: work.vpp_vddq_block(netlist)), output net count_en (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[13]
119) instance count_RNILKVH[13] (in view: work.vpp_vddq_block(netlist)), output net count[13] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[12]
120) instance count_RNIJHUH[12] (in view: work.vpp_vddq_block(netlist)), output net count[12] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[11]
121) instance count_RNIHETH[11] (in view: work.vpp_vddq_block(netlist)), output net count[11] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[10]
122) instance count_RNIU6UA[10] (in view: work.vpp_vddq_block(netlist)), output net count[10] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[9]
123) instance count_RNIVN321[9] (in view: work.vpp_vddq_block(netlist)), output net count[9] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[8]
124) instance count_RNITK221[8] (in view: work.vpp_vddq_block(netlist)), output net count[8] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[7]
125) instance count_RNIRH121[7] (in view: work.vpp_vddq_block(netlist)), output net count[7] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[6]
126) instance count_RNIPE021[6] (in view: work.vpp_vddq_block(netlist)), output net count[6] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[5]
127) instance count_RNINBV11[5] (in view: work.vpp_vddq_block(netlist)), output net count[5] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[4]
128) instance count_RNIL8U11[4] (in view: work.vpp_vddq_block(netlist)), output net count[4] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[3]
129) instance count_RNIJ5T11[3] (in view: work.vpp_vddq_block(netlist)), output net count[3] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[2]
130) instance count_RNIH2S11[2] (in view: work.vpp_vddq_block(netlist)), output net count[2] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[1]
131) instance count_RNI6H5J[1] (in view: work.vpp_vddq_block(netlist)), output net count[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.N_226_0_i
132) instance curr_state_RNIT36M2[0] (in view: work.vpp_vddq_block(netlist)), output net N_226_0_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count_RNI_1[10]
133) instance count_RNI_0[10] (in view: work.vpp_vddq_block(netlist)), output net count_RNI_1[10] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[0]
134) instance count_RNI5G5J[0] (in view: work.vpp_vddq_block(netlist)), output net count[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[14]
135) instance count_RNINN0I[14] (in view: work.vpp_vddq_block(netlist)), output net count[14] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[15]
136) instance count_RNIPQ1I[15] (in view: work.vpp_vddq_block(netlist)), output net count[15] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.N_204_i
137) instance curr_state_RNILUI43_0[0] (in view: work.vpp_vddq_block(netlist)), output net N_204_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.curr_state[1]
138) instance curr_state_RNIMVI43[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count_rst
139) instance un4_count_1_cry_9_c_RNIAD9I (in view: work.vpp_vddq_block(netlist)), output net count_rst (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.curr_state[1]
140) instance curr_state_RNIMHHK9[1] (in view: work.hda_strap_block(netlist)), output net curr_state[1] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.curr_state[0]
141) instance curr_state_RNITTU9J[0] (in view: work.hda_strap_block(netlist)), output net curr_state[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un25_clk_100khz
142) instance count_RNIQSEO5[8] (in view: work.hda_strap_block(netlist)), output net un25_clk_100khz (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[10]
143) instance count_RNIOMPC1[10] (in view: work.hda_strap_block(netlist)), output net count[10] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[9]
144) instance count_RNIFF751[9] (in view: work.hda_strap_block(netlist)), output net count[9] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un2_count_1_axb_8
145) instance count_RNIDC651[8] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_8 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[7]
146) instance count_RNIB9551[7] (in view: work.hda_strap_block(netlist)), output net count[7] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[6]
147) instance count_RNI96451[6] (in view: work.hda_strap_block(netlist)), output net count[6] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[5]
148) instance count_RNI73351[5] (in view: work.hda_strap_block(netlist)), output net count[5] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un2_count_1_axb_4
149) instance count_RNI50251[4] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_4 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[3]
150) instance count_RNI3T051[3] (in view: work.hda_strap_block(netlist)), output net count[3] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[2]
151) instance count_RNI1QV41[2] (in view: work.hda_strap_block(netlist)), output net count[2] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[1]
152) instance count_RNID13N[1] (in view: work.hda_strap_block(netlist)), output net count[1] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[0]
153) instance count_RNIC03N[0] (in view: work.hda_strap_block(netlist)), output net count[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count_1[11]
154) instance un2_count_1_cry_10_c_RNI1QM71 (in view: work.hda_strap_block(netlist)), output net count_1[11] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[15]
155) instance count_RNI96R71[15] (in view: work.hda_strap_block(netlist)), output net count[15] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un2_count_1_axb_14
156) instance count_RNI73Q71[14] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_14 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[13]
157) instance count_RNI50P71[13] (in view: work.hda_strap_block(netlist)), output net count[13] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un2_count_1_axb_12
158) instance count_RNI3TN71[12] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_12 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[16]
159) instance count_RNIB9S71[16] (in view: work.hda_strap_block(netlist)), output net count[16] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[17]
160) instance count_RNIDCT71[17] (in view: work.hda_strap_block(netlist)), output net count[17] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.N_196
161) instance curr_state_7_1_0_.m6_i_o3_0 (in view: work.pch_pwrok_block(netlist)), output net N_196 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.N_3042_i
162) instance curr_state_RNI[1] (in view: work.pch_pwrok_block(netlist)), output net N_3042_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.curr_state[0]
163) instance curr_state_RNI5CKH3[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.N_3025_i
164) instance count_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_3025_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[1]
165) instance count_RNITBH27[1] (in view: work.pch_pwrok_block(netlist)), output net count[1] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[0]
166) instance count_RNIP8K1Q1[0] (in view: work.pch_pwrok_block(netlist)), output net count[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[15]
167) instance count_RNIT3GF7[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[14]
168) instance count_RNIR0FF7[14] (in view: work.pch_pwrok_block(netlist)), output net count[14] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_13
169) instance count_RNIPTDF7[13] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_13 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_12
170) instance count_RNINQCF7[12] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_12 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[11]
171) instance count_RNILNBF7[11] (in view: work.pch_pwrok_block(netlist)), output net count[11] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[10]
172) instance count_RNICG387[10] (in view: work.pch_pwrok_block(netlist)), output net count[10] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_9
173) instance count_RNI35I67[9] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_9 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[8]
174) instance count_RNI12H67[8] (in view: work.pch_pwrok_block(netlist)), output net count[8] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_7
175) instance count_RNIVUF67[7] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_7 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_6
176) instance count_RNITRE67[6] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_6 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[5]
177) instance count_RNIROD67[5] (in view: work.pch_pwrok_block(netlist)), output net count[5] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_4
178) instance count_RNIPLC67[4] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[3]
179) instance count_RNINIB67[3] (in view: work.pch_pwrok_block(netlist)), output net count[3] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_2
180) instance count_RNILFA67[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.N_320
181) instance count_RNITT2VI1[2] (in view: work.pch_pwrok_block(netlist)), output net N_320 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.curr_state[1]
182) instance curr_state_RNI8KCH[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.curr_state[2]
183) instance curr_state_RNINIHK9[2] (in view: work.hda_strap_block(netlist)), output net curr_state[2] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.curr_state[0]
184) instance curr_state_RNIT62Q[0] (in view: work.dsw_pwrok_block(netlist)), output net curr_state[0] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.curr_state[1]
185) instance curr_state_RNIU72Q[1] (in view: work.dsw_pwrok_block(netlist)), output net curr_state[1] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.curr_state_RNINSDS[0]
186) instance curr_state_RNINSDS[0] (in view: work.dsw_pwrok_block(netlist)), output net curr_state_RNINSDS[0] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[9]
187) instance count_RNIR03I1[9] (in view: work.dsw_pwrok_block(netlist)), output net count[9] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[8]
188) instance count_RNIPT1I1[8] (in view: work.dsw_pwrok_block(netlist)), output net count[8] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[7]
189) instance count_RNINQ0I1[7] (in view: work.dsw_pwrok_block(netlist)), output net count[7] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_6
190) instance count_RNILNVH1[6] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_6 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[5]
191) instance count_RNIJKUH1[5] (in view: work.dsw_pwrok_block(netlist)), output net count[5] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_4
192) instance count_RNIHHTH1_0[4] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[3]
193) instance count_RNIFESH1[3] (in view: work.dsw_pwrok_block(netlist)), output net count[3] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[2]
194) instance count_RNIDBRH1[2] (in view: work.dsw_pwrok_block(netlist)), output net count[2] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_1
195) instance count_RNI2GG91[1] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.N_1_i
196) instance count_RNI1L8I5[6] (in view: work.dsw_pwrok_block(netlist)), output net N_1_i (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[0]
197) instance count_RNI1FG91[0] (in view: work.dsw_pwrok_block(netlist)), output net count[0] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count_rst_2
198) instance un2_count_1_cry_11_c_RNIFSRG1 (in view: work.dsw_pwrok_block(netlist)), output net count_rst_2 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[11]
199) instance count_RNIDPQG1[11] (in view: work.dsw_pwrok_block(netlist)), output net count[11] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[10]
200) instance count_RNI4VQN1[10] (in view: work.dsw_pwrok_block(netlist)), output net count[10] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[15]
201) instance count_RNIL5VG1[15] (in view: work.dsw_pwrok_block(netlist)), output net count[15] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[14]
202) instance count_RNIJ2UG1[14] (in view: work.dsw_pwrok_block(netlist)), output net count[14] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[13]
203) instance count_RNIHVSG1[13] (in view: work.dsw_pwrok_block(netlist)), output net count[13] (in view: work.dsw_pwrok_block(netlist))
End of loops
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 101.65ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 27 18:41:24 2021
#


Top view:               TOP
Requested Frequency:    9.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -17.938

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       9.8 MHz       8.4 MHz       101.651       119.589       -17.938     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  101.651     -17.938  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|FPGA_OSC
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival            
Instance                  Reference        Type        Pin     Net                                Time        Slack  
                          Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn         TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn_0                          0.796       -17.938
b2v_inst20.tmp_1_fast     TOP|FPGA_OSC     SB_DFF      Q       SYNTHESIZED_WIRE_47keep_3_fast     0.796       -17.835
b2v_inst20.counter[0]     TOP|FPGA_OSC     SB_DFF      Q       counter[0]                         0.796       -17.657
b2v_inst20.counter[1]     TOP|FPGA_OSC     SB_DFF      Q       counter[1]                         0.796       -17.585
b2v_inst20.counter[4]     TOP|FPGA_OSC     SB_DFF      Q       counter[4]                         0.796       -17.554
b2v_inst20.counter[5]     TOP|FPGA_OSC     SB_DFF      Q       counter[5]                         0.796       -17.461
b2v_inst20.counter[2]     TOP|FPGA_OSC     SB_DFF      Q       counter[2]                         0.796       -17.457
b2v_inst20.counter[3]     TOP|FPGA_OSC     SB_DFF      Q       counter[3]                         0.796       -17.385
b2v_inst20.counter[6]     TOP|FPGA_OSC     SB_DFF      Q       counter[6]                         0.796       -17.354
b2v_inst20.counter[7]     TOP|FPGA_OSC     SB_DFF      Q       counter[7]                         0.796       -17.261
=====================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                        Required            
Instance                     Reference        Type        Pin     Net                        Time         Slack  
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
b2v_inst11.pwm_out           TOP|FPGA_OSC     SB_DFFR     D       pwm_out_0                  101.496      -17.938
b2v_inst11.curr_state[0]     TOP|FPGA_OSC     SB_DFFE     D       N_187_rep1                 101.496      -16.009
b2v_inst11.count_off[0]      TOP|FPGA_OSC     SB_DFFE     E       func_state_RNIPQAIC[0]     101.651      72.586 
b2v_inst11.count_off[1]      TOP|FPGA_OSC     SB_DFFE     E       func_state_RNIPQAIC[0]     101.651      72.586 
b2v_inst11.count_off[2]      TOP|FPGA_OSC     SB_DFFE     E       func_state_RNIPQAIC[0]     101.651      72.586 
b2v_inst11.count_off[3]      TOP|FPGA_OSC     SB_DFFE     E       func_state_RNIPQAIC[0]     101.651      72.586 
b2v_inst11.count_off[4]      TOP|FPGA_OSC     SB_DFFE     E       func_state_RNIPQAIC[0]     101.651      72.586 
b2v_inst11.count_off[5]      TOP|FPGA_OSC     SB_DFFE     E       func_state_RNIPQAIC[0]     101.651      72.586 
b2v_inst11.count_off[6]      TOP|FPGA_OSC     SB_DFFE     E       func_state_RNIPQAIC[0]     101.651      72.586 
b2v_inst11.count_off[7]      TOP|FPGA_OSC     SB_DFFE     E       func_state_RNIPQAIC[0]     101.651      72.586 
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      101.651
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         101.496

    - Propagation time:                      119.434
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.938

    Number of logic level(s):                148
    Starting point:                          b2v_inst5.RSMRSTn / Q
    Ending point:                            b2v_inst11.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn                                                       SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                               Net          -        -       1.599     -           2         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      I0       In      -         2.395       -         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      O        Out     0.661     3.056       -         
SYNTHESIZED_WIRE_2                                                      Net          -        -       1.371     -           37        
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      I2       In      -         4.427       -         
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      O        Out     0.558     4.986       -         
N_301                                                                   Net          -        -       1.371     -           3         
b2v_inst11.func_state_RNI2G7A5[1]                                       SB_LUT4      I1       In      -         6.356       -         
b2v_inst11.func_state_RNI2G7A5[1]                                       SB_LUT4      O        Out     0.558     6.915       -         
func_state_RNI2G7A5[1]                                                  Net          -        -       1.371     -           7         
b2v_inst11.dutycycle_RNIPGO68[4]                                        SB_LUT4      I1       In      -         8.286       -         
b2v_inst11.dutycycle_RNIPGO68[4]                                        SB_LUT4      O        Out     0.589     8.875       -         
dutycycle_RNIPGO68[4]                                                   Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIUM4VE[4]                                        SB_LUT4      I1       In      -         10.246      -         
b2v_inst11.dutycycle_RNIUM4VE[4]                                        SB_LUT4      O        Out     0.589     10.835      -         
dutycycle_7                                                             Net          -        -       1.371     -           12        
b2v_inst11.dutycycle_RNI_4[4]                                           SB_LUT4      I0       In      -         12.206      -         
b2v_inst11.dutycycle_RNI_4[4]                                           SB_LUT4      O        Out     0.569     12.775      -         
dutycycle_RNI_4[4]                                                      Net          -        -       1.371     -           9         
b2v_inst11.dutycycle_RNI[8]                                             SB_LUT4      I0       In      -         14.146      -         
b2v_inst11.dutycycle_RNI[8]                                             SB_LUT4      O        Out     0.661     14.807      -         
un1_dutycycle_53_2_0                                                    Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      I1       In      -         16.178      -         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.589     16.767      -         
dutycycle_RNI_1[6]                                                      Net          -        -       1.371     -           4         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      I0       In      -         18.138      -         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.661     18.800      -         
un1_dutycycle_53_axb_11                                                 Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      I1       In      -         20.171      -         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      O        Out     0.589     20.760      -         
dutycycle_RNI_1[14]                                                     Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.665      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     22.044      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         22.058      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     22.244      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         22.258      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.444      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.458      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.644      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         23.030      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     23.496      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         24.866      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     25.528      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       1.371     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.899      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     27.457      -         
mult1_un47_sum_cry_3_s                                                  Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.828      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     29.490      -         
mult1_un47_sum_l_fx[3]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         30.395      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.774      -         
mult1_un54_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.788      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.974      -         
mult1_un54_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.988      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     31.174      -         
mult1_un54_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         31.188      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     31.374      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.760      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     32.318      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.689      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.351      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         35.256      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.635      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.649      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.835      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.849      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     36.035      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         36.049      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     36.235      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         36.249      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.435      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.821      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     37.286      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.657      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.319      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         40.224      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.603      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.617      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.803      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.817      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     41.003      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         41.017      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     41.203      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         41.217      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.403      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.789      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     42.254      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.625      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     44.287      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         45.192      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.571      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.585      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.771      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.785      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.971      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.985      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     46.171      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         46.185      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.371      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.757      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     47.222      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.593      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     49.255      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         50.160      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.539      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.554      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.740      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.754      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.940      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.953      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     51.139      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         51.154      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.340      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.725      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     52.191      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.562      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     54.223      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         55.128      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.508      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.522      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.708      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.722      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.908      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.922      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     56.108      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         56.122      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.308      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.694      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     57.159      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.530      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     59.191      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         60.096      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.476      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.490      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.676      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.690      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.876      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.890      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     61.076      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         61.090      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     61.276      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.662      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     62.127      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.498      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     64.159      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         65.064      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.444      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.458      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.644      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.658      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.844      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.858      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     66.044      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         66.058      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     66.244      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.630      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     67.095      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.466      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     69.127      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         70.032      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.412      -         
mult1_un110_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.426      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.612      -         
mult1_un110_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.626      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.812      -         
mult1_un110_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.826      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     71.012      -         
mult1_un110_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         71.026      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     71.212      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.598      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     72.063      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.434      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     74.096      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         75.001      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.380      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.394      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.580      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.594      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.780      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.794      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.980      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.994      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     76.180      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.566      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     77.031      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.402      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     79.064      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.969      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.348      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.362      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.548      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.562      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.748      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.762      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.948      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.962      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     81.148      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.534      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.999      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.370      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     84.032      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.937      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.316      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.330      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.516      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.530      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.716      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.730      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.916      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.930      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     86.116      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.502      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.967      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.338      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     89.000      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.905      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     90.284      -         
mult1_un138_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         90.298      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.484      -         
mult1_un138_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.498      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.684      -         
mult1_un138_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.698      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.884      -         
mult1_un138_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.898      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     91.084      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.470      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.935      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.306      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.968      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.873      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     95.252      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         95.266      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.452      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.466      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.652      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.666      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.852      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.866      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     96.052      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.438      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.903      -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         98.275      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.936      -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.841      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     100.221     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         100.235     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.421     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.435     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.621     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.635     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.821     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.835     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     101.021     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.406     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.872     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         103.243     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.904     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.809     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     105.189     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         105.203     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.389     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.403     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.589     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.603     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.789     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.803     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.989     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.375     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.840     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         108.211     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.872     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         110.243     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.905     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.810     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     112.147     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         112.161     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.347     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.361     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.547     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.561     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.747     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.761     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.947     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.961     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     113.147     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         113.161     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.347     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.361     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.547     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.561     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.747     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.761     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.947     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.961     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     114.147     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         114.161     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.347     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.361     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.547     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.561     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.747     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.761     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.947     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.961     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     115.147     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           3         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      I3       In      -         115.533     -         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      O        Out     0.465     115.998     -         
pwm_out_en                                                              Net          -        -       1.371     -           2         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      I2       In      -         117.369     -         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      O        Out     0.558     117.927     -         
pwm_out_0                                                               Net          -        -       1.507     -           1         
b2v_inst11.pwm_out                                                      SB_DFFR      D        In      -         119.434     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 119.589 is 50.981(42.6%) logic and 68.608(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      101.651
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         101.496

    - Propagation time:                      119.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.907

    Number of logic level(s):                148
    Starting point:                          b2v_inst5.RSMRSTn / Q
    Ending point:                            b2v_inst11.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn                                                       SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                               Net          -        -       1.599     -           2         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      I0       In      -         2.395       -         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      O        Out     0.661     3.056       -         
SYNTHESIZED_WIRE_2                                                      Net          -        -       1.371     -           37        
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      I2       In      -         4.427       -         
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      O        Out     0.558     4.986       -         
N_301                                                                   Net          -        -       1.371     -           3         
b2v_inst11.func_state_RNIBA7B5_0[1]                                     SB_LUT4      I0       In      -         6.356       -         
b2v_inst11.func_state_RNIBA7B5_0[1]                                     SB_LUT4      O        Out     0.661     7.018       -         
N_163_N                                                                 Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNIPGO68[1]                                       SB_LUT4      I1       In      -         8.389       -         
b2v_inst11.func_state_RNIPGO68[1]                                       SB_LUT4      O        Out     0.589     8.978       -         
N_351_N                                                                 Net          -        -       1.371     -           4         
b2v_inst11.dutycycle_RNIVFRBE[9]                                        SB_LUT4      I0       In      -         10.349      -         
b2v_inst11.dutycycle_RNIVFRBE[9]                                        SB_LUT4      O        Out     0.569     10.918      -         
dutycycle_en_2                                                          Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIFR5QE[9]                                        SB_LUT4      I2       In      -         12.289      -         
b2v_inst11.dutycycle_RNIFR5QE[9]                                        SB_LUT4      O        Out     0.558     12.847      -         
dutycycle_1                                                             Net          -        -       1.371     -           20        
b2v_inst11.dutycycle_RNI[8]                                             SB_LUT4      I2       In      -         14.218      -         
b2v_inst11.dutycycle_RNI[8]                                             SB_LUT4      O        Out     0.558     14.776      -         
un1_dutycycle_53_2_0                                                    Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      I1       In      -         16.147      -         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.589     16.736      -         
dutycycle_RNI_1[6]                                                      Net          -        -       1.371     -           4         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      I0       In      -         18.107      -         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.661     18.769      -         
un1_dutycycle_53_axb_11                                                 Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      I1       In      -         20.140      -         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      O        Out     0.589     20.729      -         
dutycycle_RNI_1[14]                                                     Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.634      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     22.013      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         22.027      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     22.213      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         22.227      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.413      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.427      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.613      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         22.999      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     23.464      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         24.835      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     25.497      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       1.371     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.868      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     27.426      -         
mult1_un47_sum_cry_3_s                                                  Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.797      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     29.459      -         
mult1_un47_sum_l_fx[3]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         30.363      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.743      -         
mult1_un54_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.757      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.943      -         
mult1_un54_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.957      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     31.143      -         
mult1_un54_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         31.157      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     31.343      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.729      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     32.287      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.658      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.320      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         35.225      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.604      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.618      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.804      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.818      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     36.004      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         36.018      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     36.204      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         36.218      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.404      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.790      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     37.255      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.626      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.288      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         40.193      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.572      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.586      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.772      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.786      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.972      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.986      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     41.172      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         41.186      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.372      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.758      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     42.223      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.594      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     44.256      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         45.161      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.540      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.554      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.740      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.754      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.940      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.954      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     46.140      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         46.154      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.340      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.726      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     47.191      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.562      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     49.224      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         50.129      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.508      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.522      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.708      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.722      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.908      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.922      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     51.108      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         51.122      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.308      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.694      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     52.160      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.531      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     54.192      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         55.097      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.477      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.490      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.676      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.691      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.877      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.891      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     56.077      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         56.090      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.276      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.663      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     57.128      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.499      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     59.160      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         60.065      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.445      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.459      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.645      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.659      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.845      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.859      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     61.045      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         61.059      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     61.245      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.631      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     62.096      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.467      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     64.128      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         65.033      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.413      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.427      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.613      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.627      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.813      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.827      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     66.013      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         66.027      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     66.213      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.599      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     67.064      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.435      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     69.096      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         70.001      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.381      -         
mult1_un110_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.395      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.581      -         
mult1_un110_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.595      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.781      -         
mult1_un110_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.795      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.981      -         
mult1_un110_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.995      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     71.181      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.567      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     72.032      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.403      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     74.064      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.969      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.349      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.363      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.549      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.563      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.749      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.763      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.949      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.963      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     76.149      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.535      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     77.000      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.371      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     79.032      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.938      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.317      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.331      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.517      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.531      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.717      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.731      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.917      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.931      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     81.117      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.503      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.968      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.339      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     84.001      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.906      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.285      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.299      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.485      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.499      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.685      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.699      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.885      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.899      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     86.085      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.471      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.936      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.307      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.969      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.874      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     90.253      -         
mult1_un138_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         90.267      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.453      -         
mult1_un138_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.467      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.653      -         
mult1_un138_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.667      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.853      -         
mult1_un138_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.867      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     91.053      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.439      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.904      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.275      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.937      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.842      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     95.221      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         95.235      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.421      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.435      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.621      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.635      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.821      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.835      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     96.021      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.407      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.872      -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         98.243      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.905      -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.810      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     100.189     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         100.203     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.389     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.403     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.589     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.603     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.789     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.803     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.989     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.375     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.841     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         103.212     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.873     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.778     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     105.158     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         105.171     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.358     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.372     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.558     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.572     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.757     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.772     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.958     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.344     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.809     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         108.180     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.841     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         110.212     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.874     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.779     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     112.116     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         112.130     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.316     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.330     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.516     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.530     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.716     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.730     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.916     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.930     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     113.116     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         113.130     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.316     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.330     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.516     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.530     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.716     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.730     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.916     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.930     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     114.116     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         114.130     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.316     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.330     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.516     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.530     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.716     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.730     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.916     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.930     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     115.116     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           3         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      I3       In      -         115.502     -         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      O        Out     0.465     115.967     -         
pwm_out_en                                                              Net          -        -       1.371     -           2         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      I2       In      -         117.338     -         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      O        Out     0.558     117.896     -         
pwm_out_0                                                               Net          -        -       1.507     -           1         
b2v_inst11.pwm_out                                                      SB_DFFR      D        In      -         119.403     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 119.558 is 50.950(42.6%) logic and 68.608(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      101.651
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         101.496

    - Propagation time:                      119.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.907

    Number of logic level(s):                148
    Starting point:                          b2v_inst5.RSMRSTn / Q
    Ending point:                            b2v_inst11.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn                                                       SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                               Net          -        -       1.599     -           2         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      I0       In      -         2.395       -         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      O        Out     0.661     3.056       -         
SYNTHESIZED_WIRE_2                                                      Net          -        -       1.371     -           37        
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      I2       In      -         4.427       -         
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      O        Out     0.558     4.986       -         
N_301                                                                   Net          -        -       1.371     -           3         
b2v_inst11.func_state_RNI2G7A5[1]                                       SB_LUT4      I1       In      -         6.356       -         
b2v_inst11.func_state_RNI2G7A5[1]                                       SB_LUT4      O        Out     0.558     6.915       -         
func_state_RNI2G7A5[1]                                                  Net          -        -       1.371     -           7         
b2v_inst11.dutycycle_RNIPGO68[4]                                        SB_LUT4      I1       In      -         8.286       -         
b2v_inst11.dutycycle_RNIPGO68[4]                                        SB_LUT4      O        Out     0.589     8.875       -         
dutycycle_RNIPGO68[4]                                                   Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIUM4VE[4]                                        SB_LUT4      I1       In      -         10.246      -         
b2v_inst11.dutycycle_RNIUM4VE[4]                                        SB_LUT4      O        Out     0.589     10.835      -         
dutycycle_7                                                             Net          -        -       1.371     -           12        
b2v_inst11.dutycycle_RNI_4[4]                                           SB_LUT4      I0       In      -         12.206      -         
b2v_inst11.dutycycle_RNI_4[4]                                           SB_LUT4      O        Out     0.569     12.775      -         
dutycycle_RNI_4[4]                                                      Net          -        -       1.371     -           9         
b2v_inst11.dutycycle_RNI_0[8]                                           SB_LUT4      I0       In      -         14.146      -         
b2v_inst11.dutycycle_RNI_0[8]                                           SB_LUT4      O        Out     0.661     14.807      -         
un1_dutycycle_53_2_1_tz                                                 Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      I2       In      -         16.178      -         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.558     16.736      -         
dutycycle_RNI_1[6]                                                      Net          -        -       1.371     -           4         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      I0       In      -         18.107      -         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.661     18.769      -         
un1_dutycycle_53_axb_11                                                 Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      I1       In      -         20.140      -         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      O        Out     0.589     20.729      -         
dutycycle_RNI_1[14]                                                     Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.634      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     22.013      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         22.027      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     22.213      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         22.227      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.413      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.427      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.613      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         22.999      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     23.464      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         24.835      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     25.497      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       1.371     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.868      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     27.426      -         
mult1_un47_sum_cry_3_s                                                  Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.797      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     29.459      -         
mult1_un47_sum_l_fx[3]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         30.363      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.743      -         
mult1_un54_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.757      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.943      -         
mult1_un54_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.957      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     31.143      -         
mult1_un54_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         31.157      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     31.343      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.729      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     32.287      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.658      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.320      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         35.225      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.604      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.618      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.804      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.818      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     36.004      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         36.018      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     36.204      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         36.218      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.404      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.790      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     37.255      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.626      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.288      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         40.193      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.572      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.586      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.772      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.786      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.972      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.986      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     41.172      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         41.186      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.372      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.758      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     42.223      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.594      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     44.256      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         45.161      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.540      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.554      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.740      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.754      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.940      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.954      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     46.140      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         46.154      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.340      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.726      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     47.191      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.562      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     49.224      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         50.129      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.508      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.522      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.708      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.722      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.908      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.922      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     51.108      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         51.122      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.308      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.694      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     52.160      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.531      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     54.192      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         55.097      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.477      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.490      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.676      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.691      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.877      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.891      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     56.077      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         56.090      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.276      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.663      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     57.128      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.499      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     59.160      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         60.065      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.445      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.459      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.645      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.659      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.845      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.859      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     61.045      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         61.059      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     61.245      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.631      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     62.096      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.467      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     64.128      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         65.033      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.413      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.427      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.613      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.627      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.813      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.827      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     66.013      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         66.027      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     66.213      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.599      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     67.064      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.435      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     69.096      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         70.001      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.381      -         
mult1_un110_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.395      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.581      -         
mult1_un110_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.595      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.781      -         
mult1_un110_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.795      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.981      -         
mult1_un110_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.995      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     71.181      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.567      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     72.032      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.403      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     74.064      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.969      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.349      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.363      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.549      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.563      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.749      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.763      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.949      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.963      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     76.149      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.535      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     77.000      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.371      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     79.032      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.938      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.317      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.331      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.517      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.531      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.717      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.731      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.917      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.931      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     81.117      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.503      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.968      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.339      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     84.001      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.906      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.285      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.299      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.485      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.499      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.685      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.699      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.885      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.899      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     86.085      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.471      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.936      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.307      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.969      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.874      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     90.253      -         
mult1_un138_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         90.267      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.453      -         
mult1_un138_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.467      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.653      -         
mult1_un138_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.667      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.853      -         
mult1_un138_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.867      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     91.053      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.439      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.904      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.275      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.937      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.842      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     95.221      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         95.235      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.421      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.435      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.621      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.635      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.821      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.835      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     96.021      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.407      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.872      -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         98.243      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.905      -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.810      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     100.189     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         100.203     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.389     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.403     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.589     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.603     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.789     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.803     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.989     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.375     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.841     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         103.212     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.873     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.778     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     105.158     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         105.171     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.358     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.372     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.558     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.572     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.757     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.772     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.958     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.344     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.809     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         108.180     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.841     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         110.212     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.874     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.779     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     112.116     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         112.130     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.316     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.330     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.516     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.530     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.716     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.730     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.916     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.930     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     113.116     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         113.130     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.316     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.330     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.516     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.530     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.716     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.730     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.916     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.930     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     114.116     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         114.130     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.316     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.330     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.516     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.530     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.716     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.730     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.916     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.930     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     115.116     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           3         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      I3       In      -         115.502     -         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      O        Out     0.465     115.967     -         
pwm_out_en                                                              Net          -        -       1.371     -           2         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      I2       In      -         117.338     -         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      O        Out     0.558     117.896     -         
pwm_out_0                                                               Net          -        -       1.507     -           1         
b2v_inst11.pwm_out                                                      SB_DFFR      D        In      -         119.403     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 119.558 is 50.950(42.6%) logic and 68.608(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      101.651
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         101.496

    - Propagation time:                      119.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.903

    Number of logic level(s):                148
    Starting point:                          b2v_inst5.RSMRSTn / Q
    Ending point:                            b2v_inst11.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn                                                       SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                               Net          -        -       1.599     -           2         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      I0       In      -         2.395       -         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      O        Out     0.661     3.056       -         
SYNTHESIZED_WIRE_2                                                      Net          -        -       1.371     -           37        
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      I2       In      -         4.427       -         
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      O        Out     0.558     4.986       -         
N_301                                                                   Net          -        -       1.371     -           3         
b2v_inst11.func_state_RNI2G7A5[1]                                       SB_LUT4      I1       In      -         6.356       -         
b2v_inst11.func_state_RNI2G7A5[1]                                       SB_LUT4      O        Out     0.558     6.915       -         
func_state_RNI2G7A5[1]                                                  Net          -        -       1.371     -           7         
b2v_inst11.dutycycle_RNIPGO68[4]                                        SB_LUT4      I1       In      -         8.286       -         
b2v_inst11.dutycycle_RNIPGO68[4]                                        SB_LUT4      O        Out     0.589     8.875       -         
dutycycle_RNIPGO68[4]                                                   Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIUM4VE[4]                                        SB_LUT4      I1       In      -         10.246      -         
b2v_inst11.dutycycle_RNIUM4VE[4]                                        SB_LUT4      O        Out     0.589     10.835      -         
dutycycle_7                                                             Net          -        -       1.371     -           12        
b2v_inst11.dutycycle_RNI_4[4]                                           SB_LUT4      I0       In      -         12.206      -         
b2v_inst11.dutycycle_RNI_4[4]                                           SB_LUT4      O        Out     0.569     12.775      -         
dutycycle_RNI_4[4]                                                      Net          -        -       1.371     -           9         
b2v_inst11.dutycycle_RNI[8]                                             SB_LUT4      I0       In      -         14.146      -         
b2v_inst11.dutycycle_RNI[8]                                             SB_LUT4      O        Out     0.661     14.807      -         
un1_dutycycle_53_2_0                                                    Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      I1       In      -         16.178      -         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.589     16.767      -         
dutycycle_RNI_1[6]                                                      Net          -        -       1.371     -           4         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      I0       In      -         18.138      -         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.661     18.800      -         
un1_dutycycle_53_axb_11                                                 Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      I1       In      -         20.171      -         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      O        Out     0.589     20.760      -         
dutycycle_RNI_1[14]                                                     Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.665      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     22.044      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         22.058      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     22.244      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         22.258      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.444      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.458      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.644      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         23.030      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     23.496      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         24.866      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     25.528      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I1       In      -         26.433      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.337     26.770      -         
mult1_un47_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         26.784      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     26.970      -         
mult1_un47_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         26.984      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     27.170      -         
mult1_un47_sum_cry_5                                                    Net          -        -       0.386     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         27.556      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     28.021      -         
mult1_un47_sum_s_6                                                      Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         29.392      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     30.054      -         
mult1_un47_sum_l_fx[6]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         30.959      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     31.338      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.724      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     32.282      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.654      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.315      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         35.220      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.599      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.614      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.800      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.813      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.999      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         36.014      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     36.200      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         36.214      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.400      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.785      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     37.251      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.622      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.283      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         40.188      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.568      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.582      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.768      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.782      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.968      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.982      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     41.168      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         41.182      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.368      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.754      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     42.219      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.590      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     44.251      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         45.156      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.536      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.550      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.736      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.750      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.936      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.950      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     46.136      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         46.150      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.336      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.722      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     47.187      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.558      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     49.219      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         50.124      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.504      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.518      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.704      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.718      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.904      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.918      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     51.104      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         51.118      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.304      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.690      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     52.155      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.526      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     54.187      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         55.092      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.472      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.486      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.672      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.686      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.872      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.886      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     56.072      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         56.086      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.272      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.658      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     57.123      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.494      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     59.156      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         60.060      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.440      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.454      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.640      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.654      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.840      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.854      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     61.040      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         61.054      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     61.240      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.626      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     62.091      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.462      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     64.124      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         65.029      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.408      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.422      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.608      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.622      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.808      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.822      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     66.008      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         66.022      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     66.208      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.594      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     67.059      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.430      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     69.092      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.997      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.376      -         
mult1_un110_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.390      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.576      -         
mult1_un110_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.590      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.776      -         
mult1_un110_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.790      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.976      -         
mult1_un110_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.990      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     71.176      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.562      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     72.027      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.398      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     74.060      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.965      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.344      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.358      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.544      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.558      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.744      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.758      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.944      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.958      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     76.144      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.530      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.995      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.366      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     79.028      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.933      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.312      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.326      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.512      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.526      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.712      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.726      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.912      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.926      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     81.112      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.498      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.963      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.335      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.996      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.901      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.281      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.294      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.481      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.495      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.680      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.695      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.880      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.894      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     86.081      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.466      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.932      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.303      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.964      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.869      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     90.249      -         
mult1_un138_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         90.263      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.449      -         
mult1_un138_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.463      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.649      -         
mult1_un138_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.663      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.849      -         
mult1_un138_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.863      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     91.049      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.435      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.900      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.271      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.932      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.837      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     95.217      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         95.231      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.417      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.431      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.617      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.631      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.817      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.831      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     96.017      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.403      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.868      -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         98.239      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.900      -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.805      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     100.185     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         100.199     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.385     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.399     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.585     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.599     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.785     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.799     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.985     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.371     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.836     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         103.207     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.868     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.773     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     105.153     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         105.167     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.353     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.367     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.553     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.567     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.753     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.767     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.953     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.339     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.804     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         108.175     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.837     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         110.208     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.869     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.774     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     112.111     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         112.125     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.311     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.325     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.511     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.525     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.711     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.725     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.911     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.925     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     113.111     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         113.125     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.311     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.325     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.511     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.525     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.711     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.725     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.911     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.925     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     114.111     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         114.125     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.311     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.325     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.511     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.525     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.711     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.725     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.911     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.925     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     115.111     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           3         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      I3       In      -         115.497     -         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      O        Out     0.465     115.962     -         
pwm_out_en                                                              Net          -        -       1.371     -           2         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      I2       In      -         117.333     -         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      O        Out     0.558     117.891     -         
pwm_out_0                                                               Net          -        -       1.507     -           1         
b2v_inst11.pwm_out                                                      SB_DFFR      D        In      -         119.399     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 119.554 is 51.039(42.7%) logic and 68.514(57.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      101.651
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         101.496

    - Propagation time:                      119.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.876

    Number of logic level(s):                148
    Starting point:                          b2v_inst5.RSMRSTn / Q
    Ending point:                            b2v_inst11.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn                                                       SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                               Net          -        -       1.599     -           2         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      I0       In      -         2.395       -         
b2v_inst200.SYNTHESIZED_WIRE_2                                          SB_LUT4      O        Out     0.661     3.056       -         
SYNTHESIZED_WIRE_2                                                      Net          -        -       1.371     -           37        
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      I2       In      -         4.427       -         
b2v_inst11.func_state_RNIK9ME2[1]                                       SB_LUT4      O        Out     0.558     4.986       -         
N_301                                                                   Net          -        -       1.371     -           3         
b2v_inst11.func_state_RNIBA7B5_0[1]                                     SB_LUT4      I0       In      -         6.356       -         
b2v_inst11.func_state_RNIBA7B5_0[1]                                     SB_LUT4      O        Out     0.661     7.018       -         
N_163_N                                                                 Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNIPGO68[1]                                       SB_LUT4      I1       In      -         8.389       -         
b2v_inst11.func_state_RNIPGO68[1]                                       SB_LUT4      O        Out     0.589     8.978       -         
N_351_N                                                                 Net          -        -       1.371     -           4         
b2v_inst11.dutycycle_RNIVFRBE[9]                                        SB_LUT4      I0       In      -         10.349      -         
b2v_inst11.dutycycle_RNIVFRBE[9]                                        SB_LUT4      O        Out     0.569     10.918      -         
dutycycle_en_2                                                          Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIFR5QE[9]                                        SB_LUT4      I2       In      -         12.289      -         
b2v_inst11.dutycycle_RNIFR5QE[9]                                        SB_LUT4      O        Out     0.558     12.847      -         
dutycycle_1                                                             Net          -        -       1.371     -           20        
b2v_inst11.dutycycle_RNI_0[8]                                           SB_LUT4      I2       In      -         14.218      -         
b2v_inst11.dutycycle_RNI_0[8]                                           SB_LUT4      O        Out     0.558     14.776      -         
un1_dutycycle_53_2_1_tz                                                 Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      I2       In      -         16.147      -         
b2v_inst11.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.558     16.705      -         
dutycycle_RNI_1[6]                                                      Net          -        -       1.371     -           4         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      I0       In      -         18.076      -         
b2v_inst11.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.661     18.738      -         
un1_dutycycle_53_axb_11                                                 Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      I1       In      -         20.108      -         
b2v_inst11.dutycycle_RNI_1[14]                                          SB_LUT4      O        Out     0.589     20.698      -         
dutycycle_RNI_1[14]                                                     Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.603      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.982      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.996      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     22.182      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         22.196      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.382      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.396      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.582      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         22.968      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     23.433      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         24.804      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     25.466      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       1.371     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.837      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     27.395      -         
mult1_un47_sum_cry_3_s                                                  Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.766      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     29.427      -         
mult1_un47_sum_l_fx[3]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         30.332      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.712      -         
mult1_un54_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.726      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.912      -         
mult1_un54_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.926      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     31.112      -         
mult1_un54_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         31.126      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     31.312      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.698      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     32.256      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.627      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.288      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         35.194      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.573      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.587      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.773      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.787      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.973      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.987      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     36.173      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         36.187      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.373      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.759      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     37.224      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.595      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.257      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         40.162      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.541      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.555      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.741      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.755      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.941      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.955      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     41.141      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         41.155      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.341      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.727      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     42.192      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.563      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     44.225      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         45.130      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.509      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.523      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.709      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.723      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.909      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.923      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     46.109      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         46.123      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.309      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.695      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     47.160      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.531      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     49.193      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         50.098      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.477      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.491      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.677      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.691      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.877      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.891      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     51.077      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         51.091      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.277      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.663      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     52.128      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.499      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     54.161      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         55.066      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.445      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.459      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.645      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.659      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.845      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.859      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     56.045      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         56.059      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.245      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.631      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     57.096      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.468      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     59.129      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         60.034      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.413      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.428      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.614      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.627      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.813      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.828      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     61.014      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         61.028      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     61.214      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.599      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     62.065      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.436      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     64.097      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         65.002      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.382      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.396      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.582      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.596      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.782      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.796      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.982      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.996      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     66.182      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.568      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     67.033      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.404      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     69.065      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.970      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.350      -         
mult1_un110_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.364      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.550      -         
mult1_un110_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.564      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.750      -         
mult1_un110_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.764      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.950      -         
mult1_un110_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.964      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     71.150      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.536      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     72.001      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.372      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     74.033      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.938      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.318      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.332      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.518      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.532      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.718      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.732      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.918      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.932      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     76.118      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.504      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.969      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.340      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     79.001      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.906      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.286      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.300      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.486      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.500      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.686      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.700      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.886      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.900      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     81.086      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.472      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.937      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.308      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.969      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.874      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.254      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.268      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.454      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.468      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.654      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.668      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.854      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.868      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     86.054      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.440      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.905      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.276      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.938      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.843      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     90.222      -         
mult1_un138_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         90.236      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.422      -         
mult1_un138_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.436      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.622      -         
mult1_un138_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.636      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.822      -         
mult1_un138_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.836      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     91.022      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.408      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.873      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.244      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.906      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.811      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     95.190      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         95.204      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.390      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.404      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.590      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.604      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.790      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.804      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.990      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.376      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.841      -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         98.212      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.874      -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.779      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     100.158     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         100.172     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.358     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.372     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.558     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.572     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.758     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.772     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.958     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.344     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.809     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         103.180     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.842     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.747     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     105.126     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         105.140     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.326     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.340     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.526     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.540     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.726     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.740     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.926     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.312     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.778     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         108.149     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.810     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         110.181     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.843     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.748     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     112.085     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         112.099     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.285     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.299     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.485     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.499     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.685     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.699     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.885     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.899     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     113.085     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         113.099     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.285     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.299     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.485     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.499     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.685     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.699     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.885     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.899     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     114.085     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         114.099     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.285     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.299     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.485     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.499     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.685     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.699     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.885     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.899     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     115.085     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           3         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      I3       In      -         115.471     -         
b2v_inst11.un85_clk_100khz_cry_15_c_RNISVEN5                            SB_LUT4      O        Out     0.465     115.936     -         
pwm_out_en                                                              Net          -        -       1.371     -           2         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      I2       In      -         117.307     -         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      O        Out     0.558     117.865     -         
pwm_out_0                                                               Net          -        -       1.507     -           1         
b2v_inst11.pwm_out                                                      SB_DFFR      D        In      -         119.372     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 119.527 is 50.919(42.6%) logic and 68.608(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 165MB peak: 171MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 165MB peak: 171MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             9 uses
SB_CARRY        306 uses
SB_DFF          38 uses
SB_DFFE         82 uses
SB_DFFER        64 uses
SB_DFFR         14 uses
SB_DFFS         3 uses
SB_GB           2 uses
VCC             9 uses
SB_LUT4         914 uses

I/O Register bits:                  0
Register bits not including I/Os:   201 (15%)
Total load per clock:
   TOP|FPGA_OSC: 201

@S |Mapping Summary:
Total  LUTs: 914 (71%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 914 = 914 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 32MB peak: 171MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Sat Nov 27 18:41:24 2021

###########################################################]
