-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--RD1_ram_block1a0 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a0_PORT_A_data_in = SD1_d_writedata[0];
RD1_ram_block1a0_PORT_A_data_in_reg = DFFE(RD1_ram_block1a0_PORT_A_data_in, RD1_ram_block1a0_clock_0, , , );
RD1_ram_block1a0_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a0_PORT_A_address_reg = DFFE(RD1_ram_block1a0_PORT_A_address, RD1_ram_block1a0_clock_0, , , );
RD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a0_PORT_B_address_reg = DFFE(RD1_ram_block1a0_PORT_B_address, RD1_ram_block1a0_clock_0, , , );
RD1_ram_block1a0_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a0_PORT_A_write_enable, RD1_ram_block1a0_clock_0, , , );
RD1_ram_block1a0_PORT_B_read_enable = VCC;
RD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a0_PORT_B_read_enable, RD1_ram_block1a0_clock_0, , , );
RD1_ram_block1a0_clock_0 = CLOCK_50;
RD1_ram_block1a0_PORT_B_data_out = MEMORY(RD1_ram_block1a0_PORT_A_data_in_reg, , RD1_ram_block1a0_PORT_A_address_reg, RD1_ram_block1a0_PORT_B_address_reg, RD1_ram_block1a0_PORT_A_write_enable_reg, , , RD1_ram_block1a0_PORT_B_read_enable_reg, , , RD1_ram_block1a0_clock_0, , , , , , , );
RD1_ram_block1a0 = RD1_ram_block1a0_PORT_B_data_out[0];


--RD1_ram_block1a1 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a1_PORT_A_data_in = SD1_d_writedata[1];
RD1_ram_block1a1_PORT_A_data_in_reg = DFFE(RD1_ram_block1a1_PORT_A_data_in, RD1_ram_block1a1_clock_0, , , );
RD1_ram_block1a1_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a1_PORT_A_address_reg = DFFE(RD1_ram_block1a1_PORT_A_address, RD1_ram_block1a1_clock_0, , , );
RD1_ram_block1a1_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a1_PORT_B_address_reg = DFFE(RD1_ram_block1a1_PORT_B_address, RD1_ram_block1a1_clock_0, , , );
RD1_ram_block1a1_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a1_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a1_PORT_A_write_enable, RD1_ram_block1a1_clock_0, , , );
RD1_ram_block1a1_PORT_B_read_enable = VCC;
RD1_ram_block1a1_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a1_PORT_B_read_enable, RD1_ram_block1a1_clock_0, , , );
RD1_ram_block1a1_clock_0 = CLOCK_50;
RD1_ram_block1a1_PORT_B_data_out = MEMORY(RD1_ram_block1a1_PORT_A_data_in_reg, , RD1_ram_block1a1_PORT_A_address_reg, RD1_ram_block1a1_PORT_B_address_reg, RD1_ram_block1a1_PORT_A_write_enable_reg, , , RD1_ram_block1a1_PORT_B_read_enable_reg, , , RD1_ram_block1a1_clock_0, , , , , , , );
RD1_ram_block1a1 = RD1_ram_block1a1_PORT_B_data_out[0];


--RD1_ram_block1a2 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a2_PORT_A_data_in = SD1_d_writedata[2];
RD1_ram_block1a2_PORT_A_data_in_reg = DFFE(RD1_ram_block1a2_PORT_A_data_in, RD1_ram_block1a2_clock_0, , , );
RD1_ram_block1a2_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a2_PORT_A_address_reg = DFFE(RD1_ram_block1a2_PORT_A_address, RD1_ram_block1a2_clock_0, , , );
RD1_ram_block1a2_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a2_PORT_B_address_reg = DFFE(RD1_ram_block1a2_PORT_B_address, RD1_ram_block1a2_clock_0, , , );
RD1_ram_block1a2_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a2_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a2_PORT_A_write_enable, RD1_ram_block1a2_clock_0, , , );
RD1_ram_block1a2_PORT_B_read_enable = VCC;
RD1_ram_block1a2_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a2_PORT_B_read_enable, RD1_ram_block1a2_clock_0, , , );
RD1_ram_block1a2_clock_0 = CLOCK_50;
RD1_ram_block1a2_PORT_B_data_out = MEMORY(RD1_ram_block1a2_PORT_A_data_in_reg, , RD1_ram_block1a2_PORT_A_address_reg, RD1_ram_block1a2_PORT_B_address_reg, RD1_ram_block1a2_PORT_A_write_enable_reg, , , RD1_ram_block1a2_PORT_B_read_enable_reg, , , RD1_ram_block1a2_clock_0, , , , , , , );
RD1_ram_block1a2 = RD1_ram_block1a2_PORT_B_data_out[0];


--RD1_ram_block1a3 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a3_PORT_A_data_in = SD1_d_writedata[3];
RD1_ram_block1a3_PORT_A_data_in_reg = DFFE(RD1_ram_block1a3_PORT_A_data_in, RD1_ram_block1a3_clock_0, , , );
RD1_ram_block1a3_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a3_PORT_A_address_reg = DFFE(RD1_ram_block1a3_PORT_A_address, RD1_ram_block1a3_clock_0, , , );
RD1_ram_block1a3_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a3_PORT_B_address_reg = DFFE(RD1_ram_block1a3_PORT_B_address, RD1_ram_block1a3_clock_0, , , );
RD1_ram_block1a3_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a3_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a3_PORT_A_write_enable, RD1_ram_block1a3_clock_0, , , );
RD1_ram_block1a3_PORT_B_read_enable = VCC;
RD1_ram_block1a3_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a3_PORT_B_read_enable, RD1_ram_block1a3_clock_0, , , );
RD1_ram_block1a3_clock_0 = CLOCK_50;
RD1_ram_block1a3_PORT_B_data_out = MEMORY(RD1_ram_block1a3_PORT_A_data_in_reg, , RD1_ram_block1a3_PORT_A_address_reg, RD1_ram_block1a3_PORT_B_address_reg, RD1_ram_block1a3_PORT_A_write_enable_reg, , , RD1_ram_block1a3_PORT_B_read_enable_reg, , , RD1_ram_block1a3_clock_0, , , , , , , );
RD1_ram_block1a3 = RD1_ram_block1a3_PORT_B_data_out[0];


--RD1_ram_block1a4 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a4_PORT_A_data_in = SD1_d_writedata[4];
RD1_ram_block1a4_PORT_A_data_in_reg = DFFE(RD1_ram_block1a4_PORT_A_data_in, RD1_ram_block1a4_clock_0, , , );
RD1_ram_block1a4_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a4_PORT_A_address_reg = DFFE(RD1_ram_block1a4_PORT_A_address, RD1_ram_block1a4_clock_0, , , );
RD1_ram_block1a4_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a4_PORT_B_address_reg = DFFE(RD1_ram_block1a4_PORT_B_address, RD1_ram_block1a4_clock_0, , , );
RD1_ram_block1a4_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a4_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a4_PORT_A_write_enable, RD1_ram_block1a4_clock_0, , , );
RD1_ram_block1a4_PORT_B_read_enable = VCC;
RD1_ram_block1a4_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a4_PORT_B_read_enable, RD1_ram_block1a4_clock_0, , , );
RD1_ram_block1a4_clock_0 = CLOCK_50;
RD1_ram_block1a4_PORT_B_data_out = MEMORY(RD1_ram_block1a4_PORT_A_data_in_reg, , RD1_ram_block1a4_PORT_A_address_reg, RD1_ram_block1a4_PORT_B_address_reg, RD1_ram_block1a4_PORT_A_write_enable_reg, , , RD1_ram_block1a4_PORT_B_read_enable_reg, , , RD1_ram_block1a4_clock_0, , , , , , , );
RD1_ram_block1a4 = RD1_ram_block1a4_PORT_B_data_out[0];


--RD1_ram_block1a5 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a5_PORT_A_data_in = SD1_d_writedata[5];
RD1_ram_block1a5_PORT_A_data_in_reg = DFFE(RD1_ram_block1a5_PORT_A_data_in, RD1_ram_block1a5_clock_0, , , );
RD1_ram_block1a5_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a5_PORT_A_address_reg = DFFE(RD1_ram_block1a5_PORT_A_address, RD1_ram_block1a5_clock_0, , , );
RD1_ram_block1a5_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a5_PORT_B_address_reg = DFFE(RD1_ram_block1a5_PORT_B_address, RD1_ram_block1a5_clock_0, , , );
RD1_ram_block1a5_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a5_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a5_PORT_A_write_enable, RD1_ram_block1a5_clock_0, , , );
RD1_ram_block1a5_PORT_B_read_enable = VCC;
RD1_ram_block1a5_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a5_PORT_B_read_enable, RD1_ram_block1a5_clock_0, , , );
RD1_ram_block1a5_clock_0 = CLOCK_50;
RD1_ram_block1a5_PORT_B_data_out = MEMORY(RD1_ram_block1a5_PORT_A_data_in_reg, , RD1_ram_block1a5_PORT_A_address_reg, RD1_ram_block1a5_PORT_B_address_reg, RD1_ram_block1a5_PORT_A_write_enable_reg, , , RD1_ram_block1a5_PORT_B_read_enable_reg, , , RD1_ram_block1a5_clock_0, , , , , , , );
RD1_ram_block1a5 = RD1_ram_block1a5_PORT_B_data_out[0];


--RD1_ram_block1a6 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a6_PORT_A_data_in = SD1_d_writedata[6];
RD1_ram_block1a6_PORT_A_data_in_reg = DFFE(RD1_ram_block1a6_PORT_A_data_in, RD1_ram_block1a6_clock_0, , , );
RD1_ram_block1a6_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a6_PORT_A_address_reg = DFFE(RD1_ram_block1a6_PORT_A_address, RD1_ram_block1a6_clock_0, , , );
RD1_ram_block1a6_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a6_PORT_B_address_reg = DFFE(RD1_ram_block1a6_PORT_B_address, RD1_ram_block1a6_clock_0, , , );
RD1_ram_block1a6_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a6_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a6_PORT_A_write_enable, RD1_ram_block1a6_clock_0, , , );
RD1_ram_block1a6_PORT_B_read_enable = VCC;
RD1_ram_block1a6_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a6_PORT_B_read_enable, RD1_ram_block1a6_clock_0, , , );
RD1_ram_block1a6_clock_0 = CLOCK_50;
RD1_ram_block1a6_PORT_B_data_out = MEMORY(RD1_ram_block1a6_PORT_A_data_in_reg, , RD1_ram_block1a6_PORT_A_address_reg, RD1_ram_block1a6_PORT_B_address_reg, RD1_ram_block1a6_PORT_A_write_enable_reg, , , RD1_ram_block1a6_PORT_B_read_enable_reg, , , RD1_ram_block1a6_clock_0, , , , , , , );
RD1_ram_block1a6 = RD1_ram_block1a6_PORT_B_data_out[0];


--RD1_ram_block1a7 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a7_PORT_A_data_in = SD1_d_writedata[7];
RD1_ram_block1a7_PORT_A_data_in_reg = DFFE(RD1_ram_block1a7_PORT_A_data_in, RD1_ram_block1a7_clock_0, , , );
RD1_ram_block1a7_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a7_PORT_A_address_reg = DFFE(RD1_ram_block1a7_PORT_A_address, RD1_ram_block1a7_clock_0, , , );
RD1_ram_block1a7_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a7_PORT_B_address_reg = DFFE(RD1_ram_block1a7_PORT_B_address, RD1_ram_block1a7_clock_0, , , );
RD1_ram_block1a7_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a7_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a7_PORT_A_write_enable, RD1_ram_block1a7_clock_0, , , );
RD1_ram_block1a7_PORT_B_read_enable = VCC;
RD1_ram_block1a7_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a7_PORT_B_read_enable, RD1_ram_block1a7_clock_0, , , );
RD1_ram_block1a7_clock_0 = CLOCK_50;
RD1_ram_block1a7_PORT_B_data_out = MEMORY(RD1_ram_block1a7_PORT_A_data_in_reg, , RD1_ram_block1a7_PORT_A_address_reg, RD1_ram_block1a7_PORT_B_address_reg, RD1_ram_block1a7_PORT_A_write_enable_reg, , , RD1_ram_block1a7_PORT_B_read_enable_reg, , , RD1_ram_block1a7_clock_0, , , , , , , );
RD1_ram_block1a7 = RD1_ram_block1a7_PORT_B_data_out[0];


--RD1_ram_block1a8 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a8_PORT_A_data_in = SD1_d_writedata[8];
RD1_ram_block1a8_PORT_A_data_in_reg = DFFE(RD1_ram_block1a8_PORT_A_data_in, RD1_ram_block1a8_clock_0, , , );
RD1_ram_block1a8_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a8_PORT_A_address_reg = DFFE(RD1_ram_block1a8_PORT_A_address, RD1_ram_block1a8_clock_0, , , );
RD1_ram_block1a8_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a8_PORT_B_address_reg = DFFE(RD1_ram_block1a8_PORT_B_address, RD1_ram_block1a8_clock_0, , , );
RD1_ram_block1a8_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a8_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a8_PORT_A_write_enable, RD1_ram_block1a8_clock_0, , , );
RD1_ram_block1a8_PORT_B_read_enable = VCC;
RD1_ram_block1a8_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a8_PORT_B_read_enable, RD1_ram_block1a8_clock_0, , , );
RD1_ram_block1a8_clock_0 = CLOCK_50;
RD1_ram_block1a8_PORT_B_data_out = MEMORY(RD1_ram_block1a8_PORT_A_data_in_reg, , RD1_ram_block1a8_PORT_A_address_reg, RD1_ram_block1a8_PORT_B_address_reg, RD1_ram_block1a8_PORT_A_write_enable_reg, , , RD1_ram_block1a8_PORT_B_read_enable_reg, , , RD1_ram_block1a8_clock_0, , , , , , , );
RD1_ram_block1a8 = RD1_ram_block1a8_PORT_B_data_out[0];


--RD1_ram_block1a9 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a9
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a9_PORT_A_data_in = SD1_d_writedata[9];
RD1_ram_block1a9_PORT_A_data_in_reg = DFFE(RD1_ram_block1a9_PORT_A_data_in, RD1_ram_block1a9_clock_0, , , );
RD1_ram_block1a9_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a9_PORT_A_address_reg = DFFE(RD1_ram_block1a9_PORT_A_address, RD1_ram_block1a9_clock_0, , , );
RD1_ram_block1a9_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a9_PORT_B_address_reg = DFFE(RD1_ram_block1a9_PORT_B_address, RD1_ram_block1a9_clock_0, , , );
RD1_ram_block1a9_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a9_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a9_PORT_A_write_enable, RD1_ram_block1a9_clock_0, , , );
RD1_ram_block1a9_PORT_B_read_enable = VCC;
RD1_ram_block1a9_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a9_PORT_B_read_enable, RD1_ram_block1a9_clock_0, , , );
RD1_ram_block1a9_clock_0 = CLOCK_50;
RD1_ram_block1a9_PORT_B_data_out = MEMORY(RD1_ram_block1a9_PORT_A_data_in_reg, , RD1_ram_block1a9_PORT_A_address_reg, RD1_ram_block1a9_PORT_B_address_reg, RD1_ram_block1a9_PORT_A_write_enable_reg, , , RD1_ram_block1a9_PORT_B_read_enable_reg, , , RD1_ram_block1a9_clock_0, , , , , , , );
RD1_ram_block1a9 = RD1_ram_block1a9_PORT_B_data_out[0];


--SD1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

SD1_W_alu_result[2] = DFFEAS(SD1L313, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

SD1_W_alu_result[3] = DFFEAS(SD1L314, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

SD1_W_alu_result[4] = DFFEAS(SD1L315, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--RD1_ram_block1a10 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a10
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a10_PORT_A_data_in = SD1_d_writedata[10];
RD1_ram_block1a10_PORT_A_data_in_reg = DFFE(RD1_ram_block1a10_PORT_A_data_in, RD1_ram_block1a10_clock_0, , , );
RD1_ram_block1a10_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a10_PORT_A_address_reg = DFFE(RD1_ram_block1a10_PORT_A_address, RD1_ram_block1a10_clock_0, , , );
RD1_ram_block1a10_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a10_PORT_B_address_reg = DFFE(RD1_ram_block1a10_PORT_B_address, RD1_ram_block1a10_clock_0, , , );
RD1_ram_block1a10_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a10_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a10_PORT_A_write_enable, RD1_ram_block1a10_clock_0, , , );
RD1_ram_block1a10_PORT_B_read_enable = VCC;
RD1_ram_block1a10_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a10_PORT_B_read_enable, RD1_ram_block1a10_clock_0, , , );
RD1_ram_block1a10_clock_0 = CLOCK_50;
RD1_ram_block1a10_PORT_B_data_out = MEMORY(RD1_ram_block1a10_PORT_A_data_in_reg, , RD1_ram_block1a10_PORT_A_address_reg, RD1_ram_block1a10_PORT_B_address_reg, RD1_ram_block1a10_PORT_A_write_enable_reg, , , RD1_ram_block1a10_PORT_B_read_enable_reg, , , RD1_ram_block1a10_clock_0, , , , , , , );
RD1_ram_block1a10 = RD1_ram_block1a10_PORT_B_data_out[0];


--RD1_ram_block1a11 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a11
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a11_PORT_A_data_in = SD1_d_writedata[11];
RD1_ram_block1a11_PORT_A_data_in_reg = DFFE(RD1_ram_block1a11_PORT_A_data_in, RD1_ram_block1a11_clock_0, , , );
RD1_ram_block1a11_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a11_PORT_A_address_reg = DFFE(RD1_ram_block1a11_PORT_A_address, RD1_ram_block1a11_clock_0, , , );
RD1_ram_block1a11_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a11_PORT_B_address_reg = DFFE(RD1_ram_block1a11_PORT_B_address, RD1_ram_block1a11_clock_0, , , );
RD1_ram_block1a11_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a11_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a11_PORT_A_write_enable, RD1_ram_block1a11_clock_0, , , );
RD1_ram_block1a11_PORT_B_read_enable = VCC;
RD1_ram_block1a11_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a11_PORT_B_read_enable, RD1_ram_block1a11_clock_0, , , );
RD1_ram_block1a11_clock_0 = CLOCK_50;
RD1_ram_block1a11_PORT_B_data_out = MEMORY(RD1_ram_block1a11_PORT_A_data_in_reg, , RD1_ram_block1a11_PORT_A_address_reg, RD1_ram_block1a11_PORT_B_address_reg, RD1_ram_block1a11_PORT_A_write_enable_reg, , , RD1_ram_block1a11_PORT_B_read_enable_reg, , , RD1_ram_block1a11_clock_0, , , , , , , );
RD1_ram_block1a11 = RD1_ram_block1a11_PORT_B_data_out[0];


--RD1_ram_block1a12 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a12_PORT_A_data_in = SD1_d_writedata[12];
RD1_ram_block1a12_PORT_A_data_in_reg = DFFE(RD1_ram_block1a12_PORT_A_data_in, RD1_ram_block1a12_clock_0, , , );
RD1_ram_block1a12_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a12_PORT_A_address_reg = DFFE(RD1_ram_block1a12_PORT_A_address, RD1_ram_block1a12_clock_0, , , );
RD1_ram_block1a12_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a12_PORT_B_address_reg = DFFE(RD1_ram_block1a12_PORT_B_address, RD1_ram_block1a12_clock_0, , , );
RD1_ram_block1a12_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a12_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a12_PORT_A_write_enable, RD1_ram_block1a12_clock_0, , , );
RD1_ram_block1a12_PORT_B_read_enable = VCC;
RD1_ram_block1a12_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a12_PORT_B_read_enable, RD1_ram_block1a12_clock_0, , , );
RD1_ram_block1a12_clock_0 = CLOCK_50;
RD1_ram_block1a12_PORT_B_data_out = MEMORY(RD1_ram_block1a12_PORT_A_data_in_reg, , RD1_ram_block1a12_PORT_A_address_reg, RD1_ram_block1a12_PORT_B_address_reg, RD1_ram_block1a12_PORT_A_write_enable_reg, , , RD1_ram_block1a12_PORT_B_read_enable_reg, , , RD1_ram_block1a12_clock_0, , , , , , , );
RD1_ram_block1a12 = RD1_ram_block1a12_PORT_B_data_out[0];


--RD1_ram_block1a13 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a13_PORT_A_data_in = SD1_d_writedata[13];
RD1_ram_block1a13_PORT_A_data_in_reg = DFFE(RD1_ram_block1a13_PORT_A_data_in, RD1_ram_block1a13_clock_0, , , );
RD1_ram_block1a13_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a13_PORT_A_address_reg = DFFE(RD1_ram_block1a13_PORT_A_address, RD1_ram_block1a13_clock_0, , , );
RD1_ram_block1a13_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a13_PORT_B_address_reg = DFFE(RD1_ram_block1a13_PORT_B_address, RD1_ram_block1a13_clock_0, , , );
RD1_ram_block1a13_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a13_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a13_PORT_A_write_enable, RD1_ram_block1a13_clock_0, , , );
RD1_ram_block1a13_PORT_B_read_enable = VCC;
RD1_ram_block1a13_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a13_PORT_B_read_enable, RD1_ram_block1a13_clock_0, , , );
RD1_ram_block1a13_clock_0 = CLOCK_50;
RD1_ram_block1a13_PORT_B_data_out = MEMORY(RD1_ram_block1a13_PORT_A_data_in_reg, , RD1_ram_block1a13_PORT_A_address_reg, RD1_ram_block1a13_PORT_B_address_reg, RD1_ram_block1a13_PORT_A_write_enable_reg, , , RD1_ram_block1a13_PORT_B_read_enable_reg, , , RD1_ram_block1a13_clock_0, , , , , , , );
RD1_ram_block1a13 = RD1_ram_block1a13_PORT_B_data_out[0];


--RD1_ram_block1a14 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a14_PORT_A_data_in = SD1_d_writedata[14];
RD1_ram_block1a14_PORT_A_data_in_reg = DFFE(RD1_ram_block1a14_PORT_A_data_in, RD1_ram_block1a14_clock_0, , , );
RD1_ram_block1a14_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a14_PORT_A_address_reg = DFFE(RD1_ram_block1a14_PORT_A_address, RD1_ram_block1a14_clock_0, , , );
RD1_ram_block1a14_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a14_PORT_B_address_reg = DFFE(RD1_ram_block1a14_PORT_B_address, RD1_ram_block1a14_clock_0, , , );
RD1_ram_block1a14_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a14_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a14_PORT_A_write_enable, RD1_ram_block1a14_clock_0, , , );
RD1_ram_block1a14_PORT_B_read_enable = VCC;
RD1_ram_block1a14_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a14_PORT_B_read_enable, RD1_ram_block1a14_clock_0, , , );
RD1_ram_block1a14_clock_0 = CLOCK_50;
RD1_ram_block1a14_PORT_B_data_out = MEMORY(RD1_ram_block1a14_PORT_A_data_in_reg, , RD1_ram_block1a14_PORT_A_address_reg, RD1_ram_block1a14_PORT_B_address_reg, RD1_ram_block1a14_PORT_A_write_enable_reg, , , RD1_ram_block1a14_PORT_B_read_enable_reg, , , RD1_ram_block1a14_clock_0, , , , , , , );
RD1_ram_block1a14 = RD1_ram_block1a14_PORT_B_data_out[0];


--RD1_ram_block1a15 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a15_PORT_A_data_in = SD1_d_writedata[15];
RD1_ram_block1a15_PORT_A_data_in_reg = DFFE(RD1_ram_block1a15_PORT_A_data_in, RD1_ram_block1a15_clock_0, , , );
RD1_ram_block1a15_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a15_PORT_A_address_reg = DFFE(RD1_ram_block1a15_PORT_A_address, RD1_ram_block1a15_clock_0, , , );
RD1_ram_block1a15_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a15_PORT_B_address_reg = DFFE(RD1_ram_block1a15_PORT_B_address, RD1_ram_block1a15_clock_0, , , );
RD1_ram_block1a15_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a15_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a15_PORT_A_write_enable, RD1_ram_block1a15_clock_0, , , );
RD1_ram_block1a15_PORT_B_read_enable = VCC;
RD1_ram_block1a15_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a15_PORT_B_read_enable, RD1_ram_block1a15_clock_0, , , );
RD1_ram_block1a15_clock_0 = CLOCK_50;
RD1_ram_block1a15_PORT_B_data_out = MEMORY(RD1_ram_block1a15_PORT_A_data_in_reg, , RD1_ram_block1a15_PORT_A_address_reg, RD1_ram_block1a15_PORT_B_address_reg, RD1_ram_block1a15_PORT_A_write_enable_reg, , , RD1_ram_block1a15_PORT_B_read_enable_reg, , , RD1_ram_block1a15_clock_0, , , , , , , );
RD1_ram_block1a15 = RD1_ram_block1a15_PORT_B_data_out[0];


--RD1_ram_block1a16 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a16
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a16_PORT_A_data_in = SD1_d_writedata[16];
RD1_ram_block1a16_PORT_A_data_in_reg = DFFE(RD1_ram_block1a16_PORT_A_data_in, RD1_ram_block1a16_clock_0, , , );
RD1_ram_block1a16_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a16_PORT_A_address_reg = DFFE(RD1_ram_block1a16_PORT_A_address, RD1_ram_block1a16_clock_0, , , );
RD1_ram_block1a16_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a16_PORT_B_address_reg = DFFE(RD1_ram_block1a16_PORT_B_address, RD1_ram_block1a16_clock_0, , , );
RD1_ram_block1a16_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a16_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a16_PORT_A_write_enable, RD1_ram_block1a16_clock_0, , , );
RD1_ram_block1a16_PORT_B_read_enable = VCC;
RD1_ram_block1a16_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a16_PORT_B_read_enable, RD1_ram_block1a16_clock_0, , , );
RD1_ram_block1a16_clock_0 = CLOCK_50;
RD1_ram_block1a16_PORT_B_data_out = MEMORY(RD1_ram_block1a16_PORT_A_data_in_reg, , RD1_ram_block1a16_PORT_A_address_reg, RD1_ram_block1a16_PORT_B_address_reg, RD1_ram_block1a16_PORT_A_write_enable_reg, , , RD1_ram_block1a16_PORT_B_read_enable_reg, , , RD1_ram_block1a16_clock_0, , , , , , , );
RD1_ram_block1a16 = RD1_ram_block1a16_PORT_B_data_out[0];


--RD1_ram_block1a17 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a17
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a17_PORT_A_data_in = SD1_d_writedata[17];
RD1_ram_block1a17_PORT_A_data_in_reg = DFFE(RD1_ram_block1a17_PORT_A_data_in, RD1_ram_block1a17_clock_0, , , );
RD1_ram_block1a17_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a17_PORT_A_address_reg = DFFE(RD1_ram_block1a17_PORT_A_address, RD1_ram_block1a17_clock_0, , , );
RD1_ram_block1a17_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a17_PORT_B_address_reg = DFFE(RD1_ram_block1a17_PORT_B_address, RD1_ram_block1a17_clock_0, , , );
RD1_ram_block1a17_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a17_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a17_PORT_A_write_enable, RD1_ram_block1a17_clock_0, , , );
RD1_ram_block1a17_PORT_B_read_enable = VCC;
RD1_ram_block1a17_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a17_PORT_B_read_enable, RD1_ram_block1a17_clock_0, , , );
RD1_ram_block1a17_clock_0 = CLOCK_50;
RD1_ram_block1a17_PORT_B_data_out = MEMORY(RD1_ram_block1a17_PORT_A_data_in_reg, , RD1_ram_block1a17_PORT_A_address_reg, RD1_ram_block1a17_PORT_B_address_reg, RD1_ram_block1a17_PORT_A_write_enable_reg, , , RD1_ram_block1a17_PORT_B_read_enable_reg, , , RD1_ram_block1a17_clock_0, , , , , , , );
RD1_ram_block1a17 = RD1_ram_block1a17_PORT_B_data_out[0];


--RD1_ram_block1a18 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a18
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a18_PORT_A_data_in = SD1_d_writedata[18];
RD1_ram_block1a18_PORT_A_data_in_reg = DFFE(RD1_ram_block1a18_PORT_A_data_in, RD1_ram_block1a18_clock_0, , , );
RD1_ram_block1a18_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a18_PORT_A_address_reg = DFFE(RD1_ram_block1a18_PORT_A_address, RD1_ram_block1a18_clock_0, , , );
RD1_ram_block1a18_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a18_PORT_B_address_reg = DFFE(RD1_ram_block1a18_PORT_B_address, RD1_ram_block1a18_clock_0, , , );
RD1_ram_block1a18_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a18_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a18_PORT_A_write_enable, RD1_ram_block1a18_clock_0, , , );
RD1_ram_block1a18_PORT_B_read_enable = VCC;
RD1_ram_block1a18_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a18_PORT_B_read_enable, RD1_ram_block1a18_clock_0, , , );
RD1_ram_block1a18_clock_0 = CLOCK_50;
RD1_ram_block1a18_PORT_B_data_out = MEMORY(RD1_ram_block1a18_PORT_A_data_in_reg, , RD1_ram_block1a18_PORT_A_address_reg, RD1_ram_block1a18_PORT_B_address_reg, RD1_ram_block1a18_PORT_A_write_enable_reg, , , RD1_ram_block1a18_PORT_B_read_enable_reg, , , RD1_ram_block1a18_clock_0, , , , , , , );
RD1_ram_block1a18 = RD1_ram_block1a18_PORT_B_data_out[0];


--RD1_ram_block1a19 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a19
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a19_PORT_A_data_in = SD1_d_writedata[19];
RD1_ram_block1a19_PORT_A_data_in_reg = DFFE(RD1_ram_block1a19_PORT_A_data_in, RD1_ram_block1a19_clock_0, , , );
RD1_ram_block1a19_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a19_PORT_A_address_reg = DFFE(RD1_ram_block1a19_PORT_A_address, RD1_ram_block1a19_clock_0, , , );
RD1_ram_block1a19_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a19_PORT_B_address_reg = DFFE(RD1_ram_block1a19_PORT_B_address, RD1_ram_block1a19_clock_0, , , );
RD1_ram_block1a19_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a19_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a19_PORT_A_write_enable, RD1_ram_block1a19_clock_0, , , );
RD1_ram_block1a19_PORT_B_read_enable = VCC;
RD1_ram_block1a19_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a19_PORT_B_read_enable, RD1_ram_block1a19_clock_0, , , );
RD1_ram_block1a19_clock_0 = CLOCK_50;
RD1_ram_block1a19_PORT_B_data_out = MEMORY(RD1_ram_block1a19_PORT_A_data_in_reg, , RD1_ram_block1a19_PORT_A_address_reg, RD1_ram_block1a19_PORT_B_address_reg, RD1_ram_block1a19_PORT_A_write_enable_reg, , , RD1_ram_block1a19_PORT_B_read_enable_reg, , , RD1_ram_block1a19_clock_0, , , , , , , );
RD1_ram_block1a19 = RD1_ram_block1a19_PORT_B_data_out[0];


--RD1_ram_block1a20 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a20
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a20_PORT_A_data_in = SD1_d_writedata[20];
RD1_ram_block1a20_PORT_A_data_in_reg = DFFE(RD1_ram_block1a20_PORT_A_data_in, RD1_ram_block1a20_clock_0, , , );
RD1_ram_block1a20_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a20_PORT_A_address_reg = DFFE(RD1_ram_block1a20_PORT_A_address, RD1_ram_block1a20_clock_0, , , );
RD1_ram_block1a20_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a20_PORT_B_address_reg = DFFE(RD1_ram_block1a20_PORT_B_address, RD1_ram_block1a20_clock_0, , , );
RD1_ram_block1a20_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a20_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a20_PORT_A_write_enable, RD1_ram_block1a20_clock_0, , , );
RD1_ram_block1a20_PORT_B_read_enable = VCC;
RD1_ram_block1a20_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a20_PORT_B_read_enable, RD1_ram_block1a20_clock_0, , , );
RD1_ram_block1a20_clock_0 = CLOCK_50;
RD1_ram_block1a20_PORT_B_data_out = MEMORY(RD1_ram_block1a20_PORT_A_data_in_reg, , RD1_ram_block1a20_PORT_A_address_reg, RD1_ram_block1a20_PORT_B_address_reg, RD1_ram_block1a20_PORT_A_write_enable_reg, , , RD1_ram_block1a20_PORT_B_read_enable_reg, , , RD1_ram_block1a20_clock_0, , , , , , , );
RD1_ram_block1a20 = RD1_ram_block1a20_PORT_B_data_out[0];


--RD1_ram_block1a21 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a21
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a21_PORT_A_data_in = SD1_d_writedata[21];
RD1_ram_block1a21_PORT_A_data_in_reg = DFFE(RD1_ram_block1a21_PORT_A_data_in, RD1_ram_block1a21_clock_0, , , );
RD1_ram_block1a21_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a21_PORT_A_address_reg = DFFE(RD1_ram_block1a21_PORT_A_address, RD1_ram_block1a21_clock_0, , , );
RD1_ram_block1a21_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a21_PORT_B_address_reg = DFFE(RD1_ram_block1a21_PORT_B_address, RD1_ram_block1a21_clock_0, , , );
RD1_ram_block1a21_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a21_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a21_PORT_A_write_enable, RD1_ram_block1a21_clock_0, , , );
RD1_ram_block1a21_PORT_B_read_enable = VCC;
RD1_ram_block1a21_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a21_PORT_B_read_enable, RD1_ram_block1a21_clock_0, , , );
RD1_ram_block1a21_clock_0 = CLOCK_50;
RD1_ram_block1a21_PORT_B_data_out = MEMORY(RD1_ram_block1a21_PORT_A_data_in_reg, , RD1_ram_block1a21_PORT_A_address_reg, RD1_ram_block1a21_PORT_B_address_reg, RD1_ram_block1a21_PORT_A_write_enable_reg, , , RD1_ram_block1a21_PORT_B_read_enable_reg, , , RD1_ram_block1a21_clock_0, , , , , , , );
RD1_ram_block1a21 = RD1_ram_block1a21_PORT_B_data_out[0];


--RD1_ram_block1a22 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a22
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a22_PORT_A_data_in = SD1_d_writedata[22];
RD1_ram_block1a22_PORT_A_data_in_reg = DFFE(RD1_ram_block1a22_PORT_A_data_in, RD1_ram_block1a22_clock_0, , , );
RD1_ram_block1a22_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a22_PORT_A_address_reg = DFFE(RD1_ram_block1a22_PORT_A_address, RD1_ram_block1a22_clock_0, , , );
RD1_ram_block1a22_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a22_PORT_B_address_reg = DFFE(RD1_ram_block1a22_PORT_B_address, RD1_ram_block1a22_clock_0, , , );
RD1_ram_block1a22_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a22_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a22_PORT_A_write_enable, RD1_ram_block1a22_clock_0, , , );
RD1_ram_block1a22_PORT_B_read_enable = VCC;
RD1_ram_block1a22_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a22_PORT_B_read_enable, RD1_ram_block1a22_clock_0, , , );
RD1_ram_block1a22_clock_0 = CLOCK_50;
RD1_ram_block1a22_PORT_B_data_out = MEMORY(RD1_ram_block1a22_PORT_A_data_in_reg, , RD1_ram_block1a22_PORT_A_address_reg, RD1_ram_block1a22_PORT_B_address_reg, RD1_ram_block1a22_PORT_A_write_enable_reg, , , RD1_ram_block1a22_PORT_B_read_enable_reg, , , RD1_ram_block1a22_clock_0, , , , , , , );
RD1_ram_block1a22 = RD1_ram_block1a22_PORT_B_data_out[0];


--RD1_ram_block1a23 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a23
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a23_PORT_A_data_in = SD1_d_writedata[23];
RD1_ram_block1a23_PORT_A_data_in_reg = DFFE(RD1_ram_block1a23_PORT_A_data_in, RD1_ram_block1a23_clock_0, , , );
RD1_ram_block1a23_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a23_PORT_A_address_reg = DFFE(RD1_ram_block1a23_PORT_A_address, RD1_ram_block1a23_clock_0, , , );
RD1_ram_block1a23_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a23_PORT_B_address_reg = DFFE(RD1_ram_block1a23_PORT_B_address, RD1_ram_block1a23_clock_0, , , );
RD1_ram_block1a23_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a23_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a23_PORT_A_write_enable, RD1_ram_block1a23_clock_0, , , );
RD1_ram_block1a23_PORT_B_read_enable = VCC;
RD1_ram_block1a23_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a23_PORT_B_read_enable, RD1_ram_block1a23_clock_0, , , );
RD1_ram_block1a23_clock_0 = CLOCK_50;
RD1_ram_block1a23_PORT_B_data_out = MEMORY(RD1_ram_block1a23_PORT_A_data_in_reg, , RD1_ram_block1a23_PORT_A_address_reg, RD1_ram_block1a23_PORT_B_address_reg, RD1_ram_block1a23_PORT_A_write_enable_reg, , , RD1_ram_block1a23_PORT_B_read_enable_reg, , , RD1_ram_block1a23_clock_0, , , , , , , );
RD1_ram_block1a23 = RD1_ram_block1a23_PORT_B_data_out[0];


--RD1_ram_block1a24 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a24
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a24_PORT_A_data_in = SD1_d_writedata[24];
RD1_ram_block1a24_PORT_A_data_in_reg = DFFE(RD1_ram_block1a24_PORT_A_data_in, RD1_ram_block1a24_clock_0, , , );
RD1_ram_block1a24_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a24_PORT_A_address_reg = DFFE(RD1_ram_block1a24_PORT_A_address, RD1_ram_block1a24_clock_0, , , );
RD1_ram_block1a24_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a24_PORT_B_address_reg = DFFE(RD1_ram_block1a24_PORT_B_address, RD1_ram_block1a24_clock_0, , , );
RD1_ram_block1a24_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a24_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a24_PORT_A_write_enable, RD1_ram_block1a24_clock_0, , , );
RD1_ram_block1a24_PORT_B_read_enable = VCC;
RD1_ram_block1a24_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a24_PORT_B_read_enable, RD1_ram_block1a24_clock_0, , , );
RD1_ram_block1a24_clock_0 = CLOCK_50;
RD1_ram_block1a24_PORT_B_data_out = MEMORY(RD1_ram_block1a24_PORT_A_data_in_reg, , RD1_ram_block1a24_PORT_A_address_reg, RD1_ram_block1a24_PORT_B_address_reg, RD1_ram_block1a24_PORT_A_write_enable_reg, , , RD1_ram_block1a24_PORT_B_read_enable_reg, , , RD1_ram_block1a24_clock_0, , , , , , , );
RD1_ram_block1a24 = RD1_ram_block1a24_PORT_B_data_out[0];


--RD1_ram_block1a25 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a25
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a25_PORT_A_data_in = SD1_d_writedata[25];
RD1_ram_block1a25_PORT_A_data_in_reg = DFFE(RD1_ram_block1a25_PORT_A_data_in, RD1_ram_block1a25_clock_0, , , );
RD1_ram_block1a25_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a25_PORT_A_address_reg = DFFE(RD1_ram_block1a25_PORT_A_address, RD1_ram_block1a25_clock_0, , , );
RD1_ram_block1a25_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a25_PORT_B_address_reg = DFFE(RD1_ram_block1a25_PORT_B_address, RD1_ram_block1a25_clock_0, , , );
RD1_ram_block1a25_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a25_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a25_PORT_A_write_enable, RD1_ram_block1a25_clock_0, , , );
RD1_ram_block1a25_PORT_B_read_enable = VCC;
RD1_ram_block1a25_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a25_PORT_B_read_enable, RD1_ram_block1a25_clock_0, , , );
RD1_ram_block1a25_clock_0 = CLOCK_50;
RD1_ram_block1a25_PORT_B_data_out = MEMORY(RD1_ram_block1a25_PORT_A_data_in_reg, , RD1_ram_block1a25_PORT_A_address_reg, RD1_ram_block1a25_PORT_B_address_reg, RD1_ram_block1a25_PORT_A_write_enable_reg, , , RD1_ram_block1a25_PORT_B_read_enable_reg, , , RD1_ram_block1a25_clock_0, , , , , , , );
RD1_ram_block1a25 = RD1_ram_block1a25_PORT_B_data_out[0];


--RD1_ram_block1a26 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a26
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a26_PORT_A_data_in = SD1_d_writedata[26];
RD1_ram_block1a26_PORT_A_data_in_reg = DFFE(RD1_ram_block1a26_PORT_A_data_in, RD1_ram_block1a26_clock_0, , , );
RD1_ram_block1a26_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a26_PORT_A_address_reg = DFFE(RD1_ram_block1a26_PORT_A_address, RD1_ram_block1a26_clock_0, , , );
RD1_ram_block1a26_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a26_PORT_B_address_reg = DFFE(RD1_ram_block1a26_PORT_B_address, RD1_ram_block1a26_clock_0, , , );
RD1_ram_block1a26_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a26_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a26_PORT_A_write_enable, RD1_ram_block1a26_clock_0, , , );
RD1_ram_block1a26_PORT_B_read_enable = VCC;
RD1_ram_block1a26_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a26_PORT_B_read_enable, RD1_ram_block1a26_clock_0, , , );
RD1_ram_block1a26_clock_0 = CLOCK_50;
RD1_ram_block1a26_PORT_B_data_out = MEMORY(RD1_ram_block1a26_PORT_A_data_in_reg, , RD1_ram_block1a26_PORT_A_address_reg, RD1_ram_block1a26_PORT_B_address_reg, RD1_ram_block1a26_PORT_A_write_enable_reg, , , RD1_ram_block1a26_PORT_B_read_enable_reg, , , RD1_ram_block1a26_clock_0, , , , , , , );
RD1_ram_block1a26 = RD1_ram_block1a26_PORT_B_data_out[0];


--RD1_ram_block1a27 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a27
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a27_PORT_A_data_in = SD1_d_writedata[27];
RD1_ram_block1a27_PORT_A_data_in_reg = DFFE(RD1_ram_block1a27_PORT_A_data_in, RD1_ram_block1a27_clock_0, , , );
RD1_ram_block1a27_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a27_PORT_A_address_reg = DFFE(RD1_ram_block1a27_PORT_A_address, RD1_ram_block1a27_clock_0, , , );
RD1_ram_block1a27_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a27_PORT_B_address_reg = DFFE(RD1_ram_block1a27_PORT_B_address, RD1_ram_block1a27_clock_0, , , );
RD1_ram_block1a27_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a27_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a27_PORT_A_write_enable, RD1_ram_block1a27_clock_0, , , );
RD1_ram_block1a27_PORT_B_read_enable = VCC;
RD1_ram_block1a27_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a27_PORT_B_read_enable, RD1_ram_block1a27_clock_0, , , );
RD1_ram_block1a27_clock_0 = CLOCK_50;
RD1_ram_block1a27_PORT_B_data_out = MEMORY(RD1_ram_block1a27_PORT_A_data_in_reg, , RD1_ram_block1a27_PORT_A_address_reg, RD1_ram_block1a27_PORT_B_address_reg, RD1_ram_block1a27_PORT_A_write_enable_reg, , , RD1_ram_block1a27_PORT_B_read_enable_reg, , , RD1_ram_block1a27_clock_0, , , , , , , );
RD1_ram_block1a27 = RD1_ram_block1a27_PORT_B_data_out[0];


--RD1_ram_block1a28 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a28
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a28_PORT_A_data_in = SD1_d_writedata[28];
RD1_ram_block1a28_PORT_A_data_in_reg = DFFE(RD1_ram_block1a28_PORT_A_data_in, RD1_ram_block1a28_clock_0, , , );
RD1_ram_block1a28_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a28_PORT_A_address_reg = DFFE(RD1_ram_block1a28_PORT_A_address, RD1_ram_block1a28_clock_0, , , );
RD1_ram_block1a28_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a28_PORT_B_address_reg = DFFE(RD1_ram_block1a28_PORT_B_address, RD1_ram_block1a28_clock_0, , , );
RD1_ram_block1a28_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a28_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a28_PORT_A_write_enable, RD1_ram_block1a28_clock_0, , , );
RD1_ram_block1a28_PORT_B_read_enable = VCC;
RD1_ram_block1a28_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a28_PORT_B_read_enable, RD1_ram_block1a28_clock_0, , , );
RD1_ram_block1a28_clock_0 = CLOCK_50;
RD1_ram_block1a28_PORT_B_data_out = MEMORY(RD1_ram_block1a28_PORT_A_data_in_reg, , RD1_ram_block1a28_PORT_A_address_reg, RD1_ram_block1a28_PORT_B_address_reg, RD1_ram_block1a28_PORT_A_write_enable_reg, , , RD1_ram_block1a28_PORT_B_read_enable_reg, , , RD1_ram_block1a28_clock_0, , , , , , , );
RD1_ram_block1a28 = RD1_ram_block1a28_PORT_B_data_out[0];


--RD1_ram_block1a29 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a29
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a29_PORT_A_data_in = SD1_d_writedata[29];
RD1_ram_block1a29_PORT_A_data_in_reg = DFFE(RD1_ram_block1a29_PORT_A_data_in, RD1_ram_block1a29_clock_0, , , );
RD1_ram_block1a29_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a29_PORT_A_address_reg = DFFE(RD1_ram_block1a29_PORT_A_address, RD1_ram_block1a29_clock_0, , , );
RD1_ram_block1a29_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a29_PORT_B_address_reg = DFFE(RD1_ram_block1a29_PORT_B_address, RD1_ram_block1a29_clock_0, , , );
RD1_ram_block1a29_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a29_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a29_PORT_A_write_enable, RD1_ram_block1a29_clock_0, , , );
RD1_ram_block1a29_PORT_B_read_enable = VCC;
RD1_ram_block1a29_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a29_PORT_B_read_enable, RD1_ram_block1a29_clock_0, , , );
RD1_ram_block1a29_clock_0 = CLOCK_50;
RD1_ram_block1a29_PORT_B_data_out = MEMORY(RD1_ram_block1a29_PORT_A_data_in_reg, , RD1_ram_block1a29_PORT_A_address_reg, RD1_ram_block1a29_PORT_B_address_reg, RD1_ram_block1a29_PORT_A_write_enable_reg, , , RD1_ram_block1a29_PORT_B_read_enable_reg, , , RD1_ram_block1a29_clock_0, , , , , , , );
RD1_ram_block1a29 = RD1_ram_block1a29_PORT_B_data_out[0];


--RD1_ram_block1a30 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a30
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a30_PORT_A_data_in = SD1_d_writedata[30];
RD1_ram_block1a30_PORT_A_data_in_reg = DFFE(RD1_ram_block1a30_PORT_A_data_in, RD1_ram_block1a30_clock_0, , , );
RD1_ram_block1a30_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a30_PORT_A_address_reg = DFFE(RD1_ram_block1a30_PORT_A_address, RD1_ram_block1a30_clock_0, , , );
RD1_ram_block1a30_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a30_PORT_B_address_reg = DFFE(RD1_ram_block1a30_PORT_B_address, RD1_ram_block1a30_clock_0, , , );
RD1_ram_block1a30_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a30_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a30_PORT_A_write_enable, RD1_ram_block1a30_clock_0, , , );
RD1_ram_block1a30_PORT_B_read_enable = VCC;
RD1_ram_block1a30_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a30_PORT_B_read_enable, RD1_ram_block1a30_clock_0, , , );
RD1_ram_block1a30_clock_0 = CLOCK_50;
RD1_ram_block1a30_PORT_B_data_out = MEMORY(RD1_ram_block1a30_PORT_A_data_in_reg, , RD1_ram_block1a30_PORT_A_address_reg, RD1_ram_block1a30_PORT_B_address_reg, RD1_ram_block1a30_PORT_A_write_enable_reg, , , RD1_ram_block1a30_PORT_B_read_enable_reg, , , RD1_ram_block1a30_clock_0, , , , , , , );
RD1_ram_block1a30 = RD1_ram_block1a30_PORT_B_data_out[0];


--RD1_ram_block1a31 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a31
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RD1_ram_block1a31_PORT_A_data_in = SD1_d_writedata[31];
RD1_ram_block1a31_PORT_A_data_in_reg = DFFE(RD1_ram_block1a31_PORT_A_data_in, RD1_ram_block1a31_clock_0, , , );
RD1_ram_block1a31_PORT_A_address = BUS(SD1_W_alu_result[2], SD1_W_alu_result[3], SD1_W_alu_result[4]);
RD1_ram_block1a31_PORT_A_address_reg = DFFE(RD1_ram_block1a31_PORT_A_address, RD1_ram_block1a31_clock_0, , , );
RD1_ram_block1a31_PORT_B_address = BUS(A1L1, A1L2, A1L3);
RD1_ram_block1a31_PORT_B_address_reg = DFFE(RD1_ram_block1a31_PORT_B_address, RD1_ram_block1a31_clock_0, , , );
RD1_ram_block1a31_PORT_A_write_enable = ZB1L108;
RD1_ram_block1a31_PORT_A_write_enable_reg = DFFE(RD1_ram_block1a31_PORT_A_write_enable, RD1_ram_block1a31_clock_0, , , );
RD1_ram_block1a31_PORT_B_read_enable = VCC;
RD1_ram_block1a31_PORT_B_read_enable_reg = DFFE(RD1_ram_block1a31_PORT_B_read_enable, RD1_ram_block1a31_clock_0, , , );
RD1_ram_block1a31_clock_0 = CLOCK_50;
RD1_ram_block1a31_PORT_B_data_out = MEMORY(RD1_ram_block1a31_PORT_A_data_in_reg, , RD1_ram_block1a31_PORT_A_address_reg, RD1_ram_block1a31_PORT_B_address_reg, RD1_ram_block1a31_PORT_A_write_enable_reg, , , RD1_ram_block1a31_PORT_B_read_enable_reg, , , RD1_ram_block1a31_clock_0, , , , , , , );
RD1_ram_block1a31 = RD1_ram_block1a31_PORT_B_data_out[0];


--SD1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

SD1_W_alu_result[6] = DFFEAS(SD1L317, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

SD1_W_alu_result[7] = DFFEAS(SD1L318, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

SD1_W_alu_result[8] = DFFEAS(SD1L319, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

SD1_W_alu_result[9] = DFFEAS(SD1L320, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

SD1_W_alu_result[10] = DFFEAS(SD1L321, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

SD1_W_alu_result[11] = DFFEAS(SD1L322, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

SD1_W_alu_result[12] = DFFEAS(SD1L323, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

SD1_W_alu_result[14] = DFFEAS(SD1L325, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

SD1_W_alu_result[15] = DFFEAS(SD1L326, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

SD1_W_alu_result[16] = DFFEAS(SD1L327, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

SD1_W_alu_result[13] = DFFEAS(SD1L324, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

SD1_W_alu_result[5] = DFFEAS(SD1L316, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

SD1_d_writedata[10] = DFFEAS(XD2_q_b[2], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[10],  ,  , SD1L229);


--SD1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

SD1_d_writedata[11] = DFFEAS(XD2_q_b[3], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[11],  ,  , SD1L229);


--SD1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

SD1_d_writedata[12] = DFFEAS(XD2_q_b[4], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[12],  ,  , SD1L229);


--SD1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

SD1_d_writedata[13] = DFFEAS(XD2_q_b[5], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[13],  ,  , SD1L229);


--SD1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

SD1_d_writedata[14] = DFFEAS(XD2_q_b[6], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[14],  ,  , SD1L229);


--SD1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

SD1_d_writedata[15] = DFFEAS(XD2_q_b[7], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[15],  ,  , SD1L229);


--SD1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

SD1_d_writedata[16] = DFFEAS(XD2_q_b[0], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[16],  ,  , SD1L539);


--SD1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

SD1_d_writedata[17] = DFFEAS(XD2_q_b[1], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[17],  ,  , SD1L539);


--SD1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

SD1_d_writedata[18] = DFFEAS(XD2_q_b[2], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[18],  ,  , SD1L539);


--SD1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

SD1_d_writedata[19] = DFFEAS(XD2_q_b[3], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[19],  ,  , SD1L539);


--SD1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

SD1_d_writedata[20] = DFFEAS(XD2_q_b[4], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[20],  ,  , SD1L539);


--SD1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

SD1_d_writedata[21] = DFFEAS(XD2_q_b[5], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[21],  ,  , SD1L539);


--SD1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

SD1_d_writedata[22] = DFFEAS(XD2_q_b[6], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[22],  ,  , SD1L539);


--SD1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

SD1_d_writedata[23] = DFFEAS(XD2_q_b[7], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[23],  ,  , SD1L539);


--SD1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

SD1_d_writedata[8] = DFFEAS(XD2_q_b[0], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[8],  ,  , SD1L229);


--SD1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

SD1_d_writedata[9] = DFFEAS(XD2_q_b[1], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[9],  ,  , SD1L229);


--SD1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

SD1_E_shift_rot_result[2] = DFFEAS(SD1L441, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[2],  ,  , SD1_E_new_inst);


--SD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
SD1L62_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[2]) ) + ( SD1_E_src1[2] ) + ( SD1L123 );
SD1L62 = SUM(SD1L62_adder_eqn);

--SD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
SD1L63_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[2]) ) + ( SD1_E_src1[2] ) + ( SD1L123 );
SD1L63 = CARRY(SD1L63_adder_eqn);


--SD1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

SD1_E_shift_rot_result[3] = DFFEAS(SD1L442, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[3],  ,  , SD1_E_new_inst);


--SD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
SD1L66_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[3]) ) + ( SD1_E_src1[3] ) + ( SD1L63 );
SD1L66 = SUM(SD1L66_adder_eqn);

--SD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
SD1L67_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[3]) ) + ( SD1_E_src1[3] ) + ( SD1L63 );
SD1L67 = CARRY(SD1L67_adder_eqn);


--SD1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

SD1_E_shift_rot_result[4] = DFFEAS(SD1L443, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[4],  ,  , SD1_E_new_inst);


--SD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
SD1L70_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[4]) ) + ( SD1_E_src1[4] ) + ( SD1L67 );
SD1L70 = SUM(SD1L70_adder_eqn);

--SD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
SD1L71_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[4]) ) + ( SD1_E_src1[4] ) + ( SD1L67 );
SD1L71 = CARRY(SD1L71_adder_eqn);


--SD1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

SD1_E_shift_rot_result[6] = DFFEAS(SD1L445, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[6],  ,  , SD1_E_new_inst);


--SD1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

SD1_E_src2[6] = DFFEAS(SD1_D_iw[12], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[6],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
SD1L74_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[6]) ) + ( SD1_E_src1[6] ) + ( SD1L119 );
SD1L74 = SUM(SD1L74_adder_eqn);

--SD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
SD1L75_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[6]) ) + ( SD1_E_src1[6] ) + ( SD1L119 );
SD1L75 = CARRY(SD1L75_adder_eqn);


--SD1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

SD1_E_shift_rot_result[7] = DFFEAS(SD1L446, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[7],  ,  , SD1_E_new_inst);


--SD1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

SD1_E_src2[7] = DFFEAS(SD1_D_iw[13], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[7],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
SD1L78_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[7]) ) + ( SD1_E_src1[7] ) + ( SD1L75 );
SD1L78 = SUM(SD1L78_adder_eqn);

--SD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
SD1L79_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[7]) ) + ( SD1_E_src1[7] ) + ( SD1L75 );
SD1L79 = CARRY(SD1L79_adder_eqn);


--SD1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

SD1_E_shift_rot_result[8] = DFFEAS(SD1L447, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[8],  ,  , SD1_E_new_inst);


--SD1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

SD1_E_src2[8] = DFFEAS(SD1_D_iw[14], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[8],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
SD1L82_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[8]) ) + ( SD1_E_src1[8] ) + ( SD1L79 );
SD1L82 = SUM(SD1L82_adder_eqn);

--SD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
SD1L83_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[8]) ) + ( SD1_E_src1[8] ) + ( SD1L79 );
SD1L83 = CARRY(SD1L83_adder_eqn);


--SD1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

SD1_E_shift_rot_result[9] = DFFEAS(SD1L448, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[9],  ,  , SD1_E_new_inst);


--SD1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

SD1_E_src2[9] = DFFEAS(SD1_D_iw[15], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[9],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
SD1L86_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[9]) ) + ( SD1_E_src1[9] ) + ( SD1L83 );
SD1L86 = SUM(SD1L86_adder_eqn);

--SD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
SD1L87_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[9]) ) + ( SD1_E_src1[9] ) + ( SD1L83 );
SD1L87 = CARRY(SD1L87_adder_eqn);


--SD1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

SD1_E_shift_rot_result[10] = DFFEAS(SD1L449, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[10],  ,  , SD1_E_new_inst);


--SD1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

SD1_E_src2[10] = DFFEAS(SD1_D_iw[16], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[10],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
SD1L90_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[10]) ) + ( SD1_E_src1[10] ) + ( SD1L87 );
SD1L90 = SUM(SD1L90_adder_eqn);

--SD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
SD1L91_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[10]) ) + ( SD1_E_src1[10] ) + ( SD1L87 );
SD1L91 = CARRY(SD1L91_adder_eqn);


--SD1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

SD1_E_shift_rot_result[11] = DFFEAS(SD1L450, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[11],  ,  , SD1_E_new_inst);


--SD1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

SD1_E_src2[11] = DFFEAS(SD1_D_iw[17], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[11],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
SD1L94_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[11]) ) + ( SD1_E_src1[11] ) + ( SD1L91 );
SD1L94 = SUM(SD1L94_adder_eqn);

--SD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
SD1L95_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[11]) ) + ( SD1_E_src1[11] ) + ( SD1L91 );
SD1L95 = CARRY(SD1L95_adder_eqn);


--SD1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

SD1_E_shift_rot_result[12] = DFFEAS(SD1L451, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[12],  ,  , SD1_E_new_inst);


--SD1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

SD1_E_src2[12] = DFFEAS(SD1_D_iw[18], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[12],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
SD1L98_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[12]) ) + ( SD1_E_src1[12] ) + ( SD1L95 );
SD1L98 = SUM(SD1L98_adder_eqn);

--SD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
SD1L99_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[12]) ) + ( SD1_E_src1[12] ) + ( SD1L95 );
SD1L99 = CARRY(SD1L99_adder_eqn);


--SD1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

SD1_E_shift_rot_result[14] = DFFEAS(SD1L453, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[14],  ,  , SD1_E_new_inst);


--SD1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

SD1_E_src2[14] = DFFEAS(SD1_D_iw[20], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[14],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
SD1L102_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[14]) ) + ( SD1_E_src1[14] ) + ( SD1L115 );
SD1L102 = SUM(SD1L102_adder_eqn);

--SD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
SD1L103_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[14]) ) + ( SD1_E_src1[14] ) + ( SD1L115 );
SD1L103 = CARRY(SD1L103_adder_eqn);


--SD1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

SD1_E_shift_rot_result[15] = DFFEAS(SD1L454, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[15],  ,  , SD1_E_new_inst);


--SD1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

SD1_E_src2[15] = DFFEAS(SD1_D_iw[21], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[15],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
SD1L106_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[15]) ) + ( SD1_E_src1[15] ) + ( SD1L103 );
SD1L106 = SUM(SD1L106_adder_eqn);

--SD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
SD1L107_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[15]) ) + ( SD1_E_src1[15] ) + ( SD1L103 );
SD1L107 = CARRY(SD1L107_adder_eqn);


--SD1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

SD1_E_shift_rot_result[16] = DFFEAS(SD1L455, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[16],  ,  , SD1_E_new_inst);


--SD1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

SD1_E_src2[16] = DFFEAS(SD1L723, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
SD1L110_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[16]) ) + ( SD1_E_src1[16] ) + ( SD1L107 );
SD1L110 = SUM(SD1L110_adder_eqn);

--SD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
SD1L111_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[16]) ) + ( SD1_E_src1[16] ) + ( SD1L107 );
SD1L111 = CARRY(SD1L111_adder_eqn);


--SD1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

SD1_E_shift_rot_result[13] = DFFEAS(SD1L452, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[13],  ,  , SD1_E_new_inst);


--SD1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

SD1_E_src2[13] = DFFEAS(SD1_D_iw[19], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[13],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
SD1L114_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[13]) ) + ( SD1_E_src1[13] ) + ( SD1L99 );
SD1L114 = SUM(SD1L114_adder_eqn);

--SD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
SD1L115_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[13]) ) + ( SD1_E_src1[13] ) + ( SD1L99 );
SD1L115 = CARRY(SD1L115_adder_eqn);


--SD1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

SD1_R_ctrl_st = DFFEAS(SD1L250, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , !SD1_D_iw[2],  );


--SD1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

SD1_E_shift_rot_result[5] = DFFEAS(SD1L444, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[5],  ,  , SD1_E_new_inst);


--SD1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

SD1_E_src2[5] = DFFEAS(SD1_D_iw[11], CLOCK_50, !CC1_r_sync_rst,  ,  , XD2_q_b[5],  , SD1L513, !SD1_R_src2_use_imm);


--SD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
SD1L118_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[5]) ) + ( SD1_E_src1[5] ) + ( SD1L71 );
SD1L118 = SUM(SD1L118_adder_eqn);

--SD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
SD1L119_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[5]) ) + ( SD1_E_src1[5] ) + ( SD1L71 );
SD1L119 = CARRY(SD1L119_adder_eqn);


--XD2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[0]_PORT_A_data_in = SD1L808;
XD2_q_b[0]_PORT_A_data_in_reg = DFFE(XD2_q_b[0]_PORT_A_data_in, XD2_q_b[0]_clock_0, , , );
XD2_q_b[0]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[0]_PORT_A_address_reg = DFFE(XD2_q_b[0]_PORT_A_address, XD2_q_b[0]_clock_0, , , );
XD2_q_b[0]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[0]_PORT_B_address_reg = DFFE(XD2_q_b[0]_PORT_B_address, XD2_q_b[0]_clock_1, , , );
XD2_q_b[0]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[0]_PORT_A_write_enable_reg = DFFE(XD2_q_b[0]_PORT_A_write_enable, XD2_q_b[0]_clock_0, , , );
XD2_q_b[0]_PORT_B_read_enable = VCC;
XD2_q_b[0]_PORT_B_read_enable_reg = DFFE(XD2_q_b[0]_PORT_B_read_enable, XD2_q_b[0]_clock_1, , , );
XD2_q_b[0]_clock_0 = CLOCK_50;
XD2_q_b[0]_clock_1 = CLOCK_50;
XD2_q_b[0]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[0]_PORT_B_data_out = MEMORY(XD2_q_b[0]_PORT_A_data_in_reg, , XD2_q_b[0]_PORT_A_address_reg, XD2_q_b[0]_PORT_B_address_reg, XD2_q_b[0]_PORT_A_write_enable_reg, , , XD2_q_b[0]_PORT_B_read_enable_reg, , , XD2_q_b[0]_clock_0, XD2_q_b[0]_clock_1, XD2_q_b[0]_clock_enable_0, , , , , );
XD2_q_b[0] = XD2_q_b[0]_PORT_B_data_out[0];


--XD2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[2]_PORT_A_data_in = SD1L813;
XD2_q_b[2]_PORT_A_data_in_reg = DFFE(XD2_q_b[2]_PORT_A_data_in, XD2_q_b[2]_clock_0, , , );
XD2_q_b[2]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[2]_PORT_A_address_reg = DFFE(XD2_q_b[2]_PORT_A_address, XD2_q_b[2]_clock_0, , , );
XD2_q_b[2]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[2]_PORT_B_address_reg = DFFE(XD2_q_b[2]_PORT_B_address, XD2_q_b[2]_clock_1, , , );
XD2_q_b[2]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[2]_PORT_A_write_enable_reg = DFFE(XD2_q_b[2]_PORT_A_write_enable, XD2_q_b[2]_clock_0, , , );
XD2_q_b[2]_PORT_B_read_enable = VCC;
XD2_q_b[2]_PORT_B_read_enable_reg = DFFE(XD2_q_b[2]_PORT_B_read_enable, XD2_q_b[2]_clock_1, , , );
XD2_q_b[2]_clock_0 = CLOCK_50;
XD2_q_b[2]_clock_1 = CLOCK_50;
XD2_q_b[2]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[2]_PORT_B_data_out = MEMORY(XD2_q_b[2]_PORT_A_data_in_reg, , XD2_q_b[2]_PORT_A_address_reg, XD2_q_b[2]_PORT_B_address_reg, XD2_q_b[2]_PORT_A_write_enable_reg, , , XD2_q_b[2]_PORT_B_read_enable_reg, , , XD2_q_b[2]_clock_0, XD2_q_b[2]_clock_1, XD2_q_b[2]_clock_enable_0, , , , , );
XD2_q_b[2] = XD2_q_b[2]_PORT_B_data_out[0];


--XD2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[10]_PORT_A_data_in = SD1L821;
XD2_q_b[10]_PORT_A_data_in_reg = DFFE(XD2_q_b[10]_PORT_A_data_in, XD2_q_b[10]_clock_0, , , );
XD2_q_b[10]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[10]_PORT_A_address_reg = DFFE(XD2_q_b[10]_PORT_A_address, XD2_q_b[10]_clock_0, , , );
XD2_q_b[10]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[10]_PORT_B_address_reg = DFFE(XD2_q_b[10]_PORT_B_address, XD2_q_b[10]_clock_1, , , );
XD2_q_b[10]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[10]_PORT_A_write_enable_reg = DFFE(XD2_q_b[10]_PORT_A_write_enable, XD2_q_b[10]_clock_0, , , );
XD2_q_b[10]_PORT_B_read_enable = VCC;
XD2_q_b[10]_PORT_B_read_enable_reg = DFFE(XD2_q_b[10]_PORT_B_read_enable, XD2_q_b[10]_clock_1, , , );
XD2_q_b[10]_clock_0 = CLOCK_50;
XD2_q_b[10]_clock_1 = CLOCK_50;
XD2_q_b[10]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[10]_PORT_B_data_out = MEMORY(XD2_q_b[10]_PORT_A_data_in_reg, , XD2_q_b[10]_PORT_A_address_reg, XD2_q_b[10]_PORT_B_address_reg, XD2_q_b[10]_PORT_A_write_enable_reg, , , XD2_q_b[10]_PORT_B_read_enable_reg, , , XD2_q_b[10]_clock_0, XD2_q_b[10]_clock_1, XD2_q_b[10]_clock_enable_0, , , , , );
XD2_q_b[10] = XD2_q_b[10]_PORT_B_data_out[0];


--SD1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

SD1_D_iw[0] = DFFEAS(SD1L599, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

SD1_D_iw[2] = DFFEAS(SD1L601, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--XD2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[3]_PORT_A_data_in = SD1L814;
XD2_q_b[3]_PORT_A_data_in_reg = DFFE(XD2_q_b[3]_PORT_A_data_in, XD2_q_b[3]_clock_0, , , );
XD2_q_b[3]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[3]_PORT_A_address_reg = DFFE(XD2_q_b[3]_PORT_A_address, XD2_q_b[3]_clock_0, , , );
XD2_q_b[3]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[3]_PORT_B_address_reg = DFFE(XD2_q_b[3]_PORT_B_address, XD2_q_b[3]_clock_1, , , );
XD2_q_b[3]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[3]_PORT_A_write_enable_reg = DFFE(XD2_q_b[3]_PORT_A_write_enable, XD2_q_b[3]_clock_0, , , );
XD2_q_b[3]_PORT_B_read_enable = VCC;
XD2_q_b[3]_PORT_B_read_enable_reg = DFFE(XD2_q_b[3]_PORT_B_read_enable, XD2_q_b[3]_clock_1, , , );
XD2_q_b[3]_clock_0 = CLOCK_50;
XD2_q_b[3]_clock_1 = CLOCK_50;
XD2_q_b[3]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[3]_PORT_B_data_out = MEMORY(XD2_q_b[3]_PORT_A_data_in_reg, , XD2_q_b[3]_PORT_A_address_reg, XD2_q_b[3]_PORT_B_address_reg, XD2_q_b[3]_PORT_A_write_enable_reg, , , XD2_q_b[3]_PORT_B_read_enable_reg, , , XD2_q_b[3]_clock_0, XD2_q_b[3]_clock_1, XD2_q_b[3]_clock_enable_0, , , , , );
XD2_q_b[3] = XD2_q_b[3]_PORT_B_data_out[0];


--XD2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[11]_PORT_A_data_in = SD1L822;
XD2_q_b[11]_PORT_A_data_in_reg = DFFE(XD2_q_b[11]_PORT_A_data_in, XD2_q_b[11]_clock_0, , , );
XD2_q_b[11]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[11]_PORT_A_address_reg = DFFE(XD2_q_b[11]_PORT_A_address, XD2_q_b[11]_clock_0, , , );
XD2_q_b[11]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[11]_PORT_B_address_reg = DFFE(XD2_q_b[11]_PORT_B_address, XD2_q_b[11]_clock_1, , , );
XD2_q_b[11]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[11]_PORT_A_write_enable_reg = DFFE(XD2_q_b[11]_PORT_A_write_enable, XD2_q_b[11]_clock_0, , , );
XD2_q_b[11]_PORT_B_read_enable = VCC;
XD2_q_b[11]_PORT_B_read_enable_reg = DFFE(XD2_q_b[11]_PORT_B_read_enable, XD2_q_b[11]_clock_1, , , );
XD2_q_b[11]_clock_0 = CLOCK_50;
XD2_q_b[11]_clock_1 = CLOCK_50;
XD2_q_b[11]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[11]_PORT_B_data_out = MEMORY(XD2_q_b[11]_PORT_A_data_in_reg, , XD2_q_b[11]_PORT_A_address_reg, XD2_q_b[11]_PORT_B_address_reg, XD2_q_b[11]_PORT_A_write_enable_reg, , , XD2_q_b[11]_PORT_B_read_enable_reg, , , XD2_q_b[11]_clock_0, XD2_q_b[11]_clock_1, XD2_q_b[11]_clock_enable_0, , , , , );
XD2_q_b[11] = XD2_q_b[11]_PORT_B_data_out[0];


--XD2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[4]_PORT_A_data_in = SD1L815;
XD2_q_b[4]_PORT_A_data_in_reg = DFFE(XD2_q_b[4]_PORT_A_data_in, XD2_q_b[4]_clock_0, , , );
XD2_q_b[4]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[4]_PORT_A_address_reg = DFFE(XD2_q_b[4]_PORT_A_address, XD2_q_b[4]_clock_0, , , );
XD2_q_b[4]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[4]_PORT_B_address_reg = DFFE(XD2_q_b[4]_PORT_B_address, XD2_q_b[4]_clock_1, , , );
XD2_q_b[4]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[4]_PORT_A_write_enable_reg = DFFE(XD2_q_b[4]_PORT_A_write_enable, XD2_q_b[4]_clock_0, , , );
XD2_q_b[4]_PORT_B_read_enable = VCC;
XD2_q_b[4]_PORT_B_read_enable_reg = DFFE(XD2_q_b[4]_PORT_B_read_enable, XD2_q_b[4]_clock_1, , , );
XD2_q_b[4]_clock_0 = CLOCK_50;
XD2_q_b[4]_clock_1 = CLOCK_50;
XD2_q_b[4]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[4]_PORT_B_data_out = MEMORY(XD2_q_b[4]_PORT_A_data_in_reg, , XD2_q_b[4]_PORT_A_address_reg, XD2_q_b[4]_PORT_B_address_reg, XD2_q_b[4]_PORT_A_write_enable_reg, , , XD2_q_b[4]_PORT_B_read_enable_reg, , , XD2_q_b[4]_clock_0, XD2_q_b[4]_clock_1, XD2_q_b[4]_clock_enable_0, , , , , );
XD2_q_b[4] = XD2_q_b[4]_PORT_B_data_out[0];


--XD2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[12]_PORT_A_data_in = SD1L823;
XD2_q_b[12]_PORT_A_data_in_reg = DFFE(XD2_q_b[12]_PORT_A_data_in, XD2_q_b[12]_clock_0, , , );
XD2_q_b[12]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[12]_PORT_A_address_reg = DFFE(XD2_q_b[12]_PORT_A_address, XD2_q_b[12]_clock_0, , , );
XD2_q_b[12]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[12]_PORT_B_address_reg = DFFE(XD2_q_b[12]_PORT_B_address, XD2_q_b[12]_clock_1, , , );
XD2_q_b[12]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[12]_PORT_A_write_enable_reg = DFFE(XD2_q_b[12]_PORT_A_write_enable, XD2_q_b[12]_clock_0, , , );
XD2_q_b[12]_PORT_B_read_enable = VCC;
XD2_q_b[12]_PORT_B_read_enable_reg = DFFE(XD2_q_b[12]_PORT_B_read_enable, XD2_q_b[12]_clock_1, , , );
XD2_q_b[12]_clock_0 = CLOCK_50;
XD2_q_b[12]_clock_1 = CLOCK_50;
XD2_q_b[12]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[12]_PORT_B_data_out = MEMORY(XD2_q_b[12]_PORT_A_data_in_reg, , XD2_q_b[12]_PORT_A_address_reg, XD2_q_b[12]_PORT_B_address_reg, XD2_q_b[12]_PORT_A_write_enable_reg, , , XD2_q_b[12]_PORT_B_read_enable_reg, , , XD2_q_b[12]_clock_0, XD2_q_b[12]_clock_1, XD2_q_b[12]_clock_enable_0, , , , , );
XD2_q_b[12] = XD2_q_b[12]_PORT_B_data_out[0];


--XD2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[5]_PORT_A_data_in = SD1L816;
XD2_q_b[5]_PORT_A_data_in_reg = DFFE(XD2_q_b[5]_PORT_A_data_in, XD2_q_b[5]_clock_0, , , );
XD2_q_b[5]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[5]_PORT_A_address_reg = DFFE(XD2_q_b[5]_PORT_A_address, XD2_q_b[5]_clock_0, , , );
XD2_q_b[5]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[5]_PORT_B_address_reg = DFFE(XD2_q_b[5]_PORT_B_address, XD2_q_b[5]_clock_1, , , );
XD2_q_b[5]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[5]_PORT_A_write_enable_reg = DFFE(XD2_q_b[5]_PORT_A_write_enable, XD2_q_b[5]_clock_0, , , );
XD2_q_b[5]_PORT_B_read_enable = VCC;
XD2_q_b[5]_PORT_B_read_enable_reg = DFFE(XD2_q_b[5]_PORT_B_read_enable, XD2_q_b[5]_clock_1, , , );
XD2_q_b[5]_clock_0 = CLOCK_50;
XD2_q_b[5]_clock_1 = CLOCK_50;
XD2_q_b[5]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[5]_PORT_B_data_out = MEMORY(XD2_q_b[5]_PORT_A_data_in_reg, , XD2_q_b[5]_PORT_A_address_reg, XD2_q_b[5]_PORT_B_address_reg, XD2_q_b[5]_PORT_A_write_enable_reg, , , XD2_q_b[5]_PORT_B_read_enable_reg, , , XD2_q_b[5]_clock_0, XD2_q_b[5]_clock_1, XD2_q_b[5]_clock_enable_0, , , , , );
XD2_q_b[5] = XD2_q_b[5]_PORT_B_data_out[0];


--XD2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[13]_PORT_A_data_in = SD1L824;
XD2_q_b[13]_PORT_A_data_in_reg = DFFE(XD2_q_b[13]_PORT_A_data_in, XD2_q_b[13]_clock_0, , , );
XD2_q_b[13]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[13]_PORT_A_address_reg = DFFE(XD2_q_b[13]_PORT_A_address, XD2_q_b[13]_clock_0, , , );
XD2_q_b[13]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[13]_PORT_B_address_reg = DFFE(XD2_q_b[13]_PORT_B_address, XD2_q_b[13]_clock_1, , , );
XD2_q_b[13]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[13]_PORT_A_write_enable_reg = DFFE(XD2_q_b[13]_PORT_A_write_enable, XD2_q_b[13]_clock_0, , , );
XD2_q_b[13]_PORT_B_read_enable = VCC;
XD2_q_b[13]_PORT_B_read_enable_reg = DFFE(XD2_q_b[13]_PORT_B_read_enable, XD2_q_b[13]_clock_1, , , );
XD2_q_b[13]_clock_0 = CLOCK_50;
XD2_q_b[13]_clock_1 = CLOCK_50;
XD2_q_b[13]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[13]_PORT_B_data_out = MEMORY(XD2_q_b[13]_PORT_A_data_in_reg, , XD2_q_b[13]_PORT_A_address_reg, XD2_q_b[13]_PORT_B_address_reg, XD2_q_b[13]_PORT_A_write_enable_reg, , , XD2_q_b[13]_PORT_B_read_enable_reg, , , XD2_q_b[13]_clock_0, XD2_q_b[13]_clock_1, XD2_q_b[13]_clock_enable_0, , , , , );
XD2_q_b[13] = XD2_q_b[13]_PORT_B_data_out[0];


--XD2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[6]_PORT_A_data_in = SD1L817;
XD2_q_b[6]_PORT_A_data_in_reg = DFFE(XD2_q_b[6]_PORT_A_data_in, XD2_q_b[6]_clock_0, , , );
XD2_q_b[6]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[6]_PORT_A_address_reg = DFFE(XD2_q_b[6]_PORT_A_address, XD2_q_b[6]_clock_0, , , );
XD2_q_b[6]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[6]_PORT_B_address_reg = DFFE(XD2_q_b[6]_PORT_B_address, XD2_q_b[6]_clock_1, , , );
XD2_q_b[6]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[6]_PORT_A_write_enable_reg = DFFE(XD2_q_b[6]_PORT_A_write_enable, XD2_q_b[6]_clock_0, , , );
XD2_q_b[6]_PORT_B_read_enable = VCC;
XD2_q_b[6]_PORT_B_read_enable_reg = DFFE(XD2_q_b[6]_PORT_B_read_enable, XD2_q_b[6]_clock_1, , , );
XD2_q_b[6]_clock_0 = CLOCK_50;
XD2_q_b[6]_clock_1 = CLOCK_50;
XD2_q_b[6]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[6]_PORT_B_data_out = MEMORY(XD2_q_b[6]_PORT_A_data_in_reg, , XD2_q_b[6]_PORT_A_address_reg, XD2_q_b[6]_PORT_B_address_reg, XD2_q_b[6]_PORT_A_write_enable_reg, , , XD2_q_b[6]_PORT_B_read_enable_reg, , , XD2_q_b[6]_clock_0, XD2_q_b[6]_clock_1, XD2_q_b[6]_clock_enable_0, , , , , );
XD2_q_b[6] = XD2_q_b[6]_PORT_B_data_out[0];


--XD2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[14]_PORT_A_data_in = SD1L825;
XD2_q_b[14]_PORT_A_data_in_reg = DFFE(XD2_q_b[14]_PORT_A_data_in, XD2_q_b[14]_clock_0, , , );
XD2_q_b[14]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[14]_PORT_A_address_reg = DFFE(XD2_q_b[14]_PORT_A_address, XD2_q_b[14]_clock_0, , , );
XD2_q_b[14]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[14]_PORT_B_address_reg = DFFE(XD2_q_b[14]_PORT_B_address, XD2_q_b[14]_clock_1, , , );
XD2_q_b[14]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[14]_PORT_A_write_enable_reg = DFFE(XD2_q_b[14]_PORT_A_write_enable, XD2_q_b[14]_clock_0, , , );
XD2_q_b[14]_PORT_B_read_enable = VCC;
XD2_q_b[14]_PORT_B_read_enable_reg = DFFE(XD2_q_b[14]_PORT_B_read_enable, XD2_q_b[14]_clock_1, , , );
XD2_q_b[14]_clock_0 = CLOCK_50;
XD2_q_b[14]_clock_1 = CLOCK_50;
XD2_q_b[14]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[14]_PORT_B_data_out = MEMORY(XD2_q_b[14]_PORT_A_data_in_reg, , XD2_q_b[14]_PORT_A_address_reg, XD2_q_b[14]_PORT_B_address_reg, XD2_q_b[14]_PORT_A_write_enable_reg, , , XD2_q_b[14]_PORT_B_read_enable_reg, , , XD2_q_b[14]_clock_0, XD2_q_b[14]_clock_1, XD2_q_b[14]_clock_enable_0, , , , , );
XD2_q_b[14] = XD2_q_b[14]_PORT_B_data_out[0];


--XD2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[7]_PORT_A_data_in = SD1L818;
XD2_q_b[7]_PORT_A_data_in_reg = DFFE(XD2_q_b[7]_PORT_A_data_in, XD2_q_b[7]_clock_0, , , );
XD2_q_b[7]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[7]_PORT_A_address_reg = DFFE(XD2_q_b[7]_PORT_A_address, XD2_q_b[7]_clock_0, , , );
XD2_q_b[7]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[7]_PORT_B_address_reg = DFFE(XD2_q_b[7]_PORT_B_address, XD2_q_b[7]_clock_1, , , );
XD2_q_b[7]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[7]_PORT_A_write_enable_reg = DFFE(XD2_q_b[7]_PORT_A_write_enable, XD2_q_b[7]_clock_0, , , );
XD2_q_b[7]_PORT_B_read_enable = VCC;
XD2_q_b[7]_PORT_B_read_enable_reg = DFFE(XD2_q_b[7]_PORT_B_read_enable, XD2_q_b[7]_clock_1, , , );
XD2_q_b[7]_clock_0 = CLOCK_50;
XD2_q_b[7]_clock_1 = CLOCK_50;
XD2_q_b[7]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[7]_PORT_B_data_out = MEMORY(XD2_q_b[7]_PORT_A_data_in_reg, , XD2_q_b[7]_PORT_A_address_reg, XD2_q_b[7]_PORT_B_address_reg, XD2_q_b[7]_PORT_A_write_enable_reg, , , XD2_q_b[7]_PORT_B_read_enable_reg, , , XD2_q_b[7]_clock_0, XD2_q_b[7]_clock_1, XD2_q_b[7]_clock_enable_0, , , , , );
XD2_q_b[7] = XD2_q_b[7]_PORT_B_data_out[0];


--XD2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[15]_PORT_A_data_in = SD1L826;
XD2_q_b[15]_PORT_A_data_in_reg = DFFE(XD2_q_b[15]_PORT_A_data_in, XD2_q_b[15]_clock_0, , , );
XD2_q_b[15]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[15]_PORT_A_address_reg = DFFE(XD2_q_b[15]_PORT_A_address, XD2_q_b[15]_clock_0, , , );
XD2_q_b[15]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[15]_PORT_B_address_reg = DFFE(XD2_q_b[15]_PORT_B_address, XD2_q_b[15]_clock_1, , , );
XD2_q_b[15]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[15]_PORT_A_write_enable_reg = DFFE(XD2_q_b[15]_PORT_A_write_enable, XD2_q_b[15]_clock_0, , , );
XD2_q_b[15]_PORT_B_read_enable = VCC;
XD2_q_b[15]_PORT_B_read_enable_reg = DFFE(XD2_q_b[15]_PORT_B_read_enable, XD2_q_b[15]_clock_1, , , );
XD2_q_b[15]_clock_0 = CLOCK_50;
XD2_q_b[15]_clock_1 = CLOCK_50;
XD2_q_b[15]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[15]_PORT_B_data_out = MEMORY(XD2_q_b[15]_PORT_A_data_in_reg, , XD2_q_b[15]_PORT_A_address_reg, XD2_q_b[15]_PORT_B_address_reg, XD2_q_b[15]_PORT_A_write_enable_reg, , , XD2_q_b[15]_PORT_B_read_enable_reg, , , XD2_q_b[15]_clock_0, XD2_q_b[15]_clock_1, XD2_q_b[15]_clock_enable_0, , , , , );
XD2_q_b[15] = XD2_q_b[15]_PORT_B_data_out[0];


--XD2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[16]_PORT_A_data_in = SD1L827;
XD2_q_b[16]_PORT_A_data_in_reg = DFFE(XD2_q_b[16]_PORT_A_data_in, XD2_q_b[16]_clock_0, , , );
XD2_q_b[16]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[16]_PORT_A_address_reg = DFFE(XD2_q_b[16]_PORT_A_address, XD2_q_b[16]_clock_0, , , );
XD2_q_b[16]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[16]_PORT_B_address_reg = DFFE(XD2_q_b[16]_PORT_B_address, XD2_q_b[16]_clock_1, , , );
XD2_q_b[16]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[16]_PORT_A_write_enable_reg = DFFE(XD2_q_b[16]_PORT_A_write_enable, XD2_q_b[16]_clock_0, , , );
XD2_q_b[16]_PORT_B_read_enable = VCC;
XD2_q_b[16]_PORT_B_read_enable_reg = DFFE(XD2_q_b[16]_PORT_B_read_enable, XD2_q_b[16]_clock_1, , , );
XD2_q_b[16]_clock_0 = CLOCK_50;
XD2_q_b[16]_clock_1 = CLOCK_50;
XD2_q_b[16]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[16]_PORT_B_data_out = MEMORY(XD2_q_b[16]_PORT_A_data_in_reg, , XD2_q_b[16]_PORT_A_address_reg, XD2_q_b[16]_PORT_B_address_reg, XD2_q_b[16]_PORT_A_write_enable_reg, , , XD2_q_b[16]_PORT_B_read_enable_reg, , , XD2_q_b[16]_clock_0, XD2_q_b[16]_clock_1, XD2_q_b[16]_clock_enable_0, , , , , );
XD2_q_b[16] = XD2_q_b[16]_PORT_B_data_out[0];


--XD2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[1]_PORT_A_data_in = SD1L812;
XD2_q_b[1]_PORT_A_data_in_reg = DFFE(XD2_q_b[1]_PORT_A_data_in, XD2_q_b[1]_clock_0, , , );
XD2_q_b[1]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[1]_PORT_A_address_reg = DFFE(XD2_q_b[1]_PORT_A_address, XD2_q_b[1]_clock_0, , , );
XD2_q_b[1]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[1]_PORT_B_address_reg = DFFE(XD2_q_b[1]_PORT_B_address, XD2_q_b[1]_clock_1, , , );
XD2_q_b[1]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[1]_PORT_A_write_enable_reg = DFFE(XD2_q_b[1]_PORT_A_write_enable, XD2_q_b[1]_clock_0, , , );
XD2_q_b[1]_PORT_B_read_enable = VCC;
XD2_q_b[1]_PORT_B_read_enable_reg = DFFE(XD2_q_b[1]_PORT_B_read_enable, XD2_q_b[1]_clock_1, , , );
XD2_q_b[1]_clock_0 = CLOCK_50;
XD2_q_b[1]_clock_1 = CLOCK_50;
XD2_q_b[1]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[1]_PORT_B_data_out = MEMORY(XD2_q_b[1]_PORT_A_data_in_reg, , XD2_q_b[1]_PORT_A_address_reg, XD2_q_b[1]_PORT_B_address_reg, XD2_q_b[1]_PORT_A_write_enable_reg, , , XD2_q_b[1]_PORT_B_read_enable_reg, , , XD2_q_b[1]_clock_0, XD2_q_b[1]_clock_1, XD2_q_b[1]_clock_enable_0, , , , , );
XD2_q_b[1] = XD2_q_b[1]_PORT_B_data_out[0];


--XD2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[17]_PORT_A_data_in = SD1L828;
XD2_q_b[17]_PORT_A_data_in_reg = DFFE(XD2_q_b[17]_PORT_A_data_in, XD2_q_b[17]_clock_0, , , );
XD2_q_b[17]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[17]_PORT_A_address_reg = DFFE(XD2_q_b[17]_PORT_A_address, XD2_q_b[17]_clock_0, , , );
XD2_q_b[17]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[17]_PORT_B_address_reg = DFFE(XD2_q_b[17]_PORT_B_address, XD2_q_b[17]_clock_1, , , );
XD2_q_b[17]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[17]_PORT_A_write_enable_reg = DFFE(XD2_q_b[17]_PORT_A_write_enable, XD2_q_b[17]_clock_0, , , );
XD2_q_b[17]_PORT_B_read_enable = VCC;
XD2_q_b[17]_PORT_B_read_enable_reg = DFFE(XD2_q_b[17]_PORT_B_read_enable, XD2_q_b[17]_clock_1, , , );
XD2_q_b[17]_clock_0 = CLOCK_50;
XD2_q_b[17]_clock_1 = CLOCK_50;
XD2_q_b[17]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[17]_PORT_B_data_out = MEMORY(XD2_q_b[17]_PORT_A_data_in_reg, , XD2_q_b[17]_PORT_A_address_reg, XD2_q_b[17]_PORT_B_address_reg, XD2_q_b[17]_PORT_A_write_enable_reg, , , XD2_q_b[17]_PORT_B_read_enable_reg, , , XD2_q_b[17]_clock_0, XD2_q_b[17]_clock_1, XD2_q_b[17]_clock_enable_0, , , , , );
XD2_q_b[17] = XD2_q_b[17]_PORT_B_data_out[0];


--XD2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[18]_PORT_A_data_in = SD1L829;
XD2_q_b[18]_PORT_A_data_in_reg = DFFE(XD2_q_b[18]_PORT_A_data_in, XD2_q_b[18]_clock_0, , , );
XD2_q_b[18]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[18]_PORT_A_address_reg = DFFE(XD2_q_b[18]_PORT_A_address, XD2_q_b[18]_clock_0, , , );
XD2_q_b[18]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[18]_PORT_B_address_reg = DFFE(XD2_q_b[18]_PORT_B_address, XD2_q_b[18]_clock_1, , , );
XD2_q_b[18]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[18]_PORT_A_write_enable_reg = DFFE(XD2_q_b[18]_PORT_A_write_enable, XD2_q_b[18]_clock_0, , , );
XD2_q_b[18]_PORT_B_read_enable = VCC;
XD2_q_b[18]_PORT_B_read_enable_reg = DFFE(XD2_q_b[18]_PORT_B_read_enable, XD2_q_b[18]_clock_1, , , );
XD2_q_b[18]_clock_0 = CLOCK_50;
XD2_q_b[18]_clock_1 = CLOCK_50;
XD2_q_b[18]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[18]_PORT_B_data_out = MEMORY(XD2_q_b[18]_PORT_A_data_in_reg, , XD2_q_b[18]_PORT_A_address_reg, XD2_q_b[18]_PORT_B_address_reg, XD2_q_b[18]_PORT_A_write_enable_reg, , , XD2_q_b[18]_PORT_B_read_enable_reg, , , XD2_q_b[18]_clock_0, XD2_q_b[18]_clock_1, XD2_q_b[18]_clock_enable_0, , , , , );
XD2_q_b[18] = XD2_q_b[18]_PORT_B_data_out[0];


--XD2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[19]_PORT_A_data_in = SD1L830;
XD2_q_b[19]_PORT_A_data_in_reg = DFFE(XD2_q_b[19]_PORT_A_data_in, XD2_q_b[19]_clock_0, , , );
XD2_q_b[19]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[19]_PORT_A_address_reg = DFFE(XD2_q_b[19]_PORT_A_address, XD2_q_b[19]_clock_0, , , );
XD2_q_b[19]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[19]_PORT_B_address_reg = DFFE(XD2_q_b[19]_PORT_B_address, XD2_q_b[19]_clock_1, , , );
XD2_q_b[19]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[19]_PORT_A_write_enable_reg = DFFE(XD2_q_b[19]_PORT_A_write_enable, XD2_q_b[19]_clock_0, , , );
XD2_q_b[19]_PORT_B_read_enable = VCC;
XD2_q_b[19]_PORT_B_read_enable_reg = DFFE(XD2_q_b[19]_PORT_B_read_enable, XD2_q_b[19]_clock_1, , , );
XD2_q_b[19]_clock_0 = CLOCK_50;
XD2_q_b[19]_clock_1 = CLOCK_50;
XD2_q_b[19]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[19]_PORT_B_data_out = MEMORY(XD2_q_b[19]_PORT_A_data_in_reg, , XD2_q_b[19]_PORT_A_address_reg, XD2_q_b[19]_PORT_B_address_reg, XD2_q_b[19]_PORT_A_write_enable_reg, , , XD2_q_b[19]_PORT_B_read_enable_reg, , , XD2_q_b[19]_clock_0, XD2_q_b[19]_clock_1, XD2_q_b[19]_clock_enable_0, , , , , );
XD2_q_b[19] = XD2_q_b[19]_PORT_B_data_out[0];


--XD2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[20]_PORT_A_data_in = SD1L831;
XD2_q_b[20]_PORT_A_data_in_reg = DFFE(XD2_q_b[20]_PORT_A_data_in, XD2_q_b[20]_clock_0, , , );
XD2_q_b[20]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[20]_PORT_A_address_reg = DFFE(XD2_q_b[20]_PORT_A_address, XD2_q_b[20]_clock_0, , , );
XD2_q_b[20]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[20]_PORT_B_address_reg = DFFE(XD2_q_b[20]_PORT_B_address, XD2_q_b[20]_clock_1, , , );
XD2_q_b[20]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[20]_PORT_A_write_enable_reg = DFFE(XD2_q_b[20]_PORT_A_write_enable, XD2_q_b[20]_clock_0, , , );
XD2_q_b[20]_PORT_B_read_enable = VCC;
XD2_q_b[20]_PORT_B_read_enable_reg = DFFE(XD2_q_b[20]_PORT_B_read_enable, XD2_q_b[20]_clock_1, , , );
XD2_q_b[20]_clock_0 = CLOCK_50;
XD2_q_b[20]_clock_1 = CLOCK_50;
XD2_q_b[20]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[20]_PORT_B_data_out = MEMORY(XD2_q_b[20]_PORT_A_data_in_reg, , XD2_q_b[20]_PORT_A_address_reg, XD2_q_b[20]_PORT_B_address_reg, XD2_q_b[20]_PORT_A_write_enable_reg, , , XD2_q_b[20]_PORT_B_read_enable_reg, , , XD2_q_b[20]_clock_0, XD2_q_b[20]_clock_1, XD2_q_b[20]_clock_enable_0, , , , , );
XD2_q_b[20] = XD2_q_b[20]_PORT_B_data_out[0];


--XD2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[21]_PORT_A_data_in = SD1L832;
XD2_q_b[21]_PORT_A_data_in_reg = DFFE(XD2_q_b[21]_PORT_A_data_in, XD2_q_b[21]_clock_0, , , );
XD2_q_b[21]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[21]_PORT_A_address_reg = DFFE(XD2_q_b[21]_PORT_A_address, XD2_q_b[21]_clock_0, , , );
XD2_q_b[21]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[21]_PORT_B_address_reg = DFFE(XD2_q_b[21]_PORT_B_address, XD2_q_b[21]_clock_1, , , );
XD2_q_b[21]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[21]_PORT_A_write_enable_reg = DFFE(XD2_q_b[21]_PORT_A_write_enable, XD2_q_b[21]_clock_0, , , );
XD2_q_b[21]_PORT_B_read_enable = VCC;
XD2_q_b[21]_PORT_B_read_enable_reg = DFFE(XD2_q_b[21]_PORT_B_read_enable, XD2_q_b[21]_clock_1, , , );
XD2_q_b[21]_clock_0 = CLOCK_50;
XD2_q_b[21]_clock_1 = CLOCK_50;
XD2_q_b[21]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[21]_PORT_B_data_out = MEMORY(XD2_q_b[21]_PORT_A_data_in_reg, , XD2_q_b[21]_PORT_A_address_reg, XD2_q_b[21]_PORT_B_address_reg, XD2_q_b[21]_PORT_A_write_enable_reg, , , XD2_q_b[21]_PORT_B_read_enable_reg, , , XD2_q_b[21]_clock_0, XD2_q_b[21]_clock_1, XD2_q_b[21]_clock_enable_0, , , , , );
XD2_q_b[21] = XD2_q_b[21]_PORT_B_data_out[0];


--XD2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[22]_PORT_A_data_in = SD1L833;
XD2_q_b[22]_PORT_A_data_in_reg = DFFE(XD2_q_b[22]_PORT_A_data_in, XD2_q_b[22]_clock_0, , , );
XD2_q_b[22]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[22]_PORT_A_address_reg = DFFE(XD2_q_b[22]_PORT_A_address, XD2_q_b[22]_clock_0, , , );
XD2_q_b[22]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[22]_PORT_B_address_reg = DFFE(XD2_q_b[22]_PORT_B_address, XD2_q_b[22]_clock_1, , , );
XD2_q_b[22]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[22]_PORT_A_write_enable_reg = DFFE(XD2_q_b[22]_PORT_A_write_enable, XD2_q_b[22]_clock_0, , , );
XD2_q_b[22]_PORT_B_read_enable = VCC;
XD2_q_b[22]_PORT_B_read_enable_reg = DFFE(XD2_q_b[22]_PORT_B_read_enable, XD2_q_b[22]_clock_1, , , );
XD2_q_b[22]_clock_0 = CLOCK_50;
XD2_q_b[22]_clock_1 = CLOCK_50;
XD2_q_b[22]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[22]_PORT_B_data_out = MEMORY(XD2_q_b[22]_PORT_A_data_in_reg, , XD2_q_b[22]_PORT_A_address_reg, XD2_q_b[22]_PORT_B_address_reg, XD2_q_b[22]_PORT_A_write_enable_reg, , , XD2_q_b[22]_PORT_B_read_enable_reg, , , XD2_q_b[22]_clock_0, XD2_q_b[22]_clock_1, XD2_q_b[22]_clock_enable_0, , , , , );
XD2_q_b[22] = XD2_q_b[22]_PORT_B_data_out[0];


--XD2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[23]_PORT_A_data_in = SD1L834;
XD2_q_b[23]_PORT_A_data_in_reg = DFFE(XD2_q_b[23]_PORT_A_data_in, XD2_q_b[23]_clock_0, , , );
XD2_q_b[23]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[23]_PORT_A_address_reg = DFFE(XD2_q_b[23]_PORT_A_address, XD2_q_b[23]_clock_0, , , );
XD2_q_b[23]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[23]_PORT_B_address_reg = DFFE(XD2_q_b[23]_PORT_B_address, XD2_q_b[23]_clock_1, , , );
XD2_q_b[23]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[23]_PORT_A_write_enable_reg = DFFE(XD2_q_b[23]_PORT_A_write_enable, XD2_q_b[23]_clock_0, , , );
XD2_q_b[23]_PORT_B_read_enable = VCC;
XD2_q_b[23]_PORT_B_read_enable_reg = DFFE(XD2_q_b[23]_PORT_B_read_enable, XD2_q_b[23]_clock_1, , , );
XD2_q_b[23]_clock_0 = CLOCK_50;
XD2_q_b[23]_clock_1 = CLOCK_50;
XD2_q_b[23]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[23]_PORT_B_data_out = MEMORY(XD2_q_b[23]_PORT_A_data_in_reg, , XD2_q_b[23]_PORT_A_address_reg, XD2_q_b[23]_PORT_B_address_reg, XD2_q_b[23]_PORT_A_write_enable_reg, , , XD2_q_b[23]_PORT_B_read_enable_reg, , , XD2_q_b[23]_clock_0, XD2_q_b[23]_clock_1, XD2_q_b[23]_clock_enable_0, , , , , );
XD2_q_b[23] = XD2_q_b[23]_PORT_B_data_out[0];


--XD2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[8]_PORT_A_data_in = SD1L819;
XD2_q_b[8]_PORT_A_data_in_reg = DFFE(XD2_q_b[8]_PORT_A_data_in, XD2_q_b[8]_clock_0, , , );
XD2_q_b[8]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[8]_PORT_A_address_reg = DFFE(XD2_q_b[8]_PORT_A_address, XD2_q_b[8]_clock_0, , , );
XD2_q_b[8]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[8]_PORT_B_address_reg = DFFE(XD2_q_b[8]_PORT_B_address, XD2_q_b[8]_clock_1, , , );
XD2_q_b[8]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[8]_PORT_A_write_enable_reg = DFFE(XD2_q_b[8]_PORT_A_write_enable, XD2_q_b[8]_clock_0, , , );
XD2_q_b[8]_PORT_B_read_enable = VCC;
XD2_q_b[8]_PORT_B_read_enable_reg = DFFE(XD2_q_b[8]_PORT_B_read_enable, XD2_q_b[8]_clock_1, , , );
XD2_q_b[8]_clock_0 = CLOCK_50;
XD2_q_b[8]_clock_1 = CLOCK_50;
XD2_q_b[8]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[8]_PORT_B_data_out = MEMORY(XD2_q_b[8]_PORT_A_data_in_reg, , XD2_q_b[8]_PORT_A_address_reg, XD2_q_b[8]_PORT_B_address_reg, XD2_q_b[8]_PORT_A_write_enable_reg, , , XD2_q_b[8]_PORT_B_read_enable_reg, , , XD2_q_b[8]_clock_0, XD2_q_b[8]_clock_1, XD2_q_b[8]_clock_enable_0, , , , , );
XD2_q_b[8] = XD2_q_b[8]_PORT_B_data_out[0];


--XD2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[24]_PORT_A_data_in = SD1L835;
XD2_q_b[24]_PORT_A_data_in_reg = DFFE(XD2_q_b[24]_PORT_A_data_in, XD2_q_b[24]_clock_0, , , );
XD2_q_b[24]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[24]_PORT_A_address_reg = DFFE(XD2_q_b[24]_PORT_A_address, XD2_q_b[24]_clock_0, , , );
XD2_q_b[24]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[24]_PORT_B_address_reg = DFFE(XD2_q_b[24]_PORT_B_address, XD2_q_b[24]_clock_1, , , );
XD2_q_b[24]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[24]_PORT_A_write_enable_reg = DFFE(XD2_q_b[24]_PORT_A_write_enable, XD2_q_b[24]_clock_0, , , );
XD2_q_b[24]_PORT_B_read_enable = VCC;
XD2_q_b[24]_PORT_B_read_enable_reg = DFFE(XD2_q_b[24]_PORT_B_read_enable, XD2_q_b[24]_clock_1, , , );
XD2_q_b[24]_clock_0 = CLOCK_50;
XD2_q_b[24]_clock_1 = CLOCK_50;
XD2_q_b[24]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[24]_PORT_B_data_out = MEMORY(XD2_q_b[24]_PORT_A_data_in_reg, , XD2_q_b[24]_PORT_A_address_reg, XD2_q_b[24]_PORT_B_address_reg, XD2_q_b[24]_PORT_A_write_enable_reg, , , XD2_q_b[24]_PORT_B_read_enable_reg, , , XD2_q_b[24]_clock_0, XD2_q_b[24]_clock_1, XD2_q_b[24]_clock_enable_0, , , , , );
XD2_q_b[24] = XD2_q_b[24]_PORT_B_data_out[0];


--XD2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[9]_PORT_A_data_in = SD1L820;
XD2_q_b[9]_PORT_A_data_in_reg = DFFE(XD2_q_b[9]_PORT_A_data_in, XD2_q_b[9]_clock_0, , , );
XD2_q_b[9]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[9]_PORT_A_address_reg = DFFE(XD2_q_b[9]_PORT_A_address, XD2_q_b[9]_clock_0, , , );
XD2_q_b[9]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[9]_PORT_B_address_reg = DFFE(XD2_q_b[9]_PORT_B_address, XD2_q_b[9]_clock_1, , , );
XD2_q_b[9]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[9]_PORT_A_write_enable_reg = DFFE(XD2_q_b[9]_PORT_A_write_enable, XD2_q_b[9]_clock_0, , , );
XD2_q_b[9]_PORT_B_read_enable = VCC;
XD2_q_b[9]_PORT_B_read_enable_reg = DFFE(XD2_q_b[9]_PORT_B_read_enable, XD2_q_b[9]_clock_1, , , );
XD2_q_b[9]_clock_0 = CLOCK_50;
XD2_q_b[9]_clock_1 = CLOCK_50;
XD2_q_b[9]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[9]_PORT_B_data_out = MEMORY(XD2_q_b[9]_PORT_A_data_in_reg, , XD2_q_b[9]_PORT_A_address_reg, XD2_q_b[9]_PORT_B_address_reg, XD2_q_b[9]_PORT_A_write_enable_reg, , , XD2_q_b[9]_PORT_B_read_enable_reg, , , XD2_q_b[9]_clock_0, XD2_q_b[9]_clock_1, XD2_q_b[9]_clock_enable_0, , , , , );
XD2_q_b[9] = XD2_q_b[9]_PORT_B_data_out[0];


--XD2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[25]_PORT_A_data_in = SD1L836;
XD2_q_b[25]_PORT_A_data_in_reg = DFFE(XD2_q_b[25]_PORT_A_data_in, XD2_q_b[25]_clock_0, , , );
XD2_q_b[25]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[25]_PORT_A_address_reg = DFFE(XD2_q_b[25]_PORT_A_address, XD2_q_b[25]_clock_0, , , );
XD2_q_b[25]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[25]_PORT_B_address_reg = DFFE(XD2_q_b[25]_PORT_B_address, XD2_q_b[25]_clock_1, , , );
XD2_q_b[25]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[25]_PORT_A_write_enable_reg = DFFE(XD2_q_b[25]_PORT_A_write_enable, XD2_q_b[25]_clock_0, , , );
XD2_q_b[25]_PORT_B_read_enable = VCC;
XD2_q_b[25]_PORT_B_read_enable_reg = DFFE(XD2_q_b[25]_PORT_B_read_enable, XD2_q_b[25]_clock_1, , , );
XD2_q_b[25]_clock_0 = CLOCK_50;
XD2_q_b[25]_clock_1 = CLOCK_50;
XD2_q_b[25]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[25]_PORT_B_data_out = MEMORY(XD2_q_b[25]_PORT_A_data_in_reg, , XD2_q_b[25]_PORT_A_address_reg, XD2_q_b[25]_PORT_B_address_reg, XD2_q_b[25]_PORT_A_write_enable_reg, , , XD2_q_b[25]_PORT_B_read_enable_reg, , , XD2_q_b[25]_clock_0, XD2_q_b[25]_clock_1, XD2_q_b[25]_clock_enable_0, , , , , );
XD2_q_b[25] = XD2_q_b[25]_PORT_B_data_out[0];


--XD2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[26]_PORT_A_data_in = SD1L837;
XD2_q_b[26]_PORT_A_data_in_reg = DFFE(XD2_q_b[26]_PORT_A_data_in, XD2_q_b[26]_clock_0, , , );
XD2_q_b[26]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[26]_PORT_A_address_reg = DFFE(XD2_q_b[26]_PORT_A_address, XD2_q_b[26]_clock_0, , , );
XD2_q_b[26]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[26]_PORT_B_address_reg = DFFE(XD2_q_b[26]_PORT_B_address, XD2_q_b[26]_clock_1, , , );
XD2_q_b[26]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[26]_PORT_A_write_enable_reg = DFFE(XD2_q_b[26]_PORT_A_write_enable, XD2_q_b[26]_clock_0, , , );
XD2_q_b[26]_PORT_B_read_enable = VCC;
XD2_q_b[26]_PORT_B_read_enable_reg = DFFE(XD2_q_b[26]_PORT_B_read_enable, XD2_q_b[26]_clock_1, , , );
XD2_q_b[26]_clock_0 = CLOCK_50;
XD2_q_b[26]_clock_1 = CLOCK_50;
XD2_q_b[26]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[26]_PORT_B_data_out = MEMORY(XD2_q_b[26]_PORT_A_data_in_reg, , XD2_q_b[26]_PORT_A_address_reg, XD2_q_b[26]_PORT_B_address_reg, XD2_q_b[26]_PORT_A_write_enable_reg, , , XD2_q_b[26]_PORT_B_read_enable_reg, , , XD2_q_b[26]_clock_0, XD2_q_b[26]_clock_1, XD2_q_b[26]_clock_enable_0, , , , , );
XD2_q_b[26] = XD2_q_b[26]_PORT_B_data_out[0];


--XD2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[27]_PORT_A_data_in = SD1L838;
XD2_q_b[27]_PORT_A_data_in_reg = DFFE(XD2_q_b[27]_PORT_A_data_in, XD2_q_b[27]_clock_0, , , );
XD2_q_b[27]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[27]_PORT_A_address_reg = DFFE(XD2_q_b[27]_PORT_A_address, XD2_q_b[27]_clock_0, , , );
XD2_q_b[27]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[27]_PORT_B_address_reg = DFFE(XD2_q_b[27]_PORT_B_address, XD2_q_b[27]_clock_1, , , );
XD2_q_b[27]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[27]_PORT_A_write_enable_reg = DFFE(XD2_q_b[27]_PORT_A_write_enable, XD2_q_b[27]_clock_0, , , );
XD2_q_b[27]_PORT_B_read_enable = VCC;
XD2_q_b[27]_PORT_B_read_enable_reg = DFFE(XD2_q_b[27]_PORT_B_read_enable, XD2_q_b[27]_clock_1, , , );
XD2_q_b[27]_clock_0 = CLOCK_50;
XD2_q_b[27]_clock_1 = CLOCK_50;
XD2_q_b[27]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[27]_PORT_B_data_out = MEMORY(XD2_q_b[27]_PORT_A_data_in_reg, , XD2_q_b[27]_PORT_A_address_reg, XD2_q_b[27]_PORT_B_address_reg, XD2_q_b[27]_PORT_A_write_enable_reg, , , XD2_q_b[27]_PORT_B_read_enable_reg, , , XD2_q_b[27]_clock_0, XD2_q_b[27]_clock_1, XD2_q_b[27]_clock_enable_0, , , , , );
XD2_q_b[27] = XD2_q_b[27]_PORT_B_data_out[0];


--XD2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[28]_PORT_A_data_in = SD1L839;
XD2_q_b[28]_PORT_A_data_in_reg = DFFE(XD2_q_b[28]_PORT_A_data_in, XD2_q_b[28]_clock_0, , , );
XD2_q_b[28]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[28]_PORT_A_address_reg = DFFE(XD2_q_b[28]_PORT_A_address, XD2_q_b[28]_clock_0, , , );
XD2_q_b[28]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[28]_PORT_B_address_reg = DFFE(XD2_q_b[28]_PORT_B_address, XD2_q_b[28]_clock_1, , , );
XD2_q_b[28]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[28]_PORT_A_write_enable_reg = DFFE(XD2_q_b[28]_PORT_A_write_enable, XD2_q_b[28]_clock_0, , , );
XD2_q_b[28]_PORT_B_read_enable = VCC;
XD2_q_b[28]_PORT_B_read_enable_reg = DFFE(XD2_q_b[28]_PORT_B_read_enable, XD2_q_b[28]_clock_1, , , );
XD2_q_b[28]_clock_0 = CLOCK_50;
XD2_q_b[28]_clock_1 = CLOCK_50;
XD2_q_b[28]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[28]_PORT_B_data_out = MEMORY(XD2_q_b[28]_PORT_A_data_in_reg, , XD2_q_b[28]_PORT_A_address_reg, XD2_q_b[28]_PORT_B_address_reg, XD2_q_b[28]_PORT_A_write_enable_reg, , , XD2_q_b[28]_PORT_B_read_enable_reg, , , XD2_q_b[28]_clock_0, XD2_q_b[28]_clock_1, XD2_q_b[28]_clock_enable_0, , , , , );
XD2_q_b[28] = XD2_q_b[28]_PORT_B_data_out[0];


--XD2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[29]_PORT_A_data_in = SD1L840;
XD2_q_b[29]_PORT_A_data_in_reg = DFFE(XD2_q_b[29]_PORT_A_data_in, XD2_q_b[29]_clock_0, , , );
XD2_q_b[29]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[29]_PORT_A_address_reg = DFFE(XD2_q_b[29]_PORT_A_address, XD2_q_b[29]_clock_0, , , );
XD2_q_b[29]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[29]_PORT_B_address_reg = DFFE(XD2_q_b[29]_PORT_B_address, XD2_q_b[29]_clock_1, , , );
XD2_q_b[29]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[29]_PORT_A_write_enable_reg = DFFE(XD2_q_b[29]_PORT_A_write_enable, XD2_q_b[29]_clock_0, , , );
XD2_q_b[29]_PORT_B_read_enable = VCC;
XD2_q_b[29]_PORT_B_read_enable_reg = DFFE(XD2_q_b[29]_PORT_B_read_enable, XD2_q_b[29]_clock_1, , , );
XD2_q_b[29]_clock_0 = CLOCK_50;
XD2_q_b[29]_clock_1 = CLOCK_50;
XD2_q_b[29]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[29]_PORT_B_data_out = MEMORY(XD2_q_b[29]_PORT_A_data_in_reg, , XD2_q_b[29]_PORT_A_address_reg, XD2_q_b[29]_PORT_B_address_reg, XD2_q_b[29]_PORT_A_write_enable_reg, , , XD2_q_b[29]_PORT_B_read_enable_reg, , , XD2_q_b[29]_clock_0, XD2_q_b[29]_clock_1, XD2_q_b[29]_clock_enable_0, , , , , );
XD2_q_b[29] = XD2_q_b[29]_PORT_B_data_out[0];


--XD2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[30]_PORT_A_data_in = SD1L841;
XD2_q_b[30]_PORT_A_data_in_reg = DFFE(XD2_q_b[30]_PORT_A_data_in, XD2_q_b[30]_clock_0, , , );
XD2_q_b[30]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[30]_PORT_A_address_reg = DFFE(XD2_q_b[30]_PORT_A_address, XD2_q_b[30]_clock_0, , , );
XD2_q_b[30]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[30]_PORT_B_address_reg = DFFE(XD2_q_b[30]_PORT_B_address, XD2_q_b[30]_clock_1, , , );
XD2_q_b[30]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[30]_PORT_A_write_enable_reg = DFFE(XD2_q_b[30]_PORT_A_write_enable, XD2_q_b[30]_clock_0, , , );
XD2_q_b[30]_PORT_B_read_enable = VCC;
XD2_q_b[30]_PORT_B_read_enable_reg = DFFE(XD2_q_b[30]_PORT_B_read_enable, XD2_q_b[30]_clock_1, , , );
XD2_q_b[30]_clock_0 = CLOCK_50;
XD2_q_b[30]_clock_1 = CLOCK_50;
XD2_q_b[30]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[30]_PORT_B_data_out = MEMORY(XD2_q_b[30]_PORT_A_data_in_reg, , XD2_q_b[30]_PORT_A_address_reg, XD2_q_b[30]_PORT_B_address_reg, XD2_q_b[30]_PORT_A_write_enable_reg, , , XD2_q_b[30]_PORT_B_read_enable_reg, , , XD2_q_b[30]_clock_0, XD2_q_b[30]_clock_1, XD2_q_b[30]_clock_enable_0, , , , , );
XD2_q_b[30] = XD2_q_b[30]_PORT_B_data_out[0];


--XD2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD2_q_b[31]_PORT_A_data_in = SD1L842;
XD2_q_b[31]_PORT_A_data_in_reg = DFFE(XD2_q_b[31]_PORT_A_data_in, XD2_q_b[31]_clock_0, , , );
XD2_q_b[31]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD2_q_b[31]_PORT_A_address_reg = DFFE(XD2_q_b[31]_PORT_A_address, XD2_q_b[31]_clock_0, , , );
XD2_q_b[31]_PORT_B_address = BUS(SD1_D_iw[22], SD1_D_iw[23], SD1_D_iw[24], SD1_D_iw[25], SD1_D_iw[26]);
XD2_q_b[31]_PORT_B_address_reg = DFFE(XD2_q_b[31]_PORT_B_address, XD2_q_b[31]_clock_1, , , );
XD2_q_b[31]_PORT_A_write_enable = SD1_W_rf_wren;
XD2_q_b[31]_PORT_A_write_enable_reg = DFFE(XD2_q_b[31]_PORT_A_write_enable, XD2_q_b[31]_clock_0, , , );
XD2_q_b[31]_PORT_B_read_enable = VCC;
XD2_q_b[31]_PORT_B_read_enable_reg = DFFE(XD2_q_b[31]_PORT_B_read_enable, XD2_q_b[31]_clock_1, , , );
XD2_q_b[31]_clock_0 = CLOCK_50;
XD2_q_b[31]_clock_1 = CLOCK_50;
XD2_q_b[31]_clock_enable_0 = SD1_W_rf_wren;
XD2_q_b[31]_PORT_B_data_out = MEMORY(XD2_q_b[31]_PORT_A_data_in_reg, , XD2_q_b[31]_PORT_A_address_reg, XD2_q_b[31]_PORT_B_address_reg, XD2_q_b[31]_PORT_A_write_enable_reg, , , XD2_q_b[31]_PORT_B_read_enable_reg, , , XD2_q_b[31]_clock_0, XD2_q_b[31]_clock_1, XD2_q_b[31]_clock_enable_0, , , , , );
XD2_q_b[31] = XD2_q_b[31]_PORT_B_data_out[0];


--EC1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

EC1_td_shift[0] = AMPP_FUNCTION(A1L13, EC1L69, !A1L5, !A1L11, EC1L57);


--NE1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

NE1_sr[1] = DFFEAS(NE1L57, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--SD1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

SD1_D_iw[12] = DFFEAS(SD1L611, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

SD1_D_iw[14] = DFFEAS(SD1L613, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

SD1_E_shift_rot_result[1] = DFFEAS(SD1L440, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[1],  ,  , SD1_E_new_inst);


--SD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
SD1L2_adder_eqn = ( SD1_F_pc[0] ) + ( VCC ) + ( !VCC );
SD1L2 = SUM(SD1L2_adder_eqn);

--SD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
SD1L3_adder_eqn = ( SD1_F_pc[0] ) + ( VCC ) + ( !VCC );
SD1L3 = CARRY(SD1L3_adder_eqn);


--SD1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

SD1_D_iw[6] = DFFEAS(SD1L605, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--XD1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[2]_PORT_A_data_in = SD1L813;
XD1_q_b[2]_PORT_A_data_in_reg = DFFE(XD1_q_b[2]_PORT_A_data_in, XD1_q_b[2]_clock_0, , , );
XD1_q_b[2]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[2]_PORT_A_address_reg = DFFE(XD1_q_b[2]_PORT_A_address, XD1_q_b[2]_clock_0, , , );
XD1_q_b[2]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[2]_PORT_B_address_reg = DFFE(XD1_q_b[2]_PORT_B_address, XD1_q_b[2]_clock_1, , , );
XD1_q_b[2]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[2]_PORT_A_write_enable_reg = DFFE(XD1_q_b[2]_PORT_A_write_enable, XD1_q_b[2]_clock_0, , , );
XD1_q_b[2]_PORT_B_read_enable = VCC;
XD1_q_b[2]_PORT_B_read_enable_reg = DFFE(XD1_q_b[2]_PORT_B_read_enable, XD1_q_b[2]_clock_1, , , );
XD1_q_b[2]_clock_0 = CLOCK_50;
XD1_q_b[2]_clock_1 = CLOCK_50;
XD1_q_b[2]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[2]_PORT_B_data_out = MEMORY(XD1_q_b[2]_PORT_A_data_in_reg, , XD1_q_b[2]_PORT_A_address_reg, XD1_q_b[2]_PORT_B_address_reg, XD1_q_b[2]_PORT_A_write_enable_reg, , , XD1_q_b[2]_PORT_B_read_enable_reg, , , XD1_q_b[2]_clock_0, XD1_q_b[2]_clock_1, XD1_q_b[2]_clock_enable_0, , , , , );
XD1_q_b[2] = XD1_q_b[2]_PORT_B_data_out[0];


--SD1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

SD1_D_iw[8] = DFFEAS(SD1L607, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
SD1L122_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[1]) ) + ( SD1_E_src1[1] ) + ( SD1L127 );
SD1L122 = SUM(SD1L122_adder_eqn);

--SD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
SD1L123_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[1]) ) + ( SD1_E_src1[1] ) + ( SD1L127 );
SD1L123 = CARRY(SD1L123_adder_eqn);


--SD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
SD1L6_adder_eqn = ( SD1_F_pc[1] ) + ( GND ) + ( SD1L3 );
SD1L6 = SUM(SD1L6_adder_eqn);

--SD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
SD1L7_adder_eqn = ( SD1_F_pc[1] ) + ( GND ) + ( SD1L3 );
SD1L7 = CARRY(SD1L7_adder_eqn);


--SD1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

SD1_D_iw[7] = DFFEAS(SD1L606, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--XD1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[3]_PORT_A_data_in = SD1L814;
XD1_q_b[3]_PORT_A_data_in_reg = DFFE(XD1_q_b[3]_PORT_A_data_in, XD1_q_b[3]_clock_0, , , );
XD1_q_b[3]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[3]_PORT_A_address_reg = DFFE(XD1_q_b[3]_PORT_A_address, XD1_q_b[3]_clock_0, , , );
XD1_q_b[3]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[3]_PORT_B_address_reg = DFFE(XD1_q_b[3]_PORT_B_address, XD1_q_b[3]_clock_1, , , );
XD1_q_b[3]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[3]_PORT_A_write_enable_reg = DFFE(XD1_q_b[3]_PORT_A_write_enable, XD1_q_b[3]_clock_0, , , );
XD1_q_b[3]_PORT_B_read_enable = VCC;
XD1_q_b[3]_PORT_B_read_enable_reg = DFFE(XD1_q_b[3]_PORT_B_read_enable, XD1_q_b[3]_clock_1, , , );
XD1_q_b[3]_clock_0 = CLOCK_50;
XD1_q_b[3]_clock_1 = CLOCK_50;
XD1_q_b[3]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[3]_PORT_B_data_out = MEMORY(XD1_q_b[3]_PORT_A_data_in_reg, , XD1_q_b[3]_PORT_A_address_reg, XD1_q_b[3]_PORT_B_address_reg, XD1_q_b[3]_PORT_A_write_enable_reg, , , XD1_q_b[3]_PORT_B_read_enable_reg, , , XD1_q_b[3]_clock_0, XD1_q_b[3]_clock_1, XD1_q_b[3]_clock_enable_0, , , , , );
XD1_q_b[3] = XD1_q_b[3]_PORT_B_data_out[0];


--SD1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

SD1_D_iw[9] = DFFEAS(SD1L608, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
SD1L10_adder_eqn = ( SD1_F_pc[2] ) + ( GND ) + ( SD1L7 );
SD1L10 = SUM(SD1L10_adder_eqn);

--SD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
SD1L11_adder_eqn = ( SD1_F_pc[2] ) + ( GND ) + ( SD1L7 );
SD1L11 = CARRY(SD1L11_adder_eqn);


--XD1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[4]_PORT_A_data_in = SD1L815;
XD1_q_b[4]_PORT_A_data_in_reg = DFFE(XD1_q_b[4]_PORT_A_data_in, XD1_q_b[4]_clock_0, , , );
XD1_q_b[4]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[4]_PORT_A_address_reg = DFFE(XD1_q_b[4]_PORT_A_address, XD1_q_b[4]_clock_0, , , );
XD1_q_b[4]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[4]_PORT_B_address_reg = DFFE(XD1_q_b[4]_PORT_B_address, XD1_q_b[4]_clock_1, , , );
XD1_q_b[4]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[4]_PORT_A_write_enable_reg = DFFE(XD1_q_b[4]_PORT_A_write_enable, XD1_q_b[4]_clock_0, , , );
XD1_q_b[4]_PORT_B_read_enable = VCC;
XD1_q_b[4]_PORT_B_read_enable_reg = DFFE(XD1_q_b[4]_PORT_B_read_enable, XD1_q_b[4]_clock_1, , , );
XD1_q_b[4]_clock_0 = CLOCK_50;
XD1_q_b[4]_clock_1 = CLOCK_50;
XD1_q_b[4]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[4]_PORT_B_data_out = MEMORY(XD1_q_b[4]_PORT_A_data_in_reg, , XD1_q_b[4]_PORT_A_address_reg, XD1_q_b[4]_PORT_B_address_reg, XD1_q_b[4]_PORT_A_write_enable_reg, , , XD1_q_b[4]_PORT_B_read_enable_reg, , , XD1_q_b[4]_clock_0, XD1_q_b[4]_clock_1, XD1_q_b[4]_clock_enable_0, , , , , );
XD1_q_b[4] = XD1_q_b[4]_PORT_B_data_out[0];


--SD1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

SD1_D_iw[10] = DFFEAS(SD1L609, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
SD1L14_adder_eqn = ( SD1_F_pc[4] ) + ( GND ) + ( SD1L59 );
SD1L14 = SUM(SD1L14_adder_eqn);

--SD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
SD1L15_adder_eqn = ( SD1_F_pc[4] ) + ( GND ) + ( SD1L59 );
SD1L15 = CARRY(SD1L15_adder_eqn);


--XD1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[6]_PORT_A_data_in = SD1L817;
XD1_q_b[6]_PORT_A_data_in_reg = DFFE(XD1_q_b[6]_PORT_A_data_in, XD1_q_b[6]_clock_0, , , );
XD1_q_b[6]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[6]_PORT_A_address_reg = DFFE(XD1_q_b[6]_PORT_A_address, XD1_q_b[6]_clock_0, , , );
XD1_q_b[6]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[6]_PORT_B_address_reg = DFFE(XD1_q_b[6]_PORT_B_address, XD1_q_b[6]_clock_1, , , );
XD1_q_b[6]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[6]_PORT_A_write_enable_reg = DFFE(XD1_q_b[6]_PORT_A_write_enable, XD1_q_b[6]_clock_0, , , );
XD1_q_b[6]_PORT_B_read_enable = VCC;
XD1_q_b[6]_PORT_B_read_enable_reg = DFFE(XD1_q_b[6]_PORT_B_read_enable, XD1_q_b[6]_clock_1, , , );
XD1_q_b[6]_clock_0 = CLOCK_50;
XD1_q_b[6]_clock_1 = CLOCK_50;
XD1_q_b[6]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[6]_PORT_B_data_out = MEMORY(XD1_q_b[6]_PORT_A_data_in_reg, , XD1_q_b[6]_PORT_A_address_reg, XD1_q_b[6]_PORT_B_address_reg, XD1_q_b[6]_PORT_A_write_enable_reg, , , XD1_q_b[6]_PORT_B_read_enable_reg, , , XD1_q_b[6]_clock_0, XD1_q_b[6]_clock_1, XD1_q_b[6]_clock_enable_0, , , , , );
XD1_q_b[6] = XD1_q_b[6]_PORT_B_data_out[0];


--SD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
SD1L18_adder_eqn = ( SD1_F_pc[5] ) + ( GND ) + ( SD1L15 );
SD1L18 = SUM(SD1L18_adder_eqn);

--SD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
SD1L19_adder_eqn = ( SD1_F_pc[5] ) + ( GND ) + ( SD1L15 );
SD1L19 = CARRY(SD1L19_adder_eqn);


--XD1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[7]_PORT_A_data_in = SD1L818;
XD1_q_b[7]_PORT_A_data_in_reg = DFFE(XD1_q_b[7]_PORT_A_data_in, XD1_q_b[7]_clock_0, , , );
XD1_q_b[7]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[7]_PORT_A_address_reg = DFFE(XD1_q_b[7]_PORT_A_address, XD1_q_b[7]_clock_0, , , );
XD1_q_b[7]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[7]_PORT_B_address_reg = DFFE(XD1_q_b[7]_PORT_B_address, XD1_q_b[7]_clock_1, , , );
XD1_q_b[7]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[7]_PORT_A_write_enable_reg = DFFE(XD1_q_b[7]_PORT_A_write_enable, XD1_q_b[7]_clock_0, , , );
XD1_q_b[7]_PORT_B_read_enable = VCC;
XD1_q_b[7]_PORT_B_read_enable_reg = DFFE(XD1_q_b[7]_PORT_B_read_enable, XD1_q_b[7]_clock_1, , , );
XD1_q_b[7]_clock_0 = CLOCK_50;
XD1_q_b[7]_clock_1 = CLOCK_50;
XD1_q_b[7]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[7]_PORT_B_data_out = MEMORY(XD1_q_b[7]_PORT_A_data_in_reg, , XD1_q_b[7]_PORT_A_address_reg, XD1_q_b[7]_PORT_B_address_reg, XD1_q_b[7]_PORT_A_write_enable_reg, , , XD1_q_b[7]_PORT_B_read_enable_reg, , , XD1_q_b[7]_clock_0, XD1_q_b[7]_clock_1, XD1_q_b[7]_clock_enable_0, , , , , );
XD1_q_b[7] = XD1_q_b[7]_PORT_B_data_out[0];


--SD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
SD1L22_adder_eqn = ( SD1_F_pc[6] ) + ( GND ) + ( SD1L19 );
SD1L22 = SUM(SD1L22_adder_eqn);

--SD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
SD1L23_adder_eqn = ( SD1_F_pc[6] ) + ( GND ) + ( SD1L19 );
SD1L23 = CARRY(SD1L23_adder_eqn);


--XD1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[8]_PORT_A_data_in = SD1L819;
XD1_q_b[8]_PORT_A_data_in_reg = DFFE(XD1_q_b[8]_PORT_A_data_in, XD1_q_b[8]_clock_0, , , );
XD1_q_b[8]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[8]_PORT_A_address_reg = DFFE(XD1_q_b[8]_PORT_A_address, XD1_q_b[8]_clock_0, , , );
XD1_q_b[8]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[8]_PORT_B_address_reg = DFFE(XD1_q_b[8]_PORT_B_address, XD1_q_b[8]_clock_1, , , );
XD1_q_b[8]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[8]_PORT_A_write_enable_reg = DFFE(XD1_q_b[8]_PORT_A_write_enable, XD1_q_b[8]_clock_0, , , );
XD1_q_b[8]_PORT_B_read_enable = VCC;
XD1_q_b[8]_PORT_B_read_enable_reg = DFFE(XD1_q_b[8]_PORT_B_read_enable, XD1_q_b[8]_clock_1, , , );
XD1_q_b[8]_clock_0 = CLOCK_50;
XD1_q_b[8]_clock_1 = CLOCK_50;
XD1_q_b[8]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[8]_PORT_B_data_out = MEMORY(XD1_q_b[8]_PORT_A_data_in_reg, , XD1_q_b[8]_PORT_A_address_reg, XD1_q_b[8]_PORT_B_address_reg, XD1_q_b[8]_PORT_A_write_enable_reg, , , XD1_q_b[8]_PORT_B_read_enable_reg, , , XD1_q_b[8]_clock_0, XD1_q_b[8]_clock_1, XD1_q_b[8]_clock_enable_0, , , , , );
XD1_q_b[8] = XD1_q_b[8]_PORT_B_data_out[0];


--SD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
SD1L26_adder_eqn = ( SD1_F_pc[7] ) + ( GND ) + ( SD1L23 );
SD1L26 = SUM(SD1L26_adder_eqn);

--SD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
SD1L27_adder_eqn = ( SD1_F_pc[7] ) + ( GND ) + ( SD1L23 );
SD1L27 = CARRY(SD1L27_adder_eqn);


--XD1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[9]_PORT_A_data_in = SD1L820;
XD1_q_b[9]_PORT_A_data_in_reg = DFFE(XD1_q_b[9]_PORT_A_data_in, XD1_q_b[9]_clock_0, , , );
XD1_q_b[9]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[9]_PORT_A_address_reg = DFFE(XD1_q_b[9]_PORT_A_address, XD1_q_b[9]_clock_0, , , );
XD1_q_b[9]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[9]_PORT_B_address_reg = DFFE(XD1_q_b[9]_PORT_B_address, XD1_q_b[9]_clock_1, , , );
XD1_q_b[9]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[9]_PORT_A_write_enable_reg = DFFE(XD1_q_b[9]_PORT_A_write_enable, XD1_q_b[9]_clock_0, , , );
XD1_q_b[9]_PORT_B_read_enable = VCC;
XD1_q_b[9]_PORT_B_read_enable_reg = DFFE(XD1_q_b[9]_PORT_B_read_enable, XD1_q_b[9]_clock_1, , , );
XD1_q_b[9]_clock_0 = CLOCK_50;
XD1_q_b[9]_clock_1 = CLOCK_50;
XD1_q_b[9]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[9]_PORT_B_data_out = MEMORY(XD1_q_b[9]_PORT_A_data_in_reg, , XD1_q_b[9]_PORT_A_address_reg, XD1_q_b[9]_PORT_B_address_reg, XD1_q_b[9]_PORT_A_write_enable_reg, , , XD1_q_b[9]_PORT_B_read_enable_reg, , , XD1_q_b[9]_clock_0, XD1_q_b[9]_clock_1, XD1_q_b[9]_clock_enable_0, , , , , );
XD1_q_b[9] = XD1_q_b[9]_PORT_B_data_out[0];


--SD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
SD1L30_adder_eqn = ( SD1_F_pc[8] ) + ( GND ) + ( SD1L27 );
SD1L30 = SUM(SD1L30_adder_eqn);

--SD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
SD1L31_adder_eqn = ( SD1_F_pc[8] ) + ( GND ) + ( SD1L27 );
SD1L31 = CARRY(SD1L31_adder_eqn);


--XD1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[10]_PORT_A_data_in = SD1L821;
XD1_q_b[10]_PORT_A_data_in_reg = DFFE(XD1_q_b[10]_PORT_A_data_in, XD1_q_b[10]_clock_0, , , );
XD1_q_b[10]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[10]_PORT_A_address_reg = DFFE(XD1_q_b[10]_PORT_A_address, XD1_q_b[10]_clock_0, , , );
XD1_q_b[10]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[10]_PORT_B_address_reg = DFFE(XD1_q_b[10]_PORT_B_address, XD1_q_b[10]_clock_1, , , );
XD1_q_b[10]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[10]_PORT_A_write_enable_reg = DFFE(XD1_q_b[10]_PORT_A_write_enable, XD1_q_b[10]_clock_0, , , );
XD1_q_b[10]_PORT_B_read_enable = VCC;
XD1_q_b[10]_PORT_B_read_enable_reg = DFFE(XD1_q_b[10]_PORT_B_read_enable, XD1_q_b[10]_clock_1, , , );
XD1_q_b[10]_clock_0 = CLOCK_50;
XD1_q_b[10]_clock_1 = CLOCK_50;
XD1_q_b[10]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[10]_PORT_B_data_out = MEMORY(XD1_q_b[10]_PORT_A_data_in_reg, , XD1_q_b[10]_PORT_A_address_reg, XD1_q_b[10]_PORT_B_address_reg, XD1_q_b[10]_PORT_A_write_enable_reg, , , XD1_q_b[10]_PORT_B_read_enable_reg, , , XD1_q_b[10]_clock_0, XD1_q_b[10]_clock_1, XD1_q_b[10]_clock_enable_0, , , , , );
XD1_q_b[10] = XD1_q_b[10]_PORT_B_data_out[0];


--SD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
SD1L34_adder_eqn = ( SD1_F_pc[9] ) + ( GND ) + ( SD1L31 );
SD1L34 = SUM(SD1L34_adder_eqn);

--SD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
SD1L35_adder_eqn = ( SD1_F_pc[9] ) + ( GND ) + ( SD1L31 );
SD1L35 = CARRY(SD1L35_adder_eqn);


--XD1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[11]_PORT_A_data_in = SD1L822;
XD1_q_b[11]_PORT_A_data_in_reg = DFFE(XD1_q_b[11]_PORT_A_data_in, XD1_q_b[11]_clock_0, , , );
XD1_q_b[11]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[11]_PORT_A_address_reg = DFFE(XD1_q_b[11]_PORT_A_address, XD1_q_b[11]_clock_0, , , );
XD1_q_b[11]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[11]_PORT_B_address_reg = DFFE(XD1_q_b[11]_PORT_B_address, XD1_q_b[11]_clock_1, , , );
XD1_q_b[11]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[11]_PORT_A_write_enable_reg = DFFE(XD1_q_b[11]_PORT_A_write_enable, XD1_q_b[11]_clock_0, , , );
XD1_q_b[11]_PORT_B_read_enable = VCC;
XD1_q_b[11]_PORT_B_read_enable_reg = DFFE(XD1_q_b[11]_PORT_B_read_enable, XD1_q_b[11]_clock_1, , , );
XD1_q_b[11]_clock_0 = CLOCK_50;
XD1_q_b[11]_clock_1 = CLOCK_50;
XD1_q_b[11]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[11]_PORT_B_data_out = MEMORY(XD1_q_b[11]_PORT_A_data_in_reg, , XD1_q_b[11]_PORT_A_address_reg, XD1_q_b[11]_PORT_B_address_reg, XD1_q_b[11]_PORT_A_write_enable_reg, , , XD1_q_b[11]_PORT_B_read_enable_reg, , , XD1_q_b[11]_clock_0, XD1_q_b[11]_clock_1, XD1_q_b[11]_clock_enable_0, , , , , );
XD1_q_b[11] = XD1_q_b[11]_PORT_B_data_out[0];


--SD1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

SD1_D_iw[17] = DFFEAS(SD1L616, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
SD1L38_adder_eqn = ( SD1_F_pc[10] ) + ( GND ) + ( SD1L35 );
SD1L38 = SUM(SD1L38_adder_eqn);

--SD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
SD1L39_adder_eqn = ( SD1_F_pc[10] ) + ( GND ) + ( SD1L35 );
SD1L39 = CARRY(SD1L39_adder_eqn);


--XD1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[12]_PORT_A_data_in = SD1L823;
XD1_q_b[12]_PORT_A_data_in_reg = DFFE(XD1_q_b[12]_PORT_A_data_in, XD1_q_b[12]_clock_0, , , );
XD1_q_b[12]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[12]_PORT_A_address_reg = DFFE(XD1_q_b[12]_PORT_A_address, XD1_q_b[12]_clock_0, , , );
XD1_q_b[12]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[12]_PORT_B_address_reg = DFFE(XD1_q_b[12]_PORT_B_address, XD1_q_b[12]_clock_1, , , );
XD1_q_b[12]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[12]_PORT_A_write_enable_reg = DFFE(XD1_q_b[12]_PORT_A_write_enable, XD1_q_b[12]_clock_0, , , );
XD1_q_b[12]_PORT_B_read_enable = VCC;
XD1_q_b[12]_PORT_B_read_enable_reg = DFFE(XD1_q_b[12]_PORT_B_read_enable, XD1_q_b[12]_clock_1, , , );
XD1_q_b[12]_clock_0 = CLOCK_50;
XD1_q_b[12]_clock_1 = CLOCK_50;
XD1_q_b[12]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[12]_PORT_B_data_out = MEMORY(XD1_q_b[12]_PORT_A_data_in_reg, , XD1_q_b[12]_PORT_A_address_reg, XD1_q_b[12]_PORT_B_address_reg, XD1_q_b[12]_PORT_A_write_enable_reg, , , XD1_q_b[12]_PORT_B_read_enable_reg, , , XD1_q_b[12]_clock_0, XD1_q_b[12]_clock_1, XD1_q_b[12]_clock_enable_0, , , , , );
XD1_q_b[12] = XD1_q_b[12]_PORT_B_data_out[0];


--SD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
SD1L42_adder_eqn = ( SD1_F_pc[12] ) + ( GND ) + ( SD1L55 );
SD1L42 = SUM(SD1L42_adder_eqn);

--SD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
SD1L43_adder_eqn = ( SD1_F_pc[12] ) + ( GND ) + ( SD1L55 );
SD1L43 = CARRY(SD1L43_adder_eqn);


--XD1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[14]_PORT_A_data_in = SD1L825;
XD1_q_b[14]_PORT_A_data_in_reg = DFFE(XD1_q_b[14]_PORT_A_data_in, XD1_q_b[14]_clock_0, , , );
XD1_q_b[14]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[14]_PORT_A_address_reg = DFFE(XD1_q_b[14]_PORT_A_address, XD1_q_b[14]_clock_0, , , );
XD1_q_b[14]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[14]_PORT_B_address_reg = DFFE(XD1_q_b[14]_PORT_B_address, XD1_q_b[14]_clock_1, , , );
XD1_q_b[14]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[14]_PORT_A_write_enable_reg = DFFE(XD1_q_b[14]_PORT_A_write_enable, XD1_q_b[14]_clock_0, , , );
XD1_q_b[14]_PORT_B_read_enable = VCC;
XD1_q_b[14]_PORT_B_read_enable_reg = DFFE(XD1_q_b[14]_PORT_B_read_enable, XD1_q_b[14]_clock_1, , , );
XD1_q_b[14]_clock_0 = CLOCK_50;
XD1_q_b[14]_clock_1 = CLOCK_50;
XD1_q_b[14]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[14]_PORT_B_data_out = MEMORY(XD1_q_b[14]_PORT_A_data_in_reg, , XD1_q_b[14]_PORT_A_address_reg, XD1_q_b[14]_PORT_B_address_reg, XD1_q_b[14]_PORT_A_write_enable_reg, , , XD1_q_b[14]_PORT_B_read_enable_reg, , , XD1_q_b[14]_clock_0, XD1_q_b[14]_clock_1, XD1_q_b[14]_clock_enable_0, , , , , );
XD1_q_b[14] = XD1_q_b[14]_PORT_B_data_out[0];


--SD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
SD1L46_adder_eqn = ( !SD1_F_pc[13] ) + ( GND ) + ( SD1L43 );
SD1L46 = SUM(SD1L46_adder_eqn);

--SD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
SD1L47_adder_eqn = ( !SD1_F_pc[13] ) + ( GND ) + ( SD1L43 );
SD1L47 = CARRY(SD1L47_adder_eqn);


--XD1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[15]_PORT_A_data_in = SD1L826;
XD1_q_b[15]_PORT_A_data_in_reg = DFFE(XD1_q_b[15]_PORT_A_data_in, XD1_q_b[15]_clock_0, , , );
XD1_q_b[15]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[15]_PORT_A_address_reg = DFFE(XD1_q_b[15]_PORT_A_address, XD1_q_b[15]_clock_0, , , );
XD1_q_b[15]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[15]_PORT_B_address_reg = DFFE(XD1_q_b[15]_PORT_B_address, XD1_q_b[15]_clock_1, , , );
XD1_q_b[15]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[15]_PORT_A_write_enable_reg = DFFE(XD1_q_b[15]_PORT_A_write_enable, XD1_q_b[15]_clock_0, , , );
XD1_q_b[15]_PORT_B_read_enable = VCC;
XD1_q_b[15]_PORT_B_read_enable_reg = DFFE(XD1_q_b[15]_PORT_B_read_enable, XD1_q_b[15]_clock_1, , , );
XD1_q_b[15]_clock_0 = CLOCK_50;
XD1_q_b[15]_clock_1 = CLOCK_50;
XD1_q_b[15]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[15]_PORT_B_data_out = MEMORY(XD1_q_b[15]_PORT_A_data_in_reg, , XD1_q_b[15]_PORT_A_address_reg, XD1_q_b[15]_PORT_B_address_reg, XD1_q_b[15]_PORT_A_write_enable_reg, , , XD1_q_b[15]_PORT_B_read_enable_reg, , , XD1_q_b[15]_clock_0, XD1_q_b[15]_clock_1, XD1_q_b[15]_clock_enable_0, , , , , );
XD1_q_b[15] = XD1_q_b[15]_PORT_B_data_out[0];


--SD1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

SD1_E_shift_rot_result[17] = DFFEAS(SD1L456, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[17],  ,  , SD1_E_new_inst);


--SD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
SD1L50_adder_eqn = ( SD1_F_pc[14] ) + ( GND ) + ( SD1L47 );
SD1L50 = SUM(SD1L50_adder_eqn);


--XD1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[16]_PORT_A_data_in = SD1L827;
XD1_q_b[16]_PORT_A_data_in_reg = DFFE(XD1_q_b[16]_PORT_A_data_in, XD1_q_b[16]_clock_0, , , );
XD1_q_b[16]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[16]_PORT_A_address_reg = DFFE(XD1_q_b[16]_PORT_A_address, XD1_q_b[16]_clock_0, , , );
XD1_q_b[16]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[16]_PORT_B_address_reg = DFFE(XD1_q_b[16]_PORT_B_address, XD1_q_b[16]_clock_1, , , );
XD1_q_b[16]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[16]_PORT_A_write_enable_reg = DFFE(XD1_q_b[16]_PORT_A_write_enable, XD1_q_b[16]_clock_0, , , );
XD1_q_b[16]_PORT_B_read_enable = VCC;
XD1_q_b[16]_PORT_B_read_enable_reg = DFFE(XD1_q_b[16]_PORT_B_read_enable, XD1_q_b[16]_clock_1, , , );
XD1_q_b[16]_clock_0 = CLOCK_50;
XD1_q_b[16]_clock_1 = CLOCK_50;
XD1_q_b[16]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[16]_PORT_B_data_out = MEMORY(XD1_q_b[16]_PORT_A_data_in_reg, , XD1_q_b[16]_PORT_A_address_reg, XD1_q_b[16]_PORT_B_address_reg, XD1_q_b[16]_PORT_A_write_enable_reg, , , XD1_q_b[16]_PORT_B_read_enable_reg, , , XD1_q_b[16]_clock_0, XD1_q_b[16]_clock_1, XD1_q_b[16]_clock_enable_0, , , , , );
XD1_q_b[16] = XD1_q_b[16]_PORT_B_data_out[0];


--SD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
SD1L54_adder_eqn = ( SD1_F_pc[11] ) + ( GND ) + ( SD1L39 );
SD1L54 = SUM(SD1L54_adder_eqn);

--SD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
SD1L55_adder_eqn = ( SD1_F_pc[11] ) + ( GND ) + ( SD1L39 );
SD1L55 = CARRY(SD1L55_adder_eqn);


--XD1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[13]_PORT_A_data_in = SD1L824;
XD1_q_b[13]_PORT_A_data_in_reg = DFFE(XD1_q_b[13]_PORT_A_data_in, XD1_q_b[13]_clock_0, , , );
XD1_q_b[13]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[13]_PORT_A_address_reg = DFFE(XD1_q_b[13]_PORT_A_address, XD1_q_b[13]_clock_0, , , );
XD1_q_b[13]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[13]_PORT_B_address_reg = DFFE(XD1_q_b[13]_PORT_B_address, XD1_q_b[13]_clock_1, , , );
XD1_q_b[13]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[13]_PORT_A_write_enable_reg = DFFE(XD1_q_b[13]_PORT_A_write_enable, XD1_q_b[13]_clock_0, , , );
XD1_q_b[13]_PORT_B_read_enable = VCC;
XD1_q_b[13]_PORT_B_read_enable_reg = DFFE(XD1_q_b[13]_PORT_B_read_enable, XD1_q_b[13]_clock_1, , , );
XD1_q_b[13]_clock_0 = CLOCK_50;
XD1_q_b[13]_clock_1 = CLOCK_50;
XD1_q_b[13]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[13]_PORT_B_data_out = MEMORY(XD1_q_b[13]_PORT_A_data_in_reg, , XD1_q_b[13]_PORT_A_address_reg, XD1_q_b[13]_PORT_B_address_reg, XD1_q_b[13]_PORT_A_write_enable_reg, , , XD1_q_b[13]_PORT_B_read_enable_reg, , , XD1_q_b[13]_clock_0, XD1_q_b[13]_clock_1, XD1_q_b[13]_clock_enable_0, , , , , );
XD1_q_b[13] = XD1_q_b[13]_PORT_B_data_out[0];


--SD1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

SD1_F_pc[9] = DFFEAS(SD1L655, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--SD1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

SD1_F_pc[10] = DFFEAS(SD1L656, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--SD1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

SD1_F_pc[11] = DFFEAS(SD1L657, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--SD1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

SD1_F_pc[12] = DFFEAS(SD1L658, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--SD1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
--register power-up is low

SD1_F_pc[14] = DFFEAS(SD1L660, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--SD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
SD1L58_adder_eqn = ( SD1_F_pc[3] ) + ( GND ) + ( SD1L11 );
SD1L58 = SUM(SD1L58_adder_eqn);

--SD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
SD1L59_adder_eqn = ( SD1_F_pc[3] ) + ( GND ) + ( SD1L11 );
SD1L59 = CARRY(SD1L59_adder_eqn);


--XD1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[5]_PORT_A_data_in = SD1L816;
XD1_q_b[5]_PORT_A_data_in_reg = DFFE(XD1_q_b[5]_PORT_A_data_in, XD1_q_b[5]_clock_0, , , );
XD1_q_b[5]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[5]_PORT_A_address_reg = DFFE(XD1_q_b[5]_PORT_A_address, XD1_q_b[5]_clock_0, , , );
XD1_q_b[5]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[5]_PORT_B_address_reg = DFFE(XD1_q_b[5]_PORT_B_address, XD1_q_b[5]_clock_1, , , );
XD1_q_b[5]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[5]_PORT_A_write_enable_reg = DFFE(XD1_q_b[5]_PORT_A_write_enable, XD1_q_b[5]_clock_0, , , );
XD1_q_b[5]_PORT_B_read_enable = VCC;
XD1_q_b[5]_PORT_B_read_enable_reg = DFFE(XD1_q_b[5]_PORT_B_read_enable, XD1_q_b[5]_clock_1, , , );
XD1_q_b[5]_clock_0 = CLOCK_50;
XD1_q_b[5]_clock_1 = CLOCK_50;
XD1_q_b[5]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[5]_PORT_B_data_out = MEMORY(XD1_q_b[5]_PORT_A_data_in_reg, , XD1_q_b[5]_PORT_A_address_reg, XD1_q_b[5]_PORT_B_address_reg, XD1_q_b[5]_PORT_A_write_enable_reg, , , XD1_q_b[5]_PORT_B_read_enable_reg, , , XD1_q_b[5]_clock_0, XD1_q_b[5]_clock_1, XD1_q_b[5]_clock_enable_0, , , , , );
XD1_q_b[5] = XD1_q_b[5]_PORT_B_data_out[0];


--SD1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

SD1_av_ld_byte0_data[0] = DFFEAS(FD1_src_data[0], CLOCK_50, !CC1_r_sync_rst,  , SD1L864, SD1_av_ld_byte1_data[0],  ,  , SD1L959);


--SD1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

SD1_W_alu_result[0] = DFFEAS(SD1L311, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

SD1_D_iw[22] = DFFEAS(SD1L621, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

SD1_D_iw[23] = DFFEAS(SD1L622, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

SD1_D_iw[24] = DFFEAS(SD1L623, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

SD1_D_iw[25] = DFFEAS(SD1L624, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

SD1_D_iw[26] = DFFEAS(SD1L625, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

SD1_av_ld_byte0_data[2] = DFFEAS(FD1_src_data[2], CLOCK_50, !CC1_r_sync_rst,  , SD1L864, SD1_av_ld_byte1_data[2],  ,  , SD1L959);


--XE1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[4]_PORT_A_data_in = UC2L24;
XE1_q_a[4]_PORT_A_data_in_reg = DFFE(XE1_q_a[4]_PORT_A_data_in, XE1_q_a[4]_clock_0, , , XE1_q_a[4]_clock_enable_0);
XE1_q_a[4]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[4]_PORT_A_address_reg = DFFE(XE1_q_a[4]_PORT_A_address, XE1_q_a[4]_clock_0, , , XE1_q_a[4]_clock_enable_0);
XE1_q_a[4]_PORT_A_write_enable = !BC1L2;
XE1_q_a[4]_PORT_A_write_enable_reg = DFFE(XE1_q_a[4]_PORT_A_write_enable, XE1_q_a[4]_clock_0, , , XE1_q_a[4]_clock_enable_0);
XE1_q_a[4]_PORT_A_read_enable = BC1L2;
XE1_q_a[4]_PORT_A_read_enable_reg = DFFE(XE1_q_a[4]_PORT_A_read_enable, XE1_q_a[4]_clock_0, , , XE1_q_a[4]_clock_enable_0);
XE1_q_a[4]_PORT_A_byte_mask = UC2_src_data[32];
XE1_q_a[4]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[4]_PORT_A_byte_mask, XE1_q_a[4]_clock_0, , , XE1_q_a[4]_clock_enable_0);
XE1_q_a[4]_clock_0 = CLOCK_50;
XE1_q_a[4]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[4]_PORT_A_data_out = MEMORY(XE1_q_a[4]_PORT_A_data_in_reg, , XE1_q_a[4]_PORT_A_address_reg, , XE1_q_a[4]_PORT_A_write_enable_reg, XE1_q_a[4]_PORT_A_read_enable_reg, , , XE1_q_a[4]_PORT_A_byte_mask_reg, , XE1_q_a[4]_clock_0, , XE1_q_a[4]_clock_enable_0, , , , , );
XE1_q_a[4] = XE1_q_a[4]_PORT_A_data_out[0];


--XE1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[0]_PORT_A_data_in = UC2L25;
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = !BC1L2;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = BC1L2;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = UC2_src_data[32];
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = CLOCK_50;
XE1_q_a[0]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[0] = XE1_q_a[0]_PORT_A_data_out[0];


--XE1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[1]_PORT_A_data_in = UC2L26;
XE1_q_a[1]_PORT_A_data_in_reg = DFFE(XE1_q_a[1]_PORT_A_data_in, XE1_q_a[1]_clock_0, , , XE1_q_a[1]_clock_enable_0);
XE1_q_a[1]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[1]_PORT_A_address_reg = DFFE(XE1_q_a[1]_PORT_A_address, XE1_q_a[1]_clock_0, , , XE1_q_a[1]_clock_enable_0);
XE1_q_a[1]_PORT_A_write_enable = !BC1L2;
XE1_q_a[1]_PORT_A_write_enable_reg = DFFE(XE1_q_a[1]_PORT_A_write_enable, XE1_q_a[1]_clock_0, , , XE1_q_a[1]_clock_enable_0);
XE1_q_a[1]_PORT_A_read_enable = BC1L2;
XE1_q_a[1]_PORT_A_read_enable_reg = DFFE(XE1_q_a[1]_PORT_A_read_enable, XE1_q_a[1]_clock_0, , , XE1_q_a[1]_clock_enable_0);
XE1_q_a[1]_PORT_A_byte_mask = UC2_src_data[32];
XE1_q_a[1]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[1]_PORT_A_byte_mask, XE1_q_a[1]_clock_0, , , XE1_q_a[1]_clock_enable_0);
XE1_q_a[1]_clock_0 = CLOCK_50;
XE1_q_a[1]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[1]_PORT_A_data_out = MEMORY(XE1_q_a[1]_PORT_A_data_in_reg, , XE1_q_a[1]_PORT_A_address_reg, , XE1_q_a[1]_PORT_A_write_enable_reg, XE1_q_a[1]_PORT_A_read_enable_reg, , , XE1_q_a[1]_PORT_A_byte_mask_reg, , XE1_q_a[1]_clock_0, , XE1_q_a[1]_clock_enable_0, , , , , );
XE1_q_a[1] = XE1_q_a[1]_PORT_A_data_out[0];


--XE1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[2]_PORT_A_data_in = UC2L27;
XE1_q_a[2]_PORT_A_data_in_reg = DFFE(XE1_q_a[2]_PORT_A_data_in, XE1_q_a[2]_clock_0, , , XE1_q_a[2]_clock_enable_0);
XE1_q_a[2]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[2]_PORT_A_address_reg = DFFE(XE1_q_a[2]_PORT_A_address, XE1_q_a[2]_clock_0, , , XE1_q_a[2]_clock_enable_0);
XE1_q_a[2]_PORT_A_write_enable = !BC1L2;
XE1_q_a[2]_PORT_A_write_enable_reg = DFFE(XE1_q_a[2]_PORT_A_write_enable, XE1_q_a[2]_clock_0, , , XE1_q_a[2]_clock_enable_0);
XE1_q_a[2]_PORT_A_read_enable = BC1L2;
XE1_q_a[2]_PORT_A_read_enable_reg = DFFE(XE1_q_a[2]_PORT_A_read_enable, XE1_q_a[2]_clock_0, , , XE1_q_a[2]_clock_enable_0);
XE1_q_a[2]_PORT_A_byte_mask = UC2_src_data[32];
XE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[2]_PORT_A_byte_mask, XE1_q_a[2]_clock_0, , , XE1_q_a[2]_clock_enable_0);
XE1_q_a[2]_clock_0 = CLOCK_50;
XE1_q_a[2]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[2]_PORT_A_data_out = MEMORY(XE1_q_a[2]_PORT_A_data_in_reg, , XE1_q_a[2]_PORT_A_address_reg, , XE1_q_a[2]_PORT_A_write_enable_reg, XE1_q_a[2]_PORT_A_read_enable_reg, , , XE1_q_a[2]_PORT_A_byte_mask_reg, , XE1_q_a[2]_clock_0, , XE1_q_a[2]_clock_enable_0, , , , , );
XE1_q_a[2] = XE1_q_a[2]_PORT_A_data_out[0];


--XE1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[3]_PORT_A_data_in = UC2L28;
XE1_q_a[3]_PORT_A_data_in_reg = DFFE(XE1_q_a[3]_PORT_A_data_in, XE1_q_a[3]_clock_0, , , XE1_q_a[3]_clock_enable_0);
XE1_q_a[3]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[3]_PORT_A_address_reg = DFFE(XE1_q_a[3]_PORT_A_address, XE1_q_a[3]_clock_0, , , XE1_q_a[3]_clock_enable_0);
XE1_q_a[3]_PORT_A_write_enable = !BC1L2;
XE1_q_a[3]_PORT_A_write_enable_reg = DFFE(XE1_q_a[3]_PORT_A_write_enable, XE1_q_a[3]_clock_0, , , XE1_q_a[3]_clock_enable_0);
XE1_q_a[3]_PORT_A_read_enable = BC1L2;
XE1_q_a[3]_PORT_A_read_enable_reg = DFFE(XE1_q_a[3]_PORT_A_read_enable, XE1_q_a[3]_clock_0, , , XE1_q_a[3]_clock_enable_0);
XE1_q_a[3]_PORT_A_byte_mask = UC2_src_data[32];
XE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[3]_PORT_A_byte_mask, XE1_q_a[3]_clock_0, , , XE1_q_a[3]_clock_enable_0);
XE1_q_a[3]_clock_0 = CLOCK_50;
XE1_q_a[3]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[3]_PORT_A_data_out = MEMORY(XE1_q_a[3]_PORT_A_data_in_reg, , XE1_q_a[3]_PORT_A_address_reg, , XE1_q_a[3]_PORT_A_write_enable_reg, XE1_q_a[3]_PORT_A_read_enable_reg, , , XE1_q_a[3]_PORT_A_byte_mask_reg, , XE1_q_a[3]_clock_0, , XE1_q_a[3]_clock_enable_0, , , , , );
XE1_q_a[3] = XE1_q_a[3]_PORT_A_data_out[0];


--SD1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

SD1_av_ld_byte0_data[3] = DFFEAS(FD1_src_data[3], CLOCK_50, !CC1_r_sync_rst,  , SD1L864, SD1_av_ld_byte1_data[3],  ,  , SD1L959);


--SD1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

SD1_av_ld_byte0_data[4] = DFFEAS(FD1_src_data[4], CLOCK_50, !CC1_r_sync_rst,  , SD1L864, SD1_av_ld_byte1_data[4],  ,  , SD1L959);


--SD1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

SD1_av_ld_byte0_data[5] = DFFEAS(FD1_src_data[5], CLOCK_50, !CC1_r_sync_rst,  , SD1L864, SD1_av_ld_byte1_data[5],  ,  , SD1L959);


--SD1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

SD1_av_ld_byte0_data[6] = DFFEAS(FD1_src_data[6], CLOCK_50, !CC1_r_sync_rst,  , SD1L864, SD1_av_ld_byte1_data[6],  ,  , SD1L959);


--SD1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

SD1_av_ld_byte0_data[7] = DFFEAS(FD1_src_data[7], CLOCK_50, !CC1_r_sync_rst,  , SD1L864, SD1_av_ld_byte1_data[7],  ,  , SD1L959);


--SD1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

SD1_av_ld_byte0_data[1] = DFFEAS(FD1_src_data[1], CLOCK_50, !CC1_r_sync_rst,  , SD1L864, SD1_av_ld_byte1_data[1],  ,  , SD1L959);


--SD1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

SD1_W_alu_result[1] = DFFEAS(SD1L312, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

SD1_W_alu_result[17] = DFFEAS(SD1L328, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

SD1_W_alu_result[18] = DFFEAS(SD1L329, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

SD1_W_alu_result[19] = DFFEAS(SD1L330, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

SD1_W_alu_result[20] = DFFEAS(SD1L331, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

SD1_W_alu_result[21] = DFFEAS(SD1L332, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

SD1_W_alu_result[22] = DFFEAS(SD1L333, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

SD1_W_alu_result[23] = DFFEAS(SD1L334, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

SD1_av_ld_byte3_data[0] = DFFEAS(FD1_src_data[24], CLOCK_50, !CC1_r_sync_rst,  , !SD1L959, SD1L849,  ,  , SD1_av_ld_aligning_data);


--SD1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

SD1_W_alu_result[24] = DFFEAS(SD1L335, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

SD1_av_ld_byte3_data[1] = DFFEAS(FD1_src_data[25], CLOCK_50, !CC1_r_sync_rst,  , !SD1L959, SD1L849,  ,  , SD1_av_ld_aligning_data);


--SD1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

SD1_W_alu_result[25] = DFFEAS(SD1L336, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

SD1_av_ld_byte3_data[2] = DFFEAS(FD1_src_data[26], CLOCK_50, !CC1_r_sync_rst,  , !SD1L959, SD1L849,  ,  , SD1_av_ld_aligning_data);


--SD1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

SD1_W_alu_result[26] = DFFEAS(SD1L337, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

SD1_av_ld_byte3_data[3] = DFFEAS(FD1_src_data[27], CLOCK_50, !CC1_r_sync_rst,  , !SD1L959, SD1L849,  ,  , SD1_av_ld_aligning_data);


--SD1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

SD1_W_alu_result[27] = DFFEAS(SD1L338, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

SD1_av_ld_byte3_data[4] = DFFEAS(FD1_src_data[28], CLOCK_50, !CC1_r_sync_rst,  , !SD1L959, SD1L849,  ,  , SD1_av_ld_aligning_data);


--SD1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

SD1_W_alu_result[28] = DFFEAS(SD1L339, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

SD1_av_ld_byte3_data[5] = DFFEAS(FD1_src_data[29], CLOCK_50, !CC1_r_sync_rst,  , !SD1L959, SD1L849,  ,  , SD1_av_ld_aligning_data);


--SD1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

SD1_W_alu_result[29] = DFFEAS(SD1L340, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

SD1_av_ld_byte3_data[6] = DFFEAS(FD1_src_data[30], CLOCK_50, !CC1_r_sync_rst,  , !SD1L959, SD1L849,  ,  , SD1_av_ld_aligning_data);


--SD1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

SD1_W_alu_result[30] = DFFEAS(SD1L341, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--SD1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

SD1_av_ld_byte3_data[7] = DFFEAS(FD1_src_data[31], CLOCK_50, !CC1_r_sync_rst,  , !SD1L959, SD1L849,  ,  , SD1_av_ld_aligning_data);


--SD1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

SD1_W_alu_result[31] = DFFEAS(SD1L342, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L343,  );


--EC1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

EC1_count[1] = AMPP_FUNCTION(A1L13, EC1_count[0], !A1L5, !A1L11, EC1L57);


--EC1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

EC1_td_shift[9] = AMPP_FUNCTION(A1L13, EC1L70, !A1L5, !A1L11, EC1L57);


--NE1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

NE1_sr[2] = DFFEAS(NE1L58, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--AE1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

AE1_break_readreg[0] = DFFEAS(ME1_jdo[0], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--XE1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[11]_PORT_A_data_in = UC2L29;
XE1_q_a[11]_PORT_A_data_in_reg = DFFE(XE1_q_a[11]_PORT_A_data_in, XE1_q_a[11]_clock_0, , , XE1_q_a[11]_clock_enable_0);
XE1_q_a[11]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[11]_PORT_A_address_reg = DFFE(XE1_q_a[11]_PORT_A_address, XE1_q_a[11]_clock_0, , , XE1_q_a[11]_clock_enable_0);
XE1_q_a[11]_PORT_A_write_enable = !BC1L2;
XE1_q_a[11]_PORT_A_write_enable_reg = DFFE(XE1_q_a[11]_PORT_A_write_enable, XE1_q_a[11]_clock_0, , , XE1_q_a[11]_clock_enable_0);
XE1_q_a[11]_PORT_A_read_enable = BC1L2;
XE1_q_a[11]_PORT_A_read_enable_reg = DFFE(XE1_q_a[11]_PORT_A_read_enable, XE1_q_a[11]_clock_0, , , XE1_q_a[11]_clock_enable_0);
XE1_q_a[11]_PORT_A_byte_mask = UC2_src_data[33];
XE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[11]_PORT_A_byte_mask, XE1_q_a[11]_clock_0, , , XE1_q_a[11]_clock_enable_0);
XE1_q_a[11]_clock_0 = CLOCK_50;
XE1_q_a[11]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[11]_PORT_A_data_out = MEMORY(XE1_q_a[11]_PORT_A_data_in_reg, , XE1_q_a[11]_PORT_A_address_reg, , XE1_q_a[11]_PORT_A_write_enable_reg, XE1_q_a[11]_PORT_A_read_enable_reg, , , XE1_q_a[11]_PORT_A_byte_mask_reg, , XE1_q_a[11]_clock_0, , XE1_q_a[11]_clock_enable_0, , , , , );
XE1_q_a[11] = XE1_q_a[11]_PORT_A_data_out[0];


--XE1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[12]_PORT_A_data_in = UC2L30;
XE1_q_a[12]_PORT_A_data_in_reg = DFFE(XE1_q_a[12]_PORT_A_data_in, XE1_q_a[12]_clock_0, , , XE1_q_a[12]_clock_enable_0);
XE1_q_a[12]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[12]_PORT_A_address_reg = DFFE(XE1_q_a[12]_PORT_A_address, XE1_q_a[12]_clock_0, , , XE1_q_a[12]_clock_enable_0);
XE1_q_a[12]_PORT_A_write_enable = !BC1L2;
XE1_q_a[12]_PORT_A_write_enable_reg = DFFE(XE1_q_a[12]_PORT_A_write_enable, XE1_q_a[12]_clock_0, , , XE1_q_a[12]_clock_enable_0);
XE1_q_a[12]_PORT_A_read_enable = BC1L2;
XE1_q_a[12]_PORT_A_read_enable_reg = DFFE(XE1_q_a[12]_PORT_A_read_enable, XE1_q_a[12]_clock_0, , , XE1_q_a[12]_clock_enable_0);
XE1_q_a[12]_PORT_A_byte_mask = UC2_src_data[33];
XE1_q_a[12]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[12]_PORT_A_byte_mask, XE1_q_a[12]_clock_0, , , XE1_q_a[12]_clock_enable_0);
XE1_q_a[12]_clock_0 = CLOCK_50;
XE1_q_a[12]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[12]_PORT_A_data_out = MEMORY(XE1_q_a[12]_PORT_A_data_in_reg, , XE1_q_a[12]_PORT_A_address_reg, , XE1_q_a[12]_PORT_A_write_enable_reg, XE1_q_a[12]_PORT_A_read_enable_reg, , , XE1_q_a[12]_PORT_A_byte_mask_reg, , XE1_q_a[12]_clock_0, , XE1_q_a[12]_clock_enable_0, , , , , );
XE1_q_a[12] = XE1_q_a[12]_PORT_A_data_out[0];


--XE1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[13]_PORT_A_data_in = UC2L31;
XE1_q_a[13]_PORT_A_data_in_reg = DFFE(XE1_q_a[13]_PORT_A_data_in, XE1_q_a[13]_clock_0, , , XE1_q_a[13]_clock_enable_0);
XE1_q_a[13]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[13]_PORT_A_address_reg = DFFE(XE1_q_a[13]_PORT_A_address, XE1_q_a[13]_clock_0, , , XE1_q_a[13]_clock_enable_0);
XE1_q_a[13]_PORT_A_write_enable = !BC1L2;
XE1_q_a[13]_PORT_A_write_enable_reg = DFFE(XE1_q_a[13]_PORT_A_write_enable, XE1_q_a[13]_clock_0, , , XE1_q_a[13]_clock_enable_0);
XE1_q_a[13]_PORT_A_read_enable = BC1L2;
XE1_q_a[13]_PORT_A_read_enable_reg = DFFE(XE1_q_a[13]_PORT_A_read_enable, XE1_q_a[13]_clock_0, , , XE1_q_a[13]_clock_enable_0);
XE1_q_a[13]_PORT_A_byte_mask = UC2_src_data[33];
XE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[13]_PORT_A_byte_mask, XE1_q_a[13]_clock_0, , , XE1_q_a[13]_clock_enable_0);
XE1_q_a[13]_clock_0 = CLOCK_50;
XE1_q_a[13]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[13]_PORT_A_data_out = MEMORY(XE1_q_a[13]_PORT_A_data_in_reg, , XE1_q_a[13]_PORT_A_address_reg, , XE1_q_a[13]_PORT_A_write_enable_reg, XE1_q_a[13]_PORT_A_read_enable_reg, , , XE1_q_a[13]_PORT_A_byte_mask_reg, , XE1_q_a[13]_clock_0, , XE1_q_a[13]_clock_enable_0, , , , , );
XE1_q_a[13] = XE1_q_a[13]_PORT_A_data_out[0];


--XE1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[14]_PORT_A_data_in = UC2L32;
XE1_q_a[14]_PORT_A_data_in_reg = DFFE(XE1_q_a[14]_PORT_A_data_in, XE1_q_a[14]_clock_0, , , XE1_q_a[14]_clock_enable_0);
XE1_q_a[14]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[14]_PORT_A_address_reg = DFFE(XE1_q_a[14]_PORT_A_address, XE1_q_a[14]_clock_0, , , XE1_q_a[14]_clock_enable_0);
XE1_q_a[14]_PORT_A_write_enable = !BC1L2;
XE1_q_a[14]_PORT_A_write_enable_reg = DFFE(XE1_q_a[14]_PORT_A_write_enable, XE1_q_a[14]_clock_0, , , XE1_q_a[14]_clock_enable_0);
XE1_q_a[14]_PORT_A_read_enable = BC1L2;
XE1_q_a[14]_PORT_A_read_enable_reg = DFFE(XE1_q_a[14]_PORT_A_read_enable, XE1_q_a[14]_clock_0, , , XE1_q_a[14]_clock_enable_0);
XE1_q_a[14]_PORT_A_byte_mask = UC2_src_data[33];
XE1_q_a[14]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[14]_PORT_A_byte_mask, XE1_q_a[14]_clock_0, , , XE1_q_a[14]_clock_enable_0);
XE1_q_a[14]_clock_0 = CLOCK_50;
XE1_q_a[14]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[14]_PORT_A_data_out = MEMORY(XE1_q_a[14]_PORT_A_data_in_reg, , XE1_q_a[14]_PORT_A_address_reg, , XE1_q_a[14]_PORT_A_write_enable_reg, XE1_q_a[14]_PORT_A_read_enable_reg, , , XE1_q_a[14]_PORT_A_byte_mask_reg, , XE1_q_a[14]_clock_0, , XE1_q_a[14]_clock_enable_0, , , , , );
XE1_q_a[14] = XE1_q_a[14]_PORT_A_data_out[0];


--XE1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[15]_PORT_A_data_in = UC2L33;
XE1_q_a[15]_PORT_A_data_in_reg = DFFE(XE1_q_a[15]_PORT_A_data_in, XE1_q_a[15]_clock_0, , , XE1_q_a[15]_clock_enable_0);
XE1_q_a[15]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[15]_PORT_A_address_reg = DFFE(XE1_q_a[15]_PORT_A_address, XE1_q_a[15]_clock_0, , , XE1_q_a[15]_clock_enable_0);
XE1_q_a[15]_PORT_A_write_enable = !BC1L2;
XE1_q_a[15]_PORT_A_write_enable_reg = DFFE(XE1_q_a[15]_PORT_A_write_enable, XE1_q_a[15]_clock_0, , , XE1_q_a[15]_clock_enable_0);
XE1_q_a[15]_PORT_A_read_enable = BC1L2;
XE1_q_a[15]_PORT_A_read_enable_reg = DFFE(XE1_q_a[15]_PORT_A_read_enable, XE1_q_a[15]_clock_0, , , XE1_q_a[15]_clock_enable_0);
XE1_q_a[15]_PORT_A_byte_mask = UC2_src_data[33];
XE1_q_a[15]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[15]_PORT_A_byte_mask, XE1_q_a[15]_clock_0, , , XE1_q_a[15]_clock_enable_0);
XE1_q_a[15]_clock_0 = CLOCK_50;
XE1_q_a[15]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[15]_PORT_A_data_out = MEMORY(XE1_q_a[15]_PORT_A_data_in_reg, , XE1_q_a[15]_PORT_A_address_reg, , XE1_q_a[15]_PORT_A_write_enable_reg, XE1_q_a[15]_PORT_A_read_enable_reg, , , XE1_q_a[15]_PORT_A_byte_mask_reg, , XE1_q_a[15]_clock_0, , XE1_q_a[15]_clock_enable_0, , , , , );
XE1_q_a[15] = XE1_q_a[15]_PORT_A_data_out[0];


--XE1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[16]_PORT_A_data_in = UC2L34;
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = !BC1L2;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = BC1L2;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = UC2_src_data[34];
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = CLOCK_50;
XE1_q_a[16]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[16] = XE1_q_a[16]_PORT_A_data_out[0];


--XE1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[5]_PORT_A_data_in = UC2L35;
XE1_q_a[5]_PORT_A_data_in_reg = DFFE(XE1_q_a[5]_PORT_A_data_in, XE1_q_a[5]_clock_0, , , XE1_q_a[5]_clock_enable_0);
XE1_q_a[5]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[5]_PORT_A_address_reg = DFFE(XE1_q_a[5]_PORT_A_address, XE1_q_a[5]_clock_0, , , XE1_q_a[5]_clock_enable_0);
XE1_q_a[5]_PORT_A_write_enable = !BC1L2;
XE1_q_a[5]_PORT_A_write_enable_reg = DFFE(XE1_q_a[5]_PORT_A_write_enable, XE1_q_a[5]_clock_0, , , XE1_q_a[5]_clock_enable_0);
XE1_q_a[5]_PORT_A_read_enable = BC1L2;
XE1_q_a[5]_PORT_A_read_enable_reg = DFFE(XE1_q_a[5]_PORT_A_read_enable, XE1_q_a[5]_clock_0, , , XE1_q_a[5]_clock_enable_0);
XE1_q_a[5]_PORT_A_byte_mask = UC2_src_data[32];
XE1_q_a[5]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[5]_PORT_A_byte_mask, XE1_q_a[5]_clock_0, , , XE1_q_a[5]_clock_enable_0);
XE1_q_a[5]_clock_0 = CLOCK_50;
XE1_q_a[5]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[5]_PORT_A_data_out = MEMORY(XE1_q_a[5]_PORT_A_data_in_reg, , XE1_q_a[5]_PORT_A_address_reg, , XE1_q_a[5]_PORT_A_write_enable_reg, XE1_q_a[5]_PORT_A_read_enable_reg, , , XE1_q_a[5]_PORT_A_byte_mask_reg, , XE1_q_a[5]_clock_0, , XE1_q_a[5]_clock_enable_0, , , , , );
XE1_q_a[5] = XE1_q_a[5]_PORT_A_data_out[0];


--SD1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

SD1_E_shift_rot_result[0] = DFFEAS(SD1L439, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[0],  ,  , SD1_E_new_inst);


--SD1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

SD1_E_src1[1] = DFFEAS(XD1_q_b[1], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

SD1_E_shift_rot_cnt[4] = DFFEAS(SD1L197, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src2[4],  ,  , SD1_E_new_inst);


--SD1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

SD1_E_shift_rot_cnt[3] = DFFEAS(SD1L198, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src2[3],  ,  , SD1_E_new_inst);


--SD1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

SD1_E_shift_rot_cnt[2] = DFFEAS(SD1L199, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src2[2],  ,  , SD1_E_new_inst);


--SD1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

SD1_E_shift_rot_cnt[1] = DFFEAS(SD1L200, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src2[1],  ,  , SD1_E_new_inst);


--SD1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

SD1_E_shift_rot_cnt[0] = DFFEAS(SD1_E_src2[0], CLOCK_50, !CC1_r_sync_rst,  ,  , SD1L399,  ,  , !SD1_E_new_inst);


--SD1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

SD1_F_pc[0] = DFFEAS(SD1L647, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--XE1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[6]_PORT_A_data_in = UC2L36;
XE1_q_a[6]_PORT_A_data_in_reg = DFFE(XE1_q_a[6]_PORT_A_data_in, XE1_q_a[6]_clock_0, , , XE1_q_a[6]_clock_enable_0);
XE1_q_a[6]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[6]_PORT_A_address_reg = DFFE(XE1_q_a[6]_PORT_A_address, XE1_q_a[6]_clock_0, , , XE1_q_a[6]_clock_enable_0);
XE1_q_a[6]_PORT_A_write_enable = !BC1L2;
XE1_q_a[6]_PORT_A_write_enable_reg = DFFE(XE1_q_a[6]_PORT_A_write_enable, XE1_q_a[6]_clock_0, , , XE1_q_a[6]_clock_enable_0);
XE1_q_a[6]_PORT_A_read_enable = BC1L2;
XE1_q_a[6]_PORT_A_read_enable_reg = DFFE(XE1_q_a[6]_PORT_A_read_enable, XE1_q_a[6]_clock_0, , , XE1_q_a[6]_clock_enable_0);
XE1_q_a[6]_PORT_A_byte_mask = UC2_src_data[32];
XE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[6]_PORT_A_byte_mask, XE1_q_a[6]_clock_0, , , XE1_q_a[6]_clock_enable_0);
XE1_q_a[6]_clock_0 = CLOCK_50;
XE1_q_a[6]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[6]_PORT_A_data_out = MEMORY(XE1_q_a[6]_PORT_A_data_in_reg, , XE1_q_a[6]_PORT_A_address_reg, , XE1_q_a[6]_PORT_A_write_enable_reg, XE1_q_a[6]_PORT_A_read_enable_reg, , , XE1_q_a[6]_PORT_A_byte_mask_reg, , XE1_q_a[6]_clock_0, , XE1_q_a[6]_clock_enable_0, , , , , );
XE1_q_a[6] = XE1_q_a[6]_PORT_A_data_out[0];


--SD1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

SD1_D_iw[27] = DFFEAS(SD1L626, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

SD1_D_iw[28] = DFFEAS(SD1L627, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

SD1_D_iw[29] = DFFEAS(SD1L628, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

SD1_D_iw[30] = DFFEAS(SD1L629, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--SD1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

SD1_D_iw[31] = DFFEAS(SD1L630, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  , SD1L1009,  );


--XE1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[8]_PORT_A_data_in = UC2L37;
XE1_q_a[8]_PORT_A_data_in_reg = DFFE(XE1_q_a[8]_PORT_A_data_in, XE1_q_a[8]_clock_0, , , XE1_q_a[8]_clock_enable_0);
XE1_q_a[8]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[8]_PORT_A_address_reg = DFFE(XE1_q_a[8]_PORT_A_address, XE1_q_a[8]_clock_0, , , XE1_q_a[8]_clock_enable_0);
XE1_q_a[8]_PORT_A_write_enable = !BC1L2;
XE1_q_a[8]_PORT_A_write_enable_reg = DFFE(XE1_q_a[8]_PORT_A_write_enable, XE1_q_a[8]_clock_0, , , XE1_q_a[8]_clock_enable_0);
XE1_q_a[8]_PORT_A_read_enable = BC1L2;
XE1_q_a[8]_PORT_A_read_enable_reg = DFFE(XE1_q_a[8]_PORT_A_read_enable, XE1_q_a[8]_clock_0, , , XE1_q_a[8]_clock_enable_0);
XE1_q_a[8]_PORT_A_byte_mask = UC2_src_data[33];
XE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[8]_PORT_A_byte_mask, XE1_q_a[8]_clock_0, , , XE1_q_a[8]_clock_enable_0);
XE1_q_a[8]_clock_0 = CLOCK_50;
XE1_q_a[8]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[8]_PORT_A_data_out = MEMORY(XE1_q_a[8]_PORT_A_data_in_reg, , XE1_q_a[8]_PORT_A_address_reg, , XE1_q_a[8]_PORT_A_write_enable_reg, XE1_q_a[8]_PORT_A_read_enable_reg, , , XE1_q_a[8]_PORT_A_byte_mask_reg, , XE1_q_a[8]_clock_0, , XE1_q_a[8]_clock_enable_0, , , , , );
XE1_q_a[8] = XE1_q_a[8]_PORT_A_data_out[0];


--SD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
SD1L126_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[0]) ) + ( SD1_E_src1[0] ) + ( SD1L195 );
SD1L126 = SUM(SD1L126_adder_eqn);

--SD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
SD1L127_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[0]) ) + ( SD1_E_src1[0] ) + ( SD1L195 );
SD1L127 = CARRY(SD1L127_adder_eqn);


--SD1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

SD1_F_pc[1] = DFFEAS(SD1L648, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--XE1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[7]_PORT_A_data_in = UC2L38;
XE1_q_a[7]_PORT_A_data_in_reg = DFFE(XE1_q_a[7]_PORT_A_data_in, XE1_q_a[7]_clock_0, , , XE1_q_a[7]_clock_enable_0);
XE1_q_a[7]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[7]_PORT_A_address_reg = DFFE(XE1_q_a[7]_PORT_A_address, XE1_q_a[7]_clock_0, , , XE1_q_a[7]_clock_enable_0);
XE1_q_a[7]_PORT_A_write_enable = !BC1L2;
XE1_q_a[7]_PORT_A_write_enable_reg = DFFE(XE1_q_a[7]_PORT_A_write_enable, XE1_q_a[7]_clock_0, , , XE1_q_a[7]_clock_enable_0);
XE1_q_a[7]_PORT_A_read_enable = BC1L2;
XE1_q_a[7]_PORT_A_read_enable_reg = DFFE(XE1_q_a[7]_PORT_A_read_enable, XE1_q_a[7]_clock_0, , , XE1_q_a[7]_clock_enable_0);
XE1_q_a[7]_PORT_A_byte_mask = UC2_src_data[32];
XE1_q_a[7]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[7]_PORT_A_byte_mask, XE1_q_a[7]_clock_0, , , XE1_q_a[7]_clock_enable_0);
XE1_q_a[7]_clock_0 = CLOCK_50;
XE1_q_a[7]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[7]_PORT_A_data_out = MEMORY(XE1_q_a[7]_PORT_A_data_in_reg, , XE1_q_a[7]_PORT_A_address_reg, , XE1_q_a[7]_PORT_A_write_enable_reg, XE1_q_a[7]_PORT_A_read_enable_reg, , , XE1_q_a[7]_PORT_A_byte_mask_reg, , XE1_q_a[7]_clock_0, , XE1_q_a[7]_clock_enable_0, , , , , );
XE1_q_a[7] = XE1_q_a[7]_PORT_A_data_out[0];


--XE1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[9]_PORT_A_data_in = UC2L39;
XE1_q_a[9]_PORT_A_data_in_reg = DFFE(XE1_q_a[9]_PORT_A_data_in, XE1_q_a[9]_clock_0, , , XE1_q_a[9]_clock_enable_0);
XE1_q_a[9]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[9]_PORT_A_address_reg = DFFE(XE1_q_a[9]_PORT_A_address, XE1_q_a[9]_clock_0, , , XE1_q_a[9]_clock_enable_0);
XE1_q_a[9]_PORT_A_write_enable = !BC1L2;
XE1_q_a[9]_PORT_A_write_enable_reg = DFFE(XE1_q_a[9]_PORT_A_write_enable, XE1_q_a[9]_clock_0, , , XE1_q_a[9]_clock_enable_0);
XE1_q_a[9]_PORT_A_read_enable = BC1L2;
XE1_q_a[9]_PORT_A_read_enable_reg = DFFE(XE1_q_a[9]_PORT_A_read_enable, XE1_q_a[9]_clock_0, , , XE1_q_a[9]_clock_enable_0);
XE1_q_a[9]_PORT_A_byte_mask = UC2_src_data[33];
XE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[9]_PORT_A_byte_mask, XE1_q_a[9]_clock_0, , , XE1_q_a[9]_clock_enable_0);
XE1_q_a[9]_clock_0 = CLOCK_50;
XE1_q_a[9]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[9]_PORT_A_data_out = MEMORY(XE1_q_a[9]_PORT_A_data_in_reg, , XE1_q_a[9]_PORT_A_address_reg, , XE1_q_a[9]_PORT_A_write_enable_reg, XE1_q_a[9]_PORT_A_read_enable_reg, , , XE1_q_a[9]_PORT_A_byte_mask_reg, , XE1_q_a[9]_clock_0, , XE1_q_a[9]_clock_enable_0, , , , , );
XE1_q_a[9] = XE1_q_a[9]_PORT_A_data_out[0];


--SD1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

SD1_F_pc[2] = DFFEAS(SD1L649, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--XE1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[10]_PORT_A_data_in = UC2L40;
XE1_q_a[10]_PORT_A_data_in_reg = DFFE(XE1_q_a[10]_PORT_A_data_in, XE1_q_a[10]_clock_0, , , XE1_q_a[10]_clock_enable_0);
XE1_q_a[10]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[10]_PORT_A_address_reg = DFFE(XE1_q_a[10]_PORT_A_address, XE1_q_a[10]_clock_0, , , XE1_q_a[10]_clock_enable_0);
XE1_q_a[10]_PORT_A_write_enable = !BC1L2;
XE1_q_a[10]_PORT_A_write_enable_reg = DFFE(XE1_q_a[10]_PORT_A_write_enable, XE1_q_a[10]_clock_0, , , XE1_q_a[10]_clock_enable_0);
XE1_q_a[10]_PORT_A_read_enable = BC1L2;
XE1_q_a[10]_PORT_A_read_enable_reg = DFFE(XE1_q_a[10]_PORT_A_read_enable, XE1_q_a[10]_clock_0, , , XE1_q_a[10]_clock_enable_0);
XE1_q_a[10]_PORT_A_byte_mask = UC2_src_data[33];
XE1_q_a[10]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[10]_PORT_A_byte_mask, XE1_q_a[10]_clock_0, , , XE1_q_a[10]_clock_enable_0);
XE1_q_a[10]_clock_0 = CLOCK_50;
XE1_q_a[10]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[10]_PORT_A_data_out = MEMORY(XE1_q_a[10]_PORT_A_data_in_reg, , XE1_q_a[10]_PORT_A_address_reg, , XE1_q_a[10]_PORT_A_write_enable_reg, XE1_q_a[10]_PORT_A_read_enable_reg, , , XE1_q_a[10]_PORT_A_byte_mask_reg, , XE1_q_a[10]_clock_0, , XE1_q_a[10]_clock_enable_0, , , , , );
XE1_q_a[10] = XE1_q_a[10]_PORT_A_data_out[0];


--SD1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

SD1_F_pc[4] = DFFEAS(SD1L650, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--SD1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

SD1_F_pc[5] = DFFEAS(SD1L651, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--SD1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

SD1_F_pc[6] = DFFEAS(SD1L652, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--SD1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

SD1_F_pc[7] = DFFEAS(SD1L653, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--SD1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

SD1_F_pc[8] = DFFEAS(SD1L654, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  , SD1_R_ctrl_exception,  );


--XE1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[17]_PORT_A_data_in = UC2L41;
XE1_q_a[17]_PORT_A_data_in_reg = DFFE(XE1_q_a[17]_PORT_A_data_in, XE1_q_a[17]_clock_0, , , XE1_q_a[17]_clock_enable_0);
XE1_q_a[17]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[17]_PORT_A_address_reg = DFFE(XE1_q_a[17]_PORT_A_address, XE1_q_a[17]_clock_0, , , XE1_q_a[17]_clock_enable_0);
XE1_q_a[17]_PORT_A_write_enable = !BC1L2;
XE1_q_a[17]_PORT_A_write_enable_reg = DFFE(XE1_q_a[17]_PORT_A_write_enable, XE1_q_a[17]_clock_0, , , XE1_q_a[17]_clock_enable_0);
XE1_q_a[17]_PORT_A_read_enable = BC1L2;
XE1_q_a[17]_PORT_A_read_enable_reg = DFFE(XE1_q_a[17]_PORT_A_read_enable, XE1_q_a[17]_clock_0, , , XE1_q_a[17]_clock_enable_0);
XE1_q_a[17]_PORT_A_byte_mask = UC2_src_data[34];
XE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[17]_PORT_A_byte_mask, XE1_q_a[17]_clock_0, , , XE1_q_a[17]_clock_enable_0);
XE1_q_a[17]_clock_0 = CLOCK_50;
XE1_q_a[17]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[17]_PORT_A_data_out = MEMORY(XE1_q_a[17]_PORT_A_data_in_reg, , XE1_q_a[17]_PORT_A_address_reg, , XE1_q_a[17]_PORT_A_write_enable_reg, XE1_q_a[17]_PORT_A_read_enable_reg, , , XE1_q_a[17]_PORT_A_byte_mask_reg, , XE1_q_a[17]_clock_0, , XE1_q_a[17]_clock_enable_0, , , , , );
XE1_q_a[17] = XE1_q_a[17]_PORT_A_data_out[0];


--XE1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[18]_PORT_A_data_in = UC2L42;
XE1_q_a[18]_PORT_A_data_in_reg = DFFE(XE1_q_a[18]_PORT_A_data_in, XE1_q_a[18]_clock_0, , , XE1_q_a[18]_clock_enable_0);
XE1_q_a[18]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[18]_PORT_A_address_reg = DFFE(XE1_q_a[18]_PORT_A_address, XE1_q_a[18]_clock_0, , , XE1_q_a[18]_clock_enable_0);
XE1_q_a[18]_PORT_A_write_enable = !BC1L2;
XE1_q_a[18]_PORT_A_write_enable_reg = DFFE(XE1_q_a[18]_PORT_A_write_enable, XE1_q_a[18]_clock_0, , , XE1_q_a[18]_clock_enable_0);
XE1_q_a[18]_PORT_A_read_enable = BC1L2;
XE1_q_a[18]_PORT_A_read_enable_reg = DFFE(XE1_q_a[18]_PORT_A_read_enable, XE1_q_a[18]_clock_0, , , XE1_q_a[18]_clock_enable_0);
XE1_q_a[18]_PORT_A_byte_mask = UC2_src_data[34];
XE1_q_a[18]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[18]_PORT_A_byte_mask, XE1_q_a[18]_clock_0, , , XE1_q_a[18]_clock_enable_0);
XE1_q_a[18]_clock_0 = CLOCK_50;
XE1_q_a[18]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[18]_PORT_A_data_out = MEMORY(XE1_q_a[18]_PORT_A_data_in_reg, , XE1_q_a[18]_PORT_A_address_reg, , XE1_q_a[18]_PORT_A_write_enable_reg, XE1_q_a[18]_PORT_A_read_enable_reg, , , XE1_q_a[18]_PORT_A_byte_mask_reg, , XE1_q_a[18]_clock_0, , XE1_q_a[18]_clock_enable_0, , , , , );
XE1_q_a[18] = XE1_q_a[18]_PORT_A_data_out[0];


--XE1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[20]_PORT_A_data_in = UC2L43;
XE1_q_a[20]_PORT_A_data_in_reg = DFFE(XE1_q_a[20]_PORT_A_data_in, XE1_q_a[20]_clock_0, , , XE1_q_a[20]_clock_enable_0);
XE1_q_a[20]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[20]_PORT_A_address_reg = DFFE(XE1_q_a[20]_PORT_A_address, XE1_q_a[20]_clock_0, , , XE1_q_a[20]_clock_enable_0);
XE1_q_a[20]_PORT_A_write_enable = !BC1L2;
XE1_q_a[20]_PORT_A_write_enable_reg = DFFE(XE1_q_a[20]_PORT_A_write_enable, XE1_q_a[20]_clock_0, , , XE1_q_a[20]_clock_enable_0);
XE1_q_a[20]_PORT_A_read_enable = BC1L2;
XE1_q_a[20]_PORT_A_read_enable_reg = DFFE(XE1_q_a[20]_PORT_A_read_enable, XE1_q_a[20]_clock_0, , , XE1_q_a[20]_clock_enable_0);
XE1_q_a[20]_PORT_A_byte_mask = UC2_src_data[34];
XE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[20]_PORT_A_byte_mask, XE1_q_a[20]_clock_0, , , XE1_q_a[20]_clock_enable_0);
XE1_q_a[20]_clock_0 = CLOCK_50;
XE1_q_a[20]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[20]_PORT_A_data_out = MEMORY(XE1_q_a[20]_PORT_A_data_in_reg, , XE1_q_a[20]_PORT_A_address_reg, , XE1_q_a[20]_PORT_A_write_enable_reg, XE1_q_a[20]_PORT_A_read_enable_reg, , , XE1_q_a[20]_PORT_A_byte_mask_reg, , XE1_q_a[20]_clock_0, , XE1_q_a[20]_clock_enable_0, , , , , );
XE1_q_a[20] = XE1_q_a[20]_PORT_A_data_out[0];


--XE1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[19]_PORT_A_data_in = UC2L44;
XE1_q_a[19]_PORT_A_data_in_reg = DFFE(XE1_q_a[19]_PORT_A_data_in, XE1_q_a[19]_clock_0, , , XE1_q_a[19]_clock_enable_0);
XE1_q_a[19]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[19]_PORT_A_address_reg = DFFE(XE1_q_a[19]_PORT_A_address, XE1_q_a[19]_clock_0, , , XE1_q_a[19]_clock_enable_0);
XE1_q_a[19]_PORT_A_write_enable = !BC1L2;
XE1_q_a[19]_PORT_A_write_enable_reg = DFFE(XE1_q_a[19]_PORT_A_write_enable, XE1_q_a[19]_clock_0, , , XE1_q_a[19]_clock_enable_0);
XE1_q_a[19]_PORT_A_read_enable = BC1L2;
XE1_q_a[19]_PORT_A_read_enable_reg = DFFE(XE1_q_a[19]_PORT_A_read_enable, XE1_q_a[19]_clock_0, , , XE1_q_a[19]_clock_enable_0);
XE1_q_a[19]_PORT_A_byte_mask = UC2_src_data[34];
XE1_q_a[19]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[19]_PORT_A_byte_mask, XE1_q_a[19]_clock_0, , , XE1_q_a[19]_clock_enable_0);
XE1_q_a[19]_clock_0 = CLOCK_50;
XE1_q_a[19]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[19]_PORT_A_data_out = MEMORY(XE1_q_a[19]_PORT_A_data_in_reg, , XE1_q_a[19]_PORT_A_address_reg, , XE1_q_a[19]_PORT_A_write_enable_reg, XE1_q_a[19]_PORT_A_read_enable_reg, , , XE1_q_a[19]_PORT_A_byte_mask_reg, , XE1_q_a[19]_clock_0, , XE1_q_a[19]_clock_enable_0, , , , , );
XE1_q_a[19] = XE1_q_a[19]_PORT_A_data_out[0];


--XE1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[21]_PORT_A_data_in = UC2L45;
XE1_q_a[21]_PORT_A_data_in_reg = DFFE(XE1_q_a[21]_PORT_A_data_in, XE1_q_a[21]_clock_0, , , XE1_q_a[21]_clock_enable_0);
XE1_q_a[21]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[21]_PORT_A_address_reg = DFFE(XE1_q_a[21]_PORT_A_address, XE1_q_a[21]_clock_0, , , XE1_q_a[21]_clock_enable_0);
XE1_q_a[21]_PORT_A_write_enable = !BC1L2;
XE1_q_a[21]_PORT_A_write_enable_reg = DFFE(XE1_q_a[21]_PORT_A_write_enable, XE1_q_a[21]_clock_0, , , XE1_q_a[21]_clock_enable_0);
XE1_q_a[21]_PORT_A_read_enable = BC1L2;
XE1_q_a[21]_PORT_A_read_enable_reg = DFFE(XE1_q_a[21]_PORT_A_read_enable, XE1_q_a[21]_clock_0, , , XE1_q_a[21]_clock_enable_0);
XE1_q_a[21]_PORT_A_byte_mask = UC2_src_data[34];
XE1_q_a[21]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[21]_PORT_A_byte_mask, XE1_q_a[21]_clock_0, , , XE1_q_a[21]_clock_enable_0);
XE1_q_a[21]_clock_0 = CLOCK_50;
XE1_q_a[21]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[21]_PORT_A_data_out = MEMORY(XE1_q_a[21]_PORT_A_data_in_reg, , XE1_q_a[21]_PORT_A_address_reg, , XE1_q_a[21]_PORT_A_write_enable_reg, XE1_q_a[21]_PORT_A_read_enable_reg, , , XE1_q_a[21]_PORT_A_byte_mask_reg, , XE1_q_a[21]_clock_0, , XE1_q_a[21]_clock_enable_0, , , , , );
XE1_q_a[21] = XE1_q_a[21]_PORT_A_data_out[0];


--SD1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

SD1_E_shift_rot_result[18] = DFFEAS(SD1L457, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[18],  ,  , SD1_E_new_inst);


--SD1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

SD1_E_src1[17] = DFFEAS(XD1_q_b[17], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--KE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
KE1L2_adder_eqn = ( KE1_MonAReg[10] ) + ( VCC ) + ( KE1L8 );
KE1L2 = SUM(KE1L2_adder_eqn);


--SD1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

SD1_F_pc[3] = DFFEAS(SD1L661, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid, VCC,  ,  , SD1_R_ctrl_exception);


--XC1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

XC1_av_readdata_pre[0] = DFFEAS(XB1_ien_AF, CLOCK_50, !CC1_r_sync_rst,  ,  , MC2_q_b[0],  ,  , XB1_read_0);


--SD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
SD1L130_adder_eqn = ( SD1_E_alu_sub ) + ( GND ) + ( SD1L191 );
SD1L130 = SUM(SD1L130_adder_eqn);


--SD1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

SD1_E_src2[24] = DFFEAS(SD1L731, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

SD1_E_src1[24] = DFFEAS(XD1_q_b[24], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

SD1_E_src2[23] = DFFEAS(SD1L730, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

SD1_E_src1[23] = DFFEAS(XD1_q_b[23], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

SD1_E_src1[31] = DFFEAS(XD1_q_b[31], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

SD1_E_src2[30] = DFFEAS(SD1L737, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

SD1_E_src1[30] = DFFEAS(XD1_q_b[30], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

SD1_E_src2[29] = DFFEAS(SD1L736, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

SD1_E_src1[29] = DFFEAS(XD1_q_b[29], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

SD1_E_src2[28] = DFFEAS(SD1L735, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

SD1_E_src1[28] = DFFEAS(XD1_q_b[28], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

SD1_E_src2[27] = DFFEAS(SD1L734, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

SD1_E_src1[27] = DFFEAS(XD1_q_b[27], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

SD1_E_src2[26] = DFFEAS(SD1L733, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

SD1_E_src1[26] = DFFEAS(XD1_q_b[26], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

SD1_E_src2[25] = DFFEAS(SD1L732, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

SD1_E_src1[25] = DFFEAS(XD1_q_b[25], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

SD1_E_src2[18] = DFFEAS(SD1L725, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

SD1_E_src1[18] = DFFEAS(XD1_q_b[18], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

SD1_E_src2[17] = DFFEAS(SD1L724, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

SD1_E_src2[20] = DFFEAS(SD1L727, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

SD1_E_src1[20] = DFFEAS(XD1_q_b[20], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

SD1_E_src2[19] = DFFEAS(SD1L726, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

SD1_E_src1[19] = DFFEAS(XD1_q_b[19], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

SD1_E_src1[0] = DFFEAS(XD1_q_b[0], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

SD1_E_src2[22] = DFFEAS(SD1L729, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

SD1_E_src1[22] = DFFEAS(XD1_q_b[22], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

SD1_E_src2[21] = DFFEAS(SD1L728, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L739,  );


--SD1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

SD1_E_src1[21] = DFFEAS(XD1_q_b[21], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  , SD1L490,  );


--SD1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

SD1_W_estatus_reg = DFFEAS(SD1L797, CLOCK_50, !CC1_r_sync_rst,  , SD1_E_valid_from_R, SD1_W_status_reg_pie,  ,  , SD1_R_ctrl_exception);


--XE1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[22]_PORT_A_data_in = UC2L46;
XE1_q_a[22]_PORT_A_data_in_reg = DFFE(XE1_q_a[22]_PORT_A_data_in, XE1_q_a[22]_clock_0, , , XE1_q_a[22]_clock_enable_0);
XE1_q_a[22]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[22]_PORT_A_address_reg = DFFE(XE1_q_a[22]_PORT_A_address, XE1_q_a[22]_clock_0, , , XE1_q_a[22]_clock_enable_0);
XE1_q_a[22]_PORT_A_write_enable = !BC1L2;
XE1_q_a[22]_PORT_A_write_enable_reg = DFFE(XE1_q_a[22]_PORT_A_write_enable, XE1_q_a[22]_clock_0, , , XE1_q_a[22]_clock_enable_0);
XE1_q_a[22]_PORT_A_read_enable = BC1L2;
XE1_q_a[22]_PORT_A_read_enable_reg = DFFE(XE1_q_a[22]_PORT_A_read_enable, XE1_q_a[22]_clock_0, , , XE1_q_a[22]_clock_enable_0);
XE1_q_a[22]_PORT_A_byte_mask = UC2_src_data[34];
XE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[22]_PORT_A_byte_mask, XE1_q_a[22]_clock_0, , , XE1_q_a[22]_clock_enable_0);
XE1_q_a[22]_clock_0 = CLOCK_50;
XE1_q_a[22]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[22]_PORT_A_data_out = MEMORY(XE1_q_a[22]_PORT_A_data_in_reg, , XE1_q_a[22]_PORT_A_address_reg, , XE1_q_a[22]_PORT_A_write_enable_reg, XE1_q_a[22]_PORT_A_read_enable_reg, , , XE1_q_a[22]_PORT_A_byte_mask_reg, , XE1_q_a[22]_clock_0, , XE1_q_a[22]_clock_enable_0, , , , , );
XE1_q_a[22] = XE1_q_a[22]_PORT_A_data_out[0];


--XE1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[23]_PORT_A_data_in = UC2L47;
XE1_q_a[23]_PORT_A_data_in_reg = DFFE(XE1_q_a[23]_PORT_A_data_in, XE1_q_a[23]_clock_0, , , XE1_q_a[23]_clock_enable_0);
XE1_q_a[23]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[23]_PORT_A_address_reg = DFFE(XE1_q_a[23]_PORT_A_address, XE1_q_a[23]_clock_0, , , XE1_q_a[23]_clock_enable_0);
XE1_q_a[23]_PORT_A_write_enable = !BC1L2;
XE1_q_a[23]_PORT_A_write_enable_reg = DFFE(XE1_q_a[23]_PORT_A_write_enable, XE1_q_a[23]_clock_0, , , XE1_q_a[23]_clock_enable_0);
XE1_q_a[23]_PORT_A_read_enable = BC1L2;
XE1_q_a[23]_PORT_A_read_enable_reg = DFFE(XE1_q_a[23]_PORT_A_read_enable, XE1_q_a[23]_clock_0, , , XE1_q_a[23]_clock_enable_0);
XE1_q_a[23]_PORT_A_byte_mask = UC2_src_data[34];
XE1_q_a[23]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[23]_PORT_A_byte_mask, XE1_q_a[23]_clock_0, , , XE1_q_a[23]_clock_enable_0);
XE1_q_a[23]_clock_0 = CLOCK_50;
XE1_q_a[23]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[23]_PORT_A_data_out = MEMORY(XE1_q_a[23]_PORT_A_data_in_reg, , XE1_q_a[23]_PORT_A_address_reg, , XE1_q_a[23]_PORT_A_write_enable_reg, XE1_q_a[23]_PORT_A_read_enable_reg, , , XE1_q_a[23]_PORT_A_byte_mask_reg, , XE1_q_a[23]_clock_0, , XE1_q_a[23]_clock_enable_0, , , , , );
XE1_q_a[23] = XE1_q_a[23]_PORT_A_data_out[0];


--XE1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[24]_PORT_A_data_in = UC2L48;
XE1_q_a[24]_PORT_A_data_in_reg = DFFE(XE1_q_a[24]_PORT_A_data_in, XE1_q_a[24]_clock_0, , , XE1_q_a[24]_clock_enable_0);
XE1_q_a[24]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[24]_PORT_A_address_reg = DFFE(XE1_q_a[24]_PORT_A_address, XE1_q_a[24]_clock_0, , , XE1_q_a[24]_clock_enable_0);
XE1_q_a[24]_PORT_A_write_enable = !BC1L2;
XE1_q_a[24]_PORT_A_write_enable_reg = DFFE(XE1_q_a[24]_PORT_A_write_enable, XE1_q_a[24]_clock_0, , , XE1_q_a[24]_clock_enable_0);
XE1_q_a[24]_PORT_A_read_enable = BC1L2;
XE1_q_a[24]_PORT_A_read_enable_reg = DFFE(XE1_q_a[24]_PORT_A_read_enable, XE1_q_a[24]_clock_0, , , XE1_q_a[24]_clock_enable_0);
XE1_q_a[24]_PORT_A_byte_mask = UC2_src_data[35];
XE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[24]_PORT_A_byte_mask, XE1_q_a[24]_clock_0, , , XE1_q_a[24]_clock_enable_0);
XE1_q_a[24]_clock_0 = CLOCK_50;
XE1_q_a[24]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[24]_PORT_A_data_out = MEMORY(XE1_q_a[24]_PORT_A_data_in_reg, , XE1_q_a[24]_PORT_A_address_reg, , XE1_q_a[24]_PORT_A_write_enable_reg, XE1_q_a[24]_PORT_A_read_enable_reg, , , XE1_q_a[24]_PORT_A_byte_mask_reg, , XE1_q_a[24]_clock_0, , XE1_q_a[24]_clock_enable_0, , , , , );
XE1_q_a[24] = XE1_q_a[24]_PORT_A_data_out[0];


--XE1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[25]_PORT_A_data_in = UC2L49;
XE1_q_a[25]_PORT_A_data_in_reg = DFFE(XE1_q_a[25]_PORT_A_data_in, XE1_q_a[25]_clock_0, , , XE1_q_a[25]_clock_enable_0);
XE1_q_a[25]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[25]_PORT_A_address_reg = DFFE(XE1_q_a[25]_PORT_A_address, XE1_q_a[25]_clock_0, , , XE1_q_a[25]_clock_enable_0);
XE1_q_a[25]_PORT_A_write_enable = !BC1L2;
XE1_q_a[25]_PORT_A_write_enable_reg = DFFE(XE1_q_a[25]_PORT_A_write_enable, XE1_q_a[25]_clock_0, , , XE1_q_a[25]_clock_enable_0);
XE1_q_a[25]_PORT_A_read_enable = BC1L2;
XE1_q_a[25]_PORT_A_read_enable_reg = DFFE(XE1_q_a[25]_PORT_A_read_enable, XE1_q_a[25]_clock_0, , , XE1_q_a[25]_clock_enable_0);
XE1_q_a[25]_PORT_A_byte_mask = UC2_src_data[35];
XE1_q_a[25]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[25]_PORT_A_byte_mask, XE1_q_a[25]_clock_0, , , XE1_q_a[25]_clock_enable_0);
XE1_q_a[25]_clock_0 = CLOCK_50;
XE1_q_a[25]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[25]_PORT_A_data_out = MEMORY(XE1_q_a[25]_PORT_A_data_in_reg, , XE1_q_a[25]_PORT_A_address_reg, , XE1_q_a[25]_PORT_A_write_enable_reg, XE1_q_a[25]_PORT_A_read_enable_reg, , , XE1_q_a[25]_PORT_A_byte_mask_reg, , XE1_q_a[25]_clock_0, , XE1_q_a[25]_clock_enable_0, , , , , );
XE1_q_a[25] = XE1_q_a[25]_PORT_A_data_out[0];


--XE1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[26]_PORT_A_data_in = UC2L50;
XE1_q_a[26]_PORT_A_data_in_reg = DFFE(XE1_q_a[26]_PORT_A_data_in, XE1_q_a[26]_clock_0, , , XE1_q_a[26]_clock_enable_0);
XE1_q_a[26]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[26]_PORT_A_address_reg = DFFE(XE1_q_a[26]_PORT_A_address, XE1_q_a[26]_clock_0, , , XE1_q_a[26]_clock_enable_0);
XE1_q_a[26]_PORT_A_write_enable = !BC1L2;
XE1_q_a[26]_PORT_A_write_enable_reg = DFFE(XE1_q_a[26]_PORT_A_write_enable, XE1_q_a[26]_clock_0, , , XE1_q_a[26]_clock_enable_0);
XE1_q_a[26]_PORT_A_read_enable = BC1L2;
XE1_q_a[26]_PORT_A_read_enable_reg = DFFE(XE1_q_a[26]_PORT_A_read_enable, XE1_q_a[26]_clock_0, , , XE1_q_a[26]_clock_enable_0);
XE1_q_a[26]_PORT_A_byte_mask = UC2_src_data[35];
XE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[26]_PORT_A_byte_mask, XE1_q_a[26]_clock_0, , , XE1_q_a[26]_clock_enable_0);
XE1_q_a[26]_clock_0 = CLOCK_50;
XE1_q_a[26]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[26]_PORT_A_data_out = MEMORY(XE1_q_a[26]_PORT_A_data_in_reg, , XE1_q_a[26]_PORT_A_address_reg, , XE1_q_a[26]_PORT_A_write_enable_reg, XE1_q_a[26]_PORT_A_read_enable_reg, , , XE1_q_a[26]_PORT_A_byte_mask_reg, , XE1_q_a[26]_clock_0, , XE1_q_a[26]_clock_enable_0, , , , , );
XE1_q_a[26] = XE1_q_a[26]_PORT_A_data_out[0];


--XC1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

XC1_av_readdata_pre[2] = DFFEAS(A1L136, CLOCK_50, !CC1_r_sync_rst,  ,  , MC2_q_b[2],  ,  , XB1_read_0);


--VD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

VD1_readdata[4] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[4],  ,  , !VD1_address[8]);


--VD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

VD1_readdata[2] = DFFEAS(VD1L53, CLOCK_50,  ,  ,  , WE1_q_a[2],  ,  , !VD1_address[8]);


--VD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

VD1_readdata[3] = DFFEAS(VD1L54, CLOCK_50,  ,  ,  , WE1_q_a[3],  ,  , !VD1_address[8]);


--XC1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

XC1_av_readdata_pre[3] = DFFEAS(A1L136, CLOCK_50, !CC1_r_sync_rst,  ,  , MC2_q_b[3],  ,  , XB1_read_0);


--XC1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

XC1_av_readdata_pre[4] = DFFEAS(A1L136, CLOCK_50, !CC1_r_sync_rst,  ,  , MC2_q_b[4],  ,  , XB1_read_0);


--XC1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

XC1_av_readdata_pre[5] = DFFEAS(A1L136, CLOCK_50, !CC1_r_sync_rst,  ,  , MC2_q_b[5],  ,  , XB1_read_0);


--XC1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

XC1_av_readdata_pre[6] = DFFEAS(A1L136, CLOCK_50, !CC1_r_sync_rst,  ,  , MC2_q_b[6],  ,  , XB1_read_0);


--XC1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

XC1_av_readdata_pre[7] = DFFEAS(A1L136, CLOCK_50, !CC1_r_sync_rst,  ,  , MC2_q_b[7],  ,  , XB1_read_0);


--XC1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

XC1_av_readdata_pre[16] = DFFEAS(XB1L30, CLOCK_50, !CC1_r_sync_rst,  ,  , PC2_counter_reg_bit[0],  ,  , XB1_read_0);


--XC1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

XC1_av_readdata_pre[1] = DFFEAS(XB1_ien_AE, CLOCK_50, !CC1_r_sync_rst,  ,  , MC2_q_b[1],  ,  , XB1_read_0);


--XC1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

XC1_av_readdata_pre[17] = DFFEAS(XB1L34, CLOCK_50, !CC1_r_sync_rst,  ,  , PC2_counter_reg_bit[1],  ,  , XB1_read_0);


--SD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
SD1L134_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[17]) ) + ( SD1_E_src1[17] ) + ( SD1L111 );
SD1L134 = SUM(SD1L134_adder_eqn);

--SD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
SD1L135_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[17]) ) + ( SD1_E_src1[17] ) + ( SD1L111 );
SD1L135 = CARRY(SD1L135_adder_eqn);


--XC1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

XC1_av_readdata_pre[18] = DFFEAS(XB1L38, CLOCK_50, !CC1_r_sync_rst,  ,  , PC2_counter_reg_bit[2],  ,  , XB1_read_0);


--SD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
SD1L138_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[18]) ) + ( SD1_E_src1[18] ) + ( SD1L135 );
SD1L138 = SUM(SD1L138_adder_eqn);

--SD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
SD1L139_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[18]) ) + ( SD1_E_src1[18] ) + ( SD1L135 );
SD1L139 = CARRY(SD1L139_adder_eqn);


--XC1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

XC1_av_readdata_pre[19] = DFFEAS(XB1L42, CLOCK_50, !CC1_r_sync_rst,  ,  , PC2_counter_reg_bit[3],  ,  , XB1_read_0);


--SD1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

SD1_E_shift_rot_result[19] = DFFEAS(SD1L458, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[19],  ,  , SD1_E_new_inst);


--SD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
SD1L142_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[19]) ) + ( SD1_E_src1[19] ) + ( SD1L139 );
SD1L142 = SUM(SD1L142_adder_eqn);

--SD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
SD1L143_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[19]) ) + ( SD1_E_src1[19] ) + ( SD1L139 );
SD1L143 = CARRY(SD1L143_adder_eqn);


--XC1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

XC1_av_readdata_pre[20] = DFFEAS(XB1L46, CLOCK_50, !CC1_r_sync_rst,  ,  , PC2_counter_reg_bit[4],  ,  , XB1_read_0);


--SD1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

SD1_E_shift_rot_result[20] = DFFEAS(SD1L459, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[20],  ,  , SD1_E_new_inst);


--SD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
SD1L146_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[20]) ) + ( SD1_E_src1[20] ) + ( SD1L143 );
SD1L146 = SUM(SD1L146_adder_eqn);

--SD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
SD1L147_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[20]) ) + ( SD1_E_src1[20] ) + ( SD1L143 );
SD1L147 = CARRY(SD1L147_adder_eqn);


--XC1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

XC1_av_readdata_pre[21] = DFFEAS(XB1L50, CLOCK_50, !CC1_r_sync_rst,  ,  , PC2_counter_reg_bit[5],  ,  , XB1_read_0);


--SD1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

SD1_E_shift_rot_result[21] = DFFEAS(SD1L460, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[21],  ,  , SD1_E_new_inst);


--SD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
SD1L150_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[21]) ) + ( SD1_E_src1[21] ) + ( SD1L147 );
SD1L150 = SUM(SD1L150_adder_eqn);

--SD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
SD1L151_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[21]) ) + ( SD1_E_src1[21] ) + ( SD1L147 );
SD1L151 = CARRY(SD1L151_adder_eqn);


--XC1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

XC1_av_readdata_pre[22] = DFFEAS(XB1L54, CLOCK_50, !CC1_r_sync_rst,  ,  , LC2_b_full,  ,  , XB1_read_0);


--SD1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

SD1_E_shift_rot_result[22] = DFFEAS(SD1L461, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[22],  ,  , SD1_E_new_inst);


--SD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
SD1L154_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[22]) ) + ( SD1_E_src1[22] ) + ( SD1L151 );
SD1L154 = SUM(SD1L154_adder_eqn);

--SD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
SD1L155_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[22]) ) + ( SD1_E_src1[22] ) + ( SD1L151 );
SD1L155 = CARRY(SD1L155_adder_eqn);


--SD1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

SD1_E_shift_rot_result[23] = DFFEAS(SD1L462, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[23],  ,  , SD1_E_new_inst);


--SD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
SD1L158_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[23]) ) + ( SD1_E_src1[23] ) + ( SD1L155 );
SD1L158 = SUM(SD1L158_adder_eqn);

--SD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
SD1L159_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[23]) ) + ( SD1_E_src1[23] ) + ( SD1L155 );
SD1L159 = CARRY(SD1L159_adder_eqn);


--SD1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

SD1_E_shift_rot_result[24] = DFFEAS(SD1L463, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[24],  ,  , SD1_E_new_inst);


--SD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
SD1L162_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[24]) ) + ( SD1_E_src1[24] ) + ( SD1L159 );
SD1L162 = SUM(SD1L162_adder_eqn);

--SD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
SD1L163_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[24]) ) + ( SD1_E_src1[24] ) + ( SD1L159 );
SD1L163 = CARRY(SD1L163_adder_eqn);


--SD1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

SD1_E_shift_rot_result[25] = DFFEAS(SD1L464, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[25],  ,  , SD1_E_new_inst);


--SD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
SD1L166_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[25]) ) + ( SD1_E_src1[25] ) + ( SD1L163 );
SD1L166 = SUM(SD1L166_adder_eqn);

--SD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
SD1L167_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[25]) ) + ( SD1_E_src1[25] ) + ( SD1L163 );
SD1L167 = CARRY(SD1L167_adder_eqn);


--SD1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

SD1_E_shift_rot_result[26] = DFFEAS(SD1L465, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[26],  ,  , SD1_E_new_inst);


--SD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
SD1L170_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[26]) ) + ( SD1_E_src1[26] ) + ( SD1L167 );
SD1L170 = SUM(SD1L170_adder_eqn);

--SD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
SD1L171_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[26]) ) + ( SD1_E_src1[26] ) + ( SD1L167 );
SD1L171 = CARRY(SD1L171_adder_eqn);


--XE1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[27]_PORT_A_data_in = UC2L51;
XE1_q_a[27]_PORT_A_data_in_reg = DFFE(XE1_q_a[27]_PORT_A_data_in, XE1_q_a[27]_clock_0, , , XE1_q_a[27]_clock_enable_0);
XE1_q_a[27]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[27]_PORT_A_address_reg = DFFE(XE1_q_a[27]_PORT_A_address, XE1_q_a[27]_clock_0, , , XE1_q_a[27]_clock_enable_0);
XE1_q_a[27]_PORT_A_write_enable = !BC1L2;
XE1_q_a[27]_PORT_A_write_enable_reg = DFFE(XE1_q_a[27]_PORT_A_write_enable, XE1_q_a[27]_clock_0, , , XE1_q_a[27]_clock_enable_0);
XE1_q_a[27]_PORT_A_read_enable = BC1L2;
XE1_q_a[27]_PORT_A_read_enable_reg = DFFE(XE1_q_a[27]_PORT_A_read_enable, XE1_q_a[27]_clock_0, , , XE1_q_a[27]_clock_enable_0);
XE1_q_a[27]_PORT_A_byte_mask = UC2_src_data[35];
XE1_q_a[27]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[27]_PORT_A_byte_mask, XE1_q_a[27]_clock_0, , , XE1_q_a[27]_clock_enable_0);
XE1_q_a[27]_clock_0 = CLOCK_50;
XE1_q_a[27]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[27]_PORT_A_data_out = MEMORY(XE1_q_a[27]_PORT_A_data_in_reg, , XE1_q_a[27]_PORT_A_address_reg, , XE1_q_a[27]_PORT_A_write_enable_reg, XE1_q_a[27]_PORT_A_read_enable_reg, , , XE1_q_a[27]_PORT_A_byte_mask_reg, , XE1_q_a[27]_clock_0, , XE1_q_a[27]_clock_enable_0, , , , , );
XE1_q_a[27] = XE1_q_a[27]_PORT_A_data_out[0];


--SD1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

SD1_E_shift_rot_result[27] = DFFEAS(SD1L466, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[27],  ,  , SD1_E_new_inst);


--SD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
SD1L174_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[27]) ) + ( SD1_E_src1[27] ) + ( SD1L171 );
SD1L174 = SUM(SD1L174_adder_eqn);

--SD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
SD1L175_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[27]) ) + ( SD1_E_src1[27] ) + ( SD1L171 );
SD1L175 = CARRY(SD1L175_adder_eqn);


--XE1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[28]_PORT_A_data_in = UC2L52;
XE1_q_a[28]_PORT_A_data_in_reg = DFFE(XE1_q_a[28]_PORT_A_data_in, XE1_q_a[28]_clock_0, , , XE1_q_a[28]_clock_enable_0);
XE1_q_a[28]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[28]_PORT_A_address_reg = DFFE(XE1_q_a[28]_PORT_A_address, XE1_q_a[28]_clock_0, , , XE1_q_a[28]_clock_enable_0);
XE1_q_a[28]_PORT_A_write_enable = !BC1L2;
XE1_q_a[28]_PORT_A_write_enable_reg = DFFE(XE1_q_a[28]_PORT_A_write_enable, XE1_q_a[28]_clock_0, , , XE1_q_a[28]_clock_enable_0);
XE1_q_a[28]_PORT_A_read_enable = BC1L2;
XE1_q_a[28]_PORT_A_read_enable_reg = DFFE(XE1_q_a[28]_PORT_A_read_enable, XE1_q_a[28]_clock_0, , , XE1_q_a[28]_clock_enable_0);
XE1_q_a[28]_PORT_A_byte_mask = UC2_src_data[35];
XE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[28]_PORT_A_byte_mask, XE1_q_a[28]_clock_0, , , XE1_q_a[28]_clock_enable_0);
XE1_q_a[28]_clock_0 = CLOCK_50;
XE1_q_a[28]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[28]_PORT_A_data_out = MEMORY(XE1_q_a[28]_PORT_A_data_in_reg, , XE1_q_a[28]_PORT_A_address_reg, , XE1_q_a[28]_PORT_A_write_enable_reg, XE1_q_a[28]_PORT_A_read_enable_reg, , , XE1_q_a[28]_PORT_A_byte_mask_reg, , XE1_q_a[28]_clock_0, , XE1_q_a[28]_clock_enable_0, , , , , );
XE1_q_a[28] = XE1_q_a[28]_PORT_A_data_out[0];


--SD1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

SD1_E_shift_rot_result[28] = DFFEAS(SD1L467, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[28],  ,  , SD1_E_new_inst);


--SD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
SD1L178_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[28]) ) + ( SD1_E_src1[28] ) + ( SD1L175 );
SD1L178 = SUM(SD1L178_adder_eqn);

--SD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
SD1L179_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[28]) ) + ( SD1_E_src1[28] ) + ( SD1L175 );
SD1L179 = CARRY(SD1L179_adder_eqn);


--XE1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[29]_PORT_A_data_in = UC2L53;
XE1_q_a[29]_PORT_A_data_in_reg = DFFE(XE1_q_a[29]_PORT_A_data_in, XE1_q_a[29]_clock_0, , , XE1_q_a[29]_clock_enable_0);
XE1_q_a[29]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[29]_PORT_A_address_reg = DFFE(XE1_q_a[29]_PORT_A_address, XE1_q_a[29]_clock_0, , , XE1_q_a[29]_clock_enable_0);
XE1_q_a[29]_PORT_A_write_enable = !BC1L2;
XE1_q_a[29]_PORT_A_write_enable_reg = DFFE(XE1_q_a[29]_PORT_A_write_enable, XE1_q_a[29]_clock_0, , , XE1_q_a[29]_clock_enable_0);
XE1_q_a[29]_PORT_A_read_enable = BC1L2;
XE1_q_a[29]_PORT_A_read_enable_reg = DFFE(XE1_q_a[29]_PORT_A_read_enable, XE1_q_a[29]_clock_0, , , XE1_q_a[29]_clock_enable_0);
XE1_q_a[29]_PORT_A_byte_mask = UC2_src_data[35];
XE1_q_a[29]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[29]_PORT_A_byte_mask, XE1_q_a[29]_clock_0, , , XE1_q_a[29]_clock_enable_0);
XE1_q_a[29]_clock_0 = CLOCK_50;
XE1_q_a[29]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[29]_PORT_A_data_out = MEMORY(XE1_q_a[29]_PORT_A_data_in_reg, , XE1_q_a[29]_PORT_A_address_reg, , XE1_q_a[29]_PORT_A_write_enable_reg, XE1_q_a[29]_PORT_A_read_enable_reg, , , XE1_q_a[29]_PORT_A_byte_mask_reg, , XE1_q_a[29]_clock_0, , XE1_q_a[29]_clock_enable_0, , , , , );
XE1_q_a[29] = XE1_q_a[29]_PORT_A_data_out[0];


--SD1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

SD1_E_shift_rot_result[29] = DFFEAS(SD1L468, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[29],  ,  , SD1_E_new_inst);


--SD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
SD1L182_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[29]) ) + ( SD1_E_src1[29] ) + ( SD1L179 );
SD1L182 = SUM(SD1L182_adder_eqn);

--SD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
SD1L183_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[29]) ) + ( SD1_E_src1[29] ) + ( SD1L179 );
SD1L183 = CARRY(SD1L183_adder_eqn);


--XE1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[30]_PORT_A_data_in = UC2L54;
XE1_q_a[30]_PORT_A_data_in_reg = DFFE(XE1_q_a[30]_PORT_A_data_in, XE1_q_a[30]_clock_0, , , XE1_q_a[30]_clock_enable_0);
XE1_q_a[30]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[30]_PORT_A_address_reg = DFFE(XE1_q_a[30]_PORT_A_address, XE1_q_a[30]_clock_0, , , XE1_q_a[30]_clock_enable_0);
XE1_q_a[30]_PORT_A_write_enable = !BC1L2;
XE1_q_a[30]_PORT_A_write_enable_reg = DFFE(XE1_q_a[30]_PORT_A_write_enable, XE1_q_a[30]_clock_0, , , XE1_q_a[30]_clock_enable_0);
XE1_q_a[30]_PORT_A_read_enable = BC1L2;
XE1_q_a[30]_PORT_A_read_enable_reg = DFFE(XE1_q_a[30]_PORT_A_read_enable, XE1_q_a[30]_clock_0, , , XE1_q_a[30]_clock_enable_0);
XE1_q_a[30]_PORT_A_byte_mask = UC2_src_data[35];
XE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[30]_PORT_A_byte_mask, XE1_q_a[30]_clock_0, , , XE1_q_a[30]_clock_enable_0);
XE1_q_a[30]_clock_0 = CLOCK_50;
XE1_q_a[30]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[30]_PORT_A_data_out = MEMORY(XE1_q_a[30]_PORT_A_data_in_reg, , XE1_q_a[30]_PORT_A_address_reg, , XE1_q_a[30]_PORT_A_write_enable_reg, XE1_q_a[30]_PORT_A_read_enable_reg, , , XE1_q_a[30]_PORT_A_byte_mask_reg, , XE1_q_a[30]_clock_0, , XE1_q_a[30]_clock_enable_0, , , , , );
XE1_q_a[30] = XE1_q_a[30]_PORT_A_data_out[0];


--SD1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

SD1_E_shift_rot_result[30] = DFFEAS(SD1L469, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[30],  ,  , SD1_E_new_inst);


--SD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
SD1L186_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[30]) ) + ( SD1_E_src1[30] ) + ( SD1L183 );
SD1L186 = SUM(SD1L186_adder_eqn);

--SD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
SD1L187_adder_eqn = ( !SD1_E_alu_sub $ (!SD1_E_src2[30]) ) + ( SD1_E_src1[30] ) + ( SD1L183 );
SD1L187 = CARRY(SD1L187_adder_eqn);


--XE1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[31]_PORT_A_data_in = UC2L55;
XE1_q_a[31]_PORT_A_data_in_reg = DFFE(XE1_q_a[31]_PORT_A_data_in, XE1_q_a[31]_clock_0, , , XE1_q_a[31]_clock_enable_0);
XE1_q_a[31]_PORT_A_address = BUS(UC2_src_data[38], UC2_src_data[39], UC2_src_data[40], UC2_src_data[41], UC2_src_data[42], UC2_src_data[43], UC2_src_data[44], UC2_src_data[45], UC2_src_data[46], UC2_src_data[47], UC2_src_data[48], UC2_src_data[49], UC2_src_data[50]);
XE1_q_a[31]_PORT_A_address_reg = DFFE(XE1_q_a[31]_PORT_A_address, XE1_q_a[31]_clock_0, , , XE1_q_a[31]_clock_enable_0);
XE1_q_a[31]_PORT_A_write_enable = !BC1L2;
XE1_q_a[31]_PORT_A_write_enable_reg = DFFE(XE1_q_a[31]_PORT_A_write_enable, XE1_q_a[31]_clock_0, , , XE1_q_a[31]_clock_enable_0);
XE1_q_a[31]_PORT_A_read_enable = BC1L2;
XE1_q_a[31]_PORT_A_read_enable_reg = DFFE(XE1_q_a[31]_PORT_A_read_enable, XE1_q_a[31]_clock_0, , , XE1_q_a[31]_clock_enable_0);
XE1_q_a[31]_PORT_A_byte_mask = UC2_src_data[35];
XE1_q_a[31]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[31]_PORT_A_byte_mask, XE1_q_a[31]_clock_0, , , XE1_q_a[31]_clock_enable_0);
XE1_q_a[31]_clock_0 = CLOCK_50;
XE1_q_a[31]_clock_enable_0 = !CC1_r_early_rst;
XE1_q_a[31]_PORT_A_data_out = MEMORY(XE1_q_a[31]_PORT_A_data_in_reg, , XE1_q_a[31]_PORT_A_address_reg, , XE1_q_a[31]_PORT_A_write_enable_reg, XE1_q_a[31]_PORT_A_read_enable_reg, , , XE1_q_a[31]_PORT_A_byte_mask_reg, , XE1_q_a[31]_clock_0, , XE1_q_a[31]_clock_enable_0, , , , , );
XE1_q_a[31] = XE1_q_a[31]_PORT_A_data_out[0];


--SD1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

SD1_E_shift_rot_result[31] = DFFEAS(SD1L470, CLOCK_50, !CC1_r_sync_rst,  ,  , SD1_E_src1[31],  ,  , SD1_E_new_inst);


--SD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
SD1L190_adder_eqn = ( !SD1_E_invert_arith_src_msb $ (!SD1_E_alu_sub $ (SD1_E_src2[31])) ) + ( !SD1_E_invert_arith_src_msb $ (!SD1_E_src1[31]) ) + ( SD1L187 );
SD1L190 = SUM(SD1L190_adder_eqn);

--SD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
SD1L191_adder_eqn = ( !SD1_E_invert_arith_src_msb $ (!SD1_E_alu_sub $ (SD1_E_src2[31])) ) + ( !SD1_E_invert_arith_src_msb $ (!SD1_E_src1[31]) ) + ( SD1L187 );
SD1L191 = CARRY(SD1L191_adder_eqn);


--EC1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

EC1_count[0] = AMPP_FUNCTION(A1L13, EC1L16, !A1L5, !A1L11, EC1L57);


--EC1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

EC1_td_shift[10] = AMPP_FUNCTION(A1L13, A1L14, !A1L5, !A1L11, EC1L57);


--EC1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

EC1_count[8] = AMPP_FUNCTION(A1L13, EC1_count[7], !A1L5, !A1L11, EC1L57);


--NE1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

NE1_sr[3] = DFFEAS(NE1L59, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--AE1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

AE1_break_readreg[1] = DFFEAS(ME1_jdo[1], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--KE1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

KE1_MonDReg[1] = DFFEAS(ME1_jdo[4], CLOCK_50,  ,  , KE1L50, WE1_q_a[1],  , KE1L84, !ME1_take_action_ocimem_b);


--WE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[0]_PORT_A_data_in = KE1L129;
WE1_q_a[0]_PORT_A_data_in_reg = DFFE(WE1_q_a[0]_PORT_A_data_in, WE1_q_a[0]_clock_0, , , WE1_q_a[0]_clock_enable_0);
WE1_q_a[0]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[0]_PORT_A_address_reg = DFFE(WE1_q_a[0]_PORT_A_address, WE1_q_a[0]_clock_0, , , WE1_q_a[0]_clock_enable_0);
WE1_q_a[0]_PORT_A_write_enable = KE1L162;
WE1_q_a[0]_PORT_A_write_enable_reg = DFFE(WE1_q_a[0]_PORT_A_write_enable, WE1_q_a[0]_clock_0, , , WE1_q_a[0]_clock_enable_0);
WE1_q_a[0]_PORT_A_read_enable = !KE1L162;
WE1_q_a[0]_PORT_A_read_enable_reg = DFFE(WE1_q_a[0]_PORT_A_read_enable, WE1_q_a[0]_clock_0, , , WE1_q_a[0]_clock_enable_0);
WE1_q_a[0]_PORT_A_byte_mask = KE1L124;
WE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[0]_PORT_A_byte_mask, WE1_q_a[0]_clock_0, , , WE1_q_a[0]_clock_enable_0);
WE1_q_a[0]_clock_0 = CLOCK_50;
WE1_q_a[0]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[0]_PORT_A_data_out = MEMORY(WE1_q_a[0]_PORT_A_data_in_reg, , WE1_q_a[0]_PORT_A_address_reg, , WE1_q_a[0]_PORT_A_write_enable_reg, WE1_q_a[0]_PORT_A_read_enable_reg, , , WE1_q_a[0]_PORT_A_byte_mask_reg, , WE1_q_a[0]_clock_0, , WE1_q_a[0]_clock_enable_0, , , , , );
WE1_q_a[0] = WE1_q_a[0]_PORT_A_data_out[0];


--KE1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

KE1_MonAReg[4] = DFFEAS(KE1L11, CLOCK_50,  ,  , ME1L49, ME1_jdo[28],  ,  , ME1_take_action_ocimem_a);


--KE1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

KE1_MonAReg[3] = DFFEAS(KE1L15, CLOCK_50,  ,  , ME1L49, ME1_jdo[27],  ,  , ME1_take_action_ocimem_a);


--KE1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

KE1_MonAReg[2] = DFFEAS(KE1L19, CLOCK_50,  ,  , ME1L49, ME1_jdo[26],  ,  , ME1_take_action_ocimem_a);


--VD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

VD1_readdata[11] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[11],  ,  , !VD1_address[8]);


--VD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

VD1_readdata[12] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[12],  ,  , !VD1_address[8]);


--VD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

VD1_readdata[13] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[13],  ,  , !VD1_address[8]);


--VD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

VD1_readdata[14] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[14],  ,  , !VD1_address[8]);


--VD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

VD1_readdata[15] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[15],  ,  , !VD1_address[8]);


--VD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

VD1_readdata[16] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[16],  ,  , !VD1_address[8]);


--VD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

VD1_readdata[5] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[5],  ,  , !VD1_address[8]);


--XD1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[1]_PORT_A_data_in = SD1L812;
XD1_q_b[1]_PORT_A_data_in_reg = DFFE(XD1_q_b[1]_PORT_A_data_in, XD1_q_b[1]_clock_0, , , );
XD1_q_b[1]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[1]_PORT_A_address_reg = DFFE(XD1_q_b[1]_PORT_A_address, XD1_q_b[1]_clock_0, , , );
XD1_q_b[1]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[1]_PORT_B_address_reg = DFFE(XD1_q_b[1]_PORT_B_address, XD1_q_b[1]_clock_1, , , );
XD1_q_b[1]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[1]_PORT_A_write_enable_reg = DFFE(XD1_q_b[1]_PORT_A_write_enable, XD1_q_b[1]_clock_0, , , );
XD1_q_b[1]_PORT_B_read_enable = VCC;
XD1_q_b[1]_PORT_B_read_enable_reg = DFFE(XD1_q_b[1]_PORT_B_read_enable, XD1_q_b[1]_clock_1, , , );
XD1_q_b[1]_clock_0 = CLOCK_50;
XD1_q_b[1]_clock_1 = CLOCK_50;
XD1_q_b[1]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[1]_PORT_B_data_out = MEMORY(XD1_q_b[1]_PORT_A_data_in_reg, , XD1_q_b[1]_PORT_A_address_reg, XD1_q_b[1]_PORT_B_address_reg, XD1_q_b[1]_PORT_A_write_enable_reg, , , XD1_q_b[1]_PORT_B_read_enable_reg, , , XD1_q_b[1]_clock_0, XD1_q_b[1]_clock_1, XD1_q_b[1]_clock_enable_0, , , , , );
XD1_q_b[1] = XD1_q_b[1]_PORT_B_data_out[0];


--VD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

VD1_readdata[6] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[6],  ,  , !VD1_address[8]);


--VD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

VD1_readdata[8] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[8],  ,  , !VD1_address[8]);


--SD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
SD1L195_adder_eqn = ( SD1_E_alu_sub ) + ( VCC ) + ( !VCC );
SD1L195 = CARRY(SD1L195_adder_eqn);


--VD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

VD1_readdata[7] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[7],  ,  , !VD1_address[8]);


--VD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

VD1_readdata[9] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[9],  ,  , !VD1_address[8]);


--VD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

VD1_readdata[10] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[10],  ,  , !VD1_address[8]);


--VD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

VD1_readdata[17] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[17],  ,  , !VD1_address[8]);


--VD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

VD1_readdata[18] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[18],  ,  , !VD1_address[8]);


--VD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

VD1_readdata[20] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[20],  ,  , !VD1_address[8]);


--VD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

VD1_readdata[19] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[19],  ,  , !VD1_address[8]);


--VD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

VD1_readdata[21] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[21],  ,  , !VD1_address[8]);


--XD1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[17]_PORT_A_data_in = SD1L828;
XD1_q_b[17]_PORT_A_data_in_reg = DFFE(XD1_q_b[17]_PORT_A_data_in, XD1_q_b[17]_clock_0, , , );
XD1_q_b[17]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[17]_PORT_A_address_reg = DFFE(XD1_q_b[17]_PORT_A_address, XD1_q_b[17]_clock_0, , , );
XD1_q_b[17]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[17]_PORT_B_address_reg = DFFE(XD1_q_b[17]_PORT_B_address, XD1_q_b[17]_clock_1, , , );
XD1_q_b[17]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[17]_PORT_A_write_enable_reg = DFFE(XD1_q_b[17]_PORT_A_write_enable, XD1_q_b[17]_clock_0, , , );
XD1_q_b[17]_PORT_B_read_enable = VCC;
XD1_q_b[17]_PORT_B_read_enable_reg = DFFE(XD1_q_b[17]_PORT_B_read_enable, XD1_q_b[17]_clock_1, , , );
XD1_q_b[17]_clock_0 = CLOCK_50;
XD1_q_b[17]_clock_1 = CLOCK_50;
XD1_q_b[17]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[17]_PORT_B_data_out = MEMORY(XD1_q_b[17]_PORT_A_data_in_reg, , XD1_q_b[17]_PORT_A_address_reg, XD1_q_b[17]_PORT_B_address_reg, XD1_q_b[17]_PORT_A_write_enable_reg, , , XD1_q_b[17]_PORT_B_read_enable_reg, , , XD1_q_b[17]_clock_0, XD1_q_b[17]_clock_1, XD1_q_b[17]_clock_enable_0, , , , , );
XD1_q_b[17] = XD1_q_b[17]_PORT_B_data_out[0];


--NE1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

NE1_sr[17] = DFFEAS(NE1L62, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--KE1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

KE1_MonAReg[10] = DFFEAS(KE1L3, CLOCK_50,  ,  , ME1L49, ME1_jdo[17],  ,  , ME1_take_action_ocimem_a);


--KE1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
KE1L7_adder_eqn = ( KE1_MonAReg[9] ) + ( GND ) + ( KE1L24 );
KE1L7 = SUM(KE1L7_adder_eqn);

--KE1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
KE1L8_adder_eqn = ( KE1_MonAReg[9] ) + ( GND ) + ( KE1L24 );
KE1L8 = CARRY(KE1L8_adder_eqn);


--MC2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC2_q_b[0]_PORT_A_data_in = EC1_wdata[0];
MC2_q_b[0]_PORT_A_data_in_reg = DFFE(MC2_q_b[0]_PORT_A_data_in, MC2_q_b[0]_clock_0, , , );
MC2_q_b[0]_PORT_A_address = BUS(NC4_counter_reg_bit[0], NC4_counter_reg_bit[1], NC4_counter_reg_bit[2], NC4_counter_reg_bit[3], NC4_counter_reg_bit[4], NC4_counter_reg_bit[5]);
MC2_q_b[0]_PORT_A_address_reg = DFFE(MC2_q_b[0]_PORT_A_address, MC2_q_b[0]_clock_0, , , );
MC2_q_b[0]_PORT_B_address = BUS(NC3_counter_reg_bit[0], NC3_counter_reg_bit[1], NC3_counter_reg_bit[2], NC3_counter_reg_bit[3], NC3_counter_reg_bit[4], NC3_counter_reg_bit[5]);
MC2_q_b[0]_PORT_B_address_reg = DFFE(MC2_q_b[0]_PORT_B_address, MC2_q_b[0]_clock_1, , , MC2_q_b[0]_clock_enable_1);
MC2_q_b[0]_PORT_A_write_enable = XB1_wr_rfifo;
MC2_q_b[0]_PORT_A_write_enable_reg = DFFE(MC2_q_b[0]_PORT_A_write_enable, MC2_q_b[0]_clock_0, , , );
MC2_q_b[0]_PORT_B_read_enable = VCC;
MC2_q_b[0]_PORT_B_read_enable_reg = DFFE(MC2_q_b[0]_PORT_B_read_enable, MC2_q_b[0]_clock_1, , , MC2_q_b[0]_clock_enable_1);
MC2_q_b[0]_clock_0 = CLOCK_50;
MC2_q_b[0]_clock_1 = CLOCK_50;
MC2_q_b[0]_clock_enable_0 = XB1_wr_rfifo;
MC2_q_b[0]_clock_enable_1 = XB1L75;
MC2_q_b[0]_PORT_B_data_out = MEMORY(MC2_q_b[0]_PORT_A_data_in_reg, , MC2_q_b[0]_PORT_A_address_reg, MC2_q_b[0]_PORT_B_address_reg, MC2_q_b[0]_PORT_A_write_enable_reg, , , MC2_q_b[0]_PORT_B_read_enable_reg, , , MC2_q_b[0]_clock_0, MC2_q_b[0]_clock_1, MC2_q_b[0]_clock_enable_0, MC2_q_b[0]_clock_enable_1, , , , );
MC2_q_b[0] = MC2_q_b[0]_PORT_B_data_out[0];


--XD1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[24]_PORT_A_data_in = SD1L835;
XD1_q_b[24]_PORT_A_data_in_reg = DFFE(XD1_q_b[24]_PORT_A_data_in, XD1_q_b[24]_clock_0, , , );
XD1_q_b[24]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[24]_PORT_A_address_reg = DFFE(XD1_q_b[24]_PORT_A_address, XD1_q_b[24]_clock_0, , , );
XD1_q_b[24]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[24]_PORT_B_address_reg = DFFE(XD1_q_b[24]_PORT_B_address, XD1_q_b[24]_clock_1, , , );
XD1_q_b[24]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[24]_PORT_A_write_enable_reg = DFFE(XD1_q_b[24]_PORT_A_write_enable, XD1_q_b[24]_clock_0, , , );
XD1_q_b[24]_PORT_B_read_enable = VCC;
XD1_q_b[24]_PORT_B_read_enable_reg = DFFE(XD1_q_b[24]_PORT_B_read_enable, XD1_q_b[24]_clock_1, , , );
XD1_q_b[24]_clock_0 = CLOCK_50;
XD1_q_b[24]_clock_1 = CLOCK_50;
XD1_q_b[24]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[24]_PORT_B_data_out = MEMORY(XD1_q_b[24]_PORT_A_data_in_reg, , XD1_q_b[24]_PORT_A_address_reg, XD1_q_b[24]_PORT_B_address_reg, XD1_q_b[24]_PORT_A_write_enable_reg, , , XD1_q_b[24]_PORT_B_read_enable_reg, , , XD1_q_b[24]_clock_0, XD1_q_b[24]_clock_1, XD1_q_b[24]_clock_enable_0, , , , , );
XD1_q_b[24] = XD1_q_b[24]_PORT_B_data_out[0];


--XD1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[23]_PORT_A_data_in = SD1L834;
XD1_q_b[23]_PORT_A_data_in_reg = DFFE(XD1_q_b[23]_PORT_A_data_in, XD1_q_b[23]_clock_0, , , );
XD1_q_b[23]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[23]_PORT_A_address_reg = DFFE(XD1_q_b[23]_PORT_A_address, XD1_q_b[23]_clock_0, , , );
XD1_q_b[23]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[23]_PORT_B_address_reg = DFFE(XD1_q_b[23]_PORT_B_address, XD1_q_b[23]_clock_1, , , );
XD1_q_b[23]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[23]_PORT_A_write_enable_reg = DFFE(XD1_q_b[23]_PORT_A_write_enable, XD1_q_b[23]_clock_0, , , );
XD1_q_b[23]_PORT_B_read_enable = VCC;
XD1_q_b[23]_PORT_B_read_enable_reg = DFFE(XD1_q_b[23]_PORT_B_read_enable, XD1_q_b[23]_clock_1, , , );
XD1_q_b[23]_clock_0 = CLOCK_50;
XD1_q_b[23]_clock_1 = CLOCK_50;
XD1_q_b[23]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[23]_PORT_B_data_out = MEMORY(XD1_q_b[23]_PORT_A_data_in_reg, , XD1_q_b[23]_PORT_A_address_reg, XD1_q_b[23]_PORT_B_address_reg, XD1_q_b[23]_PORT_A_write_enable_reg, , , XD1_q_b[23]_PORT_B_read_enable_reg, , , XD1_q_b[23]_clock_0, XD1_q_b[23]_clock_1, XD1_q_b[23]_clock_enable_0, , , , , );
XD1_q_b[23] = XD1_q_b[23]_PORT_B_data_out[0];


--XD1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[31]_PORT_A_data_in = SD1L842;
XD1_q_b[31]_PORT_A_data_in_reg = DFFE(XD1_q_b[31]_PORT_A_data_in, XD1_q_b[31]_clock_0, , , );
XD1_q_b[31]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[31]_PORT_A_address_reg = DFFE(XD1_q_b[31]_PORT_A_address, XD1_q_b[31]_clock_0, , , );
XD1_q_b[31]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[31]_PORT_B_address_reg = DFFE(XD1_q_b[31]_PORT_B_address, XD1_q_b[31]_clock_1, , , );
XD1_q_b[31]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[31]_PORT_A_write_enable_reg = DFFE(XD1_q_b[31]_PORT_A_write_enable, XD1_q_b[31]_clock_0, , , );
XD1_q_b[31]_PORT_B_read_enable = VCC;
XD1_q_b[31]_PORT_B_read_enable_reg = DFFE(XD1_q_b[31]_PORT_B_read_enable, XD1_q_b[31]_clock_1, , , );
XD1_q_b[31]_clock_0 = CLOCK_50;
XD1_q_b[31]_clock_1 = CLOCK_50;
XD1_q_b[31]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[31]_PORT_B_data_out = MEMORY(XD1_q_b[31]_PORT_A_data_in_reg, , XD1_q_b[31]_PORT_A_address_reg, XD1_q_b[31]_PORT_B_address_reg, XD1_q_b[31]_PORT_A_write_enable_reg, , , XD1_q_b[31]_PORT_B_read_enable_reg, , , XD1_q_b[31]_clock_0, XD1_q_b[31]_clock_1, XD1_q_b[31]_clock_enable_0, , , , , );
XD1_q_b[31] = XD1_q_b[31]_PORT_B_data_out[0];


--XD1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[30]_PORT_A_data_in = SD1L841;
XD1_q_b[30]_PORT_A_data_in_reg = DFFE(XD1_q_b[30]_PORT_A_data_in, XD1_q_b[30]_clock_0, , , );
XD1_q_b[30]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[30]_PORT_A_address_reg = DFFE(XD1_q_b[30]_PORT_A_address, XD1_q_b[30]_clock_0, , , );
XD1_q_b[30]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[30]_PORT_B_address_reg = DFFE(XD1_q_b[30]_PORT_B_address, XD1_q_b[30]_clock_1, , , );
XD1_q_b[30]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[30]_PORT_A_write_enable_reg = DFFE(XD1_q_b[30]_PORT_A_write_enable, XD1_q_b[30]_clock_0, , , );
XD1_q_b[30]_PORT_B_read_enable = VCC;
XD1_q_b[30]_PORT_B_read_enable_reg = DFFE(XD1_q_b[30]_PORT_B_read_enable, XD1_q_b[30]_clock_1, , , );
XD1_q_b[30]_clock_0 = CLOCK_50;
XD1_q_b[30]_clock_1 = CLOCK_50;
XD1_q_b[30]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[30]_PORT_B_data_out = MEMORY(XD1_q_b[30]_PORT_A_data_in_reg, , XD1_q_b[30]_PORT_A_address_reg, XD1_q_b[30]_PORT_B_address_reg, XD1_q_b[30]_PORT_A_write_enable_reg, , , XD1_q_b[30]_PORT_B_read_enable_reg, , , XD1_q_b[30]_clock_0, XD1_q_b[30]_clock_1, XD1_q_b[30]_clock_enable_0, , , , , );
XD1_q_b[30] = XD1_q_b[30]_PORT_B_data_out[0];


--XD1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[29]_PORT_A_data_in = SD1L840;
XD1_q_b[29]_PORT_A_data_in_reg = DFFE(XD1_q_b[29]_PORT_A_data_in, XD1_q_b[29]_clock_0, , , );
XD1_q_b[29]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[29]_PORT_A_address_reg = DFFE(XD1_q_b[29]_PORT_A_address, XD1_q_b[29]_clock_0, , , );
XD1_q_b[29]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[29]_PORT_B_address_reg = DFFE(XD1_q_b[29]_PORT_B_address, XD1_q_b[29]_clock_1, , , );
XD1_q_b[29]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[29]_PORT_A_write_enable_reg = DFFE(XD1_q_b[29]_PORT_A_write_enable, XD1_q_b[29]_clock_0, , , );
XD1_q_b[29]_PORT_B_read_enable = VCC;
XD1_q_b[29]_PORT_B_read_enable_reg = DFFE(XD1_q_b[29]_PORT_B_read_enable, XD1_q_b[29]_clock_1, , , );
XD1_q_b[29]_clock_0 = CLOCK_50;
XD1_q_b[29]_clock_1 = CLOCK_50;
XD1_q_b[29]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[29]_PORT_B_data_out = MEMORY(XD1_q_b[29]_PORT_A_data_in_reg, , XD1_q_b[29]_PORT_A_address_reg, XD1_q_b[29]_PORT_B_address_reg, XD1_q_b[29]_PORT_A_write_enable_reg, , , XD1_q_b[29]_PORT_B_read_enable_reg, , , XD1_q_b[29]_clock_0, XD1_q_b[29]_clock_1, XD1_q_b[29]_clock_enable_0, , , , , );
XD1_q_b[29] = XD1_q_b[29]_PORT_B_data_out[0];


--XD1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[28]_PORT_A_data_in = SD1L839;
XD1_q_b[28]_PORT_A_data_in_reg = DFFE(XD1_q_b[28]_PORT_A_data_in, XD1_q_b[28]_clock_0, , , );
XD1_q_b[28]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[28]_PORT_A_address_reg = DFFE(XD1_q_b[28]_PORT_A_address, XD1_q_b[28]_clock_0, , , );
XD1_q_b[28]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[28]_PORT_B_address_reg = DFFE(XD1_q_b[28]_PORT_B_address, XD1_q_b[28]_clock_1, , , );
XD1_q_b[28]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[28]_PORT_A_write_enable_reg = DFFE(XD1_q_b[28]_PORT_A_write_enable, XD1_q_b[28]_clock_0, , , );
XD1_q_b[28]_PORT_B_read_enable = VCC;
XD1_q_b[28]_PORT_B_read_enable_reg = DFFE(XD1_q_b[28]_PORT_B_read_enable, XD1_q_b[28]_clock_1, , , );
XD1_q_b[28]_clock_0 = CLOCK_50;
XD1_q_b[28]_clock_1 = CLOCK_50;
XD1_q_b[28]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[28]_PORT_B_data_out = MEMORY(XD1_q_b[28]_PORT_A_data_in_reg, , XD1_q_b[28]_PORT_A_address_reg, XD1_q_b[28]_PORT_B_address_reg, XD1_q_b[28]_PORT_A_write_enable_reg, , , XD1_q_b[28]_PORT_B_read_enable_reg, , , XD1_q_b[28]_clock_0, XD1_q_b[28]_clock_1, XD1_q_b[28]_clock_enable_0, , , , , );
XD1_q_b[28] = XD1_q_b[28]_PORT_B_data_out[0];


--XD1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[27]_PORT_A_data_in = SD1L838;
XD1_q_b[27]_PORT_A_data_in_reg = DFFE(XD1_q_b[27]_PORT_A_data_in, XD1_q_b[27]_clock_0, , , );
XD1_q_b[27]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[27]_PORT_A_address_reg = DFFE(XD1_q_b[27]_PORT_A_address, XD1_q_b[27]_clock_0, , , );
XD1_q_b[27]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[27]_PORT_B_address_reg = DFFE(XD1_q_b[27]_PORT_B_address, XD1_q_b[27]_clock_1, , , );
XD1_q_b[27]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[27]_PORT_A_write_enable_reg = DFFE(XD1_q_b[27]_PORT_A_write_enable, XD1_q_b[27]_clock_0, , , );
XD1_q_b[27]_PORT_B_read_enable = VCC;
XD1_q_b[27]_PORT_B_read_enable_reg = DFFE(XD1_q_b[27]_PORT_B_read_enable, XD1_q_b[27]_clock_1, , , );
XD1_q_b[27]_clock_0 = CLOCK_50;
XD1_q_b[27]_clock_1 = CLOCK_50;
XD1_q_b[27]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[27]_PORT_B_data_out = MEMORY(XD1_q_b[27]_PORT_A_data_in_reg, , XD1_q_b[27]_PORT_A_address_reg, XD1_q_b[27]_PORT_B_address_reg, XD1_q_b[27]_PORT_A_write_enable_reg, , , XD1_q_b[27]_PORT_B_read_enable_reg, , , XD1_q_b[27]_clock_0, XD1_q_b[27]_clock_1, XD1_q_b[27]_clock_enable_0, , , , , );
XD1_q_b[27] = XD1_q_b[27]_PORT_B_data_out[0];


--XD1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[26]_PORT_A_data_in = SD1L837;
XD1_q_b[26]_PORT_A_data_in_reg = DFFE(XD1_q_b[26]_PORT_A_data_in, XD1_q_b[26]_clock_0, , , );
XD1_q_b[26]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[26]_PORT_A_address_reg = DFFE(XD1_q_b[26]_PORT_A_address, XD1_q_b[26]_clock_0, , , );
XD1_q_b[26]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[26]_PORT_B_address_reg = DFFE(XD1_q_b[26]_PORT_B_address, XD1_q_b[26]_clock_1, , , );
XD1_q_b[26]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[26]_PORT_A_write_enable_reg = DFFE(XD1_q_b[26]_PORT_A_write_enable, XD1_q_b[26]_clock_0, , , );
XD1_q_b[26]_PORT_B_read_enable = VCC;
XD1_q_b[26]_PORT_B_read_enable_reg = DFFE(XD1_q_b[26]_PORT_B_read_enable, XD1_q_b[26]_clock_1, , , );
XD1_q_b[26]_clock_0 = CLOCK_50;
XD1_q_b[26]_clock_1 = CLOCK_50;
XD1_q_b[26]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[26]_PORT_B_data_out = MEMORY(XD1_q_b[26]_PORT_A_data_in_reg, , XD1_q_b[26]_PORT_A_address_reg, XD1_q_b[26]_PORT_B_address_reg, XD1_q_b[26]_PORT_A_write_enable_reg, , , XD1_q_b[26]_PORT_B_read_enable_reg, , , XD1_q_b[26]_clock_0, XD1_q_b[26]_clock_1, XD1_q_b[26]_clock_enable_0, , , , , );
XD1_q_b[26] = XD1_q_b[26]_PORT_B_data_out[0];


--XD1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[25]_PORT_A_data_in = SD1L836;
XD1_q_b[25]_PORT_A_data_in_reg = DFFE(XD1_q_b[25]_PORT_A_data_in, XD1_q_b[25]_clock_0, , , );
XD1_q_b[25]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[25]_PORT_A_address_reg = DFFE(XD1_q_b[25]_PORT_A_address, XD1_q_b[25]_clock_0, , , );
XD1_q_b[25]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[25]_PORT_B_address_reg = DFFE(XD1_q_b[25]_PORT_B_address, XD1_q_b[25]_clock_1, , , );
XD1_q_b[25]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[25]_PORT_A_write_enable_reg = DFFE(XD1_q_b[25]_PORT_A_write_enable, XD1_q_b[25]_clock_0, , , );
XD1_q_b[25]_PORT_B_read_enable = VCC;
XD1_q_b[25]_PORT_B_read_enable_reg = DFFE(XD1_q_b[25]_PORT_B_read_enable, XD1_q_b[25]_clock_1, , , );
XD1_q_b[25]_clock_0 = CLOCK_50;
XD1_q_b[25]_clock_1 = CLOCK_50;
XD1_q_b[25]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[25]_PORT_B_data_out = MEMORY(XD1_q_b[25]_PORT_A_data_in_reg, , XD1_q_b[25]_PORT_A_address_reg, XD1_q_b[25]_PORT_B_address_reg, XD1_q_b[25]_PORT_A_write_enable_reg, , , XD1_q_b[25]_PORT_B_read_enable_reg, , , XD1_q_b[25]_clock_0, XD1_q_b[25]_clock_1, XD1_q_b[25]_clock_enable_0, , , , , );
XD1_q_b[25] = XD1_q_b[25]_PORT_B_data_out[0];


--XD1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[18]_PORT_A_data_in = SD1L829;
XD1_q_b[18]_PORT_A_data_in_reg = DFFE(XD1_q_b[18]_PORT_A_data_in, XD1_q_b[18]_clock_0, , , );
XD1_q_b[18]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[18]_PORT_A_address_reg = DFFE(XD1_q_b[18]_PORT_A_address, XD1_q_b[18]_clock_0, , , );
XD1_q_b[18]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[18]_PORT_B_address_reg = DFFE(XD1_q_b[18]_PORT_B_address, XD1_q_b[18]_clock_1, , , );
XD1_q_b[18]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[18]_PORT_A_write_enable_reg = DFFE(XD1_q_b[18]_PORT_A_write_enable, XD1_q_b[18]_clock_0, , , );
XD1_q_b[18]_PORT_B_read_enable = VCC;
XD1_q_b[18]_PORT_B_read_enable_reg = DFFE(XD1_q_b[18]_PORT_B_read_enable, XD1_q_b[18]_clock_1, , , );
XD1_q_b[18]_clock_0 = CLOCK_50;
XD1_q_b[18]_clock_1 = CLOCK_50;
XD1_q_b[18]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[18]_PORT_B_data_out = MEMORY(XD1_q_b[18]_PORT_A_data_in_reg, , XD1_q_b[18]_PORT_A_address_reg, XD1_q_b[18]_PORT_B_address_reg, XD1_q_b[18]_PORT_A_write_enable_reg, , , XD1_q_b[18]_PORT_B_read_enable_reg, , , XD1_q_b[18]_clock_0, XD1_q_b[18]_clock_1, XD1_q_b[18]_clock_enable_0, , , , , );
XD1_q_b[18] = XD1_q_b[18]_PORT_B_data_out[0];


--XD1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[20]_PORT_A_data_in = SD1L831;
XD1_q_b[20]_PORT_A_data_in_reg = DFFE(XD1_q_b[20]_PORT_A_data_in, XD1_q_b[20]_clock_0, , , );
XD1_q_b[20]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[20]_PORT_A_address_reg = DFFE(XD1_q_b[20]_PORT_A_address, XD1_q_b[20]_clock_0, , , );
XD1_q_b[20]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[20]_PORT_B_address_reg = DFFE(XD1_q_b[20]_PORT_B_address, XD1_q_b[20]_clock_1, , , );
XD1_q_b[20]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[20]_PORT_A_write_enable_reg = DFFE(XD1_q_b[20]_PORT_A_write_enable, XD1_q_b[20]_clock_0, , , );
XD1_q_b[20]_PORT_B_read_enable = VCC;
XD1_q_b[20]_PORT_B_read_enable_reg = DFFE(XD1_q_b[20]_PORT_B_read_enable, XD1_q_b[20]_clock_1, , , );
XD1_q_b[20]_clock_0 = CLOCK_50;
XD1_q_b[20]_clock_1 = CLOCK_50;
XD1_q_b[20]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[20]_PORT_B_data_out = MEMORY(XD1_q_b[20]_PORT_A_data_in_reg, , XD1_q_b[20]_PORT_A_address_reg, XD1_q_b[20]_PORT_B_address_reg, XD1_q_b[20]_PORT_A_write_enable_reg, , , XD1_q_b[20]_PORT_B_read_enable_reg, , , XD1_q_b[20]_clock_0, XD1_q_b[20]_clock_1, XD1_q_b[20]_clock_enable_0, , , , , );
XD1_q_b[20] = XD1_q_b[20]_PORT_B_data_out[0];


--XD1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[19]_PORT_A_data_in = SD1L830;
XD1_q_b[19]_PORT_A_data_in_reg = DFFE(XD1_q_b[19]_PORT_A_data_in, XD1_q_b[19]_clock_0, , , );
XD1_q_b[19]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[19]_PORT_A_address_reg = DFFE(XD1_q_b[19]_PORT_A_address, XD1_q_b[19]_clock_0, , , );
XD1_q_b[19]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[19]_PORT_B_address_reg = DFFE(XD1_q_b[19]_PORT_B_address, XD1_q_b[19]_clock_1, , , );
XD1_q_b[19]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[19]_PORT_A_write_enable_reg = DFFE(XD1_q_b[19]_PORT_A_write_enable, XD1_q_b[19]_clock_0, , , );
XD1_q_b[19]_PORT_B_read_enable = VCC;
XD1_q_b[19]_PORT_B_read_enable_reg = DFFE(XD1_q_b[19]_PORT_B_read_enable, XD1_q_b[19]_clock_1, , , );
XD1_q_b[19]_clock_0 = CLOCK_50;
XD1_q_b[19]_clock_1 = CLOCK_50;
XD1_q_b[19]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[19]_PORT_B_data_out = MEMORY(XD1_q_b[19]_PORT_A_data_in_reg, , XD1_q_b[19]_PORT_A_address_reg, XD1_q_b[19]_PORT_B_address_reg, XD1_q_b[19]_PORT_A_write_enable_reg, , , XD1_q_b[19]_PORT_B_read_enable_reg, , , XD1_q_b[19]_clock_0, XD1_q_b[19]_clock_1, XD1_q_b[19]_clock_enable_0, , , , , );
XD1_q_b[19] = XD1_q_b[19]_PORT_B_data_out[0];


--XD1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[0]_PORT_A_data_in = SD1L808;
XD1_q_b[0]_PORT_A_data_in_reg = DFFE(XD1_q_b[0]_PORT_A_data_in, XD1_q_b[0]_clock_0, , , );
XD1_q_b[0]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[0]_PORT_A_address_reg = DFFE(XD1_q_b[0]_PORT_A_address, XD1_q_b[0]_clock_0, , , );
XD1_q_b[0]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[0]_PORT_B_address_reg = DFFE(XD1_q_b[0]_PORT_B_address, XD1_q_b[0]_clock_1, , , );
XD1_q_b[0]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[0]_PORT_A_write_enable_reg = DFFE(XD1_q_b[0]_PORT_A_write_enable, XD1_q_b[0]_clock_0, , , );
XD1_q_b[0]_PORT_B_read_enable = VCC;
XD1_q_b[0]_PORT_B_read_enable_reg = DFFE(XD1_q_b[0]_PORT_B_read_enable, XD1_q_b[0]_clock_1, , , );
XD1_q_b[0]_clock_0 = CLOCK_50;
XD1_q_b[0]_clock_1 = CLOCK_50;
XD1_q_b[0]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[0]_PORT_B_data_out = MEMORY(XD1_q_b[0]_PORT_A_data_in_reg, , XD1_q_b[0]_PORT_A_address_reg, XD1_q_b[0]_PORT_B_address_reg, XD1_q_b[0]_PORT_A_write_enable_reg, , , XD1_q_b[0]_PORT_B_read_enable_reg, , , XD1_q_b[0]_clock_0, XD1_q_b[0]_clock_1, XD1_q_b[0]_clock_enable_0, , , , , );
XD1_q_b[0] = XD1_q_b[0]_PORT_B_data_out[0];


--XD1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[22]_PORT_A_data_in = SD1L833;
XD1_q_b[22]_PORT_A_data_in_reg = DFFE(XD1_q_b[22]_PORT_A_data_in, XD1_q_b[22]_clock_0, , , );
XD1_q_b[22]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[22]_PORT_A_address_reg = DFFE(XD1_q_b[22]_PORT_A_address, XD1_q_b[22]_clock_0, , , );
XD1_q_b[22]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[22]_PORT_B_address_reg = DFFE(XD1_q_b[22]_PORT_B_address, XD1_q_b[22]_clock_1, , , );
XD1_q_b[22]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[22]_PORT_A_write_enable_reg = DFFE(XD1_q_b[22]_PORT_A_write_enable, XD1_q_b[22]_clock_0, , , );
XD1_q_b[22]_PORT_B_read_enable = VCC;
XD1_q_b[22]_PORT_B_read_enable_reg = DFFE(XD1_q_b[22]_PORT_B_read_enable, XD1_q_b[22]_clock_1, , , );
XD1_q_b[22]_clock_0 = CLOCK_50;
XD1_q_b[22]_clock_1 = CLOCK_50;
XD1_q_b[22]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[22]_PORT_B_data_out = MEMORY(XD1_q_b[22]_PORT_A_data_in_reg, , XD1_q_b[22]_PORT_A_address_reg, XD1_q_b[22]_PORT_B_address_reg, XD1_q_b[22]_PORT_A_write_enable_reg, , , XD1_q_b[22]_PORT_B_read_enable_reg, , , XD1_q_b[22]_clock_0, XD1_q_b[22]_clock_1, XD1_q_b[22]_clock_enable_0, , , , , );
XD1_q_b[22] = XD1_q_b[22]_PORT_B_data_out[0];


--XD1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XD1_q_b[21]_PORT_A_data_in = SD1L832;
XD1_q_b[21]_PORT_A_data_in_reg = DFFE(XD1_q_b[21]_PORT_A_data_in, XD1_q_b[21]_clock_0, , , );
XD1_q_b[21]_PORT_A_address = BUS(SD1_R_dst_regnum[0], SD1_R_dst_regnum[1], SD1_R_dst_regnum[2], SD1_R_dst_regnum[3], SD1_R_dst_regnum[4]);
XD1_q_b[21]_PORT_A_address_reg = DFFE(XD1_q_b[21]_PORT_A_address, XD1_q_b[21]_clock_0, , , );
XD1_q_b[21]_PORT_B_address = BUS(SD1_D_iw[27], SD1_D_iw[28], SD1_D_iw[29], SD1_D_iw[30], SD1_D_iw[31]);
XD1_q_b[21]_PORT_B_address_reg = DFFE(XD1_q_b[21]_PORT_B_address, XD1_q_b[21]_clock_1, , , );
XD1_q_b[21]_PORT_A_write_enable = SD1_W_rf_wren;
XD1_q_b[21]_PORT_A_write_enable_reg = DFFE(XD1_q_b[21]_PORT_A_write_enable, XD1_q_b[21]_clock_0, , , );
XD1_q_b[21]_PORT_B_read_enable = VCC;
XD1_q_b[21]_PORT_B_read_enable_reg = DFFE(XD1_q_b[21]_PORT_B_read_enable, XD1_q_b[21]_clock_1, , , );
XD1_q_b[21]_clock_0 = CLOCK_50;
XD1_q_b[21]_clock_1 = CLOCK_50;
XD1_q_b[21]_clock_enable_0 = SD1_W_rf_wren;
XD1_q_b[21]_PORT_B_data_out = MEMORY(XD1_q_b[21]_PORT_A_data_in_reg, , XD1_q_b[21]_PORT_A_address_reg, XD1_q_b[21]_PORT_B_address_reg, XD1_q_b[21]_PORT_A_write_enable_reg, , , XD1_q_b[21]_PORT_B_read_enable_reg, , , XD1_q_b[21]_clock_0, XD1_q_b[21]_clock_1, XD1_q_b[21]_clock_enable_0, , , , , );
XD1_q_b[21] = XD1_q_b[21]_PORT_B_data_out[0];


--VD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

VD1_readdata[22] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[22],  ,  , !VD1_address[8]);


--VD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

VD1_readdata[23] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[23],  ,  , !VD1_address[8]);


--VD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

VD1_readdata[24] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[24],  ,  , !VD1_address[8]);


--VD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

VD1_readdata[25] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[25],  ,  , !VD1_address[8]);


--VD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

VD1_readdata[26] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[26],  ,  , !VD1_address[8]);


--MC2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC2_q_b[2]_PORT_A_data_in = EC1_wdata[2];
MC2_q_b[2]_PORT_A_data_in_reg = DFFE(MC2_q_b[2]_PORT_A_data_in, MC2_q_b[2]_clock_0, , , );
MC2_q_b[2]_PORT_A_address = BUS(NC4_counter_reg_bit[0], NC4_counter_reg_bit[1], NC4_counter_reg_bit[2], NC4_counter_reg_bit[3], NC4_counter_reg_bit[4], NC4_counter_reg_bit[5]);
MC2_q_b[2]_PORT_A_address_reg = DFFE(MC2_q_b[2]_PORT_A_address, MC2_q_b[2]_clock_0, , , );
MC2_q_b[2]_PORT_B_address = BUS(NC3_counter_reg_bit[0], NC3_counter_reg_bit[1], NC3_counter_reg_bit[2], NC3_counter_reg_bit[3], NC3_counter_reg_bit[4], NC3_counter_reg_bit[5]);
MC2_q_b[2]_PORT_B_address_reg = DFFE(MC2_q_b[2]_PORT_B_address, MC2_q_b[2]_clock_1, , , MC2_q_b[2]_clock_enable_1);
MC2_q_b[2]_PORT_A_write_enable = XB1_wr_rfifo;
MC2_q_b[2]_PORT_A_write_enable_reg = DFFE(MC2_q_b[2]_PORT_A_write_enable, MC2_q_b[2]_clock_0, , , );
MC2_q_b[2]_PORT_B_read_enable = VCC;
MC2_q_b[2]_PORT_B_read_enable_reg = DFFE(MC2_q_b[2]_PORT_B_read_enable, MC2_q_b[2]_clock_1, , , MC2_q_b[2]_clock_enable_1);
MC2_q_b[2]_clock_0 = CLOCK_50;
MC2_q_b[2]_clock_1 = CLOCK_50;
MC2_q_b[2]_clock_enable_0 = XB1_wr_rfifo;
MC2_q_b[2]_clock_enable_1 = XB1L75;
MC2_q_b[2]_PORT_B_data_out = MEMORY(MC2_q_b[2]_PORT_A_data_in_reg, , MC2_q_b[2]_PORT_A_address_reg, MC2_q_b[2]_PORT_B_address_reg, MC2_q_b[2]_PORT_A_write_enable_reg, , , MC2_q_b[2]_PORT_B_read_enable_reg, , , MC2_q_b[2]_clock_0, MC2_q_b[2]_clock_1, MC2_q_b[2]_clock_enable_0, MC2_q_b[2]_clock_enable_1, , , , );
MC2_q_b[2] = MC2_q_b[2]_PORT_B_data_out[0];


--WE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[4]_PORT_A_data_in = KE1L133;
WE1_q_a[4]_PORT_A_data_in_reg = DFFE(WE1_q_a[4]_PORT_A_data_in, WE1_q_a[4]_clock_0, , , WE1_q_a[4]_clock_enable_0);
WE1_q_a[4]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[4]_PORT_A_address_reg = DFFE(WE1_q_a[4]_PORT_A_address, WE1_q_a[4]_clock_0, , , WE1_q_a[4]_clock_enable_0);
WE1_q_a[4]_PORT_A_write_enable = KE1L162;
WE1_q_a[4]_PORT_A_write_enable_reg = DFFE(WE1_q_a[4]_PORT_A_write_enable, WE1_q_a[4]_clock_0, , , WE1_q_a[4]_clock_enable_0);
WE1_q_a[4]_PORT_A_read_enable = !KE1L162;
WE1_q_a[4]_PORT_A_read_enable_reg = DFFE(WE1_q_a[4]_PORT_A_read_enable, WE1_q_a[4]_clock_0, , , WE1_q_a[4]_clock_enable_0);
WE1_q_a[4]_PORT_A_byte_mask = KE1L124;
WE1_q_a[4]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[4]_PORT_A_byte_mask, WE1_q_a[4]_clock_0, , , WE1_q_a[4]_clock_enable_0);
WE1_q_a[4]_clock_0 = CLOCK_50;
WE1_q_a[4]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[4]_PORT_A_data_out = MEMORY(WE1_q_a[4]_PORT_A_data_in_reg, , WE1_q_a[4]_PORT_A_address_reg, , WE1_q_a[4]_PORT_A_write_enable_reg, WE1_q_a[4]_PORT_A_read_enable_reg, , , WE1_q_a[4]_PORT_A_byte_mask_reg, , WE1_q_a[4]_clock_0, , WE1_q_a[4]_clock_enable_0, , , , , );
WE1_q_a[4] = WE1_q_a[4]_PORT_A_data_out[0];


--XB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
XB1L2_adder_eqn = ( !PC2_counter_reg_bit[4] ) + ( GND ) + ( XB1L19 );
XB1L2 = SUM(XB1L2_adder_eqn);

--XB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
XB1L3_adder_eqn = ( !PC2_counter_reg_bit[4] ) + ( GND ) + ( XB1L19 );
XB1L3 = CARRY(XB1L3_adder_eqn);


--XB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
XB1L6_adder_eqn = ( !PC2_counter_reg_bit[5] ) + ( GND ) + ( XB1L3 );
XB1L6 = SUM(XB1L6_adder_eqn);

--XB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
XB1L7_adder_eqn = ( !PC2_counter_reg_bit[5] ) + ( GND ) + ( XB1L3 );
XB1L7 = CARRY(XB1L7_adder_eqn);


--XB1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
XB1L10_adder_eqn = ( !LC2_b_full ) + ( VCC ) + ( XB1L7 );
XB1L10 = SUM(XB1L10_adder_eqn);

--XB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
XB1L11_adder_eqn = ( !LC2_b_full ) + ( VCC ) + ( XB1L7 );
XB1L11 = CARRY(XB1L11_adder_eqn);


--XB1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
XB1L14_adder_eqn = ( VCC ) + ( GND ) + ( XB1L11 );
XB1L14 = SUM(XB1L14_adder_eqn);


--XB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
XB1L18_adder_eqn = ( !PC2_counter_reg_bit[3] ) + ( GND ) + ( XB1L27 );
XB1L18 = SUM(XB1L18_adder_eqn);

--XB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
XB1L19_adder_eqn = ( !PC2_counter_reg_bit[3] ) + ( GND ) + ( XB1L27 );
XB1L19 = CARRY(XB1L19_adder_eqn);


--XB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
XB1L22_adder_eqn = ( !PC2_counter_reg_bit[0] ) + ( !PC2_counter_reg_bit[1] ) + ( !VCC );
XB1L22 = SUM(XB1L22_adder_eqn);

--XB1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
XB1L23_adder_eqn = ( !PC2_counter_reg_bit[0] ) + ( !PC2_counter_reg_bit[1] ) + ( !VCC );
XB1L23 = CARRY(XB1L23_adder_eqn);


--XB1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
XB1L26_adder_eqn = ( !PC2_counter_reg_bit[2] ) + ( GND ) + ( XB1L23 );
XB1L26 = SUM(XB1L26_adder_eqn);

--XB1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
XB1L27_adder_eqn = ( !PC2_counter_reg_bit[2] ) + ( GND ) + ( XB1L23 );
XB1L27 = CARRY(XB1L27_adder_eqn);


--NE1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

NE1_sr[21] = DFFEAS(NE1L63, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--NE1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

NE1_sr[20] = DFFEAS(NE1L64, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--WE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[1]_PORT_A_data_in = KE1L130;
WE1_q_a[1]_PORT_A_data_in_reg = DFFE(WE1_q_a[1]_PORT_A_data_in, WE1_q_a[1]_clock_0, , , WE1_q_a[1]_clock_enable_0);
WE1_q_a[1]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[1]_PORT_A_address_reg = DFFE(WE1_q_a[1]_PORT_A_address, WE1_q_a[1]_clock_0, , , WE1_q_a[1]_clock_enable_0);
WE1_q_a[1]_PORT_A_write_enable = KE1L162;
WE1_q_a[1]_PORT_A_write_enable_reg = DFFE(WE1_q_a[1]_PORT_A_write_enable, WE1_q_a[1]_clock_0, , , WE1_q_a[1]_clock_enable_0);
WE1_q_a[1]_PORT_A_read_enable = !KE1L162;
WE1_q_a[1]_PORT_A_read_enable_reg = DFFE(WE1_q_a[1]_PORT_A_read_enable, WE1_q_a[1]_clock_0, , , WE1_q_a[1]_clock_enable_0);
WE1_q_a[1]_PORT_A_byte_mask = KE1L124;
WE1_q_a[1]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[1]_PORT_A_byte_mask, WE1_q_a[1]_clock_0, , , WE1_q_a[1]_clock_enable_0);
WE1_q_a[1]_clock_0 = CLOCK_50;
WE1_q_a[1]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[1]_PORT_A_data_out = MEMORY(WE1_q_a[1]_PORT_A_data_in_reg, , WE1_q_a[1]_PORT_A_address_reg, , WE1_q_a[1]_PORT_A_write_enable_reg, WE1_q_a[1]_PORT_A_read_enable_reg, , , WE1_q_a[1]_PORT_A_byte_mask_reg, , WE1_q_a[1]_clock_0, , WE1_q_a[1]_clock_enable_0, , , , , );
WE1_q_a[1] = WE1_q_a[1]_PORT_A_data_out[0];


--WE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[2]_PORT_A_data_in = KE1L131;
WE1_q_a[2]_PORT_A_data_in_reg = DFFE(WE1_q_a[2]_PORT_A_data_in, WE1_q_a[2]_clock_0, , , WE1_q_a[2]_clock_enable_0);
WE1_q_a[2]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[2]_PORT_A_address_reg = DFFE(WE1_q_a[2]_PORT_A_address, WE1_q_a[2]_clock_0, , , WE1_q_a[2]_clock_enable_0);
WE1_q_a[2]_PORT_A_write_enable = KE1L162;
WE1_q_a[2]_PORT_A_write_enable_reg = DFFE(WE1_q_a[2]_PORT_A_write_enable, WE1_q_a[2]_clock_0, , , WE1_q_a[2]_clock_enable_0);
WE1_q_a[2]_PORT_A_read_enable = !KE1L162;
WE1_q_a[2]_PORT_A_read_enable_reg = DFFE(WE1_q_a[2]_PORT_A_read_enable, WE1_q_a[2]_clock_0, , , WE1_q_a[2]_clock_enable_0);
WE1_q_a[2]_PORT_A_byte_mask = KE1L124;
WE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[2]_PORT_A_byte_mask, WE1_q_a[2]_clock_0, , , WE1_q_a[2]_clock_enable_0);
WE1_q_a[2]_clock_0 = CLOCK_50;
WE1_q_a[2]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[2]_PORT_A_data_out = MEMORY(WE1_q_a[2]_PORT_A_data_in_reg, , WE1_q_a[2]_PORT_A_address_reg, , WE1_q_a[2]_PORT_A_write_enable_reg, WE1_q_a[2]_PORT_A_read_enable_reg, , , WE1_q_a[2]_PORT_A_byte_mask_reg, , WE1_q_a[2]_clock_0, , WE1_q_a[2]_clock_enable_0, , , , , );
WE1_q_a[2] = WE1_q_a[2]_PORT_A_data_out[0];


--WE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[3]_PORT_A_data_in = KE1L132;
WE1_q_a[3]_PORT_A_data_in_reg = DFFE(WE1_q_a[3]_PORT_A_data_in, WE1_q_a[3]_clock_0, , , WE1_q_a[3]_clock_enable_0);
WE1_q_a[3]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[3]_PORT_A_address_reg = DFFE(WE1_q_a[3]_PORT_A_address, WE1_q_a[3]_clock_0, , , WE1_q_a[3]_clock_enable_0);
WE1_q_a[3]_PORT_A_write_enable = KE1L162;
WE1_q_a[3]_PORT_A_write_enable_reg = DFFE(WE1_q_a[3]_PORT_A_write_enable, WE1_q_a[3]_clock_0, , , WE1_q_a[3]_clock_enable_0);
WE1_q_a[3]_PORT_A_read_enable = !KE1L162;
WE1_q_a[3]_PORT_A_read_enable_reg = DFFE(WE1_q_a[3]_PORT_A_read_enable, WE1_q_a[3]_clock_0, , , WE1_q_a[3]_clock_enable_0);
WE1_q_a[3]_PORT_A_byte_mask = KE1L124;
WE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[3]_PORT_A_byte_mask, WE1_q_a[3]_clock_0, , , WE1_q_a[3]_clock_enable_0);
WE1_q_a[3]_clock_0 = CLOCK_50;
WE1_q_a[3]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[3]_PORT_A_data_out = MEMORY(WE1_q_a[3]_PORT_A_data_in_reg, , WE1_q_a[3]_PORT_A_address_reg, , WE1_q_a[3]_PORT_A_write_enable_reg, WE1_q_a[3]_PORT_A_read_enable_reg, , , WE1_q_a[3]_PORT_A_byte_mask_reg, , WE1_q_a[3]_clock_0, , WE1_q_a[3]_clock_enable_0, , , , , );
WE1_q_a[3] = WE1_q_a[3]_PORT_A_data_out[0];


--MC2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC2_q_b[3]_PORT_A_data_in = EC1_wdata[3];
MC2_q_b[3]_PORT_A_data_in_reg = DFFE(MC2_q_b[3]_PORT_A_data_in, MC2_q_b[3]_clock_0, , , );
MC2_q_b[3]_PORT_A_address = BUS(NC4_counter_reg_bit[0], NC4_counter_reg_bit[1], NC4_counter_reg_bit[2], NC4_counter_reg_bit[3], NC4_counter_reg_bit[4], NC4_counter_reg_bit[5]);
MC2_q_b[3]_PORT_A_address_reg = DFFE(MC2_q_b[3]_PORT_A_address, MC2_q_b[3]_clock_0, , , );
MC2_q_b[3]_PORT_B_address = BUS(NC3_counter_reg_bit[0], NC3_counter_reg_bit[1], NC3_counter_reg_bit[2], NC3_counter_reg_bit[3], NC3_counter_reg_bit[4], NC3_counter_reg_bit[5]);
MC2_q_b[3]_PORT_B_address_reg = DFFE(MC2_q_b[3]_PORT_B_address, MC2_q_b[3]_clock_1, , , MC2_q_b[3]_clock_enable_1);
MC2_q_b[3]_PORT_A_write_enable = XB1_wr_rfifo;
MC2_q_b[3]_PORT_A_write_enable_reg = DFFE(MC2_q_b[3]_PORT_A_write_enable, MC2_q_b[3]_clock_0, , , );
MC2_q_b[3]_PORT_B_read_enable = VCC;
MC2_q_b[3]_PORT_B_read_enable_reg = DFFE(MC2_q_b[3]_PORT_B_read_enable, MC2_q_b[3]_clock_1, , , MC2_q_b[3]_clock_enable_1);
MC2_q_b[3]_clock_0 = CLOCK_50;
MC2_q_b[3]_clock_1 = CLOCK_50;
MC2_q_b[3]_clock_enable_0 = XB1_wr_rfifo;
MC2_q_b[3]_clock_enable_1 = XB1L75;
MC2_q_b[3]_PORT_B_data_out = MEMORY(MC2_q_b[3]_PORT_A_data_in_reg, , MC2_q_b[3]_PORT_A_address_reg, MC2_q_b[3]_PORT_B_address_reg, MC2_q_b[3]_PORT_A_write_enable_reg, , , MC2_q_b[3]_PORT_B_read_enable_reg, , , MC2_q_b[3]_clock_0, MC2_q_b[3]_clock_1, MC2_q_b[3]_clock_enable_0, MC2_q_b[3]_clock_enable_1, , , , );
MC2_q_b[3] = MC2_q_b[3]_PORT_B_data_out[0];


--MC2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC2_q_b[4]_PORT_A_data_in = EC1_wdata[4];
MC2_q_b[4]_PORT_A_data_in_reg = DFFE(MC2_q_b[4]_PORT_A_data_in, MC2_q_b[4]_clock_0, , , );
MC2_q_b[4]_PORT_A_address = BUS(NC4_counter_reg_bit[0], NC4_counter_reg_bit[1], NC4_counter_reg_bit[2], NC4_counter_reg_bit[3], NC4_counter_reg_bit[4], NC4_counter_reg_bit[5]);
MC2_q_b[4]_PORT_A_address_reg = DFFE(MC2_q_b[4]_PORT_A_address, MC2_q_b[4]_clock_0, , , );
MC2_q_b[4]_PORT_B_address = BUS(NC3_counter_reg_bit[0], NC3_counter_reg_bit[1], NC3_counter_reg_bit[2], NC3_counter_reg_bit[3], NC3_counter_reg_bit[4], NC3_counter_reg_bit[5]);
MC2_q_b[4]_PORT_B_address_reg = DFFE(MC2_q_b[4]_PORT_B_address, MC2_q_b[4]_clock_1, , , MC2_q_b[4]_clock_enable_1);
MC2_q_b[4]_PORT_A_write_enable = XB1_wr_rfifo;
MC2_q_b[4]_PORT_A_write_enable_reg = DFFE(MC2_q_b[4]_PORT_A_write_enable, MC2_q_b[4]_clock_0, , , );
MC2_q_b[4]_PORT_B_read_enable = VCC;
MC2_q_b[4]_PORT_B_read_enable_reg = DFFE(MC2_q_b[4]_PORT_B_read_enable, MC2_q_b[4]_clock_1, , , MC2_q_b[4]_clock_enable_1);
MC2_q_b[4]_clock_0 = CLOCK_50;
MC2_q_b[4]_clock_1 = CLOCK_50;
MC2_q_b[4]_clock_enable_0 = XB1_wr_rfifo;
MC2_q_b[4]_clock_enable_1 = XB1L75;
MC2_q_b[4]_PORT_B_data_out = MEMORY(MC2_q_b[4]_PORT_A_data_in_reg, , MC2_q_b[4]_PORT_A_address_reg, MC2_q_b[4]_PORT_B_address_reg, MC2_q_b[4]_PORT_A_write_enable_reg, , , MC2_q_b[4]_PORT_B_read_enable_reg, , , MC2_q_b[4]_clock_0, MC2_q_b[4]_clock_1, MC2_q_b[4]_clock_enable_0, MC2_q_b[4]_clock_enable_1, , , , );
MC2_q_b[4] = MC2_q_b[4]_PORT_B_data_out[0];


--MC2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC2_q_b[5]_PORT_A_data_in = EC1_wdata[5];
MC2_q_b[5]_PORT_A_data_in_reg = DFFE(MC2_q_b[5]_PORT_A_data_in, MC2_q_b[5]_clock_0, , , );
MC2_q_b[5]_PORT_A_address = BUS(NC4_counter_reg_bit[0], NC4_counter_reg_bit[1], NC4_counter_reg_bit[2], NC4_counter_reg_bit[3], NC4_counter_reg_bit[4], NC4_counter_reg_bit[5]);
MC2_q_b[5]_PORT_A_address_reg = DFFE(MC2_q_b[5]_PORT_A_address, MC2_q_b[5]_clock_0, , , );
MC2_q_b[5]_PORT_B_address = BUS(NC3_counter_reg_bit[0], NC3_counter_reg_bit[1], NC3_counter_reg_bit[2], NC3_counter_reg_bit[3], NC3_counter_reg_bit[4], NC3_counter_reg_bit[5]);
MC2_q_b[5]_PORT_B_address_reg = DFFE(MC2_q_b[5]_PORT_B_address, MC2_q_b[5]_clock_1, , , MC2_q_b[5]_clock_enable_1);
MC2_q_b[5]_PORT_A_write_enable = XB1_wr_rfifo;
MC2_q_b[5]_PORT_A_write_enable_reg = DFFE(MC2_q_b[5]_PORT_A_write_enable, MC2_q_b[5]_clock_0, , , );
MC2_q_b[5]_PORT_B_read_enable = VCC;
MC2_q_b[5]_PORT_B_read_enable_reg = DFFE(MC2_q_b[5]_PORT_B_read_enable, MC2_q_b[5]_clock_1, , , MC2_q_b[5]_clock_enable_1);
MC2_q_b[5]_clock_0 = CLOCK_50;
MC2_q_b[5]_clock_1 = CLOCK_50;
MC2_q_b[5]_clock_enable_0 = XB1_wr_rfifo;
MC2_q_b[5]_clock_enable_1 = XB1L75;
MC2_q_b[5]_PORT_B_data_out = MEMORY(MC2_q_b[5]_PORT_A_data_in_reg, , MC2_q_b[5]_PORT_A_address_reg, MC2_q_b[5]_PORT_B_address_reg, MC2_q_b[5]_PORT_A_write_enable_reg, , , MC2_q_b[5]_PORT_B_read_enable_reg, , , MC2_q_b[5]_clock_0, MC2_q_b[5]_clock_1, MC2_q_b[5]_clock_enable_0, MC2_q_b[5]_clock_enable_1, , , , );
MC2_q_b[5] = MC2_q_b[5]_PORT_B_data_out[0];


--MC2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC2_q_b[6]_PORT_A_data_in = EC1_wdata[6];
MC2_q_b[6]_PORT_A_data_in_reg = DFFE(MC2_q_b[6]_PORT_A_data_in, MC2_q_b[6]_clock_0, , , );
MC2_q_b[6]_PORT_A_address = BUS(NC4_counter_reg_bit[0], NC4_counter_reg_bit[1], NC4_counter_reg_bit[2], NC4_counter_reg_bit[3], NC4_counter_reg_bit[4], NC4_counter_reg_bit[5]);
MC2_q_b[6]_PORT_A_address_reg = DFFE(MC2_q_b[6]_PORT_A_address, MC2_q_b[6]_clock_0, , , );
MC2_q_b[6]_PORT_B_address = BUS(NC3_counter_reg_bit[0], NC3_counter_reg_bit[1], NC3_counter_reg_bit[2], NC3_counter_reg_bit[3], NC3_counter_reg_bit[4], NC3_counter_reg_bit[5]);
MC2_q_b[6]_PORT_B_address_reg = DFFE(MC2_q_b[6]_PORT_B_address, MC2_q_b[6]_clock_1, , , MC2_q_b[6]_clock_enable_1);
MC2_q_b[6]_PORT_A_write_enable = XB1_wr_rfifo;
MC2_q_b[6]_PORT_A_write_enable_reg = DFFE(MC2_q_b[6]_PORT_A_write_enable, MC2_q_b[6]_clock_0, , , );
MC2_q_b[6]_PORT_B_read_enable = VCC;
MC2_q_b[6]_PORT_B_read_enable_reg = DFFE(MC2_q_b[6]_PORT_B_read_enable, MC2_q_b[6]_clock_1, , , MC2_q_b[6]_clock_enable_1);
MC2_q_b[6]_clock_0 = CLOCK_50;
MC2_q_b[6]_clock_1 = CLOCK_50;
MC2_q_b[6]_clock_enable_0 = XB1_wr_rfifo;
MC2_q_b[6]_clock_enable_1 = XB1L75;
MC2_q_b[6]_PORT_B_data_out = MEMORY(MC2_q_b[6]_PORT_A_data_in_reg, , MC2_q_b[6]_PORT_A_address_reg, MC2_q_b[6]_PORT_B_address_reg, MC2_q_b[6]_PORT_A_write_enable_reg, , , MC2_q_b[6]_PORT_B_read_enable_reg, , , MC2_q_b[6]_clock_0, MC2_q_b[6]_clock_1, MC2_q_b[6]_clock_enable_0, MC2_q_b[6]_clock_enable_1, , , , );
MC2_q_b[6] = MC2_q_b[6]_PORT_B_data_out[0];


--MC2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC2_q_b[7]_PORT_A_data_in = EC1_wdata[7];
MC2_q_b[7]_PORT_A_data_in_reg = DFFE(MC2_q_b[7]_PORT_A_data_in, MC2_q_b[7]_clock_0, , , );
MC2_q_b[7]_PORT_A_address = BUS(NC4_counter_reg_bit[0], NC4_counter_reg_bit[1], NC4_counter_reg_bit[2], NC4_counter_reg_bit[3], NC4_counter_reg_bit[4], NC4_counter_reg_bit[5]);
MC2_q_b[7]_PORT_A_address_reg = DFFE(MC2_q_b[7]_PORT_A_address, MC2_q_b[7]_clock_0, , , );
MC2_q_b[7]_PORT_B_address = BUS(NC3_counter_reg_bit[0], NC3_counter_reg_bit[1], NC3_counter_reg_bit[2], NC3_counter_reg_bit[3], NC3_counter_reg_bit[4], NC3_counter_reg_bit[5]);
MC2_q_b[7]_PORT_B_address_reg = DFFE(MC2_q_b[7]_PORT_B_address, MC2_q_b[7]_clock_1, , , MC2_q_b[7]_clock_enable_1);
MC2_q_b[7]_PORT_A_write_enable = XB1_wr_rfifo;
MC2_q_b[7]_PORT_A_write_enable_reg = DFFE(MC2_q_b[7]_PORT_A_write_enable, MC2_q_b[7]_clock_0, , , );
MC2_q_b[7]_PORT_B_read_enable = VCC;
MC2_q_b[7]_PORT_B_read_enable_reg = DFFE(MC2_q_b[7]_PORT_B_read_enable, MC2_q_b[7]_clock_1, , , MC2_q_b[7]_clock_enable_1);
MC2_q_b[7]_clock_0 = CLOCK_50;
MC2_q_b[7]_clock_1 = CLOCK_50;
MC2_q_b[7]_clock_enable_0 = XB1_wr_rfifo;
MC2_q_b[7]_clock_enable_1 = XB1L75;
MC2_q_b[7]_PORT_B_data_out = MEMORY(MC2_q_b[7]_PORT_A_data_in_reg, , MC2_q_b[7]_PORT_A_address_reg, MC2_q_b[7]_PORT_B_address_reg, MC2_q_b[7]_PORT_A_write_enable_reg, , , MC2_q_b[7]_PORT_B_read_enable_reg, , , MC2_q_b[7]_clock_0, MC2_q_b[7]_clock_1, MC2_q_b[7]_clock_enable_0, MC2_q_b[7]_clock_enable_1, , , , );
MC2_q_b[7] = MC2_q_b[7]_PORT_B_data_out[0];


--XB1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
XB1L30_adder_eqn = ( !PC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
XB1L30 = SUM(XB1L30_adder_eqn);

--XB1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
XB1L31_adder_eqn = ( !PC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
XB1L31 = CARRY(XB1L31_adder_eqn);


--MC2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC2_q_b[1]_PORT_A_data_in = EC1_wdata[1];
MC2_q_b[1]_PORT_A_data_in_reg = DFFE(MC2_q_b[1]_PORT_A_data_in, MC2_q_b[1]_clock_0, , , );
MC2_q_b[1]_PORT_A_address = BUS(NC4_counter_reg_bit[0], NC4_counter_reg_bit[1], NC4_counter_reg_bit[2], NC4_counter_reg_bit[3], NC4_counter_reg_bit[4], NC4_counter_reg_bit[5]);
MC2_q_b[1]_PORT_A_address_reg = DFFE(MC2_q_b[1]_PORT_A_address, MC2_q_b[1]_clock_0, , , );
MC2_q_b[1]_PORT_B_address = BUS(NC3_counter_reg_bit[0], NC3_counter_reg_bit[1], NC3_counter_reg_bit[2], NC3_counter_reg_bit[3], NC3_counter_reg_bit[4], NC3_counter_reg_bit[5]);
MC2_q_b[1]_PORT_B_address_reg = DFFE(MC2_q_b[1]_PORT_B_address, MC2_q_b[1]_clock_1, , , MC2_q_b[1]_clock_enable_1);
MC2_q_b[1]_PORT_A_write_enable = XB1_wr_rfifo;
MC2_q_b[1]_PORT_A_write_enable_reg = DFFE(MC2_q_b[1]_PORT_A_write_enable, MC2_q_b[1]_clock_0, , , );
MC2_q_b[1]_PORT_B_read_enable = VCC;
MC2_q_b[1]_PORT_B_read_enable_reg = DFFE(MC2_q_b[1]_PORT_B_read_enable, MC2_q_b[1]_clock_1, , , MC2_q_b[1]_clock_enable_1);
MC2_q_b[1]_clock_0 = CLOCK_50;
MC2_q_b[1]_clock_1 = CLOCK_50;
MC2_q_b[1]_clock_enable_0 = XB1_wr_rfifo;
MC2_q_b[1]_clock_enable_1 = XB1L75;
MC2_q_b[1]_PORT_B_data_out = MEMORY(MC2_q_b[1]_PORT_A_data_in_reg, , MC2_q_b[1]_PORT_A_address_reg, MC2_q_b[1]_PORT_B_address_reg, MC2_q_b[1]_PORT_A_write_enable_reg, , , MC2_q_b[1]_PORT_B_read_enable_reg, , , MC2_q_b[1]_clock_0, MC2_q_b[1]_clock_1, MC2_q_b[1]_clock_enable_0, MC2_q_b[1]_clock_enable_1, , , , );
MC2_q_b[1] = MC2_q_b[1]_PORT_B_data_out[0];


--XB1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
XB1L34_adder_eqn = ( !PC1_counter_reg_bit[1] ) + ( GND ) + ( XB1L31 );
XB1L34 = SUM(XB1L34_adder_eqn);

--XB1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
XB1L35_adder_eqn = ( !PC1_counter_reg_bit[1] ) + ( GND ) + ( XB1L31 );
XB1L35 = CARRY(XB1L35_adder_eqn);


--XB1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
XB1L38_adder_eqn = ( !PC1_counter_reg_bit[2] ) + ( GND ) + ( XB1L35 );
XB1L38 = SUM(XB1L38_adder_eqn);

--XB1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
XB1L39_adder_eqn = ( !PC1_counter_reg_bit[2] ) + ( GND ) + ( XB1L35 );
XB1L39 = CARRY(XB1L39_adder_eqn);


--XB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
XB1L42_adder_eqn = ( !PC1_counter_reg_bit[3] ) + ( GND ) + ( XB1L39 );
XB1L42 = SUM(XB1L42_adder_eqn);

--XB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
XB1L43_adder_eqn = ( !PC1_counter_reg_bit[3] ) + ( GND ) + ( XB1L39 );
XB1L43 = CARRY(XB1L43_adder_eqn);


--XB1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
XB1L46_adder_eqn = ( !PC1_counter_reg_bit[4] ) + ( GND ) + ( XB1L43 );
XB1L46 = SUM(XB1L46_adder_eqn);

--XB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
XB1L47_adder_eqn = ( !PC1_counter_reg_bit[4] ) + ( GND ) + ( XB1L43 );
XB1L47 = CARRY(XB1L47_adder_eqn);


--XB1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
XB1L50_adder_eqn = ( !PC1_counter_reg_bit[5] ) + ( GND ) + ( XB1L47 );
XB1L50 = SUM(XB1L50_adder_eqn);

--XB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
XB1L51_adder_eqn = ( !PC1_counter_reg_bit[5] ) + ( GND ) + ( XB1L47 );
XB1L51 = CARRY(XB1L51_adder_eqn);


--XB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
XB1L54_adder_eqn = ( !LC1_b_full ) + ( VCC ) + ( XB1L51 );
XB1L54 = SUM(XB1L54_adder_eqn);


--VD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

VD1_readdata[27] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[27],  ,  , !VD1_address[8]);


--VD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

VD1_readdata[28] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[28],  ,  , !VD1_address[8]);


--VD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

VD1_readdata[29] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[29],  ,  , !VD1_address[8]);


--VD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

VD1_readdata[30] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[30],  ,  , !VD1_address[8]);


--VD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

VD1_readdata[31] = DFFEAS(ZD1L9, CLOCK_50,  ,  ,  , WE1_q_a[31],  ,  , !VD1_address[8]);


--MC1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC1_q_b[7]_PORT_A_data_in = SD1_d_writedata[7];
MC1_q_b[7]_PORT_A_data_in_reg = DFFE(MC1_q_b[7]_PORT_A_data_in, MC1_q_b[7]_clock_0, , , );
MC1_q_b[7]_PORT_A_address = BUS(NC2_counter_reg_bit[0], NC2_counter_reg_bit[1], NC2_counter_reg_bit[2], NC2_counter_reg_bit[3], NC2_counter_reg_bit[4], NC2_counter_reg_bit[5]);
MC1_q_b[7]_PORT_A_address_reg = DFFE(MC1_q_b[7]_PORT_A_address, MC1_q_b[7]_clock_0, , , );
MC1_q_b[7]_PORT_B_address = BUS(NC1_counter_reg_bit[0], NC1_counter_reg_bit[1], NC1_counter_reg_bit[2], NC1_counter_reg_bit[3], NC1_counter_reg_bit[4], NC1_counter_reg_bit[5]);
MC1_q_b[7]_PORT_B_address_reg = DFFE(MC1_q_b[7]_PORT_B_address, MC1_q_b[7]_clock_1, , , MC1_q_b[7]_clock_enable_1);
MC1_q_b[7]_PORT_A_write_enable = XB1_fifo_wr;
MC1_q_b[7]_PORT_A_write_enable_reg = DFFE(MC1_q_b[7]_PORT_A_write_enable, MC1_q_b[7]_clock_0, , , );
MC1_q_b[7]_PORT_B_read_enable = VCC;
MC1_q_b[7]_PORT_B_read_enable_reg = DFFE(MC1_q_b[7]_PORT_B_read_enable, MC1_q_b[7]_clock_1, , , MC1_q_b[7]_clock_enable_1);
MC1_q_b[7]_clock_0 = CLOCK_50;
MC1_q_b[7]_clock_1 = CLOCK_50;
MC1_q_b[7]_clock_enable_0 = XB1_fifo_wr;
MC1_q_b[7]_clock_enable_1 = XB1_rd_wfifo;
MC1_q_b[7]_PORT_B_data_out = MEMORY(MC1_q_b[7]_PORT_A_data_in_reg, , MC1_q_b[7]_PORT_A_address_reg, MC1_q_b[7]_PORT_B_address_reg, MC1_q_b[7]_PORT_A_write_enable_reg, , , MC1_q_b[7]_PORT_B_read_enable_reg, , , MC1_q_b[7]_clock_0, MC1_q_b[7]_clock_1, MC1_q_b[7]_clock_enable_0, MC1_q_b[7]_clock_enable_1, , , , );
MC1_q_b[7] = MC1_q_b[7]_PORT_B_data_out[0];


--EC1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

EC1_count[7] = AMPP_FUNCTION(A1L13, EC1_count[6], !A1L5, !A1L11, EC1L57);


--NE1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

NE1_sr[4] = DFFEAS(NE1L65, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--AE1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

AE1_break_readreg[2] = DFFEAS(ME1_jdo[2], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--KE1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

KE1_MonDReg[2] = DFFEAS(ME1_jdo[5], CLOCK_50,  ,  , KE1L50, WE1_q_a[2],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

KE1_MonAReg[5] = DFFEAS(KE1L27, CLOCK_50,  ,  , ME1L49, ME1_jdo[29],  ,  , ME1_take_action_ocimem_a);


--KE1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

KE1_MonAReg[6] = DFFEAS(KE1L31, CLOCK_50,  ,  , ME1L49, ME1_jdo[30],  ,  , ME1_take_action_ocimem_a);


--KE1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

KE1_MonAReg[7] = DFFEAS(KE1L35, CLOCK_50,  ,  , ME1L49, ME1_jdo[31],  ,  , ME1_take_action_ocimem_a);


--KE1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

KE1_MonAReg[8] = DFFEAS(KE1L23, CLOCK_50,  ,  , ME1L49, ME1_jdo[32],  ,  , ME1_take_action_ocimem_a);


--KE1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

KE1_MonAReg[9] = DFFEAS(KE1L7, CLOCK_50,  ,  , ME1L49, ME1_jdo[33],  ,  , ME1_take_action_ocimem_a);


--KE1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
KE1L11_adder_eqn = ( KE1_MonAReg[4] ) + ( GND ) + ( KE1L16 );
KE1L11 = SUM(KE1L11_adder_eqn);

--KE1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
KE1L12_adder_eqn = ( KE1_MonAReg[4] ) + ( GND ) + ( KE1L16 );
KE1L12 = CARRY(KE1L12_adder_eqn);


--KE1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
KE1L15_adder_eqn = ( KE1_MonAReg[3] ) + ( GND ) + ( KE1L20 );
KE1L15 = SUM(KE1L15_adder_eqn);

--KE1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
KE1L16_adder_eqn = ( KE1_MonAReg[3] ) + ( GND ) + ( KE1L20 );
KE1L16 = CARRY(KE1L16_adder_eqn);


--KE1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
KE1L19_adder_eqn = ( KE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KE1L19 = SUM(KE1L19_adder_eqn);

--KE1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
KE1L20_adder_eqn = ( KE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KE1L20 = CARRY(KE1L20_adder_eqn);


--WE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[11]_PORT_A_data_in = KE1L140;
WE1_q_a[11]_PORT_A_data_in_reg = DFFE(WE1_q_a[11]_PORT_A_data_in, WE1_q_a[11]_clock_0, , , WE1_q_a[11]_clock_enable_0);
WE1_q_a[11]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[11]_PORT_A_address_reg = DFFE(WE1_q_a[11]_PORT_A_address, WE1_q_a[11]_clock_0, , , WE1_q_a[11]_clock_enable_0);
WE1_q_a[11]_PORT_A_write_enable = KE1L162;
WE1_q_a[11]_PORT_A_write_enable_reg = DFFE(WE1_q_a[11]_PORT_A_write_enable, WE1_q_a[11]_clock_0, , , WE1_q_a[11]_clock_enable_0);
WE1_q_a[11]_PORT_A_read_enable = !KE1L162;
WE1_q_a[11]_PORT_A_read_enable_reg = DFFE(WE1_q_a[11]_PORT_A_read_enable, WE1_q_a[11]_clock_0, , , WE1_q_a[11]_clock_enable_0);
WE1_q_a[11]_PORT_A_byte_mask = KE1L125;
WE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[11]_PORT_A_byte_mask, WE1_q_a[11]_clock_0, , , WE1_q_a[11]_clock_enable_0);
WE1_q_a[11]_clock_0 = CLOCK_50;
WE1_q_a[11]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[11]_PORT_A_data_out = MEMORY(WE1_q_a[11]_PORT_A_data_in_reg, , WE1_q_a[11]_PORT_A_address_reg, , WE1_q_a[11]_PORT_A_write_enable_reg, WE1_q_a[11]_PORT_A_read_enable_reg, , , WE1_q_a[11]_PORT_A_byte_mask_reg, , WE1_q_a[11]_clock_0, , WE1_q_a[11]_clock_enable_0, , , , , );
WE1_q_a[11] = WE1_q_a[11]_PORT_A_data_out[0];


--WE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[12]_PORT_A_data_in = KE1L141;
WE1_q_a[12]_PORT_A_data_in_reg = DFFE(WE1_q_a[12]_PORT_A_data_in, WE1_q_a[12]_clock_0, , , WE1_q_a[12]_clock_enable_0);
WE1_q_a[12]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[12]_PORT_A_address_reg = DFFE(WE1_q_a[12]_PORT_A_address, WE1_q_a[12]_clock_0, , , WE1_q_a[12]_clock_enable_0);
WE1_q_a[12]_PORT_A_write_enable = KE1L162;
WE1_q_a[12]_PORT_A_write_enable_reg = DFFE(WE1_q_a[12]_PORT_A_write_enable, WE1_q_a[12]_clock_0, , , WE1_q_a[12]_clock_enable_0);
WE1_q_a[12]_PORT_A_read_enable = !KE1L162;
WE1_q_a[12]_PORT_A_read_enable_reg = DFFE(WE1_q_a[12]_PORT_A_read_enable, WE1_q_a[12]_clock_0, , , WE1_q_a[12]_clock_enable_0);
WE1_q_a[12]_PORT_A_byte_mask = KE1L125;
WE1_q_a[12]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[12]_PORT_A_byte_mask, WE1_q_a[12]_clock_0, , , WE1_q_a[12]_clock_enable_0);
WE1_q_a[12]_clock_0 = CLOCK_50;
WE1_q_a[12]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[12]_PORT_A_data_out = MEMORY(WE1_q_a[12]_PORT_A_data_in_reg, , WE1_q_a[12]_PORT_A_address_reg, , WE1_q_a[12]_PORT_A_write_enable_reg, WE1_q_a[12]_PORT_A_read_enable_reg, , , WE1_q_a[12]_PORT_A_byte_mask_reg, , WE1_q_a[12]_clock_0, , WE1_q_a[12]_clock_enable_0, , , , , );
WE1_q_a[12] = WE1_q_a[12]_PORT_A_data_out[0];


--WE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[13]_PORT_A_data_in = KE1L142;
WE1_q_a[13]_PORT_A_data_in_reg = DFFE(WE1_q_a[13]_PORT_A_data_in, WE1_q_a[13]_clock_0, , , WE1_q_a[13]_clock_enable_0);
WE1_q_a[13]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[13]_PORT_A_address_reg = DFFE(WE1_q_a[13]_PORT_A_address, WE1_q_a[13]_clock_0, , , WE1_q_a[13]_clock_enable_0);
WE1_q_a[13]_PORT_A_write_enable = KE1L162;
WE1_q_a[13]_PORT_A_write_enable_reg = DFFE(WE1_q_a[13]_PORT_A_write_enable, WE1_q_a[13]_clock_0, , , WE1_q_a[13]_clock_enable_0);
WE1_q_a[13]_PORT_A_read_enable = !KE1L162;
WE1_q_a[13]_PORT_A_read_enable_reg = DFFE(WE1_q_a[13]_PORT_A_read_enable, WE1_q_a[13]_clock_0, , , WE1_q_a[13]_clock_enable_0);
WE1_q_a[13]_PORT_A_byte_mask = KE1L125;
WE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[13]_PORT_A_byte_mask, WE1_q_a[13]_clock_0, , , WE1_q_a[13]_clock_enable_0);
WE1_q_a[13]_clock_0 = CLOCK_50;
WE1_q_a[13]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[13]_PORT_A_data_out = MEMORY(WE1_q_a[13]_PORT_A_data_in_reg, , WE1_q_a[13]_PORT_A_address_reg, , WE1_q_a[13]_PORT_A_write_enable_reg, WE1_q_a[13]_PORT_A_read_enable_reg, , , WE1_q_a[13]_PORT_A_byte_mask_reg, , WE1_q_a[13]_clock_0, , WE1_q_a[13]_clock_enable_0, , , , , );
WE1_q_a[13] = WE1_q_a[13]_PORT_A_data_out[0];


--WE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[14]_PORT_A_data_in = KE1L143;
WE1_q_a[14]_PORT_A_data_in_reg = DFFE(WE1_q_a[14]_PORT_A_data_in, WE1_q_a[14]_clock_0, , , WE1_q_a[14]_clock_enable_0);
WE1_q_a[14]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[14]_PORT_A_address_reg = DFFE(WE1_q_a[14]_PORT_A_address, WE1_q_a[14]_clock_0, , , WE1_q_a[14]_clock_enable_0);
WE1_q_a[14]_PORT_A_write_enable = KE1L162;
WE1_q_a[14]_PORT_A_write_enable_reg = DFFE(WE1_q_a[14]_PORT_A_write_enable, WE1_q_a[14]_clock_0, , , WE1_q_a[14]_clock_enable_0);
WE1_q_a[14]_PORT_A_read_enable = !KE1L162;
WE1_q_a[14]_PORT_A_read_enable_reg = DFFE(WE1_q_a[14]_PORT_A_read_enable, WE1_q_a[14]_clock_0, , , WE1_q_a[14]_clock_enable_0);
WE1_q_a[14]_PORT_A_byte_mask = KE1L125;
WE1_q_a[14]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[14]_PORT_A_byte_mask, WE1_q_a[14]_clock_0, , , WE1_q_a[14]_clock_enable_0);
WE1_q_a[14]_clock_0 = CLOCK_50;
WE1_q_a[14]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[14]_PORT_A_data_out = MEMORY(WE1_q_a[14]_PORT_A_data_in_reg, , WE1_q_a[14]_PORT_A_address_reg, , WE1_q_a[14]_PORT_A_write_enable_reg, WE1_q_a[14]_PORT_A_read_enable_reg, , , WE1_q_a[14]_PORT_A_byte_mask_reg, , WE1_q_a[14]_clock_0, , WE1_q_a[14]_clock_enable_0, , , , , );
WE1_q_a[14] = WE1_q_a[14]_PORT_A_data_out[0];


--WE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[15]_PORT_A_data_in = KE1L144;
WE1_q_a[15]_PORT_A_data_in_reg = DFFE(WE1_q_a[15]_PORT_A_data_in, WE1_q_a[15]_clock_0, , , WE1_q_a[15]_clock_enable_0);
WE1_q_a[15]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[15]_PORT_A_address_reg = DFFE(WE1_q_a[15]_PORT_A_address, WE1_q_a[15]_clock_0, , , WE1_q_a[15]_clock_enable_0);
WE1_q_a[15]_PORT_A_write_enable = KE1L162;
WE1_q_a[15]_PORT_A_write_enable_reg = DFFE(WE1_q_a[15]_PORT_A_write_enable, WE1_q_a[15]_clock_0, , , WE1_q_a[15]_clock_enable_0);
WE1_q_a[15]_PORT_A_read_enable = !KE1L162;
WE1_q_a[15]_PORT_A_read_enable_reg = DFFE(WE1_q_a[15]_PORT_A_read_enable, WE1_q_a[15]_clock_0, , , WE1_q_a[15]_clock_enable_0);
WE1_q_a[15]_PORT_A_byte_mask = KE1L125;
WE1_q_a[15]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[15]_PORT_A_byte_mask, WE1_q_a[15]_clock_0, , , WE1_q_a[15]_clock_enable_0);
WE1_q_a[15]_clock_0 = CLOCK_50;
WE1_q_a[15]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[15]_PORT_A_data_out = MEMORY(WE1_q_a[15]_PORT_A_data_in_reg, , WE1_q_a[15]_PORT_A_address_reg, , WE1_q_a[15]_PORT_A_write_enable_reg, WE1_q_a[15]_PORT_A_read_enable_reg, , , WE1_q_a[15]_PORT_A_byte_mask_reg, , WE1_q_a[15]_clock_0, , WE1_q_a[15]_clock_enable_0, , , , , );
WE1_q_a[15] = WE1_q_a[15]_PORT_A_data_out[0];


--WE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[16]_PORT_A_data_in = KE1L145;
WE1_q_a[16]_PORT_A_data_in_reg = DFFE(WE1_q_a[16]_PORT_A_data_in, WE1_q_a[16]_clock_0, , , WE1_q_a[16]_clock_enable_0);
WE1_q_a[16]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[16]_PORT_A_address_reg = DFFE(WE1_q_a[16]_PORT_A_address, WE1_q_a[16]_clock_0, , , WE1_q_a[16]_clock_enable_0);
WE1_q_a[16]_PORT_A_write_enable = KE1L162;
WE1_q_a[16]_PORT_A_write_enable_reg = DFFE(WE1_q_a[16]_PORT_A_write_enable, WE1_q_a[16]_clock_0, , , WE1_q_a[16]_clock_enable_0);
WE1_q_a[16]_PORT_A_read_enable = !KE1L162;
WE1_q_a[16]_PORT_A_read_enable_reg = DFFE(WE1_q_a[16]_PORT_A_read_enable, WE1_q_a[16]_clock_0, , , WE1_q_a[16]_clock_enable_0);
WE1_q_a[16]_PORT_A_byte_mask = KE1L126;
WE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[16]_PORT_A_byte_mask, WE1_q_a[16]_clock_0, , , WE1_q_a[16]_clock_enable_0);
WE1_q_a[16]_clock_0 = CLOCK_50;
WE1_q_a[16]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[16]_PORT_A_data_out = MEMORY(WE1_q_a[16]_PORT_A_data_in_reg, , WE1_q_a[16]_PORT_A_address_reg, , WE1_q_a[16]_PORT_A_write_enable_reg, WE1_q_a[16]_PORT_A_read_enable_reg, , , WE1_q_a[16]_PORT_A_byte_mask_reg, , WE1_q_a[16]_clock_0, , WE1_q_a[16]_clock_enable_0, , , , , );
WE1_q_a[16] = WE1_q_a[16]_PORT_A_data_out[0];


--WE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[5]_PORT_A_data_in = KE1L134;
WE1_q_a[5]_PORT_A_data_in_reg = DFFE(WE1_q_a[5]_PORT_A_data_in, WE1_q_a[5]_clock_0, , , WE1_q_a[5]_clock_enable_0);
WE1_q_a[5]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[5]_PORT_A_address_reg = DFFE(WE1_q_a[5]_PORT_A_address, WE1_q_a[5]_clock_0, , , WE1_q_a[5]_clock_enable_0);
WE1_q_a[5]_PORT_A_write_enable = KE1L162;
WE1_q_a[5]_PORT_A_write_enable_reg = DFFE(WE1_q_a[5]_PORT_A_write_enable, WE1_q_a[5]_clock_0, , , WE1_q_a[5]_clock_enable_0);
WE1_q_a[5]_PORT_A_read_enable = !KE1L162;
WE1_q_a[5]_PORT_A_read_enable_reg = DFFE(WE1_q_a[5]_PORT_A_read_enable, WE1_q_a[5]_clock_0, , , WE1_q_a[5]_clock_enable_0);
WE1_q_a[5]_PORT_A_byte_mask = KE1L124;
WE1_q_a[5]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[5]_PORT_A_byte_mask, WE1_q_a[5]_clock_0, , , WE1_q_a[5]_clock_enable_0);
WE1_q_a[5]_clock_0 = CLOCK_50;
WE1_q_a[5]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[5]_PORT_A_data_out = MEMORY(WE1_q_a[5]_PORT_A_data_in_reg, , WE1_q_a[5]_PORT_A_address_reg, , WE1_q_a[5]_PORT_A_write_enable_reg, WE1_q_a[5]_PORT_A_read_enable_reg, , , WE1_q_a[5]_PORT_A_byte_mask_reg, , WE1_q_a[5]_clock_0, , WE1_q_a[5]_clock_enable_0, , , , , );
WE1_q_a[5] = WE1_q_a[5]_PORT_A_data_out[0];


--WE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[6]_PORT_A_data_in = KE1L135;
WE1_q_a[6]_PORT_A_data_in_reg = DFFE(WE1_q_a[6]_PORT_A_data_in, WE1_q_a[6]_clock_0, , , WE1_q_a[6]_clock_enable_0);
WE1_q_a[6]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[6]_PORT_A_address_reg = DFFE(WE1_q_a[6]_PORT_A_address, WE1_q_a[6]_clock_0, , , WE1_q_a[6]_clock_enable_0);
WE1_q_a[6]_PORT_A_write_enable = KE1L162;
WE1_q_a[6]_PORT_A_write_enable_reg = DFFE(WE1_q_a[6]_PORT_A_write_enable, WE1_q_a[6]_clock_0, , , WE1_q_a[6]_clock_enable_0);
WE1_q_a[6]_PORT_A_read_enable = !KE1L162;
WE1_q_a[6]_PORT_A_read_enable_reg = DFFE(WE1_q_a[6]_PORT_A_read_enable, WE1_q_a[6]_clock_0, , , WE1_q_a[6]_clock_enable_0);
WE1_q_a[6]_PORT_A_byte_mask = KE1L124;
WE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[6]_PORT_A_byte_mask, WE1_q_a[6]_clock_0, , , WE1_q_a[6]_clock_enable_0);
WE1_q_a[6]_clock_0 = CLOCK_50;
WE1_q_a[6]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[6]_PORT_A_data_out = MEMORY(WE1_q_a[6]_PORT_A_data_in_reg, , WE1_q_a[6]_PORT_A_address_reg, , WE1_q_a[6]_PORT_A_write_enable_reg, WE1_q_a[6]_PORT_A_read_enable_reg, , , WE1_q_a[6]_PORT_A_byte_mask_reg, , WE1_q_a[6]_clock_0, , WE1_q_a[6]_clock_enable_0, , , , , );
WE1_q_a[6] = WE1_q_a[6]_PORT_A_data_out[0];


--WE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[8]_PORT_A_data_in = KE1L137;
WE1_q_a[8]_PORT_A_data_in_reg = DFFE(WE1_q_a[8]_PORT_A_data_in, WE1_q_a[8]_clock_0, , , WE1_q_a[8]_clock_enable_0);
WE1_q_a[8]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[8]_PORT_A_address_reg = DFFE(WE1_q_a[8]_PORT_A_address, WE1_q_a[8]_clock_0, , , WE1_q_a[8]_clock_enable_0);
WE1_q_a[8]_PORT_A_write_enable = KE1L162;
WE1_q_a[8]_PORT_A_write_enable_reg = DFFE(WE1_q_a[8]_PORT_A_write_enable, WE1_q_a[8]_clock_0, , , WE1_q_a[8]_clock_enable_0);
WE1_q_a[8]_PORT_A_read_enable = !KE1L162;
WE1_q_a[8]_PORT_A_read_enable_reg = DFFE(WE1_q_a[8]_PORT_A_read_enable, WE1_q_a[8]_clock_0, , , WE1_q_a[8]_clock_enable_0);
WE1_q_a[8]_PORT_A_byte_mask = KE1L125;
WE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[8]_PORT_A_byte_mask, WE1_q_a[8]_clock_0, , , WE1_q_a[8]_clock_enable_0);
WE1_q_a[8]_clock_0 = CLOCK_50;
WE1_q_a[8]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[8]_PORT_A_data_out = MEMORY(WE1_q_a[8]_PORT_A_data_in_reg, , WE1_q_a[8]_PORT_A_address_reg, , WE1_q_a[8]_PORT_A_write_enable_reg, WE1_q_a[8]_PORT_A_read_enable_reg, , , WE1_q_a[8]_PORT_A_byte_mask_reg, , WE1_q_a[8]_clock_0, , WE1_q_a[8]_clock_enable_0, , , , , );
WE1_q_a[8] = WE1_q_a[8]_PORT_A_data_out[0];


--WE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[7]_PORT_A_data_in = KE1L136;
WE1_q_a[7]_PORT_A_data_in_reg = DFFE(WE1_q_a[7]_PORT_A_data_in, WE1_q_a[7]_clock_0, , , WE1_q_a[7]_clock_enable_0);
WE1_q_a[7]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[7]_PORT_A_address_reg = DFFE(WE1_q_a[7]_PORT_A_address, WE1_q_a[7]_clock_0, , , WE1_q_a[7]_clock_enable_0);
WE1_q_a[7]_PORT_A_write_enable = KE1L162;
WE1_q_a[7]_PORT_A_write_enable_reg = DFFE(WE1_q_a[7]_PORT_A_write_enable, WE1_q_a[7]_clock_0, , , WE1_q_a[7]_clock_enable_0);
WE1_q_a[7]_PORT_A_read_enable = !KE1L162;
WE1_q_a[7]_PORT_A_read_enable_reg = DFFE(WE1_q_a[7]_PORT_A_read_enable, WE1_q_a[7]_clock_0, , , WE1_q_a[7]_clock_enable_0);
WE1_q_a[7]_PORT_A_byte_mask = KE1L124;
WE1_q_a[7]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[7]_PORT_A_byte_mask, WE1_q_a[7]_clock_0, , , WE1_q_a[7]_clock_enable_0);
WE1_q_a[7]_clock_0 = CLOCK_50;
WE1_q_a[7]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[7]_PORT_A_data_out = MEMORY(WE1_q_a[7]_PORT_A_data_in_reg, , WE1_q_a[7]_PORT_A_address_reg, , WE1_q_a[7]_PORT_A_write_enable_reg, WE1_q_a[7]_PORT_A_read_enable_reg, , , WE1_q_a[7]_PORT_A_byte_mask_reg, , WE1_q_a[7]_clock_0, , WE1_q_a[7]_clock_enable_0, , , , , );
WE1_q_a[7] = WE1_q_a[7]_PORT_A_data_out[0];


--WE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[9]_PORT_A_data_in = KE1L138;
WE1_q_a[9]_PORT_A_data_in_reg = DFFE(WE1_q_a[9]_PORT_A_data_in, WE1_q_a[9]_clock_0, , , WE1_q_a[9]_clock_enable_0);
WE1_q_a[9]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[9]_PORT_A_address_reg = DFFE(WE1_q_a[9]_PORT_A_address, WE1_q_a[9]_clock_0, , , WE1_q_a[9]_clock_enable_0);
WE1_q_a[9]_PORT_A_write_enable = KE1L162;
WE1_q_a[9]_PORT_A_write_enable_reg = DFFE(WE1_q_a[9]_PORT_A_write_enable, WE1_q_a[9]_clock_0, , , WE1_q_a[9]_clock_enable_0);
WE1_q_a[9]_PORT_A_read_enable = !KE1L162;
WE1_q_a[9]_PORT_A_read_enable_reg = DFFE(WE1_q_a[9]_PORT_A_read_enable, WE1_q_a[9]_clock_0, , , WE1_q_a[9]_clock_enable_0);
WE1_q_a[9]_PORT_A_byte_mask = KE1L125;
WE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[9]_PORT_A_byte_mask, WE1_q_a[9]_clock_0, , , WE1_q_a[9]_clock_enable_0);
WE1_q_a[9]_clock_0 = CLOCK_50;
WE1_q_a[9]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[9]_PORT_A_data_out = MEMORY(WE1_q_a[9]_PORT_A_data_in_reg, , WE1_q_a[9]_PORT_A_address_reg, , WE1_q_a[9]_PORT_A_write_enable_reg, WE1_q_a[9]_PORT_A_read_enable_reg, , , WE1_q_a[9]_PORT_A_byte_mask_reg, , WE1_q_a[9]_clock_0, , WE1_q_a[9]_clock_enable_0, , , , , );
WE1_q_a[9] = WE1_q_a[9]_PORT_A_data_out[0];


--WE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[10]_PORT_A_data_in = KE1L139;
WE1_q_a[10]_PORT_A_data_in_reg = DFFE(WE1_q_a[10]_PORT_A_data_in, WE1_q_a[10]_clock_0, , , WE1_q_a[10]_clock_enable_0);
WE1_q_a[10]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[10]_PORT_A_address_reg = DFFE(WE1_q_a[10]_PORT_A_address, WE1_q_a[10]_clock_0, , , WE1_q_a[10]_clock_enable_0);
WE1_q_a[10]_PORT_A_write_enable = KE1L162;
WE1_q_a[10]_PORT_A_write_enable_reg = DFFE(WE1_q_a[10]_PORT_A_write_enable, WE1_q_a[10]_clock_0, , , WE1_q_a[10]_clock_enable_0);
WE1_q_a[10]_PORT_A_read_enable = !KE1L162;
WE1_q_a[10]_PORT_A_read_enable_reg = DFFE(WE1_q_a[10]_PORT_A_read_enable, WE1_q_a[10]_clock_0, , , WE1_q_a[10]_clock_enable_0);
WE1_q_a[10]_PORT_A_byte_mask = KE1L125;
WE1_q_a[10]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[10]_PORT_A_byte_mask, WE1_q_a[10]_clock_0, , , WE1_q_a[10]_clock_enable_0);
WE1_q_a[10]_clock_0 = CLOCK_50;
WE1_q_a[10]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[10]_PORT_A_data_out = MEMORY(WE1_q_a[10]_PORT_A_data_in_reg, , WE1_q_a[10]_PORT_A_address_reg, , WE1_q_a[10]_PORT_A_write_enable_reg, WE1_q_a[10]_PORT_A_read_enable_reg, , , WE1_q_a[10]_PORT_A_byte_mask_reg, , WE1_q_a[10]_clock_0, , WE1_q_a[10]_clock_enable_0, , , , , );
WE1_q_a[10] = WE1_q_a[10]_PORT_A_data_out[0];


--WE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[17]_PORT_A_data_in = KE1L146;
WE1_q_a[17]_PORT_A_data_in_reg = DFFE(WE1_q_a[17]_PORT_A_data_in, WE1_q_a[17]_clock_0, , , WE1_q_a[17]_clock_enable_0);
WE1_q_a[17]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[17]_PORT_A_address_reg = DFFE(WE1_q_a[17]_PORT_A_address, WE1_q_a[17]_clock_0, , , WE1_q_a[17]_clock_enable_0);
WE1_q_a[17]_PORT_A_write_enable = KE1L162;
WE1_q_a[17]_PORT_A_write_enable_reg = DFFE(WE1_q_a[17]_PORT_A_write_enable, WE1_q_a[17]_clock_0, , , WE1_q_a[17]_clock_enable_0);
WE1_q_a[17]_PORT_A_read_enable = !KE1L162;
WE1_q_a[17]_PORT_A_read_enable_reg = DFFE(WE1_q_a[17]_PORT_A_read_enable, WE1_q_a[17]_clock_0, , , WE1_q_a[17]_clock_enable_0);
WE1_q_a[17]_PORT_A_byte_mask = KE1L126;
WE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[17]_PORT_A_byte_mask, WE1_q_a[17]_clock_0, , , WE1_q_a[17]_clock_enable_0);
WE1_q_a[17]_clock_0 = CLOCK_50;
WE1_q_a[17]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[17]_PORT_A_data_out = MEMORY(WE1_q_a[17]_PORT_A_data_in_reg, , WE1_q_a[17]_PORT_A_address_reg, , WE1_q_a[17]_PORT_A_write_enable_reg, WE1_q_a[17]_PORT_A_read_enable_reg, , , WE1_q_a[17]_PORT_A_byte_mask_reg, , WE1_q_a[17]_clock_0, , WE1_q_a[17]_clock_enable_0, , , , , );
WE1_q_a[17] = WE1_q_a[17]_PORT_A_data_out[0];


--WE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[18]_PORT_A_data_in = KE1L147;
WE1_q_a[18]_PORT_A_data_in_reg = DFFE(WE1_q_a[18]_PORT_A_data_in, WE1_q_a[18]_clock_0, , , WE1_q_a[18]_clock_enable_0);
WE1_q_a[18]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[18]_PORT_A_address_reg = DFFE(WE1_q_a[18]_PORT_A_address, WE1_q_a[18]_clock_0, , , WE1_q_a[18]_clock_enable_0);
WE1_q_a[18]_PORT_A_write_enable = KE1L162;
WE1_q_a[18]_PORT_A_write_enable_reg = DFFE(WE1_q_a[18]_PORT_A_write_enable, WE1_q_a[18]_clock_0, , , WE1_q_a[18]_clock_enable_0);
WE1_q_a[18]_PORT_A_read_enable = !KE1L162;
WE1_q_a[18]_PORT_A_read_enable_reg = DFFE(WE1_q_a[18]_PORT_A_read_enable, WE1_q_a[18]_clock_0, , , WE1_q_a[18]_clock_enable_0);
WE1_q_a[18]_PORT_A_byte_mask = KE1L126;
WE1_q_a[18]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[18]_PORT_A_byte_mask, WE1_q_a[18]_clock_0, , , WE1_q_a[18]_clock_enable_0);
WE1_q_a[18]_clock_0 = CLOCK_50;
WE1_q_a[18]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[18]_PORT_A_data_out = MEMORY(WE1_q_a[18]_PORT_A_data_in_reg, , WE1_q_a[18]_PORT_A_address_reg, , WE1_q_a[18]_PORT_A_write_enable_reg, WE1_q_a[18]_PORT_A_read_enable_reg, , , WE1_q_a[18]_PORT_A_byte_mask_reg, , WE1_q_a[18]_clock_0, , WE1_q_a[18]_clock_enable_0, , , , , );
WE1_q_a[18] = WE1_q_a[18]_PORT_A_data_out[0];


--WE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[20]_PORT_A_data_in = KE1L149;
WE1_q_a[20]_PORT_A_data_in_reg = DFFE(WE1_q_a[20]_PORT_A_data_in, WE1_q_a[20]_clock_0, , , WE1_q_a[20]_clock_enable_0);
WE1_q_a[20]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[20]_PORT_A_address_reg = DFFE(WE1_q_a[20]_PORT_A_address, WE1_q_a[20]_clock_0, , , WE1_q_a[20]_clock_enable_0);
WE1_q_a[20]_PORT_A_write_enable = KE1L162;
WE1_q_a[20]_PORT_A_write_enable_reg = DFFE(WE1_q_a[20]_PORT_A_write_enable, WE1_q_a[20]_clock_0, , , WE1_q_a[20]_clock_enable_0);
WE1_q_a[20]_PORT_A_read_enable = !KE1L162;
WE1_q_a[20]_PORT_A_read_enable_reg = DFFE(WE1_q_a[20]_PORT_A_read_enable, WE1_q_a[20]_clock_0, , , WE1_q_a[20]_clock_enable_0);
WE1_q_a[20]_PORT_A_byte_mask = KE1L126;
WE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[20]_PORT_A_byte_mask, WE1_q_a[20]_clock_0, , , WE1_q_a[20]_clock_enable_0);
WE1_q_a[20]_clock_0 = CLOCK_50;
WE1_q_a[20]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[20]_PORT_A_data_out = MEMORY(WE1_q_a[20]_PORT_A_data_in_reg, , WE1_q_a[20]_PORT_A_address_reg, , WE1_q_a[20]_PORT_A_write_enable_reg, WE1_q_a[20]_PORT_A_read_enable_reg, , , WE1_q_a[20]_PORT_A_byte_mask_reg, , WE1_q_a[20]_clock_0, , WE1_q_a[20]_clock_enable_0, , , , , );
WE1_q_a[20] = WE1_q_a[20]_PORT_A_data_out[0];


--WE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[19]_PORT_A_data_in = KE1L148;
WE1_q_a[19]_PORT_A_data_in_reg = DFFE(WE1_q_a[19]_PORT_A_data_in, WE1_q_a[19]_clock_0, , , WE1_q_a[19]_clock_enable_0);
WE1_q_a[19]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[19]_PORT_A_address_reg = DFFE(WE1_q_a[19]_PORT_A_address, WE1_q_a[19]_clock_0, , , WE1_q_a[19]_clock_enable_0);
WE1_q_a[19]_PORT_A_write_enable = KE1L162;
WE1_q_a[19]_PORT_A_write_enable_reg = DFFE(WE1_q_a[19]_PORT_A_write_enable, WE1_q_a[19]_clock_0, , , WE1_q_a[19]_clock_enable_0);
WE1_q_a[19]_PORT_A_read_enable = !KE1L162;
WE1_q_a[19]_PORT_A_read_enable_reg = DFFE(WE1_q_a[19]_PORT_A_read_enable, WE1_q_a[19]_clock_0, , , WE1_q_a[19]_clock_enable_0);
WE1_q_a[19]_PORT_A_byte_mask = KE1L126;
WE1_q_a[19]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[19]_PORT_A_byte_mask, WE1_q_a[19]_clock_0, , , WE1_q_a[19]_clock_enable_0);
WE1_q_a[19]_clock_0 = CLOCK_50;
WE1_q_a[19]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[19]_PORT_A_data_out = MEMORY(WE1_q_a[19]_PORT_A_data_in_reg, , WE1_q_a[19]_PORT_A_address_reg, , WE1_q_a[19]_PORT_A_write_enable_reg, WE1_q_a[19]_PORT_A_read_enable_reg, , , WE1_q_a[19]_PORT_A_byte_mask_reg, , WE1_q_a[19]_clock_0, , WE1_q_a[19]_clock_enable_0, , , , , );
WE1_q_a[19] = WE1_q_a[19]_PORT_A_data_out[0];


--WE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[21]_PORT_A_data_in = KE1L150;
WE1_q_a[21]_PORT_A_data_in_reg = DFFE(WE1_q_a[21]_PORT_A_data_in, WE1_q_a[21]_clock_0, , , WE1_q_a[21]_clock_enable_0);
WE1_q_a[21]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[21]_PORT_A_address_reg = DFFE(WE1_q_a[21]_PORT_A_address, WE1_q_a[21]_clock_0, , , WE1_q_a[21]_clock_enable_0);
WE1_q_a[21]_PORT_A_write_enable = KE1L162;
WE1_q_a[21]_PORT_A_write_enable_reg = DFFE(WE1_q_a[21]_PORT_A_write_enable, WE1_q_a[21]_clock_0, , , WE1_q_a[21]_clock_enable_0);
WE1_q_a[21]_PORT_A_read_enable = !KE1L162;
WE1_q_a[21]_PORT_A_read_enable_reg = DFFE(WE1_q_a[21]_PORT_A_read_enable, WE1_q_a[21]_clock_0, , , WE1_q_a[21]_clock_enable_0);
WE1_q_a[21]_PORT_A_byte_mask = KE1L126;
WE1_q_a[21]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[21]_PORT_A_byte_mask, WE1_q_a[21]_clock_0, , , WE1_q_a[21]_clock_enable_0);
WE1_q_a[21]_clock_0 = CLOCK_50;
WE1_q_a[21]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[21]_PORT_A_data_out = MEMORY(WE1_q_a[21]_PORT_A_data_in_reg, , WE1_q_a[21]_PORT_A_address_reg, , WE1_q_a[21]_PORT_A_write_enable_reg, WE1_q_a[21]_PORT_A_read_enable_reg, , , WE1_q_a[21]_PORT_A_byte_mask_reg, , WE1_q_a[21]_clock_0, , WE1_q_a[21]_clock_enable_0, , , , , );
WE1_q_a[21] = WE1_q_a[21]_PORT_A_data_out[0];


--NE1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

NE1_sr[18] = DFFEAS(NE1L68, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--AE1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

AE1_break_readreg[16] = DFFEAS(ME1_jdo[16], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--KE1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

KE1_MonDReg[16] = DFFEAS(ME1_jdo[19], CLOCK_50,  ,  , KE1L50, WE1_q_a[16],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
KE1L23_adder_eqn = ( KE1_MonAReg[8] ) + ( GND ) + ( KE1L36 );
KE1L23 = SUM(KE1L23_adder_eqn);

--KE1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
KE1L24_adder_eqn = ( KE1_MonAReg[8] ) + ( GND ) + ( KE1L36 );
KE1L24 = CARRY(KE1L24_adder_eqn);


--WE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[22]_PORT_A_data_in = KE1L151;
WE1_q_a[22]_PORT_A_data_in_reg = DFFE(WE1_q_a[22]_PORT_A_data_in, WE1_q_a[22]_clock_0, , , WE1_q_a[22]_clock_enable_0);
WE1_q_a[22]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[22]_PORT_A_address_reg = DFFE(WE1_q_a[22]_PORT_A_address, WE1_q_a[22]_clock_0, , , WE1_q_a[22]_clock_enable_0);
WE1_q_a[22]_PORT_A_write_enable = KE1L162;
WE1_q_a[22]_PORT_A_write_enable_reg = DFFE(WE1_q_a[22]_PORT_A_write_enable, WE1_q_a[22]_clock_0, , , WE1_q_a[22]_clock_enable_0);
WE1_q_a[22]_PORT_A_read_enable = !KE1L162;
WE1_q_a[22]_PORT_A_read_enable_reg = DFFE(WE1_q_a[22]_PORT_A_read_enable, WE1_q_a[22]_clock_0, , , WE1_q_a[22]_clock_enable_0);
WE1_q_a[22]_PORT_A_byte_mask = KE1L126;
WE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[22]_PORT_A_byte_mask, WE1_q_a[22]_clock_0, , , WE1_q_a[22]_clock_enable_0);
WE1_q_a[22]_clock_0 = CLOCK_50;
WE1_q_a[22]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[22]_PORT_A_data_out = MEMORY(WE1_q_a[22]_PORT_A_data_in_reg, , WE1_q_a[22]_PORT_A_address_reg, , WE1_q_a[22]_PORT_A_write_enable_reg, WE1_q_a[22]_PORT_A_read_enable_reg, , , WE1_q_a[22]_PORT_A_byte_mask_reg, , WE1_q_a[22]_clock_0, , WE1_q_a[22]_clock_enable_0, , , , , );
WE1_q_a[22] = WE1_q_a[22]_PORT_A_data_out[0];


--WE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[23]_PORT_A_data_in = KE1L152;
WE1_q_a[23]_PORT_A_data_in_reg = DFFE(WE1_q_a[23]_PORT_A_data_in, WE1_q_a[23]_clock_0, , , WE1_q_a[23]_clock_enable_0);
WE1_q_a[23]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[23]_PORT_A_address_reg = DFFE(WE1_q_a[23]_PORT_A_address, WE1_q_a[23]_clock_0, , , WE1_q_a[23]_clock_enable_0);
WE1_q_a[23]_PORT_A_write_enable = KE1L162;
WE1_q_a[23]_PORT_A_write_enable_reg = DFFE(WE1_q_a[23]_PORT_A_write_enable, WE1_q_a[23]_clock_0, , , WE1_q_a[23]_clock_enable_0);
WE1_q_a[23]_PORT_A_read_enable = !KE1L162;
WE1_q_a[23]_PORT_A_read_enable_reg = DFFE(WE1_q_a[23]_PORT_A_read_enable, WE1_q_a[23]_clock_0, , , WE1_q_a[23]_clock_enable_0);
WE1_q_a[23]_PORT_A_byte_mask = KE1L126;
WE1_q_a[23]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[23]_PORT_A_byte_mask, WE1_q_a[23]_clock_0, , , WE1_q_a[23]_clock_enable_0);
WE1_q_a[23]_clock_0 = CLOCK_50;
WE1_q_a[23]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[23]_PORT_A_data_out = MEMORY(WE1_q_a[23]_PORT_A_data_in_reg, , WE1_q_a[23]_PORT_A_address_reg, , WE1_q_a[23]_PORT_A_write_enable_reg, WE1_q_a[23]_PORT_A_read_enable_reg, , , WE1_q_a[23]_PORT_A_byte_mask_reg, , WE1_q_a[23]_clock_0, , WE1_q_a[23]_clock_enable_0, , , , , );
WE1_q_a[23] = WE1_q_a[23]_PORT_A_data_out[0];


--WE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[24]_PORT_A_data_in = KE1L153;
WE1_q_a[24]_PORT_A_data_in_reg = DFFE(WE1_q_a[24]_PORT_A_data_in, WE1_q_a[24]_clock_0, , , WE1_q_a[24]_clock_enable_0);
WE1_q_a[24]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[24]_PORT_A_address_reg = DFFE(WE1_q_a[24]_PORT_A_address, WE1_q_a[24]_clock_0, , , WE1_q_a[24]_clock_enable_0);
WE1_q_a[24]_PORT_A_write_enable = KE1L162;
WE1_q_a[24]_PORT_A_write_enable_reg = DFFE(WE1_q_a[24]_PORT_A_write_enable, WE1_q_a[24]_clock_0, , , WE1_q_a[24]_clock_enable_0);
WE1_q_a[24]_PORT_A_read_enable = !KE1L162;
WE1_q_a[24]_PORT_A_read_enable_reg = DFFE(WE1_q_a[24]_PORT_A_read_enable, WE1_q_a[24]_clock_0, , , WE1_q_a[24]_clock_enable_0);
WE1_q_a[24]_PORT_A_byte_mask = KE1L127;
WE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[24]_PORT_A_byte_mask, WE1_q_a[24]_clock_0, , , WE1_q_a[24]_clock_enable_0);
WE1_q_a[24]_clock_0 = CLOCK_50;
WE1_q_a[24]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[24]_PORT_A_data_out = MEMORY(WE1_q_a[24]_PORT_A_data_in_reg, , WE1_q_a[24]_PORT_A_address_reg, , WE1_q_a[24]_PORT_A_write_enable_reg, WE1_q_a[24]_PORT_A_read_enable_reg, , , WE1_q_a[24]_PORT_A_byte_mask_reg, , WE1_q_a[24]_clock_0, , WE1_q_a[24]_clock_enable_0, , , , , );
WE1_q_a[24] = WE1_q_a[24]_PORT_A_data_out[0];


--WE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[25]_PORT_A_data_in = KE1L154;
WE1_q_a[25]_PORT_A_data_in_reg = DFFE(WE1_q_a[25]_PORT_A_data_in, WE1_q_a[25]_clock_0, , , WE1_q_a[25]_clock_enable_0);
WE1_q_a[25]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[25]_PORT_A_address_reg = DFFE(WE1_q_a[25]_PORT_A_address, WE1_q_a[25]_clock_0, , , WE1_q_a[25]_clock_enable_0);
WE1_q_a[25]_PORT_A_write_enable = KE1L162;
WE1_q_a[25]_PORT_A_write_enable_reg = DFFE(WE1_q_a[25]_PORT_A_write_enable, WE1_q_a[25]_clock_0, , , WE1_q_a[25]_clock_enable_0);
WE1_q_a[25]_PORT_A_read_enable = !KE1L162;
WE1_q_a[25]_PORT_A_read_enable_reg = DFFE(WE1_q_a[25]_PORT_A_read_enable, WE1_q_a[25]_clock_0, , , WE1_q_a[25]_clock_enable_0);
WE1_q_a[25]_PORT_A_byte_mask = KE1L127;
WE1_q_a[25]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[25]_PORT_A_byte_mask, WE1_q_a[25]_clock_0, , , WE1_q_a[25]_clock_enable_0);
WE1_q_a[25]_clock_0 = CLOCK_50;
WE1_q_a[25]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[25]_PORT_A_data_out = MEMORY(WE1_q_a[25]_PORT_A_data_in_reg, , WE1_q_a[25]_PORT_A_address_reg, , WE1_q_a[25]_PORT_A_write_enable_reg, WE1_q_a[25]_PORT_A_read_enable_reg, , , WE1_q_a[25]_PORT_A_byte_mask_reg, , WE1_q_a[25]_clock_0, , WE1_q_a[25]_clock_enable_0, , , , , );
WE1_q_a[25] = WE1_q_a[25]_PORT_A_data_out[0];


--WE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[26]_PORT_A_data_in = KE1L155;
WE1_q_a[26]_PORT_A_data_in_reg = DFFE(WE1_q_a[26]_PORT_A_data_in, WE1_q_a[26]_clock_0, , , WE1_q_a[26]_clock_enable_0);
WE1_q_a[26]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[26]_PORT_A_address_reg = DFFE(WE1_q_a[26]_PORT_A_address, WE1_q_a[26]_clock_0, , , WE1_q_a[26]_clock_enable_0);
WE1_q_a[26]_PORT_A_write_enable = KE1L162;
WE1_q_a[26]_PORT_A_write_enable_reg = DFFE(WE1_q_a[26]_PORT_A_write_enable, WE1_q_a[26]_clock_0, , , WE1_q_a[26]_clock_enable_0);
WE1_q_a[26]_PORT_A_read_enable = !KE1L162;
WE1_q_a[26]_PORT_A_read_enable_reg = DFFE(WE1_q_a[26]_PORT_A_read_enable, WE1_q_a[26]_clock_0, , , WE1_q_a[26]_clock_enable_0);
WE1_q_a[26]_PORT_A_byte_mask = KE1L127;
WE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[26]_PORT_A_byte_mask, WE1_q_a[26]_clock_0, , , WE1_q_a[26]_clock_enable_0);
WE1_q_a[26]_clock_0 = CLOCK_50;
WE1_q_a[26]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[26]_PORT_A_data_out = MEMORY(WE1_q_a[26]_PORT_A_data_in_reg, , WE1_q_a[26]_PORT_A_address_reg, , WE1_q_a[26]_PORT_A_write_enable_reg, WE1_q_a[26]_PORT_A_read_enable_reg, , , WE1_q_a[26]_PORT_A_byte_mask_reg, , WE1_q_a[26]_clock_0, , WE1_q_a[26]_clock_enable_0, , , , , );
WE1_q_a[26] = WE1_q_a[26]_PORT_A_data_out[0];


--PC1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
PC1_counter_comb_bita3_adder_eqn = ( PC1_counter_reg_bit[3] ) + ( !XB1_fifo_wr ) + ( PC1L11 );
PC1_counter_comb_bita3 = SUM(PC1_counter_comb_bita3_adder_eqn);

--PC1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
PC1L15_adder_eqn = ( PC1_counter_reg_bit[3] ) + ( !XB1_fifo_wr ) + ( PC1L11 );
PC1L15 = CARRY(PC1L15_adder_eqn);


--PC1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
PC1_counter_comb_bita0_adder_eqn = ( PC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC1_counter_comb_bita0 = SUM(PC1_counter_comb_bita0_adder_eqn);

--PC1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
PC1L3_adder_eqn = ( PC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC1L3 = CARRY(PC1L3_adder_eqn);


--PC1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
PC1_counter_comb_bita2_adder_eqn = ( PC1_counter_reg_bit[2] ) + ( !XB1_fifo_wr ) + ( PC1L7 );
PC1_counter_comb_bita2 = SUM(PC1_counter_comb_bita2_adder_eqn);

--PC1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
PC1L11_adder_eqn = ( PC1_counter_reg_bit[2] ) + ( !XB1_fifo_wr ) + ( PC1L7 );
PC1L11 = CARRY(PC1L11_adder_eqn);


--PC1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
PC1_counter_comb_bita1_adder_eqn = ( PC1_counter_reg_bit[1] ) + ( !XB1_fifo_wr ) + ( PC1L3 );
PC1_counter_comb_bita1 = SUM(PC1_counter_comb_bita1_adder_eqn);

--PC1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
PC1L7_adder_eqn = ( PC1_counter_reg_bit[1] ) + ( !XB1_fifo_wr ) + ( PC1L3 );
PC1L7 = CARRY(PC1L7_adder_eqn);


--PC1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
PC1_counter_comb_bita5_adder_eqn = ( PC1_counter_reg_bit[5] ) + ( !XB1_fifo_wr ) + ( PC1L19 );
PC1_counter_comb_bita5 = SUM(PC1_counter_comb_bita5_adder_eqn);


--PC1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
PC1_counter_comb_bita4_adder_eqn = ( PC1_counter_reg_bit[4] ) + ( !XB1_fifo_wr ) + ( PC1L15 );
PC1_counter_comb_bita4 = SUM(PC1_counter_comb_bita4_adder_eqn);

--PC1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
PC1L19_adder_eqn = ( PC1_counter_reg_bit[4] ) + ( !XB1_fifo_wr ) + ( PC1L15 );
PC1L19 = CARRY(PC1L19_adder_eqn);


--PC2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
PC2_counter_comb_bita0_adder_eqn = ( PC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC2_counter_comb_bita0 = SUM(PC2_counter_comb_bita0_adder_eqn);

--PC2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
PC2L3_adder_eqn = ( PC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC2L3 = CARRY(PC2L3_adder_eqn);


--NE1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

NE1_sr[22] = DFFEAS(NE1L69, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--AE1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

AE1_break_readreg[20] = DFFEAS(ME1_jdo[20], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--KE1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

KE1_MonDReg[20] = DFFEAS(ME1_jdo[23], CLOCK_50,  ,  , KE1L50, WE1_q_a[20],  , KE1L84, !ME1_take_action_ocimem_b);


--AE1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

AE1_break_readreg[19] = DFFEAS(ME1_jdo[19], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--KE1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

KE1_MonDReg[19] = DFFEAS(ME1_jdo[22], CLOCK_50,  ,  , KE1L50, WE1_q_a[19],  , KE1L84, !ME1_take_action_ocimem_b);


--NE1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

NE1_sr[19] = DFFEAS(NE1L70, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--KE1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

KE1_MonDReg[3] = DFFEAS(ME1_jdo[6], CLOCK_50,  ,  , KE1L50, WE1_q_a[3],  , KE1L84, !ME1_take_action_ocimem_b);


--PC2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
PC2_counter_comb_bita1_adder_eqn = ( PC2_counter_reg_bit[1] ) + ( !XB1_wr_rfifo ) + ( PC2L3 );
PC2_counter_comb_bita1 = SUM(PC2_counter_comb_bita1_adder_eqn);

--PC2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
PC2L7_adder_eqn = ( PC2_counter_reg_bit[1] ) + ( !XB1_wr_rfifo ) + ( PC2L3 );
PC2L7 = CARRY(PC2L7_adder_eqn);


--PC2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
PC2_counter_comb_bita2_adder_eqn = ( PC2_counter_reg_bit[2] ) + ( !XB1_wr_rfifo ) + ( PC2L7 );
PC2_counter_comb_bita2 = SUM(PC2_counter_comb_bita2_adder_eqn);

--PC2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
PC2L11_adder_eqn = ( PC2_counter_reg_bit[2] ) + ( !XB1_wr_rfifo ) + ( PC2L7 );
PC2L11 = CARRY(PC2L11_adder_eqn);


--PC2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
PC2_counter_comb_bita3_adder_eqn = ( PC2_counter_reg_bit[3] ) + ( !XB1_wr_rfifo ) + ( PC2L11 );
PC2_counter_comb_bita3 = SUM(PC2_counter_comb_bita3_adder_eqn);

--PC2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
PC2L15_adder_eqn = ( PC2_counter_reg_bit[3] ) + ( !XB1_wr_rfifo ) + ( PC2L11 );
PC2L15 = CARRY(PC2L15_adder_eqn);


--PC2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
PC2_counter_comb_bita4_adder_eqn = ( PC2_counter_reg_bit[4] ) + ( !XB1_wr_rfifo ) + ( PC2L15 );
PC2_counter_comb_bita4 = SUM(PC2_counter_comb_bita4_adder_eqn);

--PC2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
PC2L19_adder_eqn = ( PC2_counter_reg_bit[4] ) + ( !XB1_wr_rfifo ) + ( PC2L15 );
PC2L19 = CARRY(PC2L19_adder_eqn);


--PC2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
PC2_counter_comb_bita5_adder_eqn = ( PC2_counter_reg_bit[5] ) + ( !XB1_wr_rfifo ) + ( PC2L19 );
PC2_counter_comb_bita5 = SUM(PC2_counter_comb_bita5_adder_eqn);


--WE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[27]_PORT_A_data_in = KE1L156;
WE1_q_a[27]_PORT_A_data_in_reg = DFFE(WE1_q_a[27]_PORT_A_data_in, WE1_q_a[27]_clock_0, , , WE1_q_a[27]_clock_enable_0);
WE1_q_a[27]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[27]_PORT_A_address_reg = DFFE(WE1_q_a[27]_PORT_A_address, WE1_q_a[27]_clock_0, , , WE1_q_a[27]_clock_enable_0);
WE1_q_a[27]_PORT_A_write_enable = KE1L162;
WE1_q_a[27]_PORT_A_write_enable_reg = DFFE(WE1_q_a[27]_PORT_A_write_enable, WE1_q_a[27]_clock_0, , , WE1_q_a[27]_clock_enable_0);
WE1_q_a[27]_PORT_A_read_enable = !KE1L162;
WE1_q_a[27]_PORT_A_read_enable_reg = DFFE(WE1_q_a[27]_PORT_A_read_enable, WE1_q_a[27]_clock_0, , , WE1_q_a[27]_clock_enable_0);
WE1_q_a[27]_PORT_A_byte_mask = KE1L127;
WE1_q_a[27]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[27]_PORT_A_byte_mask, WE1_q_a[27]_clock_0, , , WE1_q_a[27]_clock_enable_0);
WE1_q_a[27]_clock_0 = CLOCK_50;
WE1_q_a[27]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[27]_PORT_A_data_out = MEMORY(WE1_q_a[27]_PORT_A_data_in_reg, , WE1_q_a[27]_PORT_A_address_reg, , WE1_q_a[27]_PORT_A_write_enable_reg, WE1_q_a[27]_PORT_A_read_enable_reg, , , WE1_q_a[27]_PORT_A_byte_mask_reg, , WE1_q_a[27]_clock_0, , WE1_q_a[27]_clock_enable_0, , , , , );
WE1_q_a[27] = WE1_q_a[27]_PORT_A_data_out[0];


--WE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[28]_PORT_A_data_in = KE1L157;
WE1_q_a[28]_PORT_A_data_in_reg = DFFE(WE1_q_a[28]_PORT_A_data_in, WE1_q_a[28]_clock_0, , , WE1_q_a[28]_clock_enable_0);
WE1_q_a[28]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[28]_PORT_A_address_reg = DFFE(WE1_q_a[28]_PORT_A_address, WE1_q_a[28]_clock_0, , , WE1_q_a[28]_clock_enable_0);
WE1_q_a[28]_PORT_A_write_enable = KE1L162;
WE1_q_a[28]_PORT_A_write_enable_reg = DFFE(WE1_q_a[28]_PORT_A_write_enable, WE1_q_a[28]_clock_0, , , WE1_q_a[28]_clock_enable_0);
WE1_q_a[28]_PORT_A_read_enable = !KE1L162;
WE1_q_a[28]_PORT_A_read_enable_reg = DFFE(WE1_q_a[28]_PORT_A_read_enable, WE1_q_a[28]_clock_0, , , WE1_q_a[28]_clock_enable_0);
WE1_q_a[28]_PORT_A_byte_mask = KE1L127;
WE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[28]_PORT_A_byte_mask, WE1_q_a[28]_clock_0, , , WE1_q_a[28]_clock_enable_0);
WE1_q_a[28]_clock_0 = CLOCK_50;
WE1_q_a[28]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[28]_PORT_A_data_out = MEMORY(WE1_q_a[28]_PORT_A_data_in_reg, , WE1_q_a[28]_PORT_A_address_reg, , WE1_q_a[28]_PORT_A_write_enable_reg, WE1_q_a[28]_PORT_A_read_enable_reg, , , WE1_q_a[28]_PORT_A_byte_mask_reg, , WE1_q_a[28]_clock_0, , WE1_q_a[28]_clock_enable_0, , , , , );
WE1_q_a[28] = WE1_q_a[28]_PORT_A_data_out[0];


--WE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[29]_PORT_A_data_in = KE1L158;
WE1_q_a[29]_PORT_A_data_in_reg = DFFE(WE1_q_a[29]_PORT_A_data_in, WE1_q_a[29]_clock_0, , , WE1_q_a[29]_clock_enable_0);
WE1_q_a[29]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[29]_PORT_A_address_reg = DFFE(WE1_q_a[29]_PORT_A_address, WE1_q_a[29]_clock_0, , , WE1_q_a[29]_clock_enable_0);
WE1_q_a[29]_PORT_A_write_enable = KE1L162;
WE1_q_a[29]_PORT_A_write_enable_reg = DFFE(WE1_q_a[29]_PORT_A_write_enable, WE1_q_a[29]_clock_0, , , WE1_q_a[29]_clock_enable_0);
WE1_q_a[29]_PORT_A_read_enable = !KE1L162;
WE1_q_a[29]_PORT_A_read_enable_reg = DFFE(WE1_q_a[29]_PORT_A_read_enable, WE1_q_a[29]_clock_0, , , WE1_q_a[29]_clock_enable_0);
WE1_q_a[29]_PORT_A_byte_mask = KE1L127;
WE1_q_a[29]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[29]_PORT_A_byte_mask, WE1_q_a[29]_clock_0, , , WE1_q_a[29]_clock_enable_0);
WE1_q_a[29]_clock_0 = CLOCK_50;
WE1_q_a[29]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[29]_PORT_A_data_out = MEMORY(WE1_q_a[29]_PORT_A_data_in_reg, , WE1_q_a[29]_PORT_A_address_reg, , WE1_q_a[29]_PORT_A_write_enable_reg, WE1_q_a[29]_PORT_A_read_enable_reg, , , WE1_q_a[29]_PORT_A_byte_mask_reg, , WE1_q_a[29]_clock_0, , WE1_q_a[29]_clock_enable_0, , , , , );
WE1_q_a[29] = WE1_q_a[29]_PORT_A_data_out[0];


--WE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[30]_PORT_A_data_in = KE1L159;
WE1_q_a[30]_PORT_A_data_in_reg = DFFE(WE1_q_a[30]_PORT_A_data_in, WE1_q_a[30]_clock_0, , , WE1_q_a[30]_clock_enable_0);
WE1_q_a[30]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[30]_PORT_A_address_reg = DFFE(WE1_q_a[30]_PORT_A_address, WE1_q_a[30]_clock_0, , , WE1_q_a[30]_clock_enable_0);
WE1_q_a[30]_PORT_A_write_enable = KE1L162;
WE1_q_a[30]_PORT_A_write_enable_reg = DFFE(WE1_q_a[30]_PORT_A_write_enable, WE1_q_a[30]_clock_0, , , WE1_q_a[30]_clock_enable_0);
WE1_q_a[30]_PORT_A_read_enable = !KE1L162;
WE1_q_a[30]_PORT_A_read_enable_reg = DFFE(WE1_q_a[30]_PORT_A_read_enable, WE1_q_a[30]_clock_0, , , WE1_q_a[30]_clock_enable_0);
WE1_q_a[30]_PORT_A_byte_mask = KE1L127;
WE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[30]_PORT_A_byte_mask, WE1_q_a[30]_clock_0, , , WE1_q_a[30]_clock_enable_0);
WE1_q_a[30]_clock_0 = CLOCK_50;
WE1_q_a[30]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[30]_PORT_A_data_out = MEMORY(WE1_q_a[30]_PORT_A_data_in_reg, , WE1_q_a[30]_PORT_A_address_reg, , WE1_q_a[30]_PORT_A_write_enable_reg, WE1_q_a[30]_PORT_A_read_enable_reg, , , WE1_q_a[30]_PORT_A_byte_mask_reg, , WE1_q_a[30]_clock_0, , WE1_q_a[30]_clock_enable_0, , , , , );
WE1_q_a[30] = WE1_q_a[30]_PORT_A_data_out[0];


--WE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WE1_q_a[31]_PORT_A_data_in = KE1L160;
WE1_q_a[31]_PORT_A_data_in_reg = DFFE(WE1_q_a[31]_PORT_A_data_in, WE1_q_a[31]_clock_0, , , WE1_q_a[31]_clock_enable_0);
WE1_q_a[31]_PORT_A_address = BUS(KE1L116, KE1L117, KE1L118, KE1L119, KE1L120, KE1L121, KE1L122, KE1L123);
WE1_q_a[31]_PORT_A_address_reg = DFFE(WE1_q_a[31]_PORT_A_address, WE1_q_a[31]_clock_0, , , WE1_q_a[31]_clock_enable_0);
WE1_q_a[31]_PORT_A_write_enable = KE1L162;
WE1_q_a[31]_PORT_A_write_enable_reg = DFFE(WE1_q_a[31]_PORT_A_write_enable, WE1_q_a[31]_clock_0, , , WE1_q_a[31]_clock_enable_0);
WE1_q_a[31]_PORT_A_read_enable = !KE1L162;
WE1_q_a[31]_PORT_A_read_enable_reg = DFFE(WE1_q_a[31]_PORT_A_read_enable, WE1_q_a[31]_clock_0, , , WE1_q_a[31]_clock_enable_0);
WE1_q_a[31]_PORT_A_byte_mask = KE1L127;
WE1_q_a[31]_PORT_A_byte_mask_reg = DFFE(WE1_q_a[31]_PORT_A_byte_mask, WE1_q_a[31]_clock_0, , , WE1_q_a[31]_clock_enable_0);
WE1_q_a[31]_clock_0 = CLOCK_50;
WE1_q_a[31]_clock_enable_0 = KE1_ociram_reset_req;
WE1_q_a[31]_PORT_A_data_out = MEMORY(WE1_q_a[31]_PORT_A_data_in_reg, , WE1_q_a[31]_PORT_A_address_reg, , WE1_q_a[31]_PORT_A_write_enable_reg, WE1_q_a[31]_PORT_A_read_enable_reg, , , WE1_q_a[31]_PORT_A_byte_mask_reg, , WE1_q_a[31]_clock_0, , WE1_q_a[31]_clock_enable_0, , , , , );
WE1_q_a[31] = WE1_q_a[31]_PORT_A_data_out[0];


--MC1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC1_q_b[0]_PORT_A_data_in = SD1_d_writedata[0];
MC1_q_b[0]_PORT_A_data_in_reg = DFFE(MC1_q_b[0]_PORT_A_data_in, MC1_q_b[0]_clock_0, , , );
MC1_q_b[0]_PORT_A_address = BUS(NC2_counter_reg_bit[0], NC2_counter_reg_bit[1], NC2_counter_reg_bit[2], NC2_counter_reg_bit[3], NC2_counter_reg_bit[4], NC2_counter_reg_bit[5]);
MC1_q_b[0]_PORT_A_address_reg = DFFE(MC1_q_b[0]_PORT_A_address, MC1_q_b[0]_clock_0, , , );
MC1_q_b[0]_PORT_B_address = BUS(NC1_counter_reg_bit[0], NC1_counter_reg_bit[1], NC1_counter_reg_bit[2], NC1_counter_reg_bit[3], NC1_counter_reg_bit[4], NC1_counter_reg_bit[5]);
MC1_q_b[0]_PORT_B_address_reg = DFFE(MC1_q_b[0]_PORT_B_address, MC1_q_b[0]_clock_1, , , MC1_q_b[0]_clock_enable_1);
MC1_q_b[0]_PORT_A_write_enable = XB1_fifo_wr;
MC1_q_b[0]_PORT_A_write_enable_reg = DFFE(MC1_q_b[0]_PORT_A_write_enable, MC1_q_b[0]_clock_0, , , );
MC1_q_b[0]_PORT_B_read_enable = VCC;
MC1_q_b[0]_PORT_B_read_enable_reg = DFFE(MC1_q_b[0]_PORT_B_read_enable, MC1_q_b[0]_clock_1, , , MC1_q_b[0]_clock_enable_1);
MC1_q_b[0]_clock_0 = CLOCK_50;
MC1_q_b[0]_clock_1 = CLOCK_50;
MC1_q_b[0]_clock_enable_0 = XB1_fifo_wr;
MC1_q_b[0]_clock_enable_1 = XB1_rd_wfifo;
MC1_q_b[0]_PORT_B_data_out = MEMORY(MC1_q_b[0]_PORT_A_data_in_reg, , MC1_q_b[0]_PORT_A_address_reg, MC1_q_b[0]_PORT_B_address_reg, MC1_q_b[0]_PORT_A_write_enable_reg, , , MC1_q_b[0]_PORT_B_read_enable_reg, , , MC1_q_b[0]_clock_0, MC1_q_b[0]_clock_1, MC1_q_b[0]_clock_enable_0, MC1_q_b[0]_clock_enable_1, , , , );
MC1_q_b[0] = MC1_q_b[0]_PORT_B_data_out[0];


--EC1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

EC1_count[6] = AMPP_FUNCTION(A1L13, EC1_count[5], !A1L5, !A1L11, EC1L57);


--NE1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

NE1_sr[25] = DFFEAS(NE1L71, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--NE1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

NE1_sr[5] = DFFEAS(NE1L72, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--AE1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

AE1_break_readreg[3] = DFFEAS(ME1_jdo[3], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--KE1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
KE1L27_adder_eqn = ( KE1_MonAReg[5] ) + ( GND ) + ( KE1L12 );
KE1L27 = SUM(KE1L27_adder_eqn);

--KE1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
KE1L28_adder_eqn = ( KE1_MonAReg[5] ) + ( GND ) + ( KE1L12 );
KE1L28 = CARRY(KE1L28_adder_eqn);


--KE1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
KE1L31_adder_eqn = ( KE1_MonAReg[6] ) + ( GND ) + ( KE1L28 );
KE1L31 = SUM(KE1L31_adder_eqn);

--KE1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
KE1L32_adder_eqn = ( KE1_MonAReg[6] ) + ( GND ) + ( KE1L28 );
KE1L32 = CARRY(KE1L32_adder_eqn);


--KE1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
KE1L35_adder_eqn = ( KE1_MonAReg[7] ) + ( GND ) + ( KE1L32 );
KE1L35 = SUM(KE1L35_adder_eqn);

--KE1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
KE1L36_adder_eqn = ( KE1_MonAReg[7] ) + ( GND ) + ( KE1L32 );
KE1L36 = CARRY(KE1L36_adder_eqn);


--NE1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

NE1_sr[28] = DFFEAS(NE1L73, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--NE1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

NE1_sr[27] = DFFEAS(NE1L74, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--NE1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

NE1_sr[26] = DFFEAS(NE1L75, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--KE1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

KE1_MonDReg[11] = DFFEAS(ME1_jdo[14], CLOCK_50,  ,  , KE1L50, WE1_q_a[11],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

KE1_MonDReg[13] = DFFEAS(ME1_jdo[16], CLOCK_50,  ,  , KE1L50, WE1_q_a[13],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

KE1_MonDReg[14] = DFFEAS(ME1_jdo[17], CLOCK_50,  ,  , KE1L50, WE1_q_a[14],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

KE1_MonDReg[6] = DFFEAS(ME1_jdo[9], CLOCK_50,  ,  , KE1L50, WE1_q_a[6],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

KE1_MonDReg[7] = DFFEAS(ME1_jdo[10], CLOCK_50,  ,  , KE1L50, WE1_q_a[7],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

KE1_MonDReg[9] = DFFEAS(ME1_jdo[12], CLOCK_50,  ,  , KE1L50, WE1_q_a[9],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

KE1_MonDReg[10] = DFFEAS(ME1_jdo[13], CLOCK_50,  ,  , KE1L50, WE1_q_a[10],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

KE1_MonDReg[17] = DFFEAS(ME1_jdo[20], CLOCK_50,  ,  , KE1L50, WE1_q_a[17],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

KE1_MonDReg[21] = DFFEAS(ME1_jdo[24], CLOCK_50,  ,  , KE1L50, WE1_q_a[21],  , KE1L84, !ME1_take_action_ocimem_b);


--AE1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

AE1_break_readreg[17] = DFFEAS(ME1_jdo[17], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--NC4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
NC4_counter_comb_bita0_adder_eqn = ( NC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NC4_counter_comb_bita0 = SUM(NC4_counter_comb_bita0_adder_eqn);

--NC4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
NC4L3_adder_eqn = ( NC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NC4L3 = CARRY(NC4L3_adder_eqn);


--NC4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
NC4_counter_comb_bita1_adder_eqn = ( NC4_counter_reg_bit[1] ) + ( GND ) + ( NC4L3 );
NC4_counter_comb_bita1 = SUM(NC4_counter_comb_bita1_adder_eqn);

--NC4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
NC4L7_adder_eqn = ( NC4_counter_reg_bit[1] ) + ( GND ) + ( NC4L3 );
NC4L7 = CARRY(NC4L7_adder_eqn);


--NC4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
NC4_counter_comb_bita2_adder_eqn = ( NC4_counter_reg_bit[2] ) + ( GND ) + ( NC4L7 );
NC4_counter_comb_bita2 = SUM(NC4_counter_comb_bita2_adder_eqn);

--NC4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
NC4L11_adder_eqn = ( NC4_counter_reg_bit[2] ) + ( GND ) + ( NC4L7 );
NC4L11 = CARRY(NC4L11_adder_eqn);


--NC4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
NC4_counter_comb_bita3_adder_eqn = ( NC4_counter_reg_bit[3] ) + ( GND ) + ( NC4L11 );
NC4_counter_comb_bita3 = SUM(NC4_counter_comb_bita3_adder_eqn);

--NC4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
NC4L15_adder_eqn = ( NC4_counter_reg_bit[3] ) + ( GND ) + ( NC4L11 );
NC4L15 = CARRY(NC4L15_adder_eqn);


--NC4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
NC4_counter_comb_bita4_adder_eqn = ( NC4_counter_reg_bit[4] ) + ( GND ) + ( NC4L15 );
NC4_counter_comb_bita4 = SUM(NC4_counter_comb_bita4_adder_eqn);

--NC4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
NC4L19_adder_eqn = ( NC4_counter_reg_bit[4] ) + ( GND ) + ( NC4L15 );
NC4L19 = CARRY(NC4L19_adder_eqn);


--NC4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
NC4_counter_comb_bita5_adder_eqn = ( NC4_counter_reg_bit[5] ) + ( GND ) + ( NC4L19 );
NC4_counter_comb_bita5 = SUM(NC4_counter_comb_bita5_adder_eqn);


--NC3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
NC3_counter_comb_bita0_adder_eqn = ( NC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NC3_counter_comb_bita0 = SUM(NC3_counter_comb_bita0_adder_eqn);

--NC3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
NC3L3_adder_eqn = ( NC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NC3L3 = CARRY(NC3L3_adder_eqn);


--NC3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
NC3_counter_comb_bita1_adder_eqn = ( NC3_counter_reg_bit[1] ) + ( GND ) + ( NC3L3 );
NC3_counter_comb_bita1 = SUM(NC3_counter_comb_bita1_adder_eqn);

--NC3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
NC3L7_adder_eqn = ( NC3_counter_reg_bit[1] ) + ( GND ) + ( NC3L3 );
NC3L7 = CARRY(NC3L7_adder_eqn);


--NC3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
NC3_counter_comb_bita2_adder_eqn = ( NC3_counter_reg_bit[2] ) + ( GND ) + ( NC3L7 );
NC3_counter_comb_bita2 = SUM(NC3_counter_comb_bita2_adder_eqn);

--NC3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
NC3L11_adder_eqn = ( NC3_counter_reg_bit[2] ) + ( GND ) + ( NC3L7 );
NC3L11 = CARRY(NC3L11_adder_eqn);


--NC3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
NC3_counter_comb_bita3_adder_eqn = ( NC3_counter_reg_bit[3] ) + ( GND ) + ( NC3L11 );
NC3_counter_comb_bita3 = SUM(NC3_counter_comb_bita3_adder_eqn);

--NC3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
NC3L15_adder_eqn = ( NC3_counter_reg_bit[3] ) + ( GND ) + ( NC3L11 );
NC3L15 = CARRY(NC3L15_adder_eqn);


--NC3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
NC3_counter_comb_bita4_adder_eqn = ( NC3_counter_reg_bit[4] ) + ( GND ) + ( NC3L15 );
NC3_counter_comb_bita4 = SUM(NC3_counter_comb_bita4_adder_eqn);

--NC3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
NC3L19_adder_eqn = ( NC3_counter_reg_bit[4] ) + ( GND ) + ( NC3L15 );
NC3L19 = CARRY(NC3L19_adder_eqn);


--NC3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
NC3_counter_comb_bita5_adder_eqn = ( NC3_counter_reg_bit[5] ) + ( GND ) + ( NC3L19 );
NC3_counter_comb_bita5 = SUM(NC3_counter_comb_bita5_adder_eqn);


--KE1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

KE1_MonDReg[22] = DFFEAS(ME1_jdo[25], CLOCK_50,  ,  , KE1L50, WE1_q_a[22],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

KE1_MonDReg[23] = DFFEAS(ME1_jdo[26], CLOCK_50,  ,  , KE1L50, WE1_q_a[23],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

KE1_MonDReg[24] = DFFEAS(ME1_jdo[27], CLOCK_50,  ,  , KE1L50, WE1_q_a[24],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

KE1_MonDReg[25] = DFFEAS(ME1_jdo[28], CLOCK_50,  ,  , KE1L50, WE1_q_a[25],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

KE1_MonDReg[26] = DFFEAS(ME1_jdo[29], CLOCK_50,  ,  , KE1L50, WE1_q_a[26],  , KE1L84, !ME1_take_action_ocimem_b);


--NE1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

NE1_sr[23] = DFFEAS(NE1L76, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--AE1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

AE1_break_readreg[21] = DFFEAS(ME1_jdo[21], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

AE1_break_readreg[18] = DFFEAS(ME1_jdo[18], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--EC1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

EC1_td_shift[8] = AMPP_FUNCTION(A1L13, EC1L78, !A1L5, !A1L11, EC1L57);


--KE1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

KE1_MonDReg[27] = DFFEAS(ME1_jdo[30], CLOCK_50,  ,  , KE1L50, WE1_q_a[27],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

KE1_MonDReg[28] = DFFEAS(ME1_jdo[31], CLOCK_50,  ,  , KE1L50, WE1_q_a[28],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

KE1_MonDReg[30] = DFFEAS(ME1_jdo[33], CLOCK_50,  ,  , KE1L50, WE1_q_a[30],  , KE1L84, !ME1_take_action_ocimem_b);


--KE1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

KE1_MonDReg[31] = DFFEAS(ME1_jdo[34], CLOCK_50,  ,  , KE1L50, WE1_q_a[31],  , KE1L84, !ME1_take_action_ocimem_b);


--NC2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
NC2_counter_comb_bita0_adder_eqn = ( NC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NC2_counter_comb_bita0 = SUM(NC2_counter_comb_bita0_adder_eqn);

--NC2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
NC2L3_adder_eqn = ( NC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NC2L3 = CARRY(NC2L3_adder_eqn);


--NC2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
NC2_counter_comb_bita1_adder_eqn = ( NC2_counter_reg_bit[1] ) + ( GND ) + ( NC2L3 );
NC2_counter_comb_bita1 = SUM(NC2_counter_comb_bita1_adder_eqn);

--NC2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
NC2L7_adder_eqn = ( NC2_counter_reg_bit[1] ) + ( GND ) + ( NC2L3 );
NC2L7 = CARRY(NC2L7_adder_eqn);


--NC2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
NC2_counter_comb_bita2_adder_eqn = ( NC2_counter_reg_bit[2] ) + ( GND ) + ( NC2L7 );
NC2_counter_comb_bita2 = SUM(NC2_counter_comb_bita2_adder_eqn);

--NC2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
NC2L11_adder_eqn = ( NC2_counter_reg_bit[2] ) + ( GND ) + ( NC2L7 );
NC2L11 = CARRY(NC2L11_adder_eqn);


--NC2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
NC2_counter_comb_bita3_adder_eqn = ( NC2_counter_reg_bit[3] ) + ( GND ) + ( NC2L11 );
NC2_counter_comb_bita3 = SUM(NC2_counter_comb_bita3_adder_eqn);

--NC2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
NC2L15_adder_eqn = ( NC2_counter_reg_bit[3] ) + ( GND ) + ( NC2L11 );
NC2L15 = CARRY(NC2L15_adder_eqn);


--NC2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
NC2_counter_comb_bita4_adder_eqn = ( NC2_counter_reg_bit[4] ) + ( GND ) + ( NC2L15 );
NC2_counter_comb_bita4 = SUM(NC2_counter_comb_bita4_adder_eqn);

--NC2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
NC2L19_adder_eqn = ( NC2_counter_reg_bit[4] ) + ( GND ) + ( NC2L15 );
NC2L19 = CARRY(NC2L19_adder_eqn);


--NC2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
NC2_counter_comb_bita5_adder_eqn = ( NC2_counter_reg_bit[5] ) + ( GND ) + ( NC2L19 );
NC2_counter_comb_bita5 = SUM(NC2_counter_comb_bita5_adder_eqn);


--NC1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
NC1_counter_comb_bita0_adder_eqn = ( NC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NC1_counter_comb_bita0 = SUM(NC1_counter_comb_bita0_adder_eqn);

--NC1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
NC1L3_adder_eqn = ( NC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NC1L3 = CARRY(NC1L3_adder_eqn);


--NC1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
NC1_counter_comb_bita1_adder_eqn = ( NC1_counter_reg_bit[1] ) + ( GND ) + ( NC1L3 );
NC1_counter_comb_bita1 = SUM(NC1_counter_comb_bita1_adder_eqn);

--NC1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
NC1L7_adder_eqn = ( NC1_counter_reg_bit[1] ) + ( GND ) + ( NC1L3 );
NC1L7 = CARRY(NC1L7_adder_eqn);


--NC1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
NC1_counter_comb_bita2_adder_eqn = ( NC1_counter_reg_bit[2] ) + ( GND ) + ( NC1L7 );
NC1_counter_comb_bita2 = SUM(NC1_counter_comb_bita2_adder_eqn);

--NC1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
NC1L11_adder_eqn = ( NC1_counter_reg_bit[2] ) + ( GND ) + ( NC1L7 );
NC1L11 = CARRY(NC1L11_adder_eqn);


--NC1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
NC1_counter_comb_bita3_adder_eqn = ( NC1_counter_reg_bit[3] ) + ( GND ) + ( NC1L11 );
NC1_counter_comb_bita3 = SUM(NC1_counter_comb_bita3_adder_eqn);

--NC1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
NC1L15_adder_eqn = ( NC1_counter_reg_bit[3] ) + ( GND ) + ( NC1L11 );
NC1L15 = CARRY(NC1L15_adder_eqn);


--NC1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
NC1_counter_comb_bita4_adder_eqn = ( NC1_counter_reg_bit[4] ) + ( GND ) + ( NC1L15 );
NC1_counter_comb_bita4 = SUM(NC1_counter_comb_bita4_adder_eqn);

--NC1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
NC1L19_adder_eqn = ( NC1_counter_reg_bit[4] ) + ( GND ) + ( NC1L15 );
NC1L19 = CARRY(NC1L19_adder_eqn);


--NC1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
NC1_counter_comb_bita5_adder_eqn = ( NC1_counter_reg_bit[5] ) + ( GND ) + ( NC1L19 );
NC1_counter_comb_bita5 = SUM(NC1_counter_comb_bita5_adder_eqn);


--MC1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC1_q_b[1]_PORT_A_data_in = SD1_d_writedata[1];
MC1_q_b[1]_PORT_A_data_in_reg = DFFE(MC1_q_b[1]_PORT_A_data_in, MC1_q_b[1]_clock_0, , , );
MC1_q_b[1]_PORT_A_address = BUS(NC2_counter_reg_bit[0], NC2_counter_reg_bit[1], NC2_counter_reg_bit[2], NC2_counter_reg_bit[3], NC2_counter_reg_bit[4], NC2_counter_reg_bit[5]);
MC1_q_b[1]_PORT_A_address_reg = DFFE(MC1_q_b[1]_PORT_A_address, MC1_q_b[1]_clock_0, , , );
MC1_q_b[1]_PORT_B_address = BUS(NC1_counter_reg_bit[0], NC1_counter_reg_bit[1], NC1_counter_reg_bit[2], NC1_counter_reg_bit[3], NC1_counter_reg_bit[4], NC1_counter_reg_bit[5]);
MC1_q_b[1]_PORT_B_address_reg = DFFE(MC1_q_b[1]_PORT_B_address, MC1_q_b[1]_clock_1, , , MC1_q_b[1]_clock_enable_1);
MC1_q_b[1]_PORT_A_write_enable = XB1_fifo_wr;
MC1_q_b[1]_PORT_A_write_enable_reg = DFFE(MC1_q_b[1]_PORT_A_write_enable, MC1_q_b[1]_clock_0, , , );
MC1_q_b[1]_PORT_B_read_enable = VCC;
MC1_q_b[1]_PORT_B_read_enable_reg = DFFE(MC1_q_b[1]_PORT_B_read_enable, MC1_q_b[1]_clock_1, , , MC1_q_b[1]_clock_enable_1);
MC1_q_b[1]_clock_0 = CLOCK_50;
MC1_q_b[1]_clock_1 = CLOCK_50;
MC1_q_b[1]_clock_enable_0 = XB1_fifo_wr;
MC1_q_b[1]_clock_enable_1 = XB1_rd_wfifo;
MC1_q_b[1]_PORT_B_data_out = MEMORY(MC1_q_b[1]_PORT_A_data_in_reg, , MC1_q_b[1]_PORT_A_address_reg, MC1_q_b[1]_PORT_B_address_reg, MC1_q_b[1]_PORT_A_write_enable_reg, , , MC1_q_b[1]_PORT_B_read_enable_reg, , , MC1_q_b[1]_clock_0, MC1_q_b[1]_clock_1, MC1_q_b[1]_clock_enable_0, MC1_q_b[1]_clock_enable_1, , , , );
MC1_q_b[1] = MC1_q_b[1]_PORT_B_data_out[0];


--EC1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

EC1_count[5] = AMPP_FUNCTION(A1L13, EC1_count[4], !A1L5, !A1L11, EC1L57);


--AE1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

AE1_break_readreg[24] = DFFEAS(ME1_jdo[24], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--NE1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

NE1_sr[6] = DFFEAS(NE1L77, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--AE1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

AE1_break_readreg[4] = DFFEAS(ME1_jdo[4], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--NE1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

NE1_sr[29] = DFFEAS(NE1L78, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--NE1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

NE1_sr[30] = DFFEAS(NE1L79, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--NE1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

NE1_sr[32] = DFFEAS(NE1L83, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--AE1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

AE1_break_readreg[27] = DFFEAS(ME1_jdo[27], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

AE1_break_readreg[26] = DFFEAS(ME1_jdo[26], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

AE1_break_readreg[25] = DFFEAS(ME1_jdo[25], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--NE1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

NE1_sr[16] = DFFEAS(NE1L85, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--NE1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

NE1_sr[24] = DFFEAS(NE1L88, A1L39,  ,  , NE1L42,  ,  , NE1L43,  );


--AE1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

AE1_break_readreg[22] = DFFEAS(ME1_jdo[22], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--MC1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC1_q_b[2]_PORT_A_data_in = SD1_d_writedata[2];
MC1_q_b[2]_PORT_A_data_in_reg = DFFE(MC1_q_b[2]_PORT_A_data_in, MC1_q_b[2]_clock_0, , , );
MC1_q_b[2]_PORT_A_address = BUS(NC2_counter_reg_bit[0], NC2_counter_reg_bit[1], NC2_counter_reg_bit[2], NC2_counter_reg_bit[3], NC2_counter_reg_bit[4], NC2_counter_reg_bit[5]);
MC1_q_b[2]_PORT_A_address_reg = DFFE(MC1_q_b[2]_PORT_A_address, MC1_q_b[2]_clock_0, , , );
MC1_q_b[2]_PORT_B_address = BUS(NC1_counter_reg_bit[0], NC1_counter_reg_bit[1], NC1_counter_reg_bit[2], NC1_counter_reg_bit[3], NC1_counter_reg_bit[4], NC1_counter_reg_bit[5]);
MC1_q_b[2]_PORT_B_address_reg = DFFE(MC1_q_b[2]_PORT_B_address, MC1_q_b[2]_clock_1, , , MC1_q_b[2]_clock_enable_1);
MC1_q_b[2]_PORT_A_write_enable = XB1_fifo_wr;
MC1_q_b[2]_PORT_A_write_enable_reg = DFFE(MC1_q_b[2]_PORT_A_write_enable, MC1_q_b[2]_clock_0, , , );
MC1_q_b[2]_PORT_B_read_enable = VCC;
MC1_q_b[2]_PORT_B_read_enable_reg = DFFE(MC1_q_b[2]_PORT_B_read_enable, MC1_q_b[2]_clock_1, , , MC1_q_b[2]_clock_enable_1);
MC1_q_b[2]_clock_0 = CLOCK_50;
MC1_q_b[2]_clock_1 = CLOCK_50;
MC1_q_b[2]_clock_enable_0 = XB1_fifo_wr;
MC1_q_b[2]_clock_enable_1 = XB1_rd_wfifo;
MC1_q_b[2]_PORT_B_data_out = MEMORY(MC1_q_b[2]_PORT_A_data_in_reg, , MC1_q_b[2]_PORT_A_address_reg, MC1_q_b[2]_PORT_B_address_reg, MC1_q_b[2]_PORT_A_write_enable_reg, , , MC1_q_b[2]_PORT_B_read_enable_reg, , , MC1_q_b[2]_clock_0, MC1_q_b[2]_clock_1, MC1_q_b[2]_clock_enable_0, MC1_q_b[2]_clock_enable_1, , , , );
MC1_q_b[2] = MC1_q_b[2]_PORT_B_data_out[0];


--EC1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

EC1_count[4] = AMPP_FUNCTION(A1L13, EC1_count[3], !A1L5, !A1L11, EC1L57);


--AE1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

AE1_break_readreg[5] = DFFEAS(ME1_jdo[5], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

AE1_break_readreg[28] = DFFEAS(ME1_jdo[28], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

AE1_break_readreg[29] = DFFEAS(ME1_jdo[29], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

AE1_break_readreg[30] = DFFEAS(ME1_jdo[30], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

AE1_break_readreg[31] = DFFEAS(ME1_jdo[31], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--NE1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

NE1_sr[14] = DFFEAS(NE1L89, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--NE1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

NE1_sr[8] = DFFEAS(NE1L92, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--NE1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

NE1_sr[9] = DFFEAS(NE1L93, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--NE1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

NE1_sr[11] = DFFEAS(NE1L94, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--NE1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

NE1_sr[10] = DFFEAS(NE1L95, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--NE1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

NE1_sr[12] = DFFEAS(NE1L96, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--NE1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

NE1_sr[13] = DFFEAS(NE1L97, A1L39,  ,  , NE1L25,  ,  , NE1L24,  );


--AE1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

AE1_break_readreg[15] = DFFEAS(ME1_jdo[15], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--MC1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC1_q_b[4]_PORT_A_data_in = SD1_d_writedata[4];
MC1_q_b[4]_PORT_A_data_in_reg = DFFE(MC1_q_b[4]_PORT_A_data_in, MC1_q_b[4]_clock_0, , , );
MC1_q_b[4]_PORT_A_address = BUS(NC2_counter_reg_bit[0], NC2_counter_reg_bit[1], NC2_counter_reg_bit[2], NC2_counter_reg_bit[3], NC2_counter_reg_bit[4], NC2_counter_reg_bit[5]);
MC1_q_b[4]_PORT_A_address_reg = DFFE(MC1_q_b[4]_PORT_A_address, MC1_q_b[4]_clock_0, , , );
MC1_q_b[4]_PORT_B_address = BUS(NC1_counter_reg_bit[0], NC1_counter_reg_bit[1], NC1_counter_reg_bit[2], NC1_counter_reg_bit[3], NC1_counter_reg_bit[4], NC1_counter_reg_bit[5]);
MC1_q_b[4]_PORT_B_address_reg = DFFE(MC1_q_b[4]_PORT_B_address, MC1_q_b[4]_clock_1, , , MC1_q_b[4]_clock_enable_1);
MC1_q_b[4]_PORT_A_write_enable = XB1_fifo_wr;
MC1_q_b[4]_PORT_A_write_enable_reg = DFFE(MC1_q_b[4]_PORT_A_write_enable, MC1_q_b[4]_clock_0, , , );
MC1_q_b[4]_PORT_B_read_enable = VCC;
MC1_q_b[4]_PORT_B_read_enable_reg = DFFE(MC1_q_b[4]_PORT_B_read_enable, MC1_q_b[4]_clock_1, , , MC1_q_b[4]_clock_enable_1);
MC1_q_b[4]_clock_0 = CLOCK_50;
MC1_q_b[4]_clock_1 = CLOCK_50;
MC1_q_b[4]_clock_enable_0 = XB1_fifo_wr;
MC1_q_b[4]_clock_enable_1 = XB1_rd_wfifo;
MC1_q_b[4]_PORT_B_data_out = MEMORY(MC1_q_b[4]_PORT_A_data_in_reg, , MC1_q_b[4]_PORT_A_address_reg, MC1_q_b[4]_PORT_B_address_reg, MC1_q_b[4]_PORT_A_write_enable_reg, , , MC1_q_b[4]_PORT_B_read_enable_reg, , , MC1_q_b[4]_clock_0, MC1_q_b[4]_clock_1, MC1_q_b[4]_clock_enable_0, MC1_q_b[4]_clock_enable_1, , , , );
MC1_q_b[4] = MC1_q_b[4]_PORT_B_data_out[0];


--AE1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

AE1_break_readreg[6] = DFFEAS(ME1_jdo[6], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

AE1_break_readreg[23] = DFFEAS(ME1_jdo[23], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--MC1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC1_q_b[5]_PORT_A_data_in = SD1_d_writedata[5];
MC1_q_b[5]_PORT_A_data_in_reg = DFFE(MC1_q_b[5]_PORT_A_data_in, MC1_q_b[5]_clock_0, , , );
MC1_q_b[5]_PORT_A_address = BUS(NC2_counter_reg_bit[0], NC2_counter_reg_bit[1], NC2_counter_reg_bit[2], NC2_counter_reg_bit[3], NC2_counter_reg_bit[4], NC2_counter_reg_bit[5]);
MC1_q_b[5]_PORT_A_address_reg = DFFE(MC1_q_b[5]_PORT_A_address, MC1_q_b[5]_clock_0, , , );
MC1_q_b[5]_PORT_B_address = BUS(NC1_counter_reg_bit[0], NC1_counter_reg_bit[1], NC1_counter_reg_bit[2], NC1_counter_reg_bit[3], NC1_counter_reg_bit[4], NC1_counter_reg_bit[5]);
MC1_q_b[5]_PORT_B_address_reg = DFFE(MC1_q_b[5]_PORT_B_address, MC1_q_b[5]_clock_1, , , MC1_q_b[5]_clock_enable_1);
MC1_q_b[5]_PORT_A_write_enable = XB1_fifo_wr;
MC1_q_b[5]_PORT_A_write_enable_reg = DFFE(MC1_q_b[5]_PORT_A_write_enable, MC1_q_b[5]_clock_0, , , );
MC1_q_b[5]_PORT_B_read_enable = VCC;
MC1_q_b[5]_PORT_B_read_enable_reg = DFFE(MC1_q_b[5]_PORT_B_read_enable, MC1_q_b[5]_clock_1, , , MC1_q_b[5]_clock_enable_1);
MC1_q_b[5]_clock_0 = CLOCK_50;
MC1_q_b[5]_clock_1 = CLOCK_50;
MC1_q_b[5]_clock_enable_0 = XB1_fifo_wr;
MC1_q_b[5]_clock_enable_1 = XB1_rd_wfifo;
MC1_q_b[5]_PORT_B_data_out = MEMORY(MC1_q_b[5]_PORT_A_data_in_reg, , MC1_q_b[5]_PORT_A_address_reg, MC1_q_b[5]_PORT_B_address_reg, MC1_q_b[5]_PORT_A_write_enable_reg, , , MC1_q_b[5]_PORT_B_read_enable_reg, , , MC1_q_b[5]_clock_0, MC1_q_b[5]_clock_1, MC1_q_b[5]_clock_enable_0, MC1_q_b[5]_clock_enable_1, , , , );
MC1_q_b[5] = MC1_q_b[5]_PORT_B_data_out[0];


--MC1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC1_q_b[6]_PORT_A_data_in = SD1_d_writedata[6];
MC1_q_b[6]_PORT_A_data_in_reg = DFFE(MC1_q_b[6]_PORT_A_data_in, MC1_q_b[6]_clock_0, , , );
MC1_q_b[6]_PORT_A_address = BUS(NC2_counter_reg_bit[0], NC2_counter_reg_bit[1], NC2_counter_reg_bit[2], NC2_counter_reg_bit[3], NC2_counter_reg_bit[4], NC2_counter_reg_bit[5]);
MC1_q_b[6]_PORT_A_address_reg = DFFE(MC1_q_b[6]_PORT_A_address, MC1_q_b[6]_clock_0, , , );
MC1_q_b[6]_PORT_B_address = BUS(NC1_counter_reg_bit[0], NC1_counter_reg_bit[1], NC1_counter_reg_bit[2], NC1_counter_reg_bit[3], NC1_counter_reg_bit[4], NC1_counter_reg_bit[5]);
MC1_q_b[6]_PORT_B_address_reg = DFFE(MC1_q_b[6]_PORT_B_address, MC1_q_b[6]_clock_1, , , MC1_q_b[6]_clock_enable_1);
MC1_q_b[6]_PORT_A_write_enable = XB1_fifo_wr;
MC1_q_b[6]_PORT_A_write_enable_reg = DFFE(MC1_q_b[6]_PORT_A_write_enable, MC1_q_b[6]_clock_0, , , );
MC1_q_b[6]_PORT_B_read_enable = VCC;
MC1_q_b[6]_PORT_B_read_enable_reg = DFFE(MC1_q_b[6]_PORT_B_read_enable, MC1_q_b[6]_clock_1, , , MC1_q_b[6]_clock_enable_1);
MC1_q_b[6]_clock_0 = CLOCK_50;
MC1_q_b[6]_clock_1 = CLOCK_50;
MC1_q_b[6]_clock_enable_0 = XB1_fifo_wr;
MC1_q_b[6]_clock_enable_1 = XB1_rd_wfifo;
MC1_q_b[6]_PORT_B_data_out = MEMORY(MC1_q_b[6]_PORT_A_data_in_reg, , MC1_q_b[6]_PORT_A_address_reg, MC1_q_b[6]_PORT_B_address_reg, MC1_q_b[6]_PORT_A_write_enable_reg, , , MC1_q_b[6]_PORT_B_read_enable_reg, , , MC1_q_b[6]_clock_0, MC1_q_b[6]_clock_1, MC1_q_b[6]_clock_enable_0, MC1_q_b[6]_clock_enable_1, , , , );
MC1_q_b[6] = MC1_q_b[6]_PORT_B_data_out[0];


--MC1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MC1_q_b[3]_PORT_A_data_in = SD1_d_writedata[3];
MC1_q_b[3]_PORT_A_data_in_reg = DFFE(MC1_q_b[3]_PORT_A_data_in, MC1_q_b[3]_clock_0, , , );
MC1_q_b[3]_PORT_A_address = BUS(NC2_counter_reg_bit[0], NC2_counter_reg_bit[1], NC2_counter_reg_bit[2], NC2_counter_reg_bit[3], NC2_counter_reg_bit[4], NC2_counter_reg_bit[5]);
MC1_q_b[3]_PORT_A_address_reg = DFFE(MC1_q_b[3]_PORT_A_address, MC1_q_b[3]_clock_0, , , );
MC1_q_b[3]_PORT_B_address = BUS(NC1_counter_reg_bit[0], NC1_counter_reg_bit[1], NC1_counter_reg_bit[2], NC1_counter_reg_bit[3], NC1_counter_reg_bit[4], NC1_counter_reg_bit[5]);
MC1_q_b[3]_PORT_B_address_reg = DFFE(MC1_q_b[3]_PORT_B_address, MC1_q_b[3]_clock_1, , , MC1_q_b[3]_clock_enable_1);
MC1_q_b[3]_PORT_A_write_enable = XB1_fifo_wr;
MC1_q_b[3]_PORT_A_write_enable_reg = DFFE(MC1_q_b[3]_PORT_A_write_enable, MC1_q_b[3]_clock_0, , , );
MC1_q_b[3]_PORT_B_read_enable = VCC;
MC1_q_b[3]_PORT_B_read_enable_reg = DFFE(MC1_q_b[3]_PORT_B_read_enable, MC1_q_b[3]_clock_1, , , MC1_q_b[3]_clock_enable_1);
MC1_q_b[3]_clock_0 = CLOCK_50;
MC1_q_b[3]_clock_1 = CLOCK_50;
MC1_q_b[3]_clock_enable_0 = XB1_fifo_wr;
MC1_q_b[3]_clock_enable_1 = XB1_rd_wfifo;
MC1_q_b[3]_PORT_B_data_out = MEMORY(MC1_q_b[3]_PORT_A_data_in_reg, , MC1_q_b[3]_PORT_A_address_reg, MC1_q_b[3]_PORT_B_address_reg, MC1_q_b[3]_PORT_A_write_enable_reg, , , MC1_q_b[3]_PORT_B_read_enable_reg, , , MC1_q_b[3]_clock_0, MC1_q_b[3]_clock_1, MC1_q_b[3]_clock_enable_0, MC1_q_b[3]_clock_enable_1, , , , );
MC1_q_b[3] = MC1_q_b[3]_PORT_B_data_out[0];


--EC1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

EC1_count[3] = AMPP_FUNCTION(A1L13, EC1_count[2], !A1L5, !A1L11, EC1L57);


--AE1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

AE1_break_readreg[13] = DFFEAS(ME1_jdo[13], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

AE1_break_readreg[14] = DFFEAS(ME1_jdo[14], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

AE1_break_readreg[7] = DFFEAS(ME1_jdo[7], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

AE1_break_readreg[8] = DFFEAS(ME1_jdo[8], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

AE1_break_readreg[10] = DFFEAS(ME1_jdo[10], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

AE1_break_readreg[9] = DFFEAS(ME1_jdo[9], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

AE1_break_readreg[11] = DFFEAS(ME1_jdo[11], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--AE1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

AE1_break_readreg[12] = DFFEAS(ME1_jdo[12], CLOCK_50,  ,  , AE1L29,  ,  , AE1L30,  );


--EC1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

EC1_count[2] = AMPP_FUNCTION(A1L13, EC1_count[1], !A1L5, !A1L11, EC1L57);


--KE1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
KE1L93 = ( !KE1_jtag_ram_rd_d1 & ( (!ME1_take_action_ocimem_b & (!KE1_MonAReg[2] & (!KE1_MonAReg[3] & (KE1_MonAReg[4])))) # (ME1_take_action_ocimem_b & ((((ME1_jdo[32]))))) ) ) # ( KE1_jtag_ram_rd_d1 & ( (((!ME1_take_action_ocimem_b & (WE1_q_a[29])) # (ME1_take_action_ocimem_b & ((ME1_jdo[32]))))) ) );


--KE1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
KE1L97 = ( !KE1_jtag_ram_rd_d1 & ( (!ME1_take_action_ocimem_b & (!KE1_MonAReg[2] & (KE1_MonAReg[3] & (!KE1_MonAReg[4])))) # (ME1_take_action_ocimem_b & ((((ME1_jdo[21]))))) ) ) # ( KE1_jtag_ram_rd_d1 & ( (((!ME1_take_action_ocimem_b & (WE1_q_a[18])) # (ME1_take_action_ocimem_b & ((ME1_jdo[21]))))) ) );


--KE1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16
KE1L101 = ( !KE1_jtag_ram_rd_d1 & ( (!ME1_take_action_ocimem_b & (!KE1_MonAReg[2] & (!KE1_MonAReg[3] & (!KE1_MonAReg[4])))) # (ME1_take_action_ocimem_b & ((((ME1_jdo[8]))))) ) ) # ( KE1_jtag_ram_rd_d1 & ( (((!ME1_take_action_ocimem_b & (WE1_q_a[5])) # (ME1_take_action_ocimem_b & ((ME1_jdo[8]))))) ) );


--KE1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20
KE1L68 = ( !KE1_jtag_ram_rd_d1 & ( (!ME1_take_action_ocimem_b & (!KE1_MonAReg[3] & (!KE1_MonAReg[2] $ ((KE1_MonAReg[4]))))) # (ME1_take_action_ocimem_b & ((((ME1_jdo[18]))))) ) ) # ( KE1_jtag_ram_rd_d1 & ( (((!ME1_take_action_ocimem_b & (WE1_q_a[15])) # (ME1_take_action_ocimem_b & ((ME1_jdo[18]))))) ) );


--SD1L788 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
SD1L788 = ( !SD1_R_ctrl_break & ( (!SD1L598 & (SD1_W_bstatus_reg)) # (SD1L598 & ((!SD1_R_ctrl_wrctl_inst & (SD1_W_bstatus_reg)) # (SD1_R_ctrl_wrctl_inst & ((!SD1_D_iw[6] & ((SD1_E_src1[0]))) # (SD1_D_iw[6] & (SD1_W_bstatus_reg)))))) ) ) # ( SD1_R_ctrl_break & ( (((SD1_W_status_reg_pie))) ) );


--EC1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
EC1L45 = AMPP_FUNCTION(!A1L6, !A1L16, !A1L9, !A1L11, !EC1_state, !A1L14, !A1L7);


--SD1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~10
SD1L882 = ( !SD1_av_ld_aligning_data & ( (((XE1_q_a[9] & (SC3L1))) # (FD1L28)) # (SD1L881) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L881))) ) );


--SD1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~12
SD1L942 = ( !SD1_av_ld_aligning_data & ( ((!FD1L26) # ((XE1_q_a[21] & (SC3L1)))) # (SD1L941) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L941))) ) );


--SD1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~16
SD1L935 = ( !SD1_av_ld_aligning_data & ( (((XE1_q_a[19] & (SC3L1))) # (FD1L28)) # (SD1L934) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L934))) ) );


--SD1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~20
SD1L930 = ( !SD1_av_ld_aligning_data & ( (((XE1_q_a[18] & (SC3L1))) # (FD1L28)) # (SD1L929) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L929))) ) );


--SD1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
SD1L350 = ( !SD1_D_iw[7] & ( (SD1_D_iw[8] & (!SD1_D_iw[6] & (SD1_W_ipending_reg[1] & (!SD1_D_iw[10] & !SD1_D_iw[9])))) ) ) # ( SD1_D_iw[7] & ( (!SD1_D_iw[8] & (SD1_D_iw[6] & (SD1_W_ienable_reg[1] & (!SD1_D_iw[10] & !SD1_D_iw[9])))) ) );


--SD1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~24
SD1L923 = ( !SD1_av_ld_aligning_data & ( (((XE1_q_a[16] & (SC3L1))) # (FD1L28)) # (SD1L922) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L922))) ) );


--SD1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~14
SD1L909 = ( !SD1_av_ld_aligning_data & ( ((!FD1L26) # ((XE1_q_a[15] & (SC3L1)))) # (SD1L908) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L908))) ) );


--SD1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~18
SD1L904 = ( !SD1_av_ld_aligning_data & ( (((XE1_q_a[14] & (SC3L1))) # (FD1L28)) # (SD1L903) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L903))) ) );


--SD1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~22
SD1L899 = ( !SD1_av_ld_aligning_data & ( (((XE1_q_a[13] & (SC3L1))) # (FD1L29)) # (SD1L898) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L898))) ) );


--SD1L894 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~26
SD1L894 = ( !SD1_av_ld_aligning_data & ( (((XE1_q_a[12] & (SC3L1))) # (FD1L28)) # (SD1L893) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L893))) ) );


--SD1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~30
SD1L887 = ( !SD1_av_ld_aligning_data & ( (((XE1_q_a[10] & (SC3L1))) # (FD1L28)) # (SD1L886) ) ) # ( SD1_av_ld_aligning_data & ( ((!SD1L667 & (((SD1L849)))) # (SD1L667 & (SD1L886))) ) );


--VD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
VD1L55 = ( !VD1_read & ( (!WC4_mem_used[1] & (WC4L16 & (((RC1L11 & UC1_saved_grant[0])) # (UC1L53)))) ) ) # ( VD1_read & ( (((KE1_waitrequest))) ) );


--VD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
VD1L93 = ( !VD1_write & ( (!WC4_mem_used[1] & (XB1L64 & (UC1_saved_grant[0] & ((RC1L11) # (UC1L53))))) ) ) # ( VD1_write & ( (((KE1_waitrequest))) ) );


--SD1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
SD1L748 = ( !SD1_D_iw[14] & ( (!SD1_D_iw[13] & (SD1_D_iw[12] & (!SD1_D_iw[16] & (!SD1_D_iw[11] & SD1L552)))) ) ) # ( SD1_D_iw[14] & ( (!SD1_D_iw[13] & (SD1_D_iw[12] & (SD1_D_iw[15] & (!SD1_D_iw[11] & SD1L552)))) ) );


--SD1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
SD1L808 = ( !SD1_R_ctrl_rd_ctl_reg & ( (!SD1_R_ctrl_ld & (((!SD1_R_ctrl_br_cmp & ((SD1_W_alu_result[0]))) # (SD1_R_ctrl_br_cmp & (SD1_W_cmp_result))))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte0_data[0])))) ) ) # ( SD1_R_ctrl_rd_ctl_reg & ( (!SD1_R_ctrl_ld & (((!SD1_R_ctrl_br_cmp & ((SD1_W_control_rd_data[0]))) # (SD1_R_ctrl_br_cmp & (SD1_W_cmp_result))))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte0_data[0])))) ) );


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(ZB1L76);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(ZB1L77);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(ZB1L78);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(ZB1L79);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(ZB1L80);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(ZB1L81);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(ZB1L82);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(ZB1L83);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(ZB1L84);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(ZB1L85);


--A1L97 is pre_syn.bp.u0_my_custom_ip_Registers
A1L97 = OUTPUT(ZB1L76);


--A1L57 is pre_syn.bp.u0_my_custom_ip_address_0_
A1L57 = OUTPUT(SD1_W_alu_result[2]);


--A1L58 is pre_syn.bp.u0_my_custom_ip_address_1_
A1L58 = OUTPUT(SD1_W_alu_result[3]);


--A1L59 is pre_syn.bp.u0_my_custom_ip_address_2_
A1L59 = OUTPUT(SD1_W_alu_result[4]);


--A1L60 is pre_syn.bp.u0_my_custom_ip_ext_addr_export_0_
A1L60 = OUTPUT(A1L1);


--A1L61 is pre_syn.bp.u0_my_custom_ip_ext_addr_export_1_
A1L61 = OUTPUT(A1L2);


--A1L62 is pre_syn.bp.u0_my_custom_ip_ext_addr_export_2_
A1L62 = OUTPUT(A1L3);


--A1L63 is pre_syn.bp.u0_my_custom_ip_ext_data_export_0_
A1L63 = OUTPUT(ZB1L76);


--A1L73 is pre_syn.bp.u0_my_custom_ip_ext_data_export_10_
A1L73 = OUTPUT(ZB1L86);


--A1L74 is pre_syn.bp.u0_my_custom_ip_ext_data_export_11_
A1L74 = OUTPUT(ZB1L87);


--A1L75 is pre_syn.bp.u0_my_custom_ip_ext_data_export_12_
A1L75 = OUTPUT(ZB1L88);


--A1L76 is pre_syn.bp.u0_my_custom_ip_ext_data_export_13_
A1L76 = OUTPUT(ZB1L89);


--A1L77 is pre_syn.bp.u0_my_custom_ip_ext_data_export_14_
A1L77 = OUTPUT(ZB1L90);


--A1L78 is pre_syn.bp.u0_my_custom_ip_ext_data_export_15_
A1L78 = OUTPUT(ZB1L91);


--A1L79 is pre_syn.bp.u0_my_custom_ip_ext_data_export_16_
A1L79 = OUTPUT(ZB1L92);


--A1L80 is pre_syn.bp.u0_my_custom_ip_ext_data_export_17_
A1L80 = OUTPUT(ZB1L93);


--A1L81 is pre_syn.bp.u0_my_custom_ip_ext_data_export_18_
A1L81 = OUTPUT(ZB1L94);


--A1L82 is pre_syn.bp.u0_my_custom_ip_ext_data_export_19_
A1L82 = OUTPUT(ZB1L95);


--A1L64 is pre_syn.bp.u0_my_custom_ip_ext_data_export_1_
A1L64 = OUTPUT(ZB1L77);


--A1L83 is pre_syn.bp.u0_my_custom_ip_ext_data_export_20_
A1L83 = OUTPUT(ZB1L96);


--A1L84 is pre_syn.bp.u0_my_custom_ip_ext_data_export_21_
A1L84 = OUTPUT(ZB1L97);


--A1L85 is pre_syn.bp.u0_my_custom_ip_ext_data_export_22_
A1L85 = OUTPUT(ZB1L98);


--A1L86 is pre_syn.bp.u0_my_custom_ip_ext_data_export_23_
A1L86 = OUTPUT(ZB1L99);


--A1L87 is pre_syn.bp.u0_my_custom_ip_ext_data_export_24_
A1L87 = OUTPUT(ZB1L100);


--A1L88 is pre_syn.bp.u0_my_custom_ip_ext_data_export_25_
A1L88 = OUTPUT(ZB1L101);


--A1L89 is pre_syn.bp.u0_my_custom_ip_ext_data_export_26_
A1L89 = OUTPUT(ZB1L102);


--A1L90 is pre_syn.bp.u0_my_custom_ip_ext_data_export_27_
A1L90 = OUTPUT(ZB1L103);


--A1L91 is pre_syn.bp.u0_my_custom_ip_ext_data_export_28_
A1L91 = OUTPUT(ZB1L104);


--A1L92 is pre_syn.bp.u0_my_custom_ip_ext_data_export_29_
A1L92 = OUTPUT(ZB1L105);


--A1L65 is pre_syn.bp.u0_my_custom_ip_ext_data_export_2_
A1L65 = OUTPUT(ZB1L78);


--A1L93 is pre_syn.bp.u0_my_custom_ip_ext_data_export_30_
A1L93 = OUTPUT(ZB1L106);


--A1L94 is pre_syn.bp.u0_my_custom_ip_ext_data_export_31_
A1L94 = OUTPUT(ZB1L107);


--A1L66 is pre_syn.bp.u0_my_custom_ip_ext_data_export_3_
A1L66 = OUTPUT(ZB1L79);


--A1L67 is pre_syn.bp.u0_my_custom_ip_ext_data_export_4_
A1L67 = OUTPUT(ZB1L80);


--A1L68 is pre_syn.bp.u0_my_custom_ip_ext_data_export_5_
A1L68 = OUTPUT(ZB1L81);


--A1L69 is pre_syn.bp.u0_my_custom_ip_ext_data_export_6_
A1L69 = OUTPUT(ZB1L82);


--A1L70 is pre_syn.bp.u0_my_custom_ip_ext_data_export_7_
A1L70 = OUTPUT(ZB1L83);


--A1L71 is pre_syn.bp.u0_my_custom_ip_ext_data_export_8_
A1L71 = OUTPUT(ZB1L84);


--A1L72 is pre_syn.bp.u0_my_custom_ip_ext_data_export_9_
A1L72 = OUTPUT(ZB1L85);


--A1L95 is pre_syn.bp.u0_my_custom_ip_invalid_export
A1L95 = OUTPUT(SW[3]);


--A1L96 is pre_syn.bp.u0_my_custom_ip_irq
A1L96 = OUTPUT(SW[3]);


--A1L98 is pre_syn.bp.u0_my_custom_ip_write
A1L98 = OUTPUT(XC2_av_write);


--A1L99 is pre_syn.bp.u0_my_custom_ip_writedata_0_
A1L99 = OUTPUT(SD1_d_writedata[0]);


--A1L109 is pre_syn.bp.u0_my_custom_ip_writedata_10_
A1L109 = OUTPUT(SD1_d_writedata[10]);


--A1L110 is pre_syn.bp.u0_my_custom_ip_writedata_11_
A1L110 = OUTPUT(SD1_d_writedata[11]);


--A1L111 is pre_syn.bp.u0_my_custom_ip_writedata_12_
A1L111 = OUTPUT(SD1_d_writedata[12]);


--A1L112 is pre_syn.bp.u0_my_custom_ip_writedata_13_
A1L112 = OUTPUT(SD1_d_writedata[13]);


--A1L113 is pre_syn.bp.u0_my_custom_ip_writedata_14_
A1L113 = OUTPUT(SD1_d_writedata[14]);


--A1L114 is pre_syn.bp.u0_my_custom_ip_writedata_15_
A1L114 = OUTPUT(SD1_d_writedata[15]);


--A1L115 is pre_syn.bp.u0_my_custom_ip_writedata_16_
A1L115 = OUTPUT(SD1_d_writedata[16]);


--A1L116 is pre_syn.bp.u0_my_custom_ip_writedata_17_
A1L116 = OUTPUT(SD1_d_writedata[17]);


--A1L117 is pre_syn.bp.u0_my_custom_ip_writedata_18_
A1L117 = OUTPUT(SD1_d_writedata[18]);


--A1L118 is pre_syn.bp.u0_my_custom_ip_writedata_19_
A1L118 = OUTPUT(SD1_d_writedata[19]);


--A1L100 is pre_syn.bp.u0_my_custom_ip_writedata_1_
A1L100 = OUTPUT(SD1_d_writedata[1]);


--A1L119 is pre_syn.bp.u0_my_custom_ip_writedata_20_
A1L119 = OUTPUT(SD1_d_writedata[20]);


--A1L120 is pre_syn.bp.u0_my_custom_ip_writedata_21_
A1L120 = OUTPUT(SD1_d_writedata[21]);


--A1L121 is pre_syn.bp.u0_my_custom_ip_writedata_22_
A1L121 = OUTPUT(SD1_d_writedata[22]);


--A1L122 is pre_syn.bp.u0_my_custom_ip_writedata_23_
A1L122 = OUTPUT(SD1_d_writedata[23]);


--A1L123 is pre_syn.bp.u0_my_custom_ip_writedata_24_
A1L123 = OUTPUT(SD1_d_writedata[24]);


--A1L124 is pre_syn.bp.u0_my_custom_ip_writedata_25_
A1L124 = OUTPUT(SD1_d_writedata[25]);


--A1L125 is pre_syn.bp.u0_my_custom_ip_writedata_26_
A1L125 = OUTPUT(SD1_d_writedata[26]);


--A1L126 is pre_syn.bp.u0_my_custom_ip_writedata_27_
A1L126 = OUTPUT(SD1_d_writedata[27]);


--A1L127 is pre_syn.bp.u0_my_custom_ip_writedata_28_
A1L127 = OUTPUT(SD1_d_writedata[28]);


--A1L128 is pre_syn.bp.u0_my_custom_ip_writedata_29_
A1L128 = OUTPUT(SD1_d_writedata[29]);


--A1L101 is pre_syn.bp.u0_my_custom_ip_writedata_2_
A1L101 = OUTPUT(SD1_d_writedata[2]);


--A1L129 is pre_syn.bp.u0_my_custom_ip_writedata_30_
A1L129 = OUTPUT(SD1_d_writedata[30]);


--A1L130 is pre_syn.bp.u0_my_custom_ip_writedata_31_
A1L130 = OUTPUT(SD1_d_writedata[31]);


--A1L102 is pre_syn.bp.u0_my_custom_ip_writedata_3_
A1L102 = OUTPUT(SD1_d_writedata[3]);


--A1L103 is pre_syn.bp.u0_my_custom_ip_writedata_4_
A1L103 = OUTPUT(SD1_d_writedata[4]);


--A1L104 is pre_syn.bp.u0_my_custom_ip_writedata_5_
A1L104 = OUTPUT(SD1_d_writedata[5]);


--A1L105 is pre_syn.bp.u0_my_custom_ip_writedata_6_
A1L105 = OUTPUT(SD1_d_writedata[6]);


--A1L106 is pre_syn.bp.u0_my_custom_ip_writedata_7_
A1L106 = OUTPUT(SD1_d_writedata[7]);


--A1L107 is pre_syn.bp.u0_my_custom_ip_writedata_8_
A1L107 = OUTPUT(SD1_d_writedata[8]);


--A1L108 is pre_syn.bp.u0_my_custom_ip_writedata_9_
A1L108 = OUTPUT(SD1_d_writedata[9]);


--A1L10 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L10 = INPUT();


--A1L15 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L15 = OUTPUT(EC1_adapted_tdo);


--A1L8 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L8 = OUTPUT(A1L7);


--A1L40 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L40 = INPUT();


--A1L36 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L36 = INPUT();


--A1L33 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L33 = INPUT();


--A1L25 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L25 = INPUT();


--A1L29 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L29 = INPUT();


--A1L27 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L27 = INPUT();


--A1L35 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L35 = INPUT();


--A1L24 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L24 = INPUT();


--A1L34 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L34 = INPUT();


--A1L26 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L26 = INPUT();


--A1L30 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L30 = INPUT();


--A1L28 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L28 = INPUT();


--A1L38 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L38 = INPUT();


--A1L17 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L17 = INPUT();


--A1L42 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L42 = OUTPUT(NE1_sr[0]);


--A1L21 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L21 = OUTPUT(NE1_ir_out[0]);


--A1L22 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L22 = OUTPUT(NE1_ir_out[1]);


--ZB1L7Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[5]
--register power-up is low

ZB1L7Q = DFFEAS(SD1_W_alu_result[4], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L8Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[6]
--register power-up is low

ZB1L8Q = DFFEAS(A1L3, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L74 is nios_system:u0|custom_ip:my_custom_ip|Registers~69
ZB1L74 = !ZB1L7Q $ (!ZB1L8Q);


--ZB1L9Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[7]
--register power-up is low

ZB1L9Q = DFFEAS(SD1_d_writedata[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L2Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[0]
--register power-up is low

ZB1L2Q = DFFEAS(ZB1L108, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L3Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[1]
--register power-up is low

ZB1L3Q = DFFEAS(SD1_W_alu_result[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L4Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[2]
--register power-up is low

ZB1L4Q = DFFEAS(A1L1, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L5Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[3]
--register power-up is low

ZB1L5Q = DFFEAS(SD1_W_alu_result[3], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L6Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[4]
--register power-up is low

ZB1L6Q = DFFEAS(A1L2, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L75 is nios_system:u0|custom_ip:my_custom_ip|Registers~70
ZB1L75 = ( ZB1L6Q & ( (ZB1L2Q & (ZB1L5Q & (!ZB1L3Q $ (ZB1L4Q)))) ) ) # ( !ZB1L6Q & ( (ZB1L2Q & (!ZB1L5Q & (!ZB1L3Q $ (ZB1L4Q)))) ) );


--ZB1L41Q is nios_system:u0|custom_ip:my_custom_ip|Registers~36
--register power-up is low

ZB1L41Q = DFFEAS(VCC, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L42Q is nios_system:u0|custom_ip:my_custom_ip|Registers~37
--register power-up is low

ZB1L42Q = DFFEAS(SD1_d_writedata[0], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L76 is nios_system:u0|custom_ip:my_custom_ip|Registers~71
ZB1L76 = ( RD1_ram_block1a0 & ( ZB1L42Q & ( ((!ZB1L75) # (ZB1L9Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a0 & ( ZB1L42Q & ( (!ZB1L74 & ((!ZB1L75 & ((!ZB1L41Q))) # (ZB1L75 & (ZB1L9Q)))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a0 & ( !ZB1L42Q & ( (!ZB1L74 & ((!ZB1L75 & ((ZB1L41Q))) # (ZB1L75 & (ZB1L9Q)))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a0 & ( !ZB1L42Q & ( (!ZB1L74 & (ZB1L9Q & ZB1L75)) ) ) );


--ZB1L10Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[8]
--register power-up is low

ZB1L10Q = DFFEAS(SD1_d_writedata[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L43Q is nios_system:u0|custom_ip:my_custom_ip|Registers~38
--register power-up is low

ZB1L43Q = DFFEAS(SD1_d_writedata[1], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L77 is nios_system:u0|custom_ip:my_custom_ip|Registers~72
ZB1L77 = ( RD1_ram_block1a1 & ( ZB1L43Q & ( ((!ZB1L75) # (ZB1L10Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a1 & ( ZB1L43Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L10Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a1 & ( !ZB1L43Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L10Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a1 & ( !ZB1L43Q & ( (!ZB1L74 & (ZB1L75 & ZB1L10Q)) ) ) );


--ZB1L11Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[9]
--register power-up is low

ZB1L11Q = DFFEAS(SD1_d_writedata[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L44Q is nios_system:u0|custom_ip:my_custom_ip|Registers~39
--register power-up is low

ZB1L44Q = DFFEAS(SD1_d_writedata[2], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L78 is nios_system:u0|custom_ip:my_custom_ip|Registers~73
ZB1L78 = ( RD1_ram_block1a2 & ( ZB1L44Q & ( ((!ZB1L75) # (ZB1L11Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a2 & ( ZB1L44Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L11Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a2 & ( !ZB1L44Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L11Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a2 & ( !ZB1L44Q & ( (!ZB1L74 & (ZB1L75 & ZB1L11Q)) ) ) );


--ZB1L12Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[10]
--register power-up is low

ZB1L12Q = DFFEAS(SD1_d_writedata[3], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L45Q is nios_system:u0|custom_ip:my_custom_ip|Registers~40
--register power-up is low

ZB1L45Q = DFFEAS(SD1_d_writedata[3], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L79 is nios_system:u0|custom_ip:my_custom_ip|Registers~74
ZB1L79 = ( RD1_ram_block1a3 & ( ZB1L45Q & ( ((!ZB1L75) # (ZB1L12Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a3 & ( ZB1L45Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L12Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a3 & ( !ZB1L45Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L12Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a3 & ( !ZB1L45Q & ( (!ZB1L74 & (ZB1L75 & ZB1L12Q)) ) ) );


--ZB1L13Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[11]
--register power-up is low

ZB1L13Q = DFFEAS(SD1_d_writedata[4], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L46Q is nios_system:u0|custom_ip:my_custom_ip|Registers~41
--register power-up is low

ZB1L46Q = DFFEAS(SD1_d_writedata[4], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L80 is nios_system:u0|custom_ip:my_custom_ip|Registers~75
ZB1L80 = ( RD1_ram_block1a4 & ( ZB1L46Q & ( ((!ZB1L75) # (ZB1L13Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a4 & ( ZB1L46Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L13Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a4 & ( !ZB1L46Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L13Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a4 & ( !ZB1L46Q & ( (!ZB1L74 & (ZB1L75 & ZB1L13Q)) ) ) );


--ZB1L14Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[12]
--register power-up is low

ZB1L14Q = DFFEAS(SD1_d_writedata[5], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L47Q is nios_system:u0|custom_ip:my_custom_ip|Registers~42
--register power-up is low

ZB1L47Q = DFFEAS(SD1_d_writedata[5], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L81 is nios_system:u0|custom_ip:my_custom_ip|Registers~76
ZB1L81 = ( RD1_ram_block1a5 & ( ZB1L47Q & ( ((!ZB1L75) # (ZB1L14Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a5 & ( ZB1L47Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L14Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a5 & ( !ZB1L47Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L14Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a5 & ( !ZB1L47Q & ( (!ZB1L74 & (ZB1L75 & ZB1L14Q)) ) ) );


--ZB1L15Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[13]
--register power-up is low

ZB1L15Q = DFFEAS(SD1_d_writedata[6], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L48Q is nios_system:u0|custom_ip:my_custom_ip|Registers~43
--register power-up is low

ZB1L48Q = DFFEAS(SD1_d_writedata[6], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L82 is nios_system:u0|custom_ip:my_custom_ip|Registers~77
ZB1L82 = ( RD1_ram_block1a6 & ( ZB1L48Q & ( ((!ZB1L75) # (ZB1L15Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a6 & ( ZB1L48Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L15Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a6 & ( !ZB1L48Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L15Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a6 & ( !ZB1L48Q & ( (!ZB1L74 & (ZB1L75 & ZB1L15Q)) ) ) );


--ZB1L16Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[14]
--register power-up is low

ZB1L16Q = DFFEAS(SD1_d_writedata[7], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L49Q is nios_system:u0|custom_ip:my_custom_ip|Registers~44
--register power-up is low

ZB1L49Q = DFFEAS(SD1_d_writedata[7], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L83 is nios_system:u0|custom_ip:my_custom_ip|Registers~78
ZB1L83 = ( RD1_ram_block1a7 & ( ZB1L49Q & ( ((!ZB1L75) # (ZB1L16Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a7 & ( ZB1L49Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L16Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a7 & ( !ZB1L49Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L16Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a7 & ( !ZB1L49Q & ( (!ZB1L74 & (ZB1L75 & ZB1L16Q)) ) ) );


--ZB1L17Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[15]
--register power-up is low

ZB1L17Q = DFFEAS(SD1_d_writedata[8], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L50Q is nios_system:u0|custom_ip:my_custom_ip|Registers~45
--register power-up is low

ZB1L50Q = DFFEAS(SD1_d_writedata[8], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L84 is nios_system:u0|custom_ip:my_custom_ip|Registers~79
ZB1L84 = ( RD1_ram_block1a8 & ( ZB1L50Q & ( ((!ZB1L75) # (ZB1L17Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a8 & ( ZB1L50Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L17Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a8 & ( !ZB1L50Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L17Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a8 & ( !ZB1L50Q & ( (!ZB1L74 & (ZB1L75 & ZB1L17Q)) ) ) );


--ZB1L18Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[16]
--register power-up is low

ZB1L18Q = DFFEAS(SD1_d_writedata[9], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L51Q is nios_system:u0|custom_ip:my_custom_ip|Registers~46
--register power-up is low

ZB1L51Q = DFFEAS(SD1_d_writedata[9], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L85 is nios_system:u0|custom_ip:my_custom_ip|Registers~80
ZB1L85 = ( RD1_ram_block1a9 & ( ZB1L51Q & ( ((!ZB1L75) # (ZB1L18Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a9 & ( ZB1L51Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L18Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a9 & ( !ZB1L51Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L18Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a9 & ( !ZB1L51Q & ( (!ZB1L74 & (ZB1L75 & ZB1L18Q)) ) ) );


--SW[0] is SW[0]
SW[0] = INPUT();


--SW[3] is SW[3]
SW[3] = INPUT();


--A1L1 is address[0]~0
A1L1 = (SW[0] & !SW[3]);


--SW[1] is SW[1]
SW[1] = INPUT();


--A1L2 is address[1]~1
A1L2 = (!SW[3] & SW[1]);


--SW[2] is SW[2]
SW[2] = INPUT();


--A1L3 is address[2]~2
A1L3 = (!SW[3] & SW[2]);


--ZB1L19Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[17]
--register power-up is low

ZB1L19Q = DFFEAS(SD1_d_writedata[10], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L52Q is nios_system:u0|custom_ip:my_custom_ip|Registers~47
--register power-up is low

ZB1L52Q = DFFEAS(SD1_d_writedata[10], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L86 is nios_system:u0|custom_ip:my_custom_ip|Registers~81
ZB1L86 = ( RD1_ram_block1a10 & ( ZB1L52Q & ( ((!ZB1L75) # (ZB1L19Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a10 & ( ZB1L52Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L19Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a10 & ( !ZB1L52Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L19Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a10 & ( !ZB1L52Q & ( (!ZB1L74 & (ZB1L75 & ZB1L19Q)) ) ) );


--ZB1L20Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[18]
--register power-up is low

ZB1L20Q = DFFEAS(SD1_d_writedata[11], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L53Q is nios_system:u0|custom_ip:my_custom_ip|Registers~48
--register power-up is low

ZB1L53Q = DFFEAS(SD1_d_writedata[11], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L87 is nios_system:u0|custom_ip:my_custom_ip|Registers~82
ZB1L87 = ( RD1_ram_block1a11 & ( ZB1L53Q & ( ((!ZB1L75) # (ZB1L20Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a11 & ( ZB1L53Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L20Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a11 & ( !ZB1L53Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L20Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a11 & ( !ZB1L53Q & ( (!ZB1L74 & (ZB1L75 & ZB1L20Q)) ) ) );


--ZB1L21Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[19]
--register power-up is low

ZB1L21Q = DFFEAS(SD1_d_writedata[12], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L54Q is nios_system:u0|custom_ip:my_custom_ip|Registers~49
--register power-up is low

ZB1L54Q = DFFEAS(SD1_d_writedata[12], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L88 is nios_system:u0|custom_ip:my_custom_ip|Registers~83
ZB1L88 = ( RD1_ram_block1a12 & ( ZB1L54Q & ( ((!ZB1L75) # (ZB1L21Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a12 & ( ZB1L54Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L21Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a12 & ( !ZB1L54Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L21Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a12 & ( !ZB1L54Q & ( (!ZB1L74 & (ZB1L75 & ZB1L21Q)) ) ) );


--ZB1L22Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[20]
--register power-up is low

ZB1L22Q = DFFEAS(SD1_d_writedata[13], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L55Q is nios_system:u0|custom_ip:my_custom_ip|Registers~50
--register power-up is low

ZB1L55Q = DFFEAS(SD1_d_writedata[13], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L89 is nios_system:u0|custom_ip:my_custom_ip|Registers~84
ZB1L89 = ( RD1_ram_block1a13 & ( ZB1L55Q & ( ((!ZB1L75) # (ZB1L22Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a13 & ( ZB1L55Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L22Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a13 & ( !ZB1L55Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L22Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a13 & ( !ZB1L55Q & ( (!ZB1L74 & (ZB1L75 & ZB1L22Q)) ) ) );


--ZB1L23Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[21]
--register power-up is low

ZB1L23Q = DFFEAS(SD1_d_writedata[14], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L56Q is nios_system:u0|custom_ip:my_custom_ip|Registers~51
--register power-up is low

ZB1L56Q = DFFEAS(SD1_d_writedata[14], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L90 is nios_system:u0|custom_ip:my_custom_ip|Registers~85
ZB1L90 = ( RD1_ram_block1a14 & ( ZB1L56Q & ( ((!ZB1L75) # (ZB1L23Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a14 & ( ZB1L56Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L23Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a14 & ( !ZB1L56Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L23Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a14 & ( !ZB1L56Q & ( (!ZB1L74 & (ZB1L75 & ZB1L23Q)) ) ) );


--ZB1L24Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[22]
--register power-up is low

ZB1L24Q = DFFEAS(SD1_d_writedata[15], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L57Q is nios_system:u0|custom_ip:my_custom_ip|Registers~52
--register power-up is low

ZB1L57Q = DFFEAS(SD1_d_writedata[15], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L91 is nios_system:u0|custom_ip:my_custom_ip|Registers~86
ZB1L91 = ( RD1_ram_block1a15 & ( ZB1L57Q & ( ((!ZB1L75) # (ZB1L24Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a15 & ( ZB1L57Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L24Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a15 & ( !ZB1L57Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L24Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a15 & ( !ZB1L57Q & ( (!ZB1L74 & (ZB1L75 & ZB1L24Q)) ) ) );


--ZB1L25Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[23]
--register power-up is low

ZB1L25Q = DFFEAS(SD1_d_writedata[16], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L58Q is nios_system:u0|custom_ip:my_custom_ip|Registers~53
--register power-up is low

ZB1L58Q = DFFEAS(SD1_d_writedata[16], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L92 is nios_system:u0|custom_ip:my_custom_ip|Registers~87
ZB1L92 = ( RD1_ram_block1a16 & ( ZB1L58Q & ( ((!ZB1L75) # (ZB1L25Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a16 & ( ZB1L58Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L25Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a16 & ( !ZB1L58Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L25Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a16 & ( !ZB1L58Q & ( (!ZB1L74 & (ZB1L75 & ZB1L25Q)) ) ) );


--ZB1L26Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[24]
--register power-up is low

ZB1L26Q = DFFEAS(SD1_d_writedata[17], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L59Q is nios_system:u0|custom_ip:my_custom_ip|Registers~54
--register power-up is low

ZB1L59Q = DFFEAS(SD1_d_writedata[17], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L93 is nios_system:u0|custom_ip:my_custom_ip|Registers~88
ZB1L93 = ( RD1_ram_block1a17 & ( ZB1L59Q & ( ((!ZB1L75) # (ZB1L26Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a17 & ( ZB1L59Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L26Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a17 & ( !ZB1L59Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L26Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a17 & ( !ZB1L59Q & ( (!ZB1L74 & (ZB1L75 & ZB1L26Q)) ) ) );


--ZB1L27Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[25]
--register power-up is low

ZB1L27Q = DFFEAS(SD1_d_writedata[18], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L60Q is nios_system:u0|custom_ip:my_custom_ip|Registers~55
--register power-up is low

ZB1L60Q = DFFEAS(SD1_d_writedata[18], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L94 is nios_system:u0|custom_ip:my_custom_ip|Registers~89
ZB1L94 = ( RD1_ram_block1a18 & ( ZB1L60Q & ( ((!ZB1L75) # (ZB1L27Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a18 & ( ZB1L60Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L27Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a18 & ( !ZB1L60Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L27Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a18 & ( !ZB1L60Q & ( (!ZB1L74 & (ZB1L75 & ZB1L27Q)) ) ) );


--ZB1L28Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[26]
--register power-up is low

ZB1L28Q = DFFEAS(SD1_d_writedata[19], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L61Q is nios_system:u0|custom_ip:my_custom_ip|Registers~56
--register power-up is low

ZB1L61Q = DFFEAS(SD1_d_writedata[19], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L95 is nios_system:u0|custom_ip:my_custom_ip|Registers~90
ZB1L95 = ( RD1_ram_block1a19 & ( ZB1L61Q & ( ((!ZB1L75) # (ZB1L28Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a19 & ( ZB1L61Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L28Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a19 & ( !ZB1L61Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L28Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a19 & ( !ZB1L61Q & ( (!ZB1L74 & (ZB1L75 & ZB1L28Q)) ) ) );


--ZB1L29Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[27]
--register power-up is low

ZB1L29Q = DFFEAS(SD1_d_writedata[20], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L62Q is nios_system:u0|custom_ip:my_custom_ip|Registers~57
--register power-up is low

ZB1L62Q = DFFEAS(SD1_d_writedata[20], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L96 is nios_system:u0|custom_ip:my_custom_ip|Registers~91
ZB1L96 = ( RD1_ram_block1a20 & ( ZB1L62Q & ( ((!ZB1L75) # (ZB1L29Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a20 & ( ZB1L62Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L29Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a20 & ( !ZB1L62Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L29Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a20 & ( !ZB1L62Q & ( (!ZB1L74 & (ZB1L75 & ZB1L29Q)) ) ) );


--ZB1L30Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[28]
--register power-up is low

ZB1L30Q = DFFEAS(SD1_d_writedata[21], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L63Q is nios_system:u0|custom_ip:my_custom_ip|Registers~58
--register power-up is low

ZB1L63Q = DFFEAS(SD1_d_writedata[21], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L97 is nios_system:u0|custom_ip:my_custom_ip|Registers~92
ZB1L97 = ( RD1_ram_block1a21 & ( ZB1L63Q & ( ((!ZB1L75) # (ZB1L30Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a21 & ( ZB1L63Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L30Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a21 & ( !ZB1L63Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L30Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a21 & ( !ZB1L63Q & ( (!ZB1L74 & (ZB1L75 & ZB1L30Q)) ) ) );


--ZB1L31Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[29]
--register power-up is low

ZB1L31Q = DFFEAS(SD1_d_writedata[22], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L64Q is nios_system:u0|custom_ip:my_custom_ip|Registers~59
--register power-up is low

ZB1L64Q = DFFEAS(SD1_d_writedata[22], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L98 is nios_system:u0|custom_ip:my_custom_ip|Registers~93
ZB1L98 = ( RD1_ram_block1a22 & ( ZB1L64Q & ( ((!ZB1L75) # (ZB1L31Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a22 & ( ZB1L64Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L31Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a22 & ( !ZB1L64Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L31Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a22 & ( !ZB1L64Q & ( (!ZB1L74 & (ZB1L75 & ZB1L31Q)) ) ) );


--ZB1L32Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[30]
--register power-up is low

ZB1L32Q = DFFEAS(SD1_d_writedata[23], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L65Q is nios_system:u0|custom_ip:my_custom_ip|Registers~60
--register power-up is low

ZB1L65Q = DFFEAS(SD1_d_writedata[23], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L99 is nios_system:u0|custom_ip:my_custom_ip|Registers~94
ZB1L99 = ( RD1_ram_block1a23 & ( ZB1L65Q & ( ((!ZB1L75) # (ZB1L32Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a23 & ( ZB1L65Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L32Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a23 & ( !ZB1L65Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L32Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a23 & ( !ZB1L65Q & ( (!ZB1L74 & (ZB1L75 & ZB1L32Q)) ) ) );


--ZB1L33Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[31]
--register power-up is low

ZB1L33Q = DFFEAS(SD1_d_writedata[24], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L66Q is nios_system:u0|custom_ip:my_custom_ip|Registers~61
--register power-up is low

ZB1L66Q = DFFEAS(SD1_d_writedata[24], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L100 is nios_system:u0|custom_ip:my_custom_ip|Registers~95
ZB1L100 = ( RD1_ram_block1a24 & ( ZB1L66Q & ( ((!ZB1L75) # (ZB1L33Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a24 & ( ZB1L66Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L33Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a24 & ( !ZB1L66Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L33Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a24 & ( !ZB1L66Q & ( (!ZB1L74 & (ZB1L75 & ZB1L33Q)) ) ) );


--ZB1L34Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[32]
--register power-up is low

ZB1L34Q = DFFEAS(SD1_d_writedata[25], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L67Q is nios_system:u0|custom_ip:my_custom_ip|Registers~62
--register power-up is low

ZB1L67Q = DFFEAS(SD1_d_writedata[25], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L101 is nios_system:u0|custom_ip:my_custom_ip|Registers~96
ZB1L101 = ( RD1_ram_block1a25 & ( ZB1L67Q & ( ((!ZB1L75) # (ZB1L34Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a25 & ( ZB1L67Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L34Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a25 & ( !ZB1L67Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L34Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a25 & ( !ZB1L67Q & ( (!ZB1L74 & (ZB1L75 & ZB1L34Q)) ) ) );


--ZB1L35Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[33]
--register power-up is low

ZB1L35Q = DFFEAS(SD1_d_writedata[26], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L68Q is nios_system:u0|custom_ip:my_custom_ip|Registers~63
--register power-up is low

ZB1L68Q = DFFEAS(SD1_d_writedata[26], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L102 is nios_system:u0|custom_ip:my_custom_ip|Registers~97
ZB1L102 = ( RD1_ram_block1a26 & ( ZB1L68Q & ( ((!ZB1L75) # (ZB1L35Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a26 & ( ZB1L68Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L35Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a26 & ( !ZB1L68Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L35Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a26 & ( !ZB1L68Q & ( (!ZB1L74 & (ZB1L75 & ZB1L35Q)) ) ) );


--ZB1L36Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[34]
--register power-up is low

ZB1L36Q = DFFEAS(SD1_d_writedata[27], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L69Q is nios_system:u0|custom_ip:my_custom_ip|Registers~64
--register power-up is low

ZB1L69Q = DFFEAS(SD1_d_writedata[27], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L103 is nios_system:u0|custom_ip:my_custom_ip|Registers~98
ZB1L103 = ( RD1_ram_block1a27 & ( ZB1L69Q & ( ((!ZB1L75) # (ZB1L36Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a27 & ( ZB1L69Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L36Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a27 & ( !ZB1L69Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L36Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a27 & ( !ZB1L69Q & ( (!ZB1L74 & (ZB1L75 & ZB1L36Q)) ) ) );


--ZB1L37Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[35]
--register power-up is low

ZB1L37Q = DFFEAS(SD1_d_writedata[28], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L70Q is nios_system:u0|custom_ip:my_custom_ip|Registers~65
--register power-up is low

ZB1L70Q = DFFEAS(SD1_d_writedata[28], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L104 is nios_system:u0|custom_ip:my_custom_ip|Registers~99
ZB1L104 = ( RD1_ram_block1a28 & ( ZB1L70Q & ( ((!ZB1L75) # (ZB1L37Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a28 & ( ZB1L70Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L37Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a28 & ( !ZB1L70Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L37Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a28 & ( !ZB1L70Q & ( (!ZB1L74 & (ZB1L75 & ZB1L37Q)) ) ) );


--ZB1L38Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[36]
--register power-up is low

ZB1L38Q = DFFEAS(SD1_d_writedata[29], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L71Q is nios_system:u0|custom_ip:my_custom_ip|Registers~66
--register power-up is low

ZB1L71Q = DFFEAS(SD1_d_writedata[29], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L105 is nios_system:u0|custom_ip:my_custom_ip|Registers~100
ZB1L105 = ( RD1_ram_block1a29 & ( ZB1L71Q & ( ((!ZB1L75) # (ZB1L38Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a29 & ( ZB1L71Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L38Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a29 & ( !ZB1L71Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L38Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a29 & ( !ZB1L71Q & ( (!ZB1L74 & (ZB1L75 & ZB1L38Q)) ) ) );


--ZB1L39Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[37]
--register power-up is low

ZB1L39Q = DFFEAS(SD1_d_writedata[30], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L72Q is nios_system:u0|custom_ip:my_custom_ip|Registers~67
--register power-up is low

ZB1L72Q = DFFEAS(SD1_d_writedata[30], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L106 is nios_system:u0|custom_ip:my_custom_ip|Registers~101
ZB1L106 = ( RD1_ram_block1a30 & ( ZB1L72Q & ( ((!ZB1L75) # (ZB1L39Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a30 & ( ZB1L72Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L39Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a30 & ( !ZB1L72Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L39Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a30 & ( !ZB1L72Q & ( (!ZB1L74 & (ZB1L75 & ZB1L39Q)) ) ) );


--ZB1L40Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[38]
--register power-up is low

ZB1L40Q = DFFEAS(SD1_d_writedata[31], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L73Q is nios_system:u0|custom_ip:my_custom_ip|Registers~68
--register power-up is low

ZB1L73Q = DFFEAS(SD1_d_writedata[31], CLOCK_50,  ,  , ZB1L110,  ,  ,  ,  );


--ZB1L107 is nios_system:u0|custom_ip:my_custom_ip|Registers~102
ZB1L107 = ( RD1_ram_block1a31 & ( ZB1L73Q & ( ((!ZB1L75) # (ZB1L40Q)) # (ZB1L74) ) ) ) # ( !RD1_ram_block1a31 & ( ZB1L73Q & ( (!ZB1L74 & ((!ZB1L75 & (!ZB1L41Q)) # (ZB1L75 & ((ZB1L40Q))))) # (ZB1L74 & (((!ZB1L41Q)))) ) ) ) # ( RD1_ram_block1a31 & ( !ZB1L73Q & ( (!ZB1L74 & ((!ZB1L75 & (ZB1L41Q)) # (ZB1L75 & ((ZB1L40Q))))) # (ZB1L74 & (((ZB1L41Q)))) ) ) ) # ( !RD1_ram_block1a31 & ( !ZB1L73Q & ( (!ZB1L74 & (ZB1L75 & ZB1L40Q)) ) ) );


--EC1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

EC1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !CC1_r_sync_rst);


--AD1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0
AD1L2 = ( !SD1_W_alu_result[10] & ( !SD1_W_alu_result[11] & ( (!SD1_W_alu_result[6] & (!SD1_W_alu_result[7] & (!SD1_W_alu_result[8] & !SD1_W_alu_result[9]))) ) ) );


--AD1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~1
AD1L3 = ( !SD1_W_alu_result[13] & ( (SD1_W_alu_result[12] & (!SD1_W_alu_result[14] & (!SD1_W_alu_result[15] & SD1_W_alu_result[16]))) ) );


--SD1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

SD1_d_write = DFFEAS(SD1_E_st_stall, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

ZC1_write_accepted = DFFEAS(ZC1L10, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
AD1L6 = (SD1_d_write & (!ZC1_write_accepted & !SD1_W_alu_result[5]));


--SD1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

SD1_d_read = DFFEAS(SD1_d_read_nxt, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

ZC1_read_accepted = DFFEAS(ZC1L7, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[1]
--register power-up is low

WC2_mem_used[1] = DFFEAS(WC2L8, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_custom_ip_avalon_slave_0_agent|m0_write~0
VC2L1 = ( !WC2_mem_used[1] & ( (!SD1_d_write & (((SD1_d_read & !ZC1_read_accepted)))) # (SD1_d_write & ((!ZC1_write_accepted) # ((SD1_d_read & !ZC1_read_accepted)))) ) );


--XC2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|wait_latency_counter[1]
--register power-up is low

XC2_wait_latency_counter[1] = DFFEAS(XC2L14, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|wait_latency_counter[0]
--register power-up is low

XC2_wait_latency_counter[0] = DFFEAS(XC2L15, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|av_write~0
XC2L5 = (!XC2_wait_latency_counter[1] & !XC2_wait_latency_counter[0]);


--XC2_av_write is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|av_write
XC2_av_write = ( VC2L1 & ( XC2L5 & ( (EC1_rst1 & (AD1L2 & (AD1L3 & AD1L6))) ) ) );


--SD1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

SD1_d_writedata[0] = DFFEAS(XD2_q_b[0], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

SD1_d_writedata[1] = DFFEAS(XD2_q_b[1], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

SD1_d_writedata[24] = DFFEAS(SD1L540, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

SD1_d_writedata[25] = DFFEAS(SD1L541, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

SD1_d_writedata[26] = DFFEAS(SD1L542, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

SD1_d_writedata[27] = DFFEAS(SD1L543, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

SD1_d_writedata[28] = DFFEAS(SD1L544, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

SD1_d_writedata[29] = DFFEAS(SD1L545, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

SD1_d_writedata[2] = DFFEAS(XD2_q_b[2], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

SD1_d_writedata[30] = DFFEAS(SD1L546, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

SD1_d_writedata[31] = DFFEAS(SD1L547, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

SD1_d_writedata[3] = DFFEAS(XD2_q_b[3], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

SD1_d_writedata[4] = DFFEAS(XD2_q_b[4], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

SD1_d_writedata[5] = DFFEAS(XD2_q_b[5], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

SD1_d_writedata[6] = DFFEAS(XD2_q_b[6], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

SD1_d_writedata[7] = DFFEAS(XD2_q_b[7], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

EC1_adapted_tdo = AMPP_FUNCTION(!A1L13, EC1_td_shift[0], !A1L5);


--A1L7 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L7 = INPUT();


--NE1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

NE1_sr[0] = DFFEAS(NE1L56, A1L39,  ,  ,  ,  ,  ,  ,  );


--NE1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

NE1_ir_out[0] = DFFEAS(QE3_dreg[0], A1L39,  ,  ,  ,  ,  ,  ,  );


--NE1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

NE1_ir_out[1] = DFFEAS(QE2_dreg[0], A1L39,  ,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--CC1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

CC1_r_sync_rst = DFFEAS(CC1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|read_latency_shift_reg~0
XC2L8 = ( AD1L2 & ( AD1L3 & ( (SD1_d_write & (!ZC1_write_accepted & (EC1_rst1 & !SD1_W_alu_result[5]))) ) ) );


--ZB1L108 is nios_system:u0|custom_ip:my_custom_ip|Registers~103
ZB1L108 = (XC2L8 & (!CC1_r_sync_rst & (VC2L1 & XC2L5)));


--ZB1L109 is nios_system:u0|custom_ip:my_custom_ip|Registers~104
ZB1L109 = (!SD1_W_alu_result[2] & (!SD1_W_alu_result[3] & !SD1_W_alu_result[4]));


--ZB1L110 is nios_system:u0|custom_ip:my_custom_ip|Registers~105
ZB1L110 = ( ZB1L109 & ( (XC2L8 & (!CC1_r_sync_rst & (VC2L1 & XC2L5))) ) );


--SD1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

SD1_R_ctrl_shift_rot = DFFEAS(SD1L247, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

SD1_R_ctrl_logic = DFFEAS(SD1L226, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

SD1_E_src1[2] = DFFEAS(SD1L706, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

SD1_E_src2[2] = DFFEAS(SD1L742, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

SD1_R_logic_op[1] = DFFEAS(SD1L300, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

SD1_R_logic_op[0] = DFFEAS(SD1L299, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~0
SD1L362 = (!SD1_E_src1[2] & ((!SD1_E_src2[2] & (!SD1_R_logic_op[1] & !SD1_R_logic_op[0])) # (SD1_E_src2[2] & (SD1_R_logic_op[1])))) # (SD1_E_src1[2] & (!SD1_R_logic_op[1] $ (((!SD1_E_src2[2]) # (!SD1_R_logic_op[0])))));


--SD1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~0
SD1L313 = ( SD1L62 & ( (!SD1_R_ctrl_shift_rot & (((!SD1_R_ctrl_logic) # (SD1L362)))) # (SD1_R_ctrl_shift_rot & (SD1_E_shift_rot_result[2])) ) ) # ( !SD1L62 & ( (!SD1_R_ctrl_shift_rot & (((SD1_R_ctrl_logic & SD1L362)))) # (SD1_R_ctrl_shift_rot & (SD1_E_shift_rot_result[2])) ) );


--SD1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

SD1_R_ctrl_rd_ctl_reg = DFFEAS(SD1_D_op_rdctl, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

SD1_R_ctrl_br_cmp = DFFEAS(SD1L208, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
SD1L343 = (SD1_R_ctrl_br_cmp) # (SD1_R_ctrl_rd_ctl_reg);


--SD1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

SD1_E_src1[3] = DFFEAS(SD1L707, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

SD1_E_src2[3] = DFFEAS(SD1L743, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~1
SD1L363 = (!SD1_E_src1[3] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[3])) # (SD1_R_logic_op[1] & ((SD1_E_src2[3]))))) # (SD1_E_src1[3] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[3])))));


--SD1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~2
SD1L314 = ( SD1L66 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L363)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[3])))) ) ) # ( !SD1L66 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L363)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[3])))) ) );


--SD1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

SD1_E_src1[4] = DFFEAS(SD1L708, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

SD1_E_src2[4] = DFFEAS(SD1L744, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~2
SD1L364 = (!SD1_E_src1[4] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[4])) # (SD1_R_logic_op[1] & ((SD1_E_src2[4]))))) # (SD1_E_src1[4] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[4])))));


--SD1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~3
SD1L315 = ( SD1L70 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L364)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[4])))) ) ) # ( !SD1L70 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L364)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[4])))) ) );


--SD1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

SD1_E_src1[6] = DFFEAS(SD1L710, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~3
SD1L366 = (!SD1_E_src1[6] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[6])) # (SD1_R_logic_op[1] & ((SD1_E_src2[6]))))) # (SD1_E_src1[6] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[6])))));


--SD1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~4
SD1L317 = ( SD1L74 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L366)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[6])))) ) ) # ( !SD1L74 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L366)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[6])))) ) );


--SD1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

SD1_E_src1[7] = DFFEAS(SD1L711, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~4
SD1L367 = (!SD1_E_src1[7] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[7])) # (SD1_R_logic_op[1] & ((SD1_E_src2[7]))))) # (SD1_E_src1[7] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[7])))));


--SD1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~5
SD1L318 = ( SD1L78 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L367)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[7])))) ) ) # ( !SD1L78 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L367)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[7])))) ) );


--SD1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

SD1_E_src1[8] = DFFEAS(SD1L712, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~5
SD1L368 = (!SD1_E_src1[8] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[8])) # (SD1_R_logic_op[1] & ((SD1_E_src2[8]))))) # (SD1_E_src1[8] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[8])))));


--SD1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~6
SD1L319 = ( SD1L82 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L368)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[8])))) ) ) # ( !SD1L82 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L368)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[8])))) ) );


--SD1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

SD1_E_src1[9] = DFFEAS(SD1L713, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~6
SD1L369 = (!SD1_E_src1[9] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[9])) # (SD1_R_logic_op[1] & ((SD1_E_src2[9]))))) # (SD1_E_src1[9] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[9])))));


--SD1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~7
SD1L320 = ( SD1L86 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L369)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[9])))) ) ) # ( !SD1L86 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L369)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[9])))) ) );


--SD1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

SD1_E_src1[10] = DFFEAS(SD1L714, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~7
SD1L370 = (!SD1_E_src1[10] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[10])) # (SD1_R_logic_op[1] & ((SD1_E_src2[10]))))) # (SD1_E_src1[10] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[10])))));


--SD1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~8
SD1L321 = ( SD1L90 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L370)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[10])))) ) ) # ( !SD1L90 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L370)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[10])))) ) );


--SD1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

SD1_E_src1[11] = DFFEAS(SD1L715, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~8
SD1L371 = (!SD1_E_src1[11] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[11])) # (SD1_R_logic_op[1] & ((SD1_E_src2[11]))))) # (SD1_E_src1[11] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[11])))));


--SD1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~9
SD1L322 = ( SD1L94 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L371)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[11])))) ) ) # ( !SD1L94 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L371)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[11])))) ) );


--SD1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

SD1_E_src1[12] = DFFEAS(SD1L716, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~9
SD1L372 = (!SD1_E_src1[12] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[12])) # (SD1_R_logic_op[1] & ((SD1_E_src2[12]))))) # (SD1_E_src1[12] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[12])))));


--SD1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~10
SD1L323 = ( SD1L98 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L372)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[12])))) ) ) # ( !SD1L98 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L372)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[12])))) ) );


--SD1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

SD1_E_src1[14] = DFFEAS(SD1L718, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10
SD1L374 = (!SD1_E_src1[14] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[14])) # (SD1_R_logic_op[1] & ((SD1_E_src2[14]))))) # (SD1_E_src1[14] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[14])))));


--SD1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11
SD1L325 = ( SD1L102 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L374)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[14])))) ) ) # ( !SD1L102 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L374)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[14])))) ) );


--SD1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

SD1_E_src1[15] = DFFEAS(SD1L719, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11
SD1L375 = (!SD1_E_src1[15] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[15])) # (SD1_R_logic_op[1] & ((SD1_E_src2[15]))))) # (SD1_E_src1[15] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[15])))));


--SD1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12
SD1L326 = ( SD1L106 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L375)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[15])))) ) ) # ( !SD1L106 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L375)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[15])))) ) );


--SD1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

SD1_E_src1[16] = DFFEAS(SD1L720, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~12
SD1L376 = (!SD1_E_src1[16] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[16])) # (SD1_R_logic_op[1] & ((SD1_E_src2[16]))))) # (SD1_E_src1[16] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[16])))));


--SD1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~13
SD1L327 = ( SD1L110 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L376)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[16])))) ) ) # ( !SD1L110 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L376)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[16])))) ) );


--SD1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

SD1_E_src1[13] = DFFEAS(SD1L717, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~13
SD1L373 = (!SD1_E_src2[13] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[13])) # (SD1_R_logic_op[1] & ((SD1_E_src1[13]))))) # (SD1_E_src2[13] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[13])))));


--SD1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~14
SD1L324 = ( SD1L114 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L373)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[13])))) ) ) # ( !SD1L114 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L373)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[13])))) ) );


--SD1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

SD1_E_new_inst = DFFEAS(SD1_R_valid, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L970 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
SD1L970 = (SD1_E_new_inst & SD1_R_ctrl_st);


--ZC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
ZC1L1 = (!ZC1_write_accepted & !SD1_d_read);


--AD1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~2
AD1L4 = (!SD1_W_alu_result[4] & SD1_W_alu_result[5]);


--WC3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

WC3_mem_used[1] = DFFEAS(WC3L6, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
AD1L7 = (!SD1_W_alu_result[3] & (SD1_d_read & !ZC1_read_accepted));


--RC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
RC1L6 = ( !WC3_mem_used[1] & ( AD1L7 & ( (EC1_rst1 & (AD1L2 & (AD1L3 & AD1L4))) ) ) );


--XC3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

XC3_wait_latency_counter[1] = DFFEAS(XC3L11, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0
XB1L64 = (SD1_d_write & !ZC1_write_accepted);


--ZC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
ZC1L8 = (SD1_d_read & !ZC1_read_accepted);


--AD1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2
AD1L8 = ( AD1L3 & ( AD1L4 & ( (!SD1_W_alu_result[3] & (SD1_d_read & (!ZC1_read_accepted & AD1L2))) ) ) );


--XC3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

XC3_wait_latency_counter[0] = DFFEAS(XC3L12, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0
XC3L5 = ( AD1L8 & ( XC3_wait_latency_counter[0] & ( (!XB1L64) # ((!EC1_rst1) # (WC3_mem_used[1])) ) ) ) # ( !AD1L8 & ( XC3_wait_latency_counter[0] ) ) # ( AD1L8 & ( !XC3_wait_latency_counter[0] & ( (XB1L64 & (EC1_rst1 & !WC3_mem_used[1])) ) ) );


--XC2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|read_latency_shift_reg~1
XC2L9 = ( VC2L1 & ( (!XC2_wait_latency_counter[1] & (!XC2_wait_latency_counter[0] & (!WC2_mem_used[1] & XC2L8))) ) ) # ( !VC2L1 & ( (!XC2_wait_latency_counter[1] & (XC2_wait_latency_counter[0] & (!WC2_mem_used[1] & XC2L8))) ) );


--AD1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3
AD1L9 = ( AD1L3 & ( (SD1_d_write & (!ZC1_write_accepted & (!SD1_W_alu_result[5] & AD1L2))) ) );


--AD1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~3
AD1L5 = (SD1_W_alu_result[3] & (AD1L2 & (AD1L3 & AD1L4)));


--WC1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

WC1_mem_used[1] = DFFEAS(WC1L5, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

XB1_av_waitrequest = DFFEAS(XB1L71, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
RC1L7 = ( XB1_av_waitrequest & ( AD1L4 & ( (SD1_W_alu_result[3] & (AD1L2 & (AD1L3 & !WC1_mem_used[1]))) ) ) );


--UC1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]
--register power-up is low

UC1_saved_grant[0] = DFFEAS(JD1L1, CLOCK_50, !CC1_r_sync_rst,  , UC1L54,  ,  ,  ,  );


--KE1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

KE1_waitrequest = DFFEAS(KE1L165, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

WC4_mem_used[1] = DFFEAS(WC4L15, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
AD1L1 = ( SD1_W_alu_result[16] & ( !SD1_W_alu_result[13] & ( (SD1_W_alu_result[11] & (!SD1_W_alu_result[12] & (!SD1_W_alu_result[14] & !SD1_W_alu_result[15]))) ) ) );


--RC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
RC1L1 = (UC1_saved_grant[0] & (!KE1_waitrequest & (!WC4_mem_used[1] & AD1L1)));


--UC2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]
--register power-up is low

UC2_saved_grant[0] = DFFEAS(JD2L1, CLOCK_50, !CC1_r_sync_rst,  , UC2L57,  ,  ,  ,  );


--WC5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WC5_mem_used[1] = DFFEAS(WC5L15, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
RC1L2 = (EC1_rst1 & (UC2_saved_grant[0] & (!WC5_mem_used[1] & !AD1L1)));


--RC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
RC1L3 = ( RC1L1 & ( RC1L2 & ( (!RC1L7 & (((AD1L8) # (AD1L5)) # (AD1L9))) ) ) ) # ( !RC1L1 & ( RC1L2 & ( (!RC1L7 & (((AD1L8) # (AD1L5)) # (AD1L9))) ) ) ) # ( RC1L1 & ( !RC1L2 & ( (!RC1L7 & (((AD1L8) # (AD1L5)) # (AD1L9))) ) ) ) # ( !RC1L1 & ( !RC1L2 & ( !RC1L7 ) ) );


--RC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3
RC1L4 = ( RC1L3 & ( (!XC2L9 & ((!RC1L6) # ((!XC3L5) # (XC3_wait_latency_counter[1])))) ) );


--ZC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

ZC1_end_begintransfer = DFFEAS(ZC1L5, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

XC1_read_latency_shift_reg[0] = DFFEAS(XC1L27, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|read_latency_shift_reg[0]
--register power-up is low

XC2_read_latency_shift_reg[0] = DFFEAS(XC2L10, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

XC3_read_latency_shift_reg[0] = DFFEAS(RC1L9, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

XC4_read_latency_shift_reg[0] = DFFEAS(XC4L36, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]
--register power-up is low

WC4_mem[0][74] = DFFEAS(WC4L17, CLOCK_50, !CC1_r_sync_rst,  , WC4L13,  ,  ,  ,  );


--WC4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]
--register power-up is low

WC4_mem[0][56] = DFFEAS(WC4L18, CLOCK_50, !CC1_r_sync_rst,  , WC4L13,  ,  ,  ,  );


--SC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
SC2L1 = (XC4_read_latency_shift_reg[0] & ((!WC4_mem[0][74]) # (!WC4_mem[0][56])));


--XC5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XC5_read_latency_shift_reg[0] = DFFEAS(XC5L4, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]
--register power-up is low

WC5_mem[0][74] = DFFEAS(WC5L17, CLOCK_50, !CC1_r_sync_rst,  , WC5L13,  ,  ,  ,  );


--WC5_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]
--register power-up is low

WC5_mem[0][56] = DFFEAS(WC5L18, CLOCK_50, !CC1_r_sync_rst,  , WC5L13,  ,  ,  ,  );


--SC3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
SC3L1 = (XC5_read_latency_shift_reg[0] & ((!WC5_mem[0][74]) # (!WC5_mem[0][56])));


--FD1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
FD1_WideOr1 = ( !SC3L1 & ( (!XC1_read_latency_shift_reg[0] & (!XC2_read_latency_shift_reg[0] & (!XC3_read_latency_shift_reg[0] & !SC2L1))) ) );


--ZC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
ZC1L2 = ( ZC1_end_begintransfer & ( FD1_WideOr1 & ( (SD1_d_write & (!SD1_d_read & ((EC1_rst1) # (ZC1_write_accepted)))) ) ) ) # ( !ZC1_end_begintransfer & ( FD1_WideOr1 & ( (SD1_d_write & (ZC1_write_accepted & !SD1_d_read)) ) ) ) # ( ZC1_end_begintransfer & ( !FD1_WideOr1 & ( ((SD1_d_write & ((EC1_rst1) # (ZC1_write_accepted)))) # (SD1_d_read) ) ) ) # ( !ZC1_end_begintransfer & ( !FD1_WideOr1 & ( ((SD1_d_write & ZC1_write_accepted)) # (SD1_d_read) ) ) );


--SD1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
SD1_E_st_stall = ( ZC1L2 & ( ((SD1_d_write & (ZC1L1 & RC1L4))) # (SD1L970) ) ) # ( !ZC1L2 & ( (SD1L970) # (SD1_d_write) ) );


--ZC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
ZC1L10 = ( RC1L4 & ( !ZC1L2 & ( ZC1_write_accepted ) ) ) # ( !RC1L4 & ( !ZC1L2 & ( ((SD1_d_write & EC1_rst1)) # (ZC1_write_accepted) ) ) );


--SD1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

SD1_E_src1[5] = DFFEAS(SD1L709, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~14
SD1L365 = (!SD1_E_src1[5] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[5])) # (SD1_R_logic_op[1] & ((SD1_E_src2[5]))))) # (SD1_E_src1[5] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[5])))));


--SD1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~15
SD1L316 = ( SD1L118 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L365)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[5])))) ) ) # ( !SD1L118 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L365)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[5])))) ) );


--SD1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

SD1_R_ctrl_ld = DFFEAS(SD1L224, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~0
SD1L357 = (SD1_E_new_inst & SD1_R_ctrl_ld);


--SD1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
SD1_d_read_nxt = ((SD1_d_read & FD1_WideOr1)) # (SD1L357);


--ZC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
ZC1L7 = ( FD1_WideOr1 & ( ((SD1_d_read & (EC1_rst1 & !RC1L4))) # (ZC1_read_accepted) ) );


--XC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|av_waitrequest_generated~0
XC2L3 = ( AD1L6 & ( VC2L1 & ( !XC2_wait_latency_counter[0] $ (((!EC1_rst1) # ((!AD1L2) # (!AD1L3)))) ) ) ) # ( !AD1L6 & ( VC2L1 & ( XC2_wait_latency_counter[0] ) ) ) # ( AD1L6 & ( !VC2L1 & ( XC2_wait_latency_counter[0] ) ) ) # ( !AD1L6 & ( !VC2L1 & ( XC2_wait_latency_counter[0] ) ) );


--WC2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[0]
--register power-up is low

WC2_mem_used[0] = DFFEAS(WC2L4, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
WC2L6 = (WC2_mem_used[1] & ((!XC2_read_latency_shift_reg[0]) # (!WC2_mem_used[0])));


--WC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1
WC2L7 = (ZC1L8 & (!XC2_read_latency_shift_reg[0] & WC2_mem_used[0]));


--WC2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2
WC2L8 = ( WC2L7 & ( ((!XC2_wait_latency_counter[1] & (XC2L8 & XC2L3))) # (WC2L6) ) ) # ( !WC2L7 & ( WC2L6 ) );


--XC2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|wait_latency_counter~0
XC2L14 = (XC2L8 & (VC2L1 & (!XC2_wait_latency_counter[1] $ (!XC2_wait_latency_counter[0]))));


--XC2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|wait_latency_counter~1
XC2L15 = (XC2_wait_latency_counter[1] & (!XC2_wait_latency_counter[0] & (XC2L8 & VC2L1)));


--SD1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

SD1_D_iw[4] = DFFEAS(SD1L603, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

SD1_D_iw[1] = DFFEAS(SD1L600, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

SD1_D_iw[3] = DFFEAS(SD1L602, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
SD1L228 = (SD1_D_iw[0] & (!SD1_D_iw[3] & ((SD1_D_iw[2]) # (SD1_D_iw[1]))));


--SD1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
SD1L229 = (!SD1L228) # (SD1_D_iw[4]);


--SD1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
SD1L230 = (SD1_D_iw[0] & (SD1_D_iw[3] & ((SD1_D_iw[2]) # (SD1_D_iw[1]))));


--SD1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
SD1L539 = ((!SD1L228 & !SD1L230)) # (SD1_D_iw[4]);


--SD1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
SD1L231 = (!SD1_D_iw[4] & SD1L230);


--SD1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
SD1L540 = ( XD2_q_b[24] & ( (!SD1L229 & (XD2_q_b[0])) # (SD1L229 & (((!SD1L231) # (XD2_q_b[8])))) ) ) # ( !XD2_q_b[24] & ( (!SD1L229 & (XD2_q_b[0])) # (SD1L229 & (((XD2_q_b[8] & SD1L231)))) ) );


--SD1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
SD1L541 = ( XD2_q_b[25] & ( (!SD1L229 & (XD2_q_b[1])) # (SD1L229 & (((!SD1L231) # (XD2_q_b[9])))) ) ) # ( !XD2_q_b[25] & ( (!SD1L229 & (XD2_q_b[1])) # (SD1L229 & (((SD1L231 & XD2_q_b[9])))) ) );


--SD1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
SD1L542 = ( XD2_q_b[26] & ( (!SD1L229 & (XD2_q_b[2])) # (SD1L229 & (((!SD1L231) # (XD2_q_b[10])))) ) ) # ( !XD2_q_b[26] & ( (!SD1L229 & (XD2_q_b[2])) # (SD1L229 & (((XD2_q_b[10] & SD1L231)))) ) );


--SD1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
SD1L543 = ( XD2_q_b[27] & ( (!SD1L229 & (XD2_q_b[3])) # (SD1L229 & (((!SD1L231) # (XD2_q_b[11])))) ) ) # ( !XD2_q_b[27] & ( (!SD1L229 & (XD2_q_b[3])) # (SD1L229 & (((XD2_q_b[11] & SD1L231)))) ) );


--SD1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
SD1L544 = ( XD2_q_b[28] & ( (!SD1L229 & (XD2_q_b[4])) # (SD1L229 & (((!SD1L231) # (XD2_q_b[12])))) ) ) # ( !XD2_q_b[28] & ( (!SD1L229 & (XD2_q_b[4])) # (SD1L229 & (((XD2_q_b[12] & SD1L231)))) ) );


--SD1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
SD1L545 = ( XD2_q_b[29] & ( (!SD1L229 & (XD2_q_b[5])) # (SD1L229 & (((!SD1L231) # (XD2_q_b[13])))) ) ) # ( !XD2_q_b[29] & ( (!SD1L229 & (XD2_q_b[5])) # (SD1L229 & (((XD2_q_b[13] & SD1L231)))) ) );


--SD1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
SD1L546 = ( XD2_q_b[30] & ( (!SD1L229 & (XD2_q_b[6])) # (SD1L229 & (((!SD1L231) # (XD2_q_b[14])))) ) ) # ( !XD2_q_b[30] & ( (!SD1L229 & (XD2_q_b[6])) # (SD1L229 & (((XD2_q_b[14] & SD1L231)))) ) );


--SD1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
SD1L547 = ( XD2_q_b[31] & ( (!SD1L229 & (XD2_q_b[7])) # (SD1L229 & (((!SD1L231) # (XD2_q_b[15])))) ) ) # ( !XD2_q_b[31] & ( (!SD1L229 & (XD2_q_b[7])) # (SD1L229 & (((XD2_q_b[15] & SD1L231)))) ) );


--A1L13 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L13 = INPUT();


--A1L5 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L5 = INPUT();


--A1L32 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L32 = INPUT();


--A1L43 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L43 = INPUT();


--A1L18 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L18 = INPUT();


--LE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
LE1L2 = (A1L32 & (!A1L43 & A1L18));


--A1L23 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L23 = INPUT();


--NE1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
NE1L54 = (NE1_sr[0] & (((!A1L18) # (!A1L23)) # (A1L43)));


--QE3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

QE3_dreg[0] = DFFEAS(QE3_din_s1, A1L39,  ,  ,  ,  ,  ,  ,  );


--A1L19 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L19 = INPUT();


--A1L20 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L20 = INPUT();


--NE1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
NE1L55 = ( !A1L19 & ( !A1L20 & ( (!A1L43 & (A1L18 & (A1L23 & QE3_dreg[0]))) ) ) );


--NE1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

NE1_DRsize.000 = DFFEAS(VCC, A1L39,  ,  , LE1_virtual_state_uir,  ,  ,  ,  );


--A1L41 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L41 = INPUT();


--NE1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
NE1L56 = ( NE1_DRsize.000 & ( A1L41 & ( (!LE1L2 & (((NE1L55)) # (NE1L54))) # (LE1L2 & (((NE1_sr[1])))) ) ) ) # ( !NE1_DRsize.000 & ( A1L41 & ( ((NE1L55) # (NE1L54)) # (LE1L2) ) ) ) # ( NE1_DRsize.000 & ( !A1L41 & ( (!LE1L2 & (((NE1L55)) # (NE1L54))) # (LE1L2 & (((NE1_sr[1])))) ) ) ) # ( !NE1_DRsize.000 & ( !A1L41 & ( (!LE1L2 & ((NE1L55) # (NE1L54))) ) ) );


--A1L39 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L39 = INPUT();


--QE2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

QE2_dreg[0] = DFFEAS(QE2_din_s1, A1L39,  ,  ,  ,  ,  ,  ,  );


--CC1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

CC1_altera_reset_synchronizer_int_chain[4] = DFFEAS(CC1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CC1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

CC1_r_sync_rst_chain[1] = DFFEAS(CC1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CC1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
CC1L1 = ((CC1_r_sync_rst & !CC1_r_sync_rst_chain[1])) # (CC1_altera_reset_synchronizer_int_chain[4]);


--SD1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

SD1_D_iw[11] = DFFEAS(SD1L610, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

SD1_D_iw[13] = DFFEAS(SD1L612, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

SD1_D_iw[15] = DFFEAS(SD1L614, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

SD1_D_iw[16] = DFFEAS(SD1L615, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
SD1L565 = ( SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (!SD1_D_iw[11] & (SD1_D_iw[12] & (!SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

SD1_D_iw[5] = DFFEAS(SD1L604, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
SD1L552 = ( SD1_D_iw[4] & ( SD1_D_iw[5] & ( (!SD1_D_iw[0] & (SD1_D_iw[1] & (!SD1_D_iw[2] & SD1_D_iw[3]))) ) ) );


--SD1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
SD1L566 = ( !SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (SD1_D_iw[11] & (SD1_D_iw[12] & (!SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
SD1L567 = ( SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (SD1_D_iw[11] & (SD1_D_iw[12] & (!SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
SD1L242 = ( !SD1_D_iw[16] & ( (SD1_D_iw[12] & (!SD1_D_iw[13] & (!SD1_D_iw[14] & SD1_D_iw[15]))) ) );


--SD1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

SD1_R_ctrl_shift_rot_right = DFFEAS(SD1L245, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~0
SD1L441 = (!SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[1]))) # (SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[3]));


--SD1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
SD1L225 = ( SD1L552 & ( (!SD1_D_iw[11] & (SD1_D_iw[12] & (SD1_D_iw[13] & !SD1_D_iw[16]))) ) );


--SD1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

SD1_E_valid_from_R = DFFEAS(SD1L551, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

SD1_R_ctrl_br = DFFEAS(SD1L675, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

SD1_R_valid = DFFEAS(SD1_D_valid, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

SD1_R_ctrl_retaddr = DFFEAS(SD1L234, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
SD1L721 = (!SD1_E_valid_from_R & (((SD1_R_valid & SD1_R_ctrl_retaddr)))) # (SD1_E_valid_from_R & (((SD1_R_valid & SD1_R_ctrl_retaddr)) # (SD1_R_ctrl_br)));


--SD1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

SD1_R_ctrl_jmp_direct = DFFEAS(SD1L222, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
SD1L722 = (SD1_E_valid_from_R & SD1_R_ctrl_jmp_direct);


--SD1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~2
SD1L706 = ( XD1_q_b[2] & ( (!SD1L721 & (((!SD1L722) # (SD1_D_iw[6])))) # (SD1L721 & (SD1L2)) ) ) # ( !XD1_q_b[2] & ( (!SD1L721 & (((SD1L722 & SD1_D_iw[6])))) # (SD1L721 & (SD1L2)) ) );


--SD1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

SD1_R_src2_use_imm = DFFEAS(SD1L747, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

SD1_R_ctrl_src_imm5_shift_rot = DFFEAS(SD1L249, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
SD1L745 = (!SD1_R_src2_use_imm & !SD1_R_ctrl_src_imm5_shift_rot);


--SD1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

SD1_R_ctrl_hi_imm16 = DFFEAS(SD1L220, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

SD1_R_ctrl_force_src2_zero = DFFEAS(SD1L219, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~1
SD1L742 = ( !SD1_R_ctrl_force_src2_zero & ( (!SD1_R_ctrl_hi_imm16 & ((!SD1L745 & ((SD1_D_iw[8]))) # (SD1L745 & (XD2_q_b[2])))) ) );


--SD1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
SD1L302 = (!SD1L552 & (SD1_D_iw[4])) # (SD1L552 & ((SD1_D_iw[15])));


--SD1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
SD1L568 = ( !SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (!SD1_D_iw[11] & (!SD1_D_iw[12] & (!SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
SD1L553 = ( !SD1_D_iw[4] & ( !SD1_D_iw[5] & ( (!SD1_D_iw[0] & (!SD1_D_iw[1] & (!SD1_D_iw[2] & SD1_D_iw[3]))) ) ) );


--SD1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
SD1L554 = ( !SD1_D_iw[4] & ( !SD1_D_iw[5] & ( (!SD1_D_iw[0] & (SD1_D_iw[1] & (SD1_D_iw[2] & SD1_D_iw[3]))) ) ) );


--SD1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
SD1L555 = ( !SD1_D_iw[4] & ( !SD1_D_iw[5] & ( (!SD1_D_iw[0] & (SD1_D_iw[1] & (SD1_D_iw[2] & !SD1_D_iw[3]))) ) ) );


--SD1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
SD1L556 = ( SD1_D_iw[4] & ( !SD1_D_iw[5] & ( (!SD1_D_iw[0] & (!SD1_D_iw[1] & (!SD1_D_iw[2] & SD1_D_iw[3]))) ) ) );


--SD1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
SD1L557 = ( !SD1_D_iw[4] & ( SD1_D_iw[5] & ( (!SD1_D_iw[0] & (!SD1_D_iw[1] & (!SD1_D_iw[2] & !SD1_D_iw[3]))) ) ) );


--SD1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
SD1L300 = ( SD1L201 ) # ( !SD1L201 & ( (((SD1L552 & SD1L202)) # (SD1L205)) # (SD1L302) ) );


--SD1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
SD1L301 = (!SD1L552 & (SD1_D_iw[3])) # (SD1L552 & ((SD1_D_iw[14])));


--SD1L299 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
SD1L299 = ( SD1L301 ) # ( !SD1L301 & ( (((SD1L552 & SD1L202)) # (SD1L201)) # (SD1L205) ) );


--SD1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

SD1_E_alu_sub = DFFEAS(SD1L345, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
SD1L569 = ( !SD1_D_iw[15] & ( SD1_D_iw[16] & ( (!SD1_D_iw[11] & (SD1_D_iw[12] & (SD1_D_iw[13] & !SD1_D_iw[14]))) ) ) );


--SD1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
SD1_D_op_rdctl = (SD1L552 & SD1L569);


--SD1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
SD1L570 = ( SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (!SD1_D_iw[11] & (!SD1_D_iw[12] & (!SD1_D_iw[13] & !SD1_D_iw[14]))) ) ) );


--SD1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
SD1L571 = ( SD1_D_iw[15] & ( SD1_D_iw[16] & ( (!SD1_D_iw[11] & (!SD1_D_iw[12] & (!SD1_D_iw[13] & !SD1_D_iw[14]))) ) ) );


--SD1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
SD1L558 = ( SD1_D_iw[4] & ( !SD1_D_iw[5] & ( (!SD1_D_iw[0] & (!SD1_D_iw[1] & (!SD1_D_iw[2] & !SD1_D_iw[3]))) ) ) );


--SD1L673 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
SD1L673 = (!SD1_D_iw[0] & ((!SD1_D_iw[4]) # ((!SD1_D_iw[5]) # (!SD1_D_iw[3]))));


--SD1L674 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1
SD1L674 = (SD1_D_iw[1] & SD1_D_iw[2]);


--SD1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
SD1L207 = ( !SD1L673 & ( SD1L674 & ( (!SD1L553 & (!SD1L556 & (!SD1L557 & !SD1L558))) ) ) ) # ( SD1L673 & ( !SD1L674 & ( (!SD1L553 & (!SD1L556 & (!SD1L557 & !SD1L558))) ) ) ) # ( !SD1L673 & ( !SD1L674 & ( (!SD1L553 & (!SD1L556 & (!SD1L557 & !SD1L558))) ) ) );


--SD1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
SD1L208 = ( SD1L254 & ( SD1L207 ) ) # ( !SD1L254 & ( SD1L207 & ( (SD1L552 & (((SD1L571) # (SD1L570)) # (SD1L202))) ) ) ) # ( SD1L254 & ( !SD1L207 ) ) # ( !SD1L254 & ( !SD1L207 ) );


--SD1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~1
SD1L442 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[2])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[4])));


--SD1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~3
SD1L707 = ( XD1_q_b[3] & ( (!SD1L721 & ((!SD1L722) # ((SD1_D_iw[7])))) # (SD1L721 & (((SD1L6)))) ) ) # ( !XD1_q_b[3] & ( (!SD1L721 & (SD1L722 & ((SD1_D_iw[7])))) # (SD1L721 & (((SD1L6)))) ) );


--SD1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2
SD1L743 = ( SD1_D_iw[9] & ( (!SD1_R_ctrl_hi_imm16 & (!SD1_R_ctrl_force_src2_zero & ((!SD1L745) # (XD2_q_b[3])))) ) ) # ( !SD1_D_iw[9] & ( (XD2_q_b[3] & (SD1L745 & (!SD1_R_ctrl_hi_imm16 & !SD1_R_ctrl_force_src2_zero))) ) );


--SD1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~2
SD1L443 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[3])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[5])));


--SD1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~4
SD1L708 = ( XD1_q_b[4] & ( (!SD1L721 & ((!SD1L722) # ((SD1_D_iw[8])))) # (SD1L721 & (((SD1L10)))) ) ) # ( !XD1_q_b[4] & ( (!SD1L721 & (SD1L722 & (SD1_D_iw[8]))) # (SD1L721 & (((SD1L10)))) ) );


--SD1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3
SD1L744 = ( SD1_D_iw[10] & ( (!SD1_R_ctrl_hi_imm16 & (!SD1_R_ctrl_force_src2_zero & ((!SD1L745) # (XD2_q_b[4])))) ) ) # ( !SD1_D_iw[10] & ( (XD2_q_b[4] & (SD1L745 & (!SD1_R_ctrl_hi_imm16 & !SD1_R_ctrl_force_src2_zero))) ) );


--SD1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~3
SD1L445 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[5])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[7])));


--SD1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~5
SD1L710 = ( XD1_q_b[6] & ( (!SD1L721 & ((!SD1L722) # ((SD1_D_iw[10])))) # (SD1L721 & (((SD1L14)))) ) ) # ( !XD1_q_b[6] & ( (!SD1L721 & (SD1L722 & (SD1_D_iw[10]))) # (SD1L721 & (((SD1L14)))) ) );


--SD1L513 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~0
SD1L513 = ((SD1_R_ctrl_force_src2_zero) # (SD1_R_ctrl_hi_imm16)) # (SD1_R_ctrl_src_imm5_shift_rot);


--SD1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~4
SD1L446 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[6])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[8])));


--SD1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~6
SD1L711 = ( XD1_q_b[7] & ( (!SD1L721 & (((!SD1L722)) # (SD1_D_iw[11]))) # (SD1L721 & (((SD1L18)))) ) ) # ( !XD1_q_b[7] & ( (!SD1L721 & (SD1_D_iw[11] & (SD1L722))) # (SD1L721 & (((SD1L18)))) ) );


--SD1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~5
SD1L447 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[7])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[9])));


--SD1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~7
SD1L712 = ( XD1_q_b[8] & ( (!SD1L721 & (((!SD1L722)) # (SD1_D_iw[12]))) # (SD1L721 & (((SD1L22)))) ) ) # ( !XD1_q_b[8] & ( (!SD1L721 & (SD1_D_iw[12] & (SD1L722))) # (SD1L721 & (((SD1L22)))) ) );


--SD1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~6
SD1L448 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[8])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[10])));


--SD1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~8
SD1L713 = ( XD1_q_b[9] & ( (!SD1L721 & (((!SD1L722)) # (SD1_D_iw[13]))) # (SD1L721 & (((SD1L26)))) ) ) # ( !XD1_q_b[9] & ( (!SD1L721 & (SD1_D_iw[13] & (SD1L722))) # (SD1L721 & (((SD1L26)))) ) );


--SD1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~7
SD1L449 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[9])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[11])));


--SD1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~9
SD1L714 = ( XD1_q_b[10] & ( (!SD1L721 & (((!SD1L722)) # (SD1_D_iw[14]))) # (SD1L721 & (((SD1L30)))) ) ) # ( !XD1_q_b[10] & ( (!SD1L721 & (SD1_D_iw[14] & (SD1L722))) # (SD1L721 & (((SD1L30)))) ) );


--SD1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~8
SD1L450 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[10])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[12])));


--SD1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~10
SD1L715 = ( XD1_q_b[11] & ( (!SD1L721 & (((!SD1L722)) # (SD1_D_iw[15]))) # (SD1L721 & (((SD1L34)))) ) ) # ( !XD1_q_b[11] & ( (!SD1L721 & (SD1_D_iw[15] & (SD1L722))) # (SD1L721 & (((SD1L34)))) ) );


--SD1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~9
SD1L451 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[11])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[13])));


--SD1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~11
SD1L716 = ( XD1_q_b[12] & ( (!SD1L721 & (((!SD1L722)) # (SD1_D_iw[16]))) # (SD1L721 & (((SD1L38)))) ) ) # ( !XD1_q_b[12] & ( (!SD1L721 & (SD1_D_iw[16] & (SD1L722))) # (SD1L721 & (((SD1L38)))) ) );


--SD1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

SD1_D_iw[18] = DFFEAS(SD1L617, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10
SD1L453 = (!SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[13]))) # (SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[15]));


--SD1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12
SD1L718 = ( XD1_q_b[14] & ( (!SD1L721 & ((!SD1L722) # ((SD1_D_iw[18])))) # (SD1L721 & (((SD1L42)))) ) ) # ( !XD1_q_b[14] & ( (!SD1L721 & (SD1L722 & (SD1_D_iw[18]))) # (SD1L721 & (((SD1L42)))) ) );


--SD1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

SD1_D_iw[20] = DFFEAS(SD1L619, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11
SD1L454 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[14])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[16])));


--SD1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

SD1_D_iw[19] = DFFEAS(SD1L618, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13
SD1L719 = ( XD1_q_b[15] & ( (!SD1L721 & ((!SD1L722) # ((SD1_D_iw[19])))) # (SD1L721 & (((SD1L46)))) ) ) # ( !XD1_q_b[15] & ( (!SD1L721 & (SD1L722 & ((SD1_D_iw[19])))) # (SD1L721 & (((SD1L46)))) ) );


--SD1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

SD1_D_iw[21] = DFFEAS(SD1L620, CLOCK_50, !CC1_r_sync_rst,  , SD1L666,  ,  ,  ,  );


--SD1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~12
SD1L455 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[15])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[17])));


--SD1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~14
SD1L720 = ( XD1_q_b[16] & ( (!SD1L721 & ((!SD1L722) # ((SD1_D_iw[20])))) # (SD1L721 & (((SD1L50)))) ) ) # ( !XD1_q_b[16] & ( (!SD1L721 & (SD1L722 & (SD1_D_iw[20]))) # (SD1L721 & (((SD1L50)))) ) );


--SD1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
SD1L723 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[16]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[6])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[16] & ((!SD1_R_src2_use_imm)))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[6])))) ) );


--SD1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

SD1_R_ctrl_unsigned_lo_imm16 = DFFEAS(SD1L253, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
SD1L739 = (SD1_R_ctrl_unsigned_lo_imm16) # (SD1_R_ctrl_force_src2_zero);


--SD1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~13
SD1L452 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[12])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[14])));


--SD1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~15
SD1L717 = ( XD1_q_b[13] & ( (!SD1L721 & ((!SD1L722) # ((SD1_D_iw[17])))) # (SD1L721 & (((SD1L54)))) ) ) # ( !XD1_q_b[13] & ( (!SD1L721 & (SD1L722 & (SD1_D_iw[17]))) # (SD1L721 & (((SD1L54)))) ) );


--SD1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
SD1L250 = (SD1_D_iw[0] & (!SD1_D_iw[1] & ((!SD1_D_iw[4]) # (!SD1_D_iw[3]))));


--RC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
RC1L8 = ( AD1L7 & ( (EC1_rst1 & (AD1L2 & (AD1L3 & AD1L4))) ) );


--WC3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

WC3_mem_used[0] = DFFEAS(WC3L4, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
WC3L6 = ( !XC3_read_latency_shift_reg[0] & ( WC3_mem_used[0] & ( ((RC1L8 & (!XC3_wait_latency_counter[1] & XC3L5))) # (WC3_mem_used[1]) ) ) ) # ( XC3_read_latency_shift_reg[0] & ( !WC3_mem_used[0] & ( WC3_mem_used[1] ) ) ) # ( !XC3_read_latency_shift_reg[0] & ( !WC3_mem_used[0] & ( WC3_mem_used[1] ) ) );


--XC3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~0
XC3L11 = ( XC3_wait_latency_counter[0] & ( (XB1L64 & (RC1L6 & !XC3_wait_latency_counter[1])) ) ) # ( !XC3_wait_latency_counter[0] & ( (RC1L6 & (XC3_wait_latency_counter[1] & ((ZC1L8) # (XB1L64)))) ) );


--XC3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
XC3L12 = ( !XC3_wait_latency_counter[0] & ( (RC1L6 & ((!XB1L64 & (ZC1L8)) # (XB1L64 & ((XC3_wait_latency_counter[1]))))) ) );


--WC1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

WC1_mem_used[0] = DFFEAS(WC1L3, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0
WC1L6 = (ZC1L8 & EC1_rst1);


--WC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
WC1L5 = ( WC1_mem_used[0] & ( WC1L6 & ( (!XC1_read_latency_shift_reg[0] & (((XB1_av_waitrequest & AD1L5)) # (WC1_mem_used[1]))) ) ) ) # ( !WC1_mem_used[0] & ( WC1L6 & ( WC1_mem_used[1] ) ) ) # ( WC1_mem_used[0] & ( !WC1L6 & ( (WC1_mem_used[1] & !XC1_read_latency_shift_reg[0]) ) ) ) # ( !WC1_mem_used[0] & ( !WC1L6 & ( WC1_mem_used[1] ) ) );


--XB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
XB1L69 = (EC1_rst1 & !WC1_mem_used[1]);


--XB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
XB1L70 = ( AD1L4 & ( XB1L69 & ( (SD1_W_alu_result[3] & (AD1L2 & (AD1L3 & !XB1_av_waitrequest))) ) ) );


--XB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2
XB1L71 = (XB1L70 & ((ZC1L8) # (XB1L64)));


--RC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4
RC1L5 = ( AD1L6 & ( AD1L4 & ( (AD1L2 & AD1L3) ) ) ) # ( !AD1L6 & ( AD1L4 & ( (AD1L2 & (AD1L3 & ((ZC1L8) # (SD1_W_alu_result[3])))) ) ) ) # ( AD1L6 & ( !AD1L4 & ( (AD1L2 & AD1L3) ) ) );


--RC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
RC1L10 = ( EC1_rst1 & ( (!SD1_d_write & (((SD1_d_read & !ZC1_read_accepted)))) # (SD1_d_write & ((!ZC1_write_accepted) # ((SD1_d_read & !ZC1_read_accepted)))) ) );


--JD1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

JD1_top_priority_reg[0] = DFFEAS(JD1L6, CLOCK_50, !CC1_r_sync_rst,  , JD1L5,  ,  ,  ,  );


--JD1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

JD1_top_priority_reg[1] = DFFEAS(JD1L1, CLOCK_50, !CC1_r_sync_rst,  , JD1L5,  ,  ,  ,  );


--SD1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

SD1_i_read = DFFEAS(SD1L1011, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

ZC2_read_accepted = DFFEAS(ZC2L3, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

SD1_F_pc[13] = DFFEAS(SD1L659, CLOCK_50, !CC1_r_sync_rst,  , SD1_W_valid,  ,  ,  ,  );


--BD1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
BD1L1 = ( !SD1_F_pc[12] & ( SD1_F_pc[14] & ( (SD1_F_pc[13] & (SD1_F_pc[9] & (!SD1_F_pc[10] & !SD1_F_pc[11]))) ) ) );


--SC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
SC1L1 = (EC1_rst1 & (!SD1_i_read & (!ZC2_read_accepted & BD1L1)));


--JD1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
JD1L1 = ( JD1_top_priority_reg[1] & ( SC1L1 & ( (AD1L1 & (!RC1L5 & (RC1L10 & !JD1_top_priority_reg[0]))) ) ) ) # ( !JD1_top_priority_reg[1] & ( SC1L1 & ( (AD1L1 & (!RC1L5 & (RC1L10 & !JD1_top_priority_reg[0]))) ) ) ) # ( JD1_top_priority_reg[1] & ( !SC1L1 & ( (AD1L1 & (!RC1L5 & RC1L10)) ) ) ) # ( !JD1_top_priority_reg[1] & ( !SC1L1 & ( (AD1L1 & (!RC1L5 & (RC1L10 & !JD1_top_priority_reg[0]))) ) ) );


--WC4L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
WC4L19 = (!KE1_waitrequest & !WC4_mem_used[1]);


--RC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1
RC1L11 = ( RC1L10 & ( (!AD1L9 & (!AD1L5 & (!AD1L8 & AD1L1))) ) );


--UC1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress
--register power-up is low

UC1_packet_in_progress = DFFEAS(UC1L2, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]
--register power-up is low

UC1_saved_grant[1] = DFFEAS(JD1L2, CLOCK_50, !CC1_r_sync_rst,  , UC1L54,  ,  ,  ,  );


--UC1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_valid~0
UC1L53 = ( UC1_saved_grant[1] & ( (EC1_rst1 & (!SD1_i_read & (!ZC2_read_accepted & BD1L1))) ) );


--UC1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0
UC1L54 = ( UC1_saved_grant[1] & ( UC1L53 & ( WC4L19 ) ) ) # ( !UC1_saved_grant[1] & ( UC1L53 & ( (UC1_saved_grant[0] & WC4L19) ) ) ) # ( UC1_saved_grant[1] & ( !UC1L53 & ( (!UC1_saved_grant[0] & (((!UC1_packet_in_progress)))) # (UC1_saved_grant[0] & ((!RC1L11 & ((!UC1_packet_in_progress))) # (RC1L11 & (WC4L19)))) ) ) ) # ( !UC1_saved_grant[1] & ( !UC1L53 & ( (!UC1_saved_grant[0] & (((!UC1_packet_in_progress)))) # (UC1_saved_grant[0] & ((!RC1L11 & ((!UC1_packet_in_progress))) # (RC1L11 & (WC4L19)))) ) ) );


--VD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

VD1_write = DFFEAS(VD1L93, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

VD1_address[8] = DFFEAS(UC1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

KE1_jtag_ram_access = DFFEAS(KE1L108, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
KE1L164 = (!VD1_address[8] & KE1_jtag_ram_access);


--VD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

VD1_read = DFFEAS(VD1L55, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

KE1_avalon_ociram_readdata_ready = DFFEAS(KE1L106, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
KE1L165 = ( KE1_avalon_ociram_readdata_ready & ( (!KE1_waitrequest) # ((!VD1_write & ((!VD1_read))) # (VD1_write & (KE1L164))) ) ) # ( !KE1_avalon_ociram_readdata_ready & ( (!KE1_waitrequest) # ((!VD1_write) # (KE1L164)) ) );


--WC4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
WC4L16 = ( UC1_saved_grant[1] & ( (!ZC1L8 & (((!SD1_i_read & !ZC2_read_accepted)))) # (ZC1L8 & (((!SD1_i_read & !ZC2_read_accepted)) # (UC1_saved_grant[0]))) ) ) # ( !UC1_saved_grant[1] & ( (ZC1L8 & UC1_saved_grant[0]) ) );


--WC4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

WC4_mem_used[0] = DFFEAS(WC4L10, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
WC4L12 = (WC4_mem_used[1] & ((!XC4_read_latency_shift_reg[0]) # (!WC4_mem_used[0])));


--WC4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
WC4L13 = (!WC4_mem_used[0]) # (XC4_read_latency_shift_reg[0]);


--WC4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2
WC4L14 = (!KE1_waitrequest & !WC4L13);


--WC4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3
WC4L15 = ( WC4L12 & ( WC4L14 ) ) # ( !WC4L12 & ( WC4L14 & ( (WC4L16 & (((UC1_saved_grant[0] & RC1L11)) # (UC1L53))) ) ) ) # ( WC4L12 & ( !WC4L14 ) );


--JD2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

JD2_top_priority_reg[0] = DFFEAS(JD2L6, CLOCK_50, !CC1_r_sync_rst,  , JD2L5,  ,  ,  ,  );


--JD2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

JD2_top_priority_reg[1] = DFFEAS(JD2L1, CLOCK_50, !CC1_r_sync_rst,  , JD2L5,  ,  ,  ,  );


--SC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
SC1L2 = (EC1_rst1 & (!SD1_i_read & (!ZC2_read_accepted & !BD1L1)));


--JD2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
JD2L1 = ( JD2_top_priority_reg[1] & ( SC1L2 & ( (!AD1L1 & (!RC1L5 & (RC1L10 & !JD2_top_priority_reg[0]))) ) ) ) # ( !JD2_top_priority_reg[1] & ( SC1L2 & ( (!AD1L1 & (!RC1L5 & (RC1L10 & !JD2_top_priority_reg[0]))) ) ) ) # ( JD2_top_priority_reg[1] & ( !SC1L2 & ( (!AD1L1 & (!RC1L5 & RC1L10)) ) ) ) # ( !JD2_top_priority_reg[1] & ( !SC1L2 & ( (!AD1L1 & (!RC1L5 & (RC1L10 & !JD2_top_priority_reg[0]))) ) ) );


--XC5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
XC5L3 = (EC1_rst1 & !WC5_mem_used[1]);


--RC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0
RC1L12 = ( RC1L10 & ( (!AD1L9 & (!AD1L5 & (!AD1L8 & !AD1L1))) ) );


--UC2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress
--register power-up is low

UC2_packet_in_progress = DFFEAS(UC2L2, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]
--register power-up is low

UC2_saved_grant[1] = DFFEAS(JD2L2, CLOCK_50, !CC1_r_sync_rst,  , UC2L57,  ,  ,  ,  );


--UC2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0
UC2L56 = ( UC2_saved_grant[1] & ( (EC1_rst1 & (!SD1_i_read & (!ZC2_read_accepted & !BD1L1))) ) );


--UC2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0
UC2L57 = ( UC2_saved_grant[1] & ( UC2L56 & ( XC5L3 ) ) ) # ( !UC2_saved_grant[1] & ( UC2L56 & ( (UC2_saved_grant[0] & XC5L3) ) ) ) # ( UC2_saved_grant[1] & ( !UC2L56 & ( (!UC2_saved_grant[0] & (((!UC2_packet_in_progress)))) # (UC2_saved_grant[0] & ((!RC1L12 & ((!UC2_packet_in_progress))) # (RC1L12 & (XC5L3)))) ) ) ) # ( !UC2_saved_grant[1] & ( !UC2L56 & ( (!UC2_saved_grant[0] & (((!UC2_packet_in_progress)))) # (UC2_saved_grant[0] & ((!RC1L12 & ((!UC2_packet_in_progress))) # (RC1L12 & (XC5L3)))) ) ) );


--WC5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
WC5L16 = ( UC2_saved_grant[1] & ( (!ZC1L8 & (((!SD1_i_read & !ZC2_read_accepted)))) # (ZC1L8 & (((!SD1_i_read & !ZC2_read_accepted)) # (UC2_saved_grant[0]))) ) ) # ( !UC2_saved_grant[1] & ( (ZC1L8 & UC2_saved_grant[0]) ) );


--WC5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WC5_mem_used[0] = DFFEAS(WC5L10, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
WC5L12 = (WC5_mem_used[1] & ((!XC5_read_latency_shift_reg[0]) # (!WC5_mem_used[0])));


--WC5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
WC5L13 = (!WC5_mem_used[0]) # (XC5_read_latency_shift_reg[0]);


--WC5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2
WC5L14 = (EC1_rst1 & !WC5L13);


--WC5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3
WC5L15 = ( WC5L12 & ( WC5L14 ) ) # ( !WC5L12 & ( WC5L14 & ( (WC5L16 & (((UC2_saved_grant[0] & RC1L12)) # (UC2L56))) ) ) ) # ( WC5L12 & ( !WC5L14 ) );


--RC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
RC1L9 = ( XC3_wait_latency_counter[0] & ( (!XB1L64 & (RC1L6 & !XC3_wait_latency_counter[1])) ) ) # ( !XC3_wait_latency_counter[0] & ( (XB1L64 & (RC1L6 & !XC3_wait_latency_counter[1])) ) );


--ZC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
ZC1L4 = (!XB1L64 & (!ZC1L8 & !ZC1_end_begintransfer));


--ZC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
ZC1L5 = ( !ZC1L4 & ( (!EC1_rst1) # ((!RC1L9 & (!XC2L9 & RC1L3))) ) );


--XC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
XC1L27 = (ZC1L8 & (XB1_av_waitrequest & (AD1L5 & XB1L69)));


--XC2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|read_latency_shift_reg~2
XC2L10 = ( XC2L3 & ( (!XC2_wait_latency_counter[1] & (ZC1L8 & (!WC2_mem_used[1] & XC2L8))) ) );


--XC4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
XC4L36 = ( UC1L53 & ( WC4L16 & ( (EC1_rst1 & WC4L19) ) ) ) # ( !UC1L53 & ( WC4L16 & ( (EC1_rst1 & (UC1_saved_grant[0] & (WC4L19 & RC1L11))) ) ) );


--WC4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

WC4_mem[1][74] = DFFEAS(WC4L17, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
WC4L17 = (!WC4_mem_used[1] & (UC1_saved_grant[1])) # (WC4_mem_used[1] & ((WC4_mem[1][74])));


--WC4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]
--register power-up is low

WC4_mem[1][56] = DFFEAS(WC4L18, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC4L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
WC4L18 = (!WC4_mem_used[1] & (WC4L16)) # (WC4_mem_used[1] & ((WC4_mem[1][56])));


--XC5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
XC5L4 = ( WC5L16 & ( (XC5L3 & (((UC2_saved_grant[0] & RC1L12)) # (UC2L56))) ) );


--WC5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]
--register power-up is low

WC5_mem[1][74] = DFFEAS(WC5L17, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
WC5L17 = (!WC5_mem_used[1] & (UC2_saved_grant[1])) # (WC5_mem_used[1] & ((WC5_mem[1][74])));


--WC5_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]
--register power-up is low

WC5_mem[1][56] = DFFEAS(WC5L18, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC5L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
WC5L18 = (!WC5_mem_used[1] & (WC5L16)) # (WC5_mem_used[1] & ((WC5_mem[1][56])));


--SD1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~14
SD1L444 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[4])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[6])));


--SD1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~16
SD1L709 = ( XD1_q_b[5] & ( (!SD1L721 & ((!SD1L722) # ((SD1_D_iw[9])))) # (SD1L721 & (((SD1L58)))) ) ) # ( !XD1_q_b[5] & ( (!SD1L721 & (SD1L722 & (SD1_D_iw[9]))) # (SD1L721 & (((SD1L58)))) ) );


--SD1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
SD1L223 = ( SD1_D_iw[2] & ( (SD1_D_iw[0] & (SD1_D_iw[1] & ((!SD1_D_iw[4]) # (!SD1_D_iw[3])))) ) );


--WC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3
WC2L3 = (WC2_mem_used[0] & ((!XC2_read_latency_shift_reg[0]) # (WC2_mem_used[1])));


--WC2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4
WC2L4 = ( XC2L3 & ( WC2L3 ) ) # ( !XC2L3 & ( WC2L3 ) ) # ( XC2L3 & ( !WC2L3 & ( (!XC2_wait_latency_counter[1] & (ZC1L8 & (!WC2_mem_used[1] & XC2L8))) ) ) );


--SD1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

SD1_R_wr_dst_reg = DFFEAS(SD1_D_wr_dst_reg, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

SD1_W_valid = DFFEAS(SD1L848, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
SD1_W_rf_wren = ((SD1_R_wr_dst_reg & SD1_W_valid)) # (CC1_r_sync_rst);


--SD1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

SD1_W_cmp_result = DFFEAS(SD1L346, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

SD1_W_control_rd_data[0] = DFFEAS(SD1L349, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

SD1_R_dst_regnum[0] = DFFEAS(SD1L256, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

SD1_R_dst_regnum[1] = DFFEAS(SD1L258, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

SD1_R_dst_regnum[2] = DFFEAS(SD1L260, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

SD1_R_dst_regnum[3] = DFFEAS(SD1L262, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

SD1_R_dst_regnum[4] = DFFEAS(SD1L264, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~0
SD1L813 = ( SD1_av_ld_byte0_data[2] & ( ((SD1_W_alu_result[2] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte0_data[2] & ( (SD1_W_alu_result[2] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

SD1_av_ld_byte1_data[2] = DFFEAS(SD1L887, CLOCK_50, !CC1_r_sync_rst,  , SD1L878,  ,  ,  ,  );


--SD1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~1
SD1L821 = ( SD1_av_ld_byte1_data[2] & ( ((SD1_W_alu_result[10] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte1_data[2] & ( (SD1_W_alu_result[10] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--XC4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

XC4_av_readdata_pre[4] = DFFEAS(VD1_readdata[4], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
SC2L2 = (XC4_read_latency_shift_reg[0] & (WC4_mem[0][74] & WC4_mem[0][56]));


--SC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
SC3L2 = (XC5_read_latency_shift_reg[0] & (WC5_mem[0][74] & WC5_mem[0][56]));


--SD1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

SD1_W_status_reg_pie = DFFEAS(SD1L846, CLOCK_50, !CC1_r_sync_rst,  , SD1_E_valid_from_R,  ,  ,  ,  );


--SD1_W_ipending_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1]
--register power-up is low

SD1_W_ipending_reg[1] = DFFEAS(SD1L807, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

SD1_W_ipending_reg[0] = DFFEAS(SD1_W_ipending_reg_nxt[0], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L1012 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0
SD1L1012 = (SD1_W_status_reg_pie & ((SD1_W_ipending_reg[0]) # (SD1_W_ipending_reg[1])));


--SD1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

SD1_hbreak_enabled = DFFEAS(SD1L1006, CLOCK_50, !CC1_r_sync_rst,  , SD1_E_valid_from_R,  ,  ,  ,  );


--SD1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

SD1_hbreak_pending = DFFEAS(SD1L1008, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

CE1_jtag_break = DFFEAS(CE1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

SD1_wait_for_one_post_bret_inst = DFFEAS(SD1L1014, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L1009 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
SD1L1009 = ( SD1_wait_for_one_post_bret_inst & ( (SD1_W_valid & (!SD1_hbreak_enabled & ((CE1_jtag_break) # (SD1_hbreak_pending)))) ) ) # ( !SD1_wait_for_one_post_bret_inst & ( (!SD1_hbreak_enabled & ((CE1_jtag_break) # (SD1_hbreak_pending))) ) );


--SD1L286 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]~0
SD1L286 = (!SD1L1012 & !SD1L1009);


--SD1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0
SD1L603 = ( SD1L286 & ( (!XC4_av_readdata_pre[4] & (((XE1_q_a[4] & SC3L2)))) # (XC4_av_readdata_pre[4] & (((XE1_q_a[4] & SC3L2)) # (SC2L2))) ) ) # ( !SD1L286 );


--SD1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
SD1L666 = (!SD1_i_read & ((SC3L2) # (SC2L2)));


--XC4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

XC4_av_readdata_pre[0] = DFFEAS(VD1_readdata[0], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1
SD1L599 = ( XE1_q_a[0] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[0])) # (SC3L2))) ) ) # ( !XE1_q_a[0] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[0])) ) );


--XC4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

XC4_av_readdata_pre[1] = DFFEAS(VD1_readdata[1], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2
SD1L600 = ( XE1_q_a[1] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[1]))) # (SC3L2) ) ) # ( !XE1_q_a[1] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[1])) ) );


--XC4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

XC4_av_readdata_pre[2] = DFFEAS(VD1_readdata[2], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3
SD1L601 = ( XE1_q_a[2] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[2])) # (SC3L2))) ) ) # ( !XE1_q_a[2] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[2])) ) );


--XC4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

XC4_av_readdata_pre[3] = DFFEAS(VD1_readdata[3], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4
SD1L602 = ( XE1_q_a[3] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[3]))) # (SC3L2) ) ) # ( !XE1_q_a[3] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[3])) ) );


--SD1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
SD1L814 = ( SD1_av_ld_byte0_data[3] & ( ((SD1_W_alu_result[3] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte0_data[3] & ( (SD1_W_alu_result[3] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

SD1_av_ld_byte1_data[3] = DFFEAS(SD1L891, CLOCK_50, !CC1_r_sync_rst,  , SD1L878,  ,  ,  ,  );


--SD1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~3
SD1L822 = ( SD1_av_ld_byte1_data[3] & ( ((SD1_W_alu_result[11] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte1_data[3] & ( (SD1_W_alu_result[11] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~4
SD1L815 = ( SD1_av_ld_byte0_data[4] & ( ((SD1_W_alu_result[4] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte0_data[4] & ( (SD1_W_alu_result[4] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

SD1_av_ld_byte1_data[4] = DFFEAS(SD1L894, CLOCK_50, !CC1_r_sync_rst,  , SD1L878,  ,  ,  ,  );


--SD1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~5
SD1L823 = ( SD1_av_ld_byte1_data[4] & ( ((SD1_W_alu_result[12] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte1_data[4] & ( (SD1_W_alu_result[12] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~6
SD1L816 = ( SD1_av_ld_byte0_data[5] & ( ((SD1_W_alu_result[5] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte0_data[5] & ( (SD1_W_alu_result[5] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

SD1_av_ld_byte1_data[5] = DFFEAS(SD1L899, CLOCK_50, !CC1_r_sync_rst,  , SD1L878,  ,  ,  ,  );


--SD1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~7
SD1L824 = ( SD1_av_ld_byte1_data[5] & ( ((SD1_W_alu_result[13] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte1_data[5] & ( (SD1_W_alu_result[13] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~8
SD1L817 = ( SD1_av_ld_byte0_data[6] & ( ((SD1_W_alu_result[6] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte0_data[6] & ( (SD1_W_alu_result[6] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

SD1_av_ld_byte1_data[6] = DFFEAS(SD1L904, CLOCK_50, !CC1_r_sync_rst,  , SD1L878,  ,  ,  ,  );


--SD1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~9
SD1L825 = ( SD1_av_ld_byte1_data[6] & ( ((SD1_W_alu_result[14] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte1_data[6] & ( (SD1_W_alu_result[14] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~10
SD1L818 = ( SD1_av_ld_byte0_data[7] & ( ((SD1_W_alu_result[7] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte0_data[7] & ( (SD1_W_alu_result[7] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

SD1_av_ld_byte1_data[7] = DFFEAS(SD1L909, CLOCK_50, !CC1_r_sync_rst,  , SD1L878,  ,  ,  ,  );


--SD1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~11
SD1L826 = ( SD1_av_ld_byte1_data[7] & ( ((SD1_W_alu_result[15] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte1_data[7] & ( (SD1_W_alu_result[15] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

SD1_av_ld_byte2_data[0] = DFFEAS(SD1L923, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~12
SD1L827 = ( SD1_av_ld_byte2_data[0] & ( ((SD1_W_alu_result[16] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte2_data[0] & ( (SD1_W_alu_result[16] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
--register power-up is low

SD1_W_control_rd_data[1] = DFFEAS(SD1L350, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~13
SD1L812 = ( SD1_W_control_rd_data[1] & ( SD1_W_alu_result[1] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_br_cmp)) # (SD1_R_ctrl_ld & ((SD1_av_ld_byte0_data[1]))) ) ) ) # ( !SD1_W_control_rd_data[1] & ( SD1_W_alu_result[1] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte0_data[1])))) ) ) ) # ( SD1_W_control_rd_data[1] & ( !SD1_W_alu_result[1] & ( (!SD1_R_ctrl_ld & (SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte0_data[1])))) ) ) ) # ( !SD1_W_control_rd_data[1] & ( !SD1_W_alu_result[1] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte0_data[1]) ) ) );


--SD1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

SD1_av_ld_byte2_data[1] = DFFEAS(SD1L927, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~14
SD1L828 = ( SD1_W_alu_result[17] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte2_data[1])))) ) ) # ( !SD1_W_alu_result[17] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte2_data[1]) ) );


--SD1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

SD1_av_ld_byte2_data[2] = DFFEAS(SD1L930, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~15
SD1L829 = ( SD1_W_alu_result[18] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte2_data[2])))) ) ) # ( !SD1_W_alu_result[18] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte2_data[2]) ) );


--SD1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

SD1_av_ld_byte2_data[3] = DFFEAS(SD1L935, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~16
SD1L830 = ( SD1_W_alu_result[19] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte2_data[3])))) ) ) # ( !SD1_W_alu_result[19] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte2_data[3]) ) );


--SD1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

SD1_av_ld_byte2_data[4] = DFFEAS(SD1L939, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~17
SD1L831 = ( SD1_W_alu_result[20] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte2_data[4])))) ) ) # ( !SD1_W_alu_result[20] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte2_data[4]) ) );


--SD1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

SD1_av_ld_byte2_data[5] = DFFEAS(SD1L942, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~18
SD1L832 = ( SD1_W_alu_result[21] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte2_data[5])))) ) ) # ( !SD1_W_alu_result[21] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte2_data[5]) ) );


--SD1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

SD1_av_ld_byte2_data[6] = DFFEAS(SD1L946, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~19
SD1L833 = ( SD1_W_alu_result[22] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte2_data[6])))) ) ) # ( !SD1_W_alu_result[22] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte2_data[6]) ) );


--SD1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

SD1_av_ld_byte2_data[7] = DFFEAS(SD1L948, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~20
SD1L834 = ( SD1_W_alu_result[23] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte2_data[7])))) ) ) # ( !SD1_W_alu_result[23] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte2_data[7]) ) );


--SD1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

SD1_av_ld_byte1_data[0] = DFFEAS(SD1L879, CLOCK_50, !CC1_r_sync_rst,  , SD1L878,  ,  ,  ,  );


--SD1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~21
SD1L819 = ( SD1_av_ld_byte1_data[0] & ( ((SD1_W_alu_result[8] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte1_data[0] & ( (SD1_W_alu_result[8] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~22
SD1L835 = ( SD1_W_alu_result[24] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte3_data[0])))) ) ) # ( !SD1_W_alu_result[24] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte3_data[0]) ) );


--SD1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

SD1_av_ld_byte1_data[1] = DFFEAS(SD1L882, CLOCK_50, !CC1_r_sync_rst,  , SD1L878,  ,  ,  ,  );


--SD1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~23
SD1L820 = ( SD1_av_ld_byte1_data[1] & ( ((SD1_W_alu_result[9] & (!SD1_R_ctrl_rd_ctl_reg & !SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld) ) ) # ( !SD1_av_ld_byte1_data[1] & ( (SD1_W_alu_result[9] & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp & !SD1_R_ctrl_ld))) ) );


--SD1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~24
SD1L836 = ( SD1_W_alu_result[25] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte3_data[1])))) ) ) # ( !SD1_W_alu_result[25] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte3_data[1]) ) );


--SD1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~25
SD1L837 = ( SD1_W_alu_result[26] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte3_data[2])))) ) ) # ( !SD1_W_alu_result[26] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte3_data[2]) ) );


--SD1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26
SD1L838 = ( SD1_W_alu_result[27] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte3_data[3])))) ) ) # ( !SD1_W_alu_result[27] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte3_data[3]) ) );


--SD1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~27
SD1L839 = ( SD1_W_alu_result[28] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte3_data[4])))) ) ) # ( !SD1_W_alu_result[28] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte3_data[4]) ) );


--SD1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~28
SD1L840 = ( SD1_W_alu_result[29] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte3_data[5])))) ) ) # ( !SD1_W_alu_result[29] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte3_data[5]) ) );


--SD1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29
SD1L841 = ( SD1_W_alu_result[30] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte3_data[6])))) ) ) # ( !SD1_W_alu_result[30] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte3_data[6]) ) );


--SD1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~30
SD1L842 = ( SD1_W_alu_result[31] & ( (!SD1_R_ctrl_ld & (!SD1_R_ctrl_rd_ctl_reg & (!SD1_R_ctrl_br_cmp))) # (SD1_R_ctrl_ld & (((SD1_av_ld_byte3_data[7])))) ) ) # ( !SD1_W_alu_result[31] & ( (SD1_R_ctrl_ld & SD1_av_ld_byte3_data[7]) ) );


--EC1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

EC1_state = AMPP_FUNCTION(A1L13, EC1L45, !A1L5);


--EC1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

EC1_user_saw_rvalid = AMPP_FUNCTION(A1L13, EC1L81, !A1L5);


--A1L14 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L14 = INPUT();


--EC1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
EC1L68 = AMPP_FUNCTION(!A1L7, !EC1_state, !EC1_count[1], !EC1_user_saw_rvalid, !EC1_td_shift[9], !A1L14);


--EC1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

EC1_tck_t_dav = AMPP_FUNCTION(A1L13, EC1L54, !A1L5);


--EC1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

EC1_td_shift[1] = AMPP_FUNCTION(A1L13, EC1L72, !A1L5, EC1L57);


--EC1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

EC1_count[9] = AMPP_FUNCTION(A1L13, EC1L15, !A1L5, EC1L57);


--EC1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

EC1_rvalid = AMPP_FUNCTION(CLOCK_50, EC1_rvalid0, !CC1_r_sync_rst);


--EC1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
EC1L69 = AMPP_FUNCTION(!EC1_state, !EC1L68, !EC1_tck_t_dav, !EC1_td_shift[1], !EC1_count[9], !EC1_rvalid);


--A1L11 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L11 = INPUT();


--A1L16 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L16 = INPUT();


--A1L6 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L6 = INPUT();


--A1L9 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L9 = INPUT();


--EC1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
EC1L57 = AMPP_FUNCTION(!A1L11, !A1L16, !A1L6, !A1L9);


--QE3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

QE3_din_s1 = DFFEAS(CE1_monitor_ready, A1L39,  ,  ,  ,  ,  ,  ,  );


--KE1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

KE1_MonDReg[0] = DFFEAS(KE1L90, CLOCK_50,  ,  , KE1L50,  ,  ,  ,  );


--NE1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
NE1L57 = ( KE1_MonDReg[0] & ( (!LE1L2 & ((!A1L20) # ((AE1_break_readreg[0])))) # (LE1L2 & (((NE1_sr[2])))) ) ) # ( !KE1_MonDReg[0] & ( (!LE1L2 & (A1L20 & ((AE1_break_readreg[0])))) # (LE1L2 & (((NE1_sr[2])))) ) );


--NE1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~9
NE1L24 = (A1L19 & ((!A1L32) # ((!A1L18) # (A1L43))));


--NE1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~10
NE1L25 = (!A1L43 & (A1L18 & ((A1L23) # (A1L32))));


--A1L37 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L37 = INPUT();


--LE1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
LE1_virtual_state_uir = (A1L43 & (A1L18 & A1L37));


--QE2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

QE2_din_s1 = DFFEAS(SD1_hbreak_enabled, A1L39,  ,  ,  ,  ,  ,  ,  );


--CC1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

CC1_altera_reset_synchronizer_int_chain[3] = DFFEAS(CC1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CC1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

CC1_altera_reset_synchronizer_int_chain[2] = DFFEAS(CC1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CC1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

CC1_r_sync_rst_chain[2] = DFFEAS(CC1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CC1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
CC1L17 = (CC1_altera_reset_synchronizer_int_chain[2] & CC1_r_sync_rst_chain[2]);


--XC4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

XC4_av_readdata_pre[11] = DFFEAS(VD1_readdata[11], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
SD1L610 = ( XE1_q_a[11] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[11]))) # (SC3L2) ) ) # ( !XE1_q_a[11] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[11])) ) );


--XC4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

XC4_av_readdata_pre[12] = DFFEAS(VD1_readdata[12], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
SD1L611 = ( XE1_q_a[12] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[12])) # (SC3L2))) ) ) # ( !XE1_q_a[12] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[12])) ) );


--XC4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

XC4_av_readdata_pre[13] = DFFEAS(VD1_readdata[13], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
SD1L612 = ( XE1_q_a[13] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[13]))) # (SC3L2) ) ) # ( !XE1_q_a[13] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[13])) ) );


--XC4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

XC4_av_readdata_pre[14] = DFFEAS(VD1_readdata[14], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
SD1L613 = ( XE1_q_a[14] & ( (((SC2L2 & XC4_av_readdata_pre[14])) # (SD1L1012)) # (SC3L2) ) ) # ( !XE1_q_a[14] & ( ((SC2L2 & XC4_av_readdata_pre[14])) # (SD1L1012) ) );


--XC4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

XC4_av_readdata_pre[15] = DFFEAS(VD1_readdata[15], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
SD1L614 = ( XE1_q_a[15] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[15]))) # (SC3L2) ) ) # ( !XE1_q_a[15] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[15])) ) );


--XC4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

XC4_av_readdata_pre[16] = DFFEAS(VD1_readdata[16], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
SD1L615 = ( XE1_q_a[16] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[16]))) # (SC3L2) ) ) # ( !XE1_q_a[16] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[16])) ) );


--XC4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

XC4_av_readdata_pre[5] = DFFEAS(VD1_readdata[5], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~11
SD1L604 = ( XE1_q_a[5] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[5]))) # (SC3L2) ) ) # ( !XE1_q_a[5] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[5])) ) );


--SD1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
SD1L244 = (SD1_D_iw[12] & (((SD1_D_iw[11] & !SD1_D_iw[16])) # (SD1_D_iw[15])));


--SD1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
SD1L245 = (!SD1_D_iw[13] & (SD1_D_iw[14] & (SD1L552 & SD1L244)));


--SD1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15
SD1L440 = (!SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[0]))) # (SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[2]));


--SD1L971 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~1
SD1L971 = ( RC1L3 & ( ZC1L2 & ( (SD1_d_write & (ZC1L1 & (!RC1L9 & !XC2L9))) ) ) ) # ( RC1L3 & ( !ZC1L2 & ( SD1_d_write ) ) ) # ( !RC1L3 & ( !ZC1L2 & ( SD1_d_write ) ) );


--SD1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

SD1_av_ld_waiting_for_data = DFFEAS(SD1L961, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
SD1L856 = (SD1_d_read & !FD1_WideOr1);


--SD1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

SD1_av_ld_aligning_data = DFFEAS(SD1L858, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

SD1_av_ld_align_cycle[1] = DFFEAS(SD1L854, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

SD1_av_ld_align_cycle[0] = DFFEAS(SD1L853, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
SD1L857 = (SD1_av_ld_align_cycle[1] & (!SD1_av_ld_align_cycle[0] $ (((!SD1L230) # (SD1_D_iw[4])))));


--SD1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
SD1L232 = (SD1_D_iw[4] & (SD1_D_iw[0] & (SD1_D_iw[2] & !SD1_D_iw[3])));


--SD1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~1
SD1L358 = ( SD1L857 & ( SD1L232 & ( (!SD1_av_ld_waiting_for_data & (!SD1L357)) # (SD1_av_ld_waiting_for_data & ((SD1L856))) ) ) ) # ( !SD1L857 & ( SD1L232 & ( (!SD1_av_ld_waiting_for_data & (!SD1L357)) # (SD1_av_ld_waiting_for_data & ((SD1L856))) ) ) ) # ( SD1L857 & ( !SD1L232 & ( (!SD1_av_ld_waiting_for_data & (!SD1L357 & ((!SD1L856) # (SD1_av_ld_aligning_data)))) # (SD1_av_ld_waiting_for_data & (((SD1L856 & SD1_av_ld_aligning_data)))) ) ) ) # ( !SD1L857 & ( !SD1L232 & ( (!SD1L357 & (!SD1_av_ld_waiting_for_data & (!SD1L856 & !SD1_av_ld_aligning_data))) ) ) );


--SD1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~2
SD1L359 = (SD1_R_ctrl_ld & SD1_E_valid_from_R);


--SD1L404 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_done~0
SD1L404 = (!SD1_E_shift_rot_cnt[3] & (!SD1_E_shift_rot_cnt[2] & (!SD1_E_shift_rot_cnt[1] & !SD1_E_shift_rot_cnt[0])));


--SD1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
SD1L549 = ( SD1_E_shift_rot_cnt[4] & ( SD1L404 & ( (!SD1_R_ctrl_shift_rot & (SD1_E_new_inst & (SD1_R_ctrl_ld))) # (SD1_R_ctrl_shift_rot & (((SD1_E_new_inst & SD1_R_ctrl_ld)) # (SD1_E_valid_from_R))) ) ) ) # ( !SD1_E_shift_rot_cnt[4] & ( SD1L404 & ( (SD1_E_new_inst & (((SD1_R_ctrl_shift_rot & SD1_E_valid_from_R)) # (SD1_R_ctrl_ld))) ) ) ) # ( SD1_E_shift_rot_cnt[4] & ( !SD1L404 & ( (!SD1_R_ctrl_shift_rot & (SD1_E_new_inst & (SD1_R_ctrl_ld))) # (SD1_R_ctrl_shift_rot & (((SD1_E_new_inst & SD1_R_ctrl_ld)) # (SD1_E_valid_from_R))) ) ) ) # ( !SD1_E_shift_rot_cnt[4] & ( !SD1L404 & ( (!SD1_R_ctrl_shift_rot & (SD1_E_new_inst & (SD1_R_ctrl_ld))) # (SD1_R_ctrl_shift_rot & (((SD1_E_new_inst & SD1_R_ctrl_ld)) # (SD1_E_valid_from_R))) ) ) );


--SD1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
SD1L551 = ( SD1L359 & ( SD1L549 ) ) # ( !SD1L359 & ( SD1L549 ) ) # ( SD1L359 & ( !SD1L549 & ( (((!SD1L358) # (SD1_R_valid)) # (SD1L971)) # (SD1L970) ) ) ) # ( !SD1L359 & ( !SD1L549 & ( ((SD1_R_valid) # (SD1L971)) # (SD1L970) ) ) );


--SD1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2
SD1L675 = (SD1L673 & SD1L674);


--SD1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

SD1_D_valid = DFFEAS(SD1L666, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
SD1L572 = ( SD1_D_iw[15] & ( SD1_D_iw[16] & ( (!SD1_D_iw[11] & (SD1_D_iw[12] & (SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
SD1L573 = ( SD1_D_iw[15] & ( SD1_D_iw[16] & ( (SD1_D_iw[11] & (SD1_D_iw[12] & (SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
SD1L574 = ( SD1_D_iw[15] & ( SD1_D_iw[16] & ( (!SD1_D_iw[11] & (!SD1_D_iw[12] & (SD1_D_iw[13] & !SD1_D_iw[14]))) ) ) );


--SD1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
SD1L575 = ( SD1_D_iw[15] & ( SD1_D_iw[16] & ( (SD1_D_iw[11] & (!SD1_D_iw[12] & (SD1_D_iw[13] & !SD1_D_iw[14]))) ) ) );


--SD1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
SD1L576 = ( SD1_D_iw[15] & ( SD1_D_iw[16] & ( (SD1_D_iw[11] & (!SD1_D_iw[12] & (SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
SD1L559 = ( !SD1_D_iw[4] & ( SD1_D_iw[5] & ( (!SD1_D_iw[0] & (!SD1_D_iw[1] & (SD1_D_iw[2] & !SD1_D_iw[3]))) ) ) );


--SD1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
SD1L560 = ( !SD1_D_iw[4] & ( SD1_D_iw[5] & ( (!SD1_D_iw[0] & (SD1_D_iw[1] & (!SD1_D_iw[2] & SD1_D_iw[3]))) ) ) );


--SD1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
SD1L210 = (!SD1L560 & (!SD1L216 & (!SD1L215 & !SD1L214)));


--SD1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
SD1L561 = ( !SD1_D_iw[4] & ( !SD1_D_iw[5] & ( (!SD1_D_iw[0] & (!SD1_D_iw[1] & (!SD1_D_iw[2] & !SD1_D_iw[3]))) ) ) );


--SD1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
SD1L562 = ( !SD1_D_iw[4] & ( !SD1_D_iw[5] & ( (!SD1_D_iw[0] & (SD1_D_iw[1] & (!SD1_D_iw[2] & !SD1_D_iw[3]))) ) ) );


--SD1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
SD1L577 = ( SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (SD1_D_iw[11] & (!SD1_D_iw[12] & (SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
SD1L233 = (!SD1L561 & (!SD1L562 & ((!SD1L552) # (!SD1L236))));


--SD1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
SD1L234 = ( SD1L210 & ( SD1L233 & ( ((SD1L552 & ((SD1L237) # (SD1L238)))) # (SD1L559) ) ) ) # ( !SD1L210 & ( SD1L233 ) ) # ( SD1L210 & ( !SD1L233 ) ) # ( !SD1L210 & ( !SD1L233 ) );


--SD1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
SD1L222 = ( !SD1_D_iw[5] & ( (!SD1_D_iw[4] & (!SD1_D_iw[1] & (!SD1_D_iw[2] & !SD1_D_iw[3]))) ) );


--XC4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

XC4_av_readdata_pre[6] = DFFEAS(VD1_readdata[6], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~12
SD1L605 = ( XE1_q_a[6] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[6])) # (SC3L2))) ) ) # ( !XE1_q_a[6] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[6])) ) );


--SD1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
SD1L206 = ( SD1_D_iw[5] & ( SD1_D_iw[4] & ( (!SD1_D_iw[1] & (!SD1_D_iw[0] & ((!SD1_D_iw[3]) # (SD1_D_iw[2])))) # (SD1_D_iw[1] & (SD1_D_iw[0] & ((!SD1_D_iw[3]) # (!SD1_D_iw[2])))) ) ) ) # ( !SD1_D_iw[5] & ( SD1_D_iw[4] & ( (!SD1_D_iw[1] & (((!SD1_D_iw[0])))) # (SD1_D_iw[1] & (SD1_D_iw[0] & ((!SD1_D_iw[3]) # (!SD1_D_iw[2])))) ) ) ) # ( SD1_D_iw[5] & ( !SD1_D_iw[4] & ( (!SD1_D_iw[1] & (!SD1_D_iw[0] & ((!SD1_D_iw[2]) # (SD1_D_iw[3])))) # (SD1_D_iw[1] & (((SD1_D_iw[0])))) ) ) ) # ( !SD1_D_iw[5] & ( !SD1_D_iw[4] & ( (!SD1_D_iw[1] & ((!SD1_D_iw[0]) # ((!SD1_D_iw[3] & !SD1_D_iw[2])))) # (SD1_D_iw[1] & (((SD1_D_iw[0])))) ) ) );


--SD1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
SD1L747 = ( SD1L310 ) # ( !SD1L310 & ( (((SD1_R_valid & SD1L675)) # (SD1L748)) # (SD1L206) ) );


--SD1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
SD1L248 = (!SD1_D_iw[11] & ((!SD1_D_iw[14] & ((!SD1_D_iw[16]))) # (SD1_D_iw[14] & (SD1_D_iw[15]))));


--SD1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
SD1L249 = (SD1_D_iw[12] & (!SD1_D_iw[13] & (SD1L552 & SD1L248)));


--XC4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

XC4_av_readdata_pre[8] = DFFEAS(VD1_readdata[8], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~13
SD1L607 = ( XE1_q_a[8] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[8])) # (SC3L2))) ) ) # ( !XE1_q_a[8] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[8])) ) );


--SD1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
SD1L220 = ( SD1_D_iw[2] & ( SD1_D_iw[5] & ( (!SD1_D_iw[0] & (!SD1_D_iw[1] & ((SD1_D_iw[3]) # (SD1_D_iw[4])))) ) ) );


--SD1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
SD1L235 = ( !SD1L239 & ( (!SD1L572 & (!SD1L573 & (!SD1L241 & !SD1L240))) ) );


--SD1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
SD1L578 = ( !SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (SD1_D_iw[11] & (!SD1_D_iw[12] & (SD1_D_iw[13] & !SD1_D_iw[14]))) ) ) );


--SD1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
SD1L579 = ( !SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (SD1_D_iw[11] & (!SD1_D_iw[12] & (SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
SD1L217 = ( !SD1L579 & ( (!SD1L574 & (!SD1L575 & (!SD1L576 & !SD1L578))) ) );


--SD1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
SD1L563 = ( !SD1_D_iw[4] & ( !SD1_D_iw[5] & ( (SD1_D_iw[0] & (!SD1_D_iw[1] & (!SD1_D_iw[2] & !SD1_D_iw[3]))) ) ) );


--SD1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
SD1L580 = ( !SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (SD1_D_iw[11] & (!SD1_D_iw[12] & (!SD1_D_iw[13] & !SD1_D_iw[14]))) ) ) );


--SD1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
SD1L581 = ( !SD1_D_iw[15] & ( !SD1_D_iw[16] & ( (SD1_D_iw[11] & (!SD1_D_iw[12] & (!SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
SD1L218 = (!SD1L563 & ((!SD1L552) # ((!SD1L580 & !SD1L581))));


--SD1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
SD1L219 = ( SD1L233 & ( SD1L218 & ( (!SD1L210) # ((SD1L552 & ((!SD1L235) # (!SD1L217)))) ) ) ) # ( !SD1L233 & ( SD1L218 ) ) # ( SD1L233 & ( !SD1L218 ) ) # ( !SD1L233 & ( !SD1L218 ) );


--SD1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
SD1L564 = ( SD1_D_iw[4] & ( !SD1_D_iw[5] & ( (!SD1_D_iw[0] & (SD1_D_iw[1] & (SD1_D_iw[2] & !SD1_D_iw[3]))) ) ) );


--SD1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
SD1L345 = ( SD1L203 & ( SD1_R_valid ) ) # ( !SD1L203 & ( (SD1_R_valid & (((SD1L552 & SD1L204)) # (SD1L205))) ) );


--SD1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

SD1_E_src2[1] = DFFEAS(SD1L741, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

XC4_av_readdata_pre[7] = DFFEAS(VD1_readdata[7], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~14
SD1L606 = ( XE1_q_a[7] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[7])) # (SC3L2))) ) ) # ( !XE1_q_a[7] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[7])) ) );


--XC4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

XC4_av_readdata_pre[9] = DFFEAS(VD1_readdata[9], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~15
SD1L608 = ( XE1_q_a[9] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[9])) # (SC3L2))) ) ) # ( !XE1_q_a[9] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[9])) ) );


--XC4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

XC4_av_readdata_pre[10] = DFFEAS(VD1_readdata[10], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~16
SD1L609 = ( XE1_q_a[10] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[10])) # (SC3L2))) ) ) # ( !XE1_q_a[10] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[10])) ) );


--XC4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

XC4_av_readdata_pre[17] = DFFEAS(VD1_readdata[17], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~17
SD1L616 = ( XE1_q_a[17] & ( (((SC2L2 & XC4_av_readdata_pre[17])) # (SD1L1012)) # (SC3L2) ) ) # ( !XE1_q_a[17] & ( ((SC2L2 & XC4_av_readdata_pre[17])) # (SD1L1012) ) );


--XC4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

XC4_av_readdata_pre[18] = DFFEAS(VD1_readdata[18], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~18
SD1L617 = ( XC4_av_readdata_pre[18] & ( XE1_q_a[18] & ( ((!SD1L1012 & ((SC3L2) # (SC2L2)))) # (SD1L1009) ) ) ) # ( !XC4_av_readdata_pre[18] & ( XE1_q_a[18] & ( ((SC3L2 & !SD1L1012)) # (SD1L1009) ) ) ) # ( XC4_av_readdata_pre[18] & ( !XE1_q_a[18] & ( ((SC2L2 & !SD1L1012)) # (SD1L1009) ) ) ) # ( !XC4_av_readdata_pre[18] & ( !XE1_q_a[18] & ( SD1L1009 ) ) );


--XC4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

XC4_av_readdata_pre[20] = DFFEAS(VD1_readdata[20], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~19
SD1L619 = ( XE1_q_a[20] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[20]))) # (SC3L2) ) ) # ( !XE1_q_a[20] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[20])) ) );


--XC4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

XC4_av_readdata_pre[19] = DFFEAS(VD1_readdata[19], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~20
SD1L618 = ( XE1_q_a[19] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[19]))) # (SC3L2) ) ) # ( !XE1_q_a[19] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[19])) ) );


--XC4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

XC4_av_readdata_pre[21] = DFFEAS(VD1_readdata[21], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~21
SD1L620 = ( XE1_q_a[21] & ( ((!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[21]))) # (SC3L2) ) ) # ( !XE1_q_a[21] & ( (!SD1L286) # ((SC2L2 & XC4_av_readdata_pre[21])) ) );


--SD1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~16
SD1L456 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[16])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[18])));


--SD1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
SD1L253 = ((SD1L227) # (SD1L748)) # (SD1L254);


--WC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
WC3L3 = (WC3_mem_used[0] & ((!XC3_read_latency_shift_reg[0]) # (WC3_mem_used[1])));


--WC3L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2
WC3L4 = ( XC3_wait_latency_counter[0] & ( WC3L3 ) ) # ( !XC3_wait_latency_counter[0] & ( WC3L3 ) ) # ( XC3_wait_latency_counter[0] & ( !WC3L3 & ( (!XB1L64 & (RC1L6 & !XC3_wait_latency_counter[1])) ) ) ) # ( !XC3_wait_latency_counter[0] & ( !WC3L3 & ( (XB1L64 & (RC1L6 & !XC3_wait_latency_counter[1])) ) ) );


--WC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
WC1L3 = ( WC1_mem_used[0] & ( WC1L6 & ( ((!XC1_read_latency_shift_reg[0]) # ((XB1_av_waitrequest & AD1L5))) # (WC1_mem_used[1]) ) ) ) # ( !WC1_mem_used[0] & ( WC1L6 & ( (!WC1_mem_used[1] & (XB1_av_waitrequest & AD1L5)) ) ) ) # ( WC1_mem_used[0] & ( !WC1L6 & ( (!XC1_read_latency_shift_reg[0]) # (WC1_mem_used[1]) ) ) );


--JD1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
JD1L2 = ( JD1_top_priority_reg[1] & ( SC1L1 ) ) # ( !JD1_top_priority_reg[1] & ( SC1L1 & ( (!JD1_top_priority_reg[0] & ((!AD1L1) # ((!RC1L10) # (RC1L5)))) ) ) );


--JD1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
JD1L5 = ( UC1_packet_in_progress & ( UC1_saved_grant[1] & ( (WC4L19 & (((UC1_saved_grant[0] & RC1L11)) # (SC1L1))) ) ) ) # ( !UC1_packet_in_progress & ( UC1_saved_grant[1] & ( (!SC1L1 & (RC1L11 & ((!UC1_saved_grant[0]) # (WC4L19)))) # (SC1L1 & (((WC4L19)))) ) ) ) # ( UC1_packet_in_progress & ( !UC1_saved_grant[1] & ( (UC1_saved_grant[0] & (WC4L19 & RC1L11)) ) ) ) # ( !UC1_packet_in_progress & ( !UC1_saved_grant[1] & ( (!RC1L11 & (((SC1L1)))) # (RC1L11 & ((!UC1_saved_grant[0]) # ((WC4L19)))) ) ) );


--SD1L1011 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
SD1L1011 = (!SD1_W_valid & (((SC3L2) # (SC2L2)) # (SD1_i_read)));


--ZC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
ZC2L2 = ( UC2_saved_grant[1] & ( (!BD1L1 & (((!WC5_mem_used[1])))) # (BD1L1 & (WC4L19 & ((UC1_saved_grant[1])))) ) ) # ( !UC2_saved_grant[1] & ( (WC4L19 & (BD1L1 & UC1_saved_grant[1])) ) );


--ZC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
ZC2L3 = ( !SC3L2 & ( ZC2L2 & ( (!SC2L2 & (((EC1_rst1 & !SD1_i_read)) # (ZC2_read_accepted))) ) ) ) # ( !SC3L2 & ( !ZC2L2 & ( (ZC2_read_accepted & !SC2L2) ) ) );


--SD1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

SD1_R_ctrl_exception = DFFEAS(SD1L212, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

SD1_R_ctrl_break = DFFEAS(SD1L209, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

SD1_R_ctrl_uncond_cti_non_br = DFFEAS(SD1L252, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

SD1_R_ctrl_br_uncond = DFFEAS(SD1L555, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
SD1L665 = (!SD1_R_ctrl_uncond_cti_non_br & (!SD1_R_ctrl_br_uncond & ((!SD1_R_ctrl_br) # (!SD1_W_cmp_result))));


--SD1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0
SD1L659 = ( SD1L665 & ( (!SD1_R_ctrl_exception & ((!SD1L46) # (SD1_R_ctrl_break))) ) ) # ( !SD1L665 & ( (!SD1_R_ctrl_exception & ((!SD1L106) # (SD1_R_ctrl_break))) ) );


--SD1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
SD1L662 = (!SD1_R_ctrl_exception & SD1_R_ctrl_break);


--SD1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
SD1L663 = (!SD1_R_ctrl_exception & !SD1_R_ctrl_break);


--SD1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1
SD1L664 = (SD1L663 & !SD1L665);


--SD1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1
SD1L655 = ((!SD1L664 & ((SD1L34))) # (SD1L664 & (SD1L94))) # (SD1L662);


--SD1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~2
SD1L656 = (!SD1L662 & ((!SD1L664 & ((SD1L38))) # (SD1L664 & (SD1L98))));


--SD1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~3
SD1L657 = (!SD1L662 & ((!SD1L664 & ((SD1L54))) # (SD1L664 & (SD1L114))));


--SD1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~4
SD1L658 = (!SD1L662 & ((!SD1L664 & ((SD1L42))) # (SD1L664 & (SD1L102))));


--SD1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~5
SD1L660 = ((!SD1L664 & ((SD1L50))) # (SD1L664 & (SD1L110))) # (SD1L662);


--UC1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]
UC1_src_data[46] = (!SD1_W_alu_result[10] & (((UC1_saved_grant[1] & SD1_F_pc[8])))) # (SD1_W_alu_result[10] & (((UC1_saved_grant[1] & SD1_F_pc[8])) # (UC1_saved_grant[0])));


--ME1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

ME1_jdo[34] = DFFEAS(NE1_sr[34], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

ME1_ir[1] = DFFEAS(A1L20, CLOCK_50,  ,  , ME1_jxuir,  ,  ,  ,  );


--ME1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

ME1_ir[0] = DFFEAS(A1L19, CLOCK_50,  ,  , ME1_jxuir,  ,  ,  ,  );


--ME1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

ME1_enable_action_strobe = DFFEAS(ME1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ME1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
ME1L49 = (!ME1_ir[1] & (!ME1_ir[0] & ME1_enable_action_strobe));


--ME1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

ME1_jdo[35] = DFFEAS(NE1_sr[35], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

ME1_jdo[17] = DFFEAS(NE1_sr[17], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--KE1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
KE1L108 = ( KE1L2 & ( (ME1L49 & ((!ME1_jdo[34]) # ((!ME1_jdo[17]) # (ME1_jdo[35])))) ) ) # ( !KE1L2 & ( (ME1_jdo[34] & (ME1L49 & (!ME1_jdo[35] & !ME1_jdo[17]))) ) );


--KE1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
KE1L106 = ( KE1_avalon_ociram_readdata_ready & ( (KE1_waitrequest & (((!KE1L164 & VD1_read)) # (VD1_write))) ) ) # ( !KE1_avalon_ociram_readdata_ready & ( (KE1_waitrequest & (!VD1_write & (!KE1L164 & VD1_read))) ) );


--WC4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4
WC4L9 = (WC4_mem_used[0] & ((!XC4_read_latency_shift_reg[0]) # (WC4_mem_used[1])));


--WC4L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5
WC4L10 = ( WC4L16 & ( WC4L9 ) ) # ( !WC4L16 & ( WC4L9 ) ) # ( WC4L16 & ( !WC4L9 & ( (WC4L19 & (((UC1_saved_grant[0] & RC1L11)) # (UC1L53))) ) ) );


--JD2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1
JD2L2 = ( JD2_top_priority_reg[1] & ( SC1L2 ) ) # ( !JD2_top_priority_reg[1] & ( SC1L2 & ( (!JD2_top_priority_reg[0] & (((!RC1L10) # (RC1L5)) # (AD1L1))) ) ) );


--JD2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
JD2L5 = ( UC2_packet_in_progress & ( UC2_saved_grant[1] & ( (XC5L3 & (((UC2_saved_grant[0] & RC1L12)) # (SC1L2))) ) ) ) # ( !UC2_packet_in_progress & ( UC2_saved_grant[1] & ( (!SC1L2 & (RC1L12 & ((!UC2_saved_grant[0]) # (XC5L3)))) # (SC1L2 & (((XC5L3)))) ) ) ) # ( UC2_packet_in_progress & ( !UC2_saved_grant[1] & ( (UC2_saved_grant[0] & (XC5L3 & RC1L12)) ) ) ) # ( !UC2_packet_in_progress & ( !UC2_saved_grant[1] & ( (!RC1L12 & (((SC1L2)))) # (RC1L12 & ((!UC2_saved_grant[0]) # ((XC5L3)))) ) ) );


--WC5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4
WC5L9 = (WC5_mem_used[0] & ((!XC5_read_latency_shift_reg[0]) # (WC5_mem_used[1])));


--WC5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5
WC5L10 = ( WC5L16 & ( WC5L9 ) ) # ( !WC5L16 & ( WC5L9 ) ) # ( WC5L16 & ( !WC5L9 & ( (XC5L3 & (((UC2_saved_grant[0] & RC1L12)) # (UC2L56))) ) ) );


--SD1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
SD1L211 = ( !SD1L215 & ( !SD1L214 & ( (!SD1L562 & (!SD1L559 & (!SD1L560 & !SD1L216))) ) ) );


--SD1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
SD1L257 = (!SD1L206 & (SD1_D_iw[18])) # (SD1L206 & ((SD1_D_iw[23])));


--SD1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
SD1L258 = ( SD1L211 & ( SD1L257 & ( (!SD1L552) # (((!SD1L238 & !SD1L221)) # (SD1L561)) ) ) ) # ( !SD1L211 & ( SD1L257 & ( SD1L561 ) ) ) # ( SD1L211 & ( !SD1L257 & ( SD1L561 ) ) ) # ( !SD1L211 & ( !SD1L257 & ( SD1L561 ) ) );


--SD1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2
SD1L255 = (!SD1L206 & (SD1_D_iw[17])) # (SD1L206 & ((SD1_D_iw[22])));


--SD1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3
SD1L256 = ( SD1L211 & ( SD1L255 ) ) # ( !SD1L211 & ( SD1L255 ) ) # ( SD1L211 & ( !SD1L255 & ( ((SD1L552 & ((SD1L221) # (SD1L238)))) # (SD1L561) ) ) ) # ( !SD1L211 & ( !SD1L255 ) );


--SD1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4
SD1L259 = (!SD1L206 & (SD1_D_iw[19])) # (SD1L206 & ((SD1_D_iw[24])));


--SD1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5
SD1L260 = ( SD1L211 & ( SD1L259 ) ) # ( !SD1L211 & ( SD1L259 ) ) # ( SD1L211 & ( !SD1L259 & ( ((SD1L552 & ((SD1L221) # (SD1L238)))) # (SD1L561) ) ) ) # ( !SD1L211 & ( !SD1L259 ) );


--SD1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6
SD1L261 = (!SD1L206 & (SD1_D_iw[20])) # (SD1L206 & ((SD1_D_iw[25])));


--SD1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7
SD1L262 = ( SD1L211 & ( SD1L261 ) ) # ( !SD1L211 & ( SD1L261 ) ) # ( SD1L211 & ( !SD1L261 & ( ((SD1L552 & ((SD1L221) # (SD1L238)))) # (SD1L561) ) ) ) # ( !SD1L211 & ( !SD1L261 ) );


--SD1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8
SD1L263 = (!SD1L206 & (SD1_D_iw[21])) # (SD1L206 & ((SD1_D_iw[26])));


--SD1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9
SD1L264 = ( SD1L211 & ( SD1L263 ) ) # ( !SD1L211 & ( SD1L263 ) ) # ( SD1L211 & ( !SD1L263 & ( ((SD1L552 & ((SD1L221) # (SD1L238)))) # (SD1L561) ) ) ) # ( !SD1L211 & ( !SD1L263 ) );


--SD1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
SD1L309 = (!SD1L675 & (!SD1L563 & !SD1L310));


--SD1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
SD1_D_wr_dst_reg = ( SD1L264 & ( SD1L309 ) ) # ( !SD1L264 & ( SD1L309 & ( (((SD1L262) # (SD1L260)) # (SD1L256)) # (SD1L258) ) ) );


--SD1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
SD1L848 = ( SD1L358 & ( !SD1L549 & ( (!SD1L970 & (!SD1L971 & SD1_E_valid_from_R)) ) ) ) # ( !SD1L358 & ( !SD1L549 & ( (!SD1L970 & (!SD1L971 & (!SD1_R_ctrl_ld & SD1_E_valid_from_R))) ) ) );


--XC2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|av_readdata_pre[0]
--register power-up is low

XC2_av_readdata_pre[0] = DFFEAS(VCC, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
FD1L4 = ( XC2_av_readdata_pre[0] & ( (!XC2_read_latency_shift_reg[0] & (!XC3_read_latency_shift_reg[0] & ((!XC1_read_latency_shift_reg[0]) # (!XC1_av_readdata_pre[0])))) ) ) # ( !XC2_av_readdata_pre[0] & ( (!XC1_read_latency_shift_reg[0]) # (!XC1_av_readdata_pre[0]) ) );


--FD1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
FD1_src_data[0] = ( FD1L4 & ( (!SC2L1 & (SC3L1 & ((XE1_q_a[0])))) # (SC2L1 & (((SC3L1 & XE1_q_a[0])) # (XC4_av_readdata_pre[0]))) ) ) # ( !FD1L4 );


--SD1L959 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
SD1L959 = ( SD1_av_ld_align_cycle[0] & ( (SD1_W_alu_result[1] & (SD1_av_ld_aligning_data & !SD1_av_ld_align_cycle[1])) ) ) # ( !SD1_av_ld_align_cycle[0] & ( (SD1_av_ld_aligning_data & ((!SD1_W_alu_result[0] & (SD1_W_alu_result[1] & !SD1_av_ld_align_cycle[1])) # (SD1_W_alu_result[0] & ((!SD1_av_ld_align_cycle[1]) # (SD1_W_alu_result[1]))))) ) );


--SD1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]~0
SD1L864 = ( SD1_av_ld_align_cycle[0] & ( (!SD1_av_ld_aligning_data) # ((SD1_W_alu_result[1] & !SD1_av_ld_align_cycle[1])) ) ) # ( !SD1_av_ld_align_cycle[0] & ( (!SD1_av_ld_aligning_data) # ((!SD1_W_alu_result[0] & (SD1_W_alu_result[1] & !SD1_av_ld_align_cycle[1])) # (SD1_W_alu_result[0] & ((!SD1_av_ld_align_cycle[1]) # (SD1_W_alu_result[1])))) ) );


--SD1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

SD1_R_compare_op[0] = DFFEAS(SD1L301, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~15
SD1L384 = (!SD1_E_src2[24] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[24])) # (SD1_R_logic_op[1] & ((SD1_E_src1[24]))))) # (SD1_E_src2[24] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[24])))));


--SD1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~16
SD1L383 = (!SD1_E_src2[23] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[23])) # (SD1_R_logic_op[1] & ((SD1_E_src1[23]))))) # (SD1_E_src2[23] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[23])))));


--SD1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
SD1L583 = (!SD1L384 & !SD1L383);


--SD1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

SD1_E_src2[31] = DFFEAS(SD1L738, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~17
SD1L391 = (!SD1_E_src2[31] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[31])) # (SD1_R_logic_op[1] & ((SD1_E_src1[31]))))) # (SD1_E_src2[31] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[31])))));


--SD1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~18
SD1L390 = (!SD1_E_src2[30] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[30])) # (SD1_R_logic_op[1] & ((SD1_E_src1[30]))))) # (SD1_E_src2[30] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[30])))));


--SD1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~19
SD1L389 = (!SD1_E_src2[29] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[29])) # (SD1_R_logic_op[1] & ((SD1_E_src1[29]))))) # (SD1_E_src2[29] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[29])))));


--SD1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~20
SD1L388 = (!SD1_E_src2[28] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[28])) # (SD1_R_logic_op[1] & ((SD1_E_src1[28]))))) # (SD1_E_src2[28] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[28])))));


--SD1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~21
SD1L387 = (!SD1_E_src2[27] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[27])) # (SD1_R_logic_op[1] & ((SD1_E_src1[27]))))) # (SD1_E_src2[27] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[27])))));


--SD1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~22
SD1L386 = (!SD1_E_src2[26] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[26])) # (SD1_R_logic_op[1] & ((SD1_E_src1[26]))))) # (SD1_E_src2[26] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[26])))));


--SD1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
SD1L584 = ( !SD1L387 & ( !SD1L386 & ( (!SD1L391 & (!SD1L390 & (!SD1L389 & !SD1L388))) ) ) );


--SD1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
SD1L585 = ( SD1_E_src1[10] & ( SD1_E_src2[10] & ( (!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & ((SD1_E_src2[9]) # (SD1_E_src1[9])))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (!SD1_E_src1[9] $ (SD1_E_src2[9])))) ) ) ) # ( !SD1_E_src1[10] & ( SD1_E_src2[10] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[9]) # (SD1_E_src1[9]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[9]) # (!SD1_E_src2[9]))))) ) ) ) # ( SD1_E_src1[10] & ( !SD1_E_src2[10] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[9]) # (SD1_E_src1[9]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[9]) # (!SD1_E_src2[9]))))) ) ) ) # ( !SD1_E_src1[10] & ( !SD1_E_src2[10] & ( (!SD1_E_src1[9] & ((!SD1_R_logic_op[1] & (SD1_R_logic_op[0])) # (SD1_R_logic_op[1] & ((!SD1_E_src2[9]))))) # (SD1_E_src1[9] & (SD1_R_logic_op[0] & (!SD1_R_logic_op[1] $ (SD1_E_src2[9])))) ) ) );


--SD1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
SD1L586 = ( SD1_E_src1[8] & ( SD1_E_src2[8] & ( (!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & ((SD1_E_src2[7]) # (SD1_E_src1[7])))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (!SD1_E_src1[7] $ (SD1_E_src2[7])))) ) ) ) # ( !SD1_E_src1[8] & ( SD1_E_src2[8] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[7]) # (SD1_E_src1[7]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[7]) # (!SD1_E_src2[7]))))) ) ) ) # ( SD1_E_src1[8] & ( !SD1_E_src2[8] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[7]) # (SD1_E_src1[7]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[7]) # (!SD1_E_src2[7]))))) ) ) ) # ( !SD1_E_src1[8] & ( !SD1_E_src2[8] & ( (!SD1_E_src1[7] & ((!SD1_R_logic_op[1] & (SD1_R_logic_op[0])) # (SD1_R_logic_op[1] & ((!SD1_E_src2[7]))))) # (SD1_E_src1[7] & (SD1_R_logic_op[0] & (!SD1_R_logic_op[1] $ (SD1_E_src2[7])))) ) ) );


--SD1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
SD1L587 = ( SD1_E_src1[6] & ( SD1_E_src2[6] & ( (!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & ((SD1_E_src2[5]) # (SD1_E_src1[5])))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (!SD1_E_src1[5] $ (SD1_E_src2[5])))) ) ) ) # ( !SD1_E_src1[6] & ( SD1_E_src2[6] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[5]) # (SD1_E_src1[5]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[5]) # (!SD1_E_src2[5]))))) ) ) ) # ( SD1_E_src1[6] & ( !SD1_E_src2[6] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[5]) # (SD1_E_src1[5]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[5]) # (!SD1_E_src2[5]))))) ) ) ) # ( !SD1_E_src1[6] & ( !SD1_E_src2[6] & ( (!SD1_E_src1[5] & ((!SD1_R_logic_op[1] & (SD1_R_logic_op[0])) # (SD1_R_logic_op[1] & ((!SD1_E_src2[5]))))) # (SD1_E_src1[5] & (SD1_R_logic_op[0] & (!SD1_R_logic_op[1] $ (SD1_E_src2[5])))) ) ) );


--SD1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
SD1L588 = ( SD1_E_src1[16] & ( SD1_E_src2[16] & ( (!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & ((SD1_E_src2[15]) # (SD1_E_src1[15])))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (!SD1_E_src1[15] $ (SD1_E_src2[15])))) ) ) ) # ( !SD1_E_src1[16] & ( SD1_E_src2[16] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[15]) # (SD1_E_src1[15]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[15]) # (!SD1_E_src2[15]))))) ) ) ) # ( SD1_E_src1[16] & ( !SD1_E_src2[16] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[15]) # (SD1_E_src1[15]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[15]) # (!SD1_E_src2[15]))))) ) ) ) # ( !SD1_E_src1[16] & ( !SD1_E_src2[16] & ( (!SD1_E_src1[15] & ((!SD1_R_logic_op[1] & (SD1_R_logic_op[0])) # (SD1_R_logic_op[1] & ((!SD1_E_src2[15]))))) # (SD1_E_src1[15] & (SD1_R_logic_op[0] & (!SD1_R_logic_op[1] $ (SD1_E_src2[15])))) ) ) );


--SD1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
SD1L589 = ( SD1_E_src1[14] & ( SD1_E_src2[14] & ( (!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & ((SD1_E_src2[4]) # (SD1_E_src1[4])))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (!SD1_E_src1[4] $ (SD1_E_src2[4])))) ) ) ) # ( !SD1_E_src1[14] & ( SD1_E_src2[14] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[4]) # (SD1_E_src1[4]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[4]) # (!SD1_E_src2[4]))))) ) ) ) # ( SD1_E_src1[14] & ( !SD1_E_src2[14] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[4]) # (SD1_E_src1[4]))) # (SD1_R_logic_op[0] & ((!SD1_E_src1[4]) # (!SD1_E_src2[4]))))) ) ) ) # ( !SD1_E_src1[14] & ( !SD1_E_src2[14] & ( (!SD1_E_src1[4] & ((!SD1_R_logic_op[1] & (SD1_R_logic_op[0])) # (SD1_R_logic_op[1] & ((!SD1_E_src2[4]))))) # (SD1_E_src1[4] & (SD1_R_logic_op[0] & (!SD1_R_logic_op[1] $ (SD1_E_src2[4])))) ) ) );


--SD1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
SD1L590 = ( SD1L588 & ( SD1L589 & ( (!SD1L362 & (!SD1L363 & (SD1L586 & SD1L587))) ) ) );


--SD1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
SD1L591 = ( SD1_E_src2[25] & ( SD1_E_src1[25] & ( (!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & ((SD1_E_src1[1]) # (SD1_E_src2[1])))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (!SD1_E_src2[1] $ (SD1_E_src1[1])))) ) ) ) # ( !SD1_E_src2[25] & ( SD1_E_src1[25] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src1[1]) # (SD1_E_src2[1]))) # (SD1_R_logic_op[0] & ((!SD1_E_src2[1]) # (!SD1_E_src1[1]))))) ) ) ) # ( SD1_E_src2[25] & ( !SD1_E_src1[25] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src1[1]) # (SD1_E_src2[1]))) # (SD1_R_logic_op[0] & ((!SD1_E_src2[1]) # (!SD1_E_src1[1]))))) ) ) ) # ( !SD1_E_src2[25] & ( !SD1_E_src1[25] & ( (!SD1_E_src2[1] & ((!SD1_R_logic_op[1] & (SD1_R_logic_op[0])) # (SD1_R_logic_op[1] & ((!SD1_E_src1[1]))))) # (SD1_E_src2[1] & (SD1_R_logic_op[0] & (!SD1_R_logic_op[1] $ (SD1_E_src1[1])))) ) ) );


--SD1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
SD1L592 = ( SD1_E_src1[18] & ( SD1_E_src2[17] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0]) # ((!SD1_E_src1[17] & !SD1_E_src2[18])))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (SD1_E_src1[17] & SD1_E_src2[18]))) ) ) ) # ( !SD1_E_src1[18] & ( SD1_E_src2[17] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src2[18]))) # (SD1_R_logic_op[0] & (!SD1_E_src1[17])))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (SD1_E_src1[17] & !SD1_E_src2[18]))) ) ) ) # ( SD1_E_src1[18] & ( !SD1_E_src2[17] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & (SD1_E_src1[17])) # (SD1_R_logic_op[0] & ((!SD1_E_src2[18]))))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (!SD1_E_src1[17] & SD1_E_src2[18]))) ) ) ) # ( !SD1_E_src1[18] & ( !SD1_E_src2[17] & ( (!SD1_R_logic_op[1] & (((SD1_E_src1[17] & SD1_E_src2[18])) # (SD1_R_logic_op[0]))) # (SD1_R_logic_op[1] & (((!SD1_E_src1[17] & !SD1_E_src2[18])))) ) ) );


--SD1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
SD1L593 = ( SD1_E_src2[19] & ( SD1_E_src1[19] & ( (!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & ((SD1_E_src1[20]) # (SD1_E_src2[20])))) # (SD1_R_logic_op[1] & (SD1_R_logic_op[0] & (!SD1_E_src2[20] $ (SD1_E_src1[20])))) ) ) ) # ( !SD1_E_src2[19] & ( SD1_E_src1[19] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src1[20]) # (SD1_E_src2[20]))) # (SD1_R_logic_op[0] & ((!SD1_E_src2[20]) # (!SD1_E_src1[20]))))) ) ) ) # ( SD1_E_src2[19] & ( !SD1_E_src1[19] & ( (!SD1_R_logic_op[1] & ((!SD1_R_logic_op[0] & ((SD1_E_src1[20]) # (SD1_E_src2[20]))) # (SD1_R_logic_op[0] & ((!SD1_E_src2[20]) # (!SD1_E_src1[20]))))) ) ) ) # ( !SD1_E_src2[19] & ( !SD1_E_src1[19] & ( (!SD1_E_src2[20] & ((!SD1_R_logic_op[1] & (SD1_R_logic_op[0])) # (SD1_R_logic_op[1] & ((!SD1_E_src1[20]))))) # (SD1_E_src2[20] & (SD1_R_logic_op[0] & (!SD1_R_logic_op[1] $ (SD1_E_src1[20])))) ) ) );


--SD1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

SD1_E_src2[0] = DFFEAS(SD1L740, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23
SD1L360 = (!SD1_E_src2[0] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[0])) # (SD1_R_logic_op[1] & ((SD1_E_src1[0]))))) # (SD1_E_src2[0] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[0])))));


--SD1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~24
SD1L382 = (!SD1_E_src2[22] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[22])) # (SD1_R_logic_op[1] & ((SD1_E_src1[22]))))) # (SD1_E_src2[22] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[22])))));


--SD1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~25
SD1L381 = (!SD1_E_src2[21] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[21])) # (SD1_R_logic_op[1] & ((SD1_E_src1[21]))))) # (SD1_E_src2[21] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[21])))));


--SD1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
SD1L594 = ( !SD1L382 & ( !SD1L381 & ( (!SD1L371 & (!SD1L372 & (!SD1L373 & !SD1L360))) ) ) );


--SD1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
SD1L595 = ( SD1L593 & ( SD1L594 & ( (SD1L585 & (SD1L590 & (SD1L591 & SD1L592))) ) ) );


--SD1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

SD1_R_compare_op[1] = DFFEAS(SD1L302, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
SD1L346 = ( SD1L595 & ( SD1_R_compare_op[1] & ( (!SD1_R_compare_op[0] & (SD1L130)) # (SD1_R_compare_op[0] & (((!SD1L583) # (!SD1L584)))) ) ) ) # ( !SD1L595 & ( SD1_R_compare_op[1] & ( (SD1_R_compare_op[0]) # (SD1L130) ) ) ) # ( SD1L595 & ( !SD1_R_compare_op[1] & ( (!SD1_R_compare_op[0] & (((SD1L583 & SD1L584)))) # (SD1_R_compare_op[0] & (!SD1L130)) ) ) ) # ( !SD1L595 & ( !SD1_R_compare_op[1] & ( (!SD1L130 & SD1_R_compare_op[0]) ) ) );


--SD1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
SD1L596 = ( !SD1_D_iw[10] & ( (!SD1_D_iw[6] & (!SD1_D_iw[8] & (!SD1_D_iw[7] & !SD1_D_iw[9]))) ) );


--SD1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
SD1L597 = ( !SD1_D_iw[10] & ( (SD1_D_iw[6] & (!SD1_D_iw[8] & (!SD1_D_iw[7] & !SD1_D_iw[9]))) ) );


--SD1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

SD1_W_bstatus_reg = DFFEAS(SD1L788, CLOCK_50, !CC1_r_sync_rst,  , SD1_E_valid_from_R,  ,  ,  ,  );


--SD1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
SD1L598 = (!SD1_D_iw[8] & (SD1_D_iw[7] & (!SD1_D_iw[9] & !SD1_D_iw[10])));


--SD1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

SD1_W_ienable_reg[0] = DFFEAS(SD1_E_src1[0], CLOCK_50, !CC1_r_sync_rst,  , SD1L801,  ,  ,  ,  );


--SD1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
SD1L347 = ( !SD1_D_iw[10] & ( SD1_W_ipending_reg[0] & ( (!SD1_D_iw[6] & (SD1_D_iw[8] & (!SD1_D_iw[7] & !SD1_D_iw[9]))) ) ) );


--SD1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
SD1L348 = ( SD1L347 & ( (!SD1_D_iw[6] & (!SD1_W_bstatus_reg & SD1L598)) ) ) # ( !SD1L347 & ( (!SD1L598) # ((!SD1_D_iw[6] & (!SD1_W_bstatus_reg)) # (SD1_D_iw[6] & ((!SD1_W_ienable_reg[0])))) ) );


--SD1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
SD1L349 = ( SD1L348 & ( (!SD1L596 & (((SD1_W_estatus_reg & SD1L597)))) # (SD1L596 & (SD1_W_status_reg_pie)) ) ) # ( !SD1L348 & ( (!SD1L596 & (((!SD1L597) # (SD1_W_estatus_reg)))) # (SD1L596 & (SD1_W_status_reg_pie)) ) );


--SD1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16
SD1L311 = ( SD1L360 & ( (!SD1_R_ctrl_shift_rot & (((SD1L126)) # (SD1_R_ctrl_logic))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[0])))) ) ) # ( !SD1L360 & ( (!SD1_R_ctrl_shift_rot & (!SD1_R_ctrl_logic & ((SD1L126)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[0])))) ) );


--XC4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

XC4_av_readdata_pre[22] = DFFEAS(VD1_readdata[22], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~22
SD1L621 = ( XE1_q_a[22] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[22])) # (SC3L2))) ) ) # ( !XE1_q_a[22] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[22])) ) );


--XC4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

XC4_av_readdata_pre[23] = DFFEAS(VD1_readdata[23], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~23
SD1L622 = ( XE1_q_a[23] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[23])) # (SC3L2))) ) ) # ( !XE1_q_a[23] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[23])) ) );


--XC4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

XC4_av_readdata_pre[24] = DFFEAS(VD1_readdata[24], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~24
SD1L623 = ( XE1_q_a[24] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[24])) # (SC3L2))) ) ) # ( !XE1_q_a[24] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[24])) ) );


--XC4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

XC4_av_readdata_pre[25] = DFFEAS(VD1_readdata[25], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~25
SD1L624 = ( XE1_q_a[25] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[25])) # (SC3L2))) ) ) # ( !XE1_q_a[25] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[25])) ) );


--XC4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

XC4_av_readdata_pre[26] = DFFEAS(VD1_readdata[26], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~26
SD1L625 = ( XE1_q_a[26] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[26])) # (SC3L2))) ) ) # ( !XE1_q_a[26] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[26])) ) );


--XC3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3]
--register power-up is low

XC3_av_readdata_pre[3] = DFFEAS(XC3L3, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~1
FD1L7 = (!XC2_read_latency_shift_reg[0] & (XC3_read_latency_shift_reg[0] & ((XC3_av_readdata_pre[3])))) # (XC2_read_latency_shift_reg[0] & (((XC3_read_latency_shift_reg[0] & XC3_av_readdata_pre[3])) # (XC2_av_readdata_pre[0])));


--FD1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2
FD1L8 = ( !FD1L7 & ( (!XC1_read_latency_shift_reg[0] & ((!SC2L1) # ((!XC4_av_readdata_pre[2])))) # (XC1_read_latency_shift_reg[0] & (!XC1_av_readdata_pre[2] & ((!SC2L1) # (!XC4_av_readdata_pre[2])))) ) );


--FD1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]
FD1_src_data[2] = (!FD1L8) # ((SC3L1 & XE1_q_a[2]));


--SD1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
SD1L667 = (!SD1_W_alu_result[1] & (SD1_W_alu_result[0] & (!SD1_av_ld_align_cycle[1] & !SD1_av_ld_align_cycle[0]))) # (SD1_W_alu_result[1] & ((!SD1_av_ld_align_cycle[1]) # ((SD1_W_alu_result[0] & !SD1_av_ld_align_cycle[0]))));


--FD1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
FD1L28 = (XC2_read_latency_shift_reg[0] & XC2_av_readdata_pre[0]);


--XC1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

XC1_av_readdata_pre[10] = DFFEAS(XB1_ac, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

SD1_R_ctrl_ld_signed = DFFEAS(SD1L223, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
SD1L849 = ( SD1_R_ctrl_ld_signed & ( (!SD1_D_iw[4] & ((!SD1L230 & (SD1_av_ld_byte0_data[7])) # (SD1L230 & ((SD1_av_ld_byte1_data[7]))))) # (SD1_D_iw[4] & (((SD1_av_ld_byte0_data[7])))) ) );


--SD1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
SD1L878 = ((!SD1L230) # (SD1L864)) # (SD1_D_iw[4]);


--BC1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
BC1L1 = (SD1_d_write & (!ZC1_write_accepted & (UC2_saved_grant[0] & !WC5_mem_used[1])));


--BC1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1
BC1L2 = ( !UC2L56 & ( BC1L1 & ( (!UC2_saved_grant[0]) # (((!RC1L10) # (RC1L5)) # (AD1L1)) ) ) ) # ( UC2L56 & ( !BC1L1 ) ) # ( !UC2L56 & ( !BC1L1 ) );


--CC1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

CC1_r_early_rst = DFFEAS(CC1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0
UC2L24 = (SD1_d_writedata[4] & UC2_saved_grant[0]);


--UC2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38]
UC2_src_data[38] = (!SD1_W_alu_result[2] & (((SD1_F_pc[0] & UC2_saved_grant[1])))) # (SD1_W_alu_result[2] & (((SD1_F_pc[0] & UC2_saved_grant[1])) # (UC2_saved_grant[0])));


--UC2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39]
UC2_src_data[39] = (!SD1_W_alu_result[3] & (((SD1_F_pc[1] & UC2_saved_grant[1])))) # (SD1_W_alu_result[3] & (((SD1_F_pc[1] & UC2_saved_grant[1])) # (UC2_saved_grant[0])));


--UC2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40]
UC2_src_data[40] = (!SD1_W_alu_result[4] & (((SD1_F_pc[2] & UC2_saved_grant[1])))) # (SD1_W_alu_result[4] & (((SD1_F_pc[2] & UC2_saved_grant[1])) # (UC2_saved_grant[0])));


--UC2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41]
UC2_src_data[41] = (!SD1_W_alu_result[5] & (((UC2_saved_grant[1] & SD1_F_pc[3])))) # (SD1_W_alu_result[5] & (((UC2_saved_grant[1] & SD1_F_pc[3])) # (UC2_saved_grant[0])));


--UC2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42]
UC2_src_data[42] = (!SD1_W_alu_result[6] & (((UC2_saved_grant[1] & SD1_F_pc[4])))) # (SD1_W_alu_result[6] & (((UC2_saved_grant[1] & SD1_F_pc[4])) # (UC2_saved_grant[0])));


--UC2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43]
UC2_src_data[43] = (!SD1_W_alu_result[7] & (((UC2_saved_grant[1] & SD1_F_pc[5])))) # (SD1_W_alu_result[7] & (((UC2_saved_grant[1] & SD1_F_pc[5])) # (UC2_saved_grant[0])));


--UC2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44]
UC2_src_data[44] = (!SD1_W_alu_result[8] & (((UC2_saved_grant[1] & SD1_F_pc[6])))) # (SD1_W_alu_result[8] & (((UC2_saved_grant[1] & SD1_F_pc[6])) # (UC2_saved_grant[0])));


--UC2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45]
UC2_src_data[45] = (!SD1_W_alu_result[9] & (((UC2_saved_grant[1] & SD1_F_pc[7])))) # (SD1_W_alu_result[9] & (((UC2_saved_grant[1] & SD1_F_pc[7])) # (UC2_saved_grant[0])));


--UC2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46]
UC2_src_data[46] = (!SD1_W_alu_result[10] & (((UC2_saved_grant[1] & SD1_F_pc[8])))) # (SD1_W_alu_result[10] & (((UC2_saved_grant[1] & SD1_F_pc[8])) # (UC2_saved_grant[0])));


--UC2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47]
UC2_src_data[47] = (!SD1_W_alu_result[11] & (((SD1_F_pc[9] & UC2_saved_grant[1])))) # (SD1_W_alu_result[11] & (((SD1_F_pc[9] & UC2_saved_grant[1])) # (UC2_saved_grant[0])));


--UC2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48]
UC2_src_data[48] = (!SD1_W_alu_result[12] & (((SD1_F_pc[10] & UC2_saved_grant[1])))) # (SD1_W_alu_result[12] & (((SD1_F_pc[10] & UC2_saved_grant[1])) # (UC2_saved_grant[0])));


--UC2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49]
UC2_src_data[49] = (!SD1_W_alu_result[13] & (((SD1_F_pc[11] & UC2_saved_grant[1])))) # (SD1_W_alu_result[13] & (((SD1_F_pc[11] & UC2_saved_grant[1])) # (UC2_saved_grant[0])));


--UC2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[50]
UC2_src_data[50] = (!SD1_W_alu_result[14] & (((SD1_F_pc[12] & UC2_saved_grant[1])))) # (SD1_W_alu_result[14] & (((SD1_F_pc[12] & UC2_saved_grant[1])) # (UC2_saved_grant[0])));


--SD1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

SD1_d_byteenable[0] = DFFEAS(SD1L395, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32]
UC2_src_data[32] = ((UC2_saved_grant[0] & SD1_d_byteenable[0])) # (UC2_saved_grant[1]);


--SD1_D_op_eret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_eret
SD1_D_op_eret = (SD1L552 & SD1L580);


--SD1_D_op_bret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_bret
SD1_D_op_bret = (SD1L552 & SD1L581);


--SD1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

SD1_R_ctrl_wrctl_inst = DFFEAS(SD1_D_op_wrctl, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
SD1L845 = (!SD1L596 & (((SD1_W_status_reg_pie)))) # (SD1L596 & ((!SD1_R_ctrl_wrctl_inst & ((SD1_W_status_reg_pie))) # (SD1_R_ctrl_wrctl_inst & (SD1_E_src1[0]))));


--SD1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
SD1L846 = ( SD1_W_bstatus_reg & ( SD1L845 & ( (SD1L663 & ((!SD1_D_op_eret) # (SD1_W_estatus_reg))) ) ) ) # ( !SD1_W_bstatus_reg & ( SD1L845 & ( (SD1L663 & ((!SD1_D_op_eret & (!SD1_D_op_bret)) # (SD1_D_op_eret & ((SD1_W_estatus_reg))))) ) ) ) # ( SD1_W_bstatus_reg & ( !SD1L845 & ( (SD1L663 & ((!SD1_D_op_eret & (SD1_D_op_bret)) # (SD1_D_op_eret & ((SD1_W_estatus_reg))))) ) ) ) # ( !SD1_W_bstatus_reg & ( !SD1L845 & ( (SD1_D_op_eret & (SD1L663 & SD1_W_estatus_reg)) ) ) );


--SD1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
--register power-up is low

SD1_W_ienable_reg[1] = DFFEAS(SD1_E_src1[1], CLOCK_50, !CC1_r_sync_rst,  , SD1L801,  ,  ,  ,  );


--ZD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

ZD1_oci_ienable[1] = DFFEAS(ZD1L7, CLOCK_50, !CC1_r_sync_rst,  , ZD1L12,  ,  ,  ,  );


--XB1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

XB1_fifo_AE = DFFEAS(XB1L58, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

XB1_ien_AE = DFFEAS(SD1_d_writedata[1], CLOCK_50, !CC1_r_sync_rst,  , XB1L80,  ,  ,  ,  );


--XB1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
XB1_av_readdata[9] = (XB1_fifo_AE & XB1_ien_AE);


--XB1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

XB1_ien_AF = DFFEAS(SD1_d_writedata[0], CLOCK_50, !CC1_r_sync_rst,  , XB1L80,  ,  ,  ,  );


--XB1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

XB1_pause_irq = DFFEAS(XB1L83, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

XB1_fifo_AF = DFFEAS(XB1L60, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L66 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
XB1L66 = (XB1_ien_AF & ((XB1_fifo_AF) # (XB1_pause_irq)));


--SD1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~0
SD1L807 = (SD1_W_ienable_reg[1] & (!ZD1_oci_ienable[1] & ((XB1L66) # (XB1_av_readdata[9]))));


--ZD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

ZD1_oci_ienable[0] = DFFEAS(ZD1L5, CLOCK_50, !CC1_r_sync_rst,  , ZD1L12,  ,  ,  ,  );


--SD1_W_ipending_reg_nxt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]
SD1_W_ipending_reg_nxt[0] = (SW[3] & (SD1_W_ienable_reg[0] & !ZD1_oci_ienable[0]));


--SD1L1006 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
SD1L1006 = ((SD1_hbreak_enabled & !SD1_D_op_bret)) # (SD1_R_ctrl_break);


--SD1L1008 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
SD1L1008 = (!SD1_hbreak_pending & ((SD1L1009))) # (SD1_hbreak_pending & (!SD1_hbreak_enabled));


--ME1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
ME1_take_action_ocimem_a = ( !ME1_jdo[35] & ( (ME1_jdo[34] & (!ME1_ir[1] & (!ME1_ir[0] & ME1_enable_action_strobe))) ) );


--ME1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

ME1_jdo[21] = DFFEAS(NE1_sr[21], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

ME1_jdo[20] = DFFEAS(NE1_sr[20], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--CE1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

CE1_break_on_reset = DFFEAS(CE1L2, CLOCK_50,  ,  , ME1_take_action_ocimem_a,  ,  ,  ,  );


--QE1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

QE1_dreg[0] = DFFEAS(QE1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CE1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
CE1L4 = ( CE1_break_on_reset & ( QE1_dreg[0] & ( (!ME1_take_action_ocimem_a) # (((CE1_jtag_break & !ME1_jdo[20])) # (ME1_jdo[21])) ) ) ) # ( !CE1_break_on_reset & ( QE1_dreg[0] & ( (ME1_take_action_ocimem_a & (((CE1_jtag_break & !ME1_jdo[20])) # (ME1_jdo[21]))) ) ) ) # ( CE1_break_on_reset & ( !QE1_dreg[0] & ( (!ME1_take_action_ocimem_a & (CE1_jtag_break)) # (ME1_take_action_ocimem_a & (((CE1_jtag_break & !ME1_jdo[20])) # (ME1_jdo[21]))) ) ) ) # ( !CE1_break_on_reset & ( !QE1_dreg[0] & ( (!ME1_take_action_ocimem_a & (CE1_jtag_break)) # (ME1_take_action_ocimem_a & (((CE1_jtag_break & !ME1_jdo[20])) # (ME1_jdo[21]))) ) ) );


--ZD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

ZD1_oci_single_step_mode = DFFEAS(ZD1L11, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L1014 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
SD1L1014 = (ZD1_oci_single_step_mode & (((SD1_wait_for_one_post_bret_inst & !SD1L666)) # (SD1_hbreak_enabled)));


--VD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

VD1_readdata[0] = DFFEAS(VD1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1
UC2L25 = (SD1_d_writedata[0] & UC2_saved_grant[0]);


--VD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

VD1_readdata[1] = DFFEAS(VD1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2
UC2L26 = (SD1_d_writedata[1] & UC2_saved_grant[0]);


--UC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3
UC2L27 = (SD1_d_writedata[2] & UC2_saved_grant[0]);


--UC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4
UC2L28 = (SD1_d_writedata[3] & UC2_saved_grant[0]);


--FD1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~3
FD1L10 = ( XC1_av_readdata_pre[3] & ( (!XC1_read_latency_shift_reg[0] & (!FD1L7 & ((!SC2L1) # (!XC4_av_readdata_pre[3])))) ) ) # ( !XC1_av_readdata_pre[3] & ( (!FD1L7 & ((!SC2L1) # (!XC4_av_readdata_pre[3]))) ) );


--FD1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]
FD1_src_data[3] = (!FD1L10) # ((SC3L1 & XE1_q_a[3]));


--SD1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0
SD1L891 = ( XE1_q_a[11] & ( SD1L892 & ( (!SD1_av_ld_aligning_data & (((SC3L1)))) # (SD1_av_ld_aligning_data & (!SD1L667 & (SD1L849))) ) ) ) # ( !XE1_q_a[11] & ( SD1L892 & ( (SD1_av_ld_aligning_data & (!SD1L667 & SD1L849)) ) ) ) # ( XE1_q_a[11] & ( !SD1L892 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( !XE1_q_a[11] & ( !SD1L892 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) );


--XC3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

XC3_av_readdata_pre[30] = DFFEAS(SD1_W_alu_result[2], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
FD1L29 = (XC3_read_latency_shift_reg[0] & XC3_av_readdata_pre[30]);


--FD1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~4
FD1L12 = (!FD1L29 & ((!XC1_read_latency_shift_reg[0]) # (!XC1_av_readdata_pre[4])));


--FD1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]
FD1_src_data[4] = ( FD1L12 & ( (!SC2L1 & (SC3L1 & ((XE1_q_a[4])))) # (SC2L1 & (((SC3L1 & XE1_q_a[4])) # (XC4_av_readdata_pre[4]))) ) ) # ( !FD1L12 );


--XC1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

XC1_av_readdata_pre[12] = DFFEAS(LC2_b_non_empty, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]~5
FD1L26 = (!XC2_read_latency_shift_reg[0] & ((!XC3_read_latency_shift_reg[0]) # ((!XC3_av_readdata_pre[30])))) # (XC2_read_latency_shift_reg[0] & (!XC2_av_readdata_pre[0] & ((!XC3_read_latency_shift_reg[0]) # (!XC3_av_readdata_pre[30]))));


--FD1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~6
FD1L14 = ( FD1L26 & ( (!XC1_read_latency_shift_reg[0] & ((!SC2L1) # ((!XC4_av_readdata_pre[5])))) # (XC1_read_latency_shift_reg[0] & (!XC1_av_readdata_pre[5] & ((!SC2L1) # (!XC4_av_readdata_pre[5])))) ) );


--FD1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]
FD1_src_data[5] = (!FD1L14) # ((SC3L1 & XE1_q_a[5]));


--XC1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

XC1_av_readdata_pre[13] = DFFEAS(XC1L15, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~7
FD1L16 = (!FD1L29 & ((!XC1_read_latency_shift_reg[0]) # (!XC1_av_readdata_pre[6])));


--FD1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]
FD1_src_data[6] = ( FD1L16 & ( (!SC2L1 & (SC3L1 & ((XE1_q_a[6])))) # (SC2L1 & (((SC3L1 & XE1_q_a[6])) # (XC4_av_readdata_pre[6]))) ) ) # ( !FD1L16 );


--XC1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

XC1_av_readdata_pre[14] = DFFEAS(XB1_woverflow, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~8
FD1L18 = ( XC1_av_readdata_pre[7] & ( (!XC1_read_latency_shift_reg[0] & (FD1L26 & ((!SC2L1) # (!XC4_av_readdata_pre[7])))) ) ) # ( !XC1_av_readdata_pre[7] & ( (FD1L26 & ((!SC2L1) # (!XC4_av_readdata_pre[7]))) ) );


--FD1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]
FD1_src_data[7] = (!FD1L18) # ((SC3L1 & XE1_q_a[7]));


--XC1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

XC1_av_readdata_pre[15] = DFFEAS(XB1_rvalid, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]
FD1_src_data[1] = ( XE1_q_a[1] & ( XC1_av_readdata_pre[1] & ( (((SC2L1 & XC4_av_readdata_pre[1])) # (SC3L1)) # (XC1_read_latency_shift_reg[0]) ) ) ) # ( !XE1_q_a[1] & ( XC1_av_readdata_pre[1] & ( ((SC2L1 & XC4_av_readdata_pre[1])) # (XC1_read_latency_shift_reg[0]) ) ) ) # ( XE1_q_a[1] & ( !XC1_av_readdata_pre[1] & ( ((SC2L1 & XC4_av_readdata_pre[1])) # (SC3L1) ) ) ) # ( !XE1_q_a[1] & ( !XC1_av_readdata_pre[1] & ( (SC2L1 & XC4_av_readdata_pre[1]) ) ) );


--SD1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~26
SD1L361 = (!SD1_E_src2[1] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[1])) # (SD1_R_logic_op[1] & ((SD1_E_src1[1]))))) # (SD1_E_src2[1] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[1])))));


--SD1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17
SD1L312 = ( SD1L361 & ( (!SD1_R_ctrl_shift_rot & (((SD1L122)) # (SD1_R_ctrl_logic))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[1])))) ) ) # ( !SD1L361 & ( (!SD1_R_ctrl_shift_rot & (!SD1_R_ctrl_logic & ((SD1L122)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[1])))) ) );


--SD1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~0
SD1L927 = ( XE1_q_a[17] & ( SD1L928 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( !XE1_q_a[17] & ( SD1L928 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( XE1_q_a[17] & ( !SD1L928 & ( (!SD1_av_ld_aligning_data & (((SC3L1)))) # (SD1_av_ld_aligning_data & (!SD1L667 & (SD1L849))) ) ) ) # ( !XE1_q_a[17] & ( !SD1L928 & ( (SD1_av_ld_aligning_data & (!SD1L667 & SD1L849)) ) ) );


--SD1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~27
SD1L377 = (!SD1_E_src1[17] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src2[17])) # (SD1_R_logic_op[1] & ((SD1_E_src2[17]))))) # (SD1_E_src1[17] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src2[17])))));


--SD1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~18
SD1L328 = ( SD1L134 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L377)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[17])))) ) ) # ( !SD1L134 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L377)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[17])))) ) );


--SD1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~28
SD1L378 = (!SD1_E_src2[18] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[18])) # (SD1_R_logic_op[1] & ((SD1_E_src1[18]))))) # (SD1_E_src2[18] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[18])))));


--SD1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~19
SD1L329 = ( SD1L138 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L378)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[18])))) ) ) # ( !SD1L138 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & ((SD1L378)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[18])))) ) );


--SD1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~29
SD1L379 = (!SD1_E_src2[19] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[19])) # (SD1_R_logic_op[1] & ((SD1_E_src1[19]))))) # (SD1_E_src2[19] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[19])))));


--SD1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~20
SD1L330 = ( SD1L142 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L379)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[19])))) ) ) # ( !SD1L142 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L379))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[19])))) ) );


--SD1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~1
SD1L939 = ( XE1_q_a[20] & ( SD1L940 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( !XE1_q_a[20] & ( SD1L940 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( XE1_q_a[20] & ( !SD1L940 & ( (!SD1_av_ld_aligning_data & (((SC3L1)))) # (SD1_av_ld_aligning_data & (!SD1L667 & (SD1L849))) ) ) ) # ( !XE1_q_a[20] & ( !SD1L940 & ( (SD1_av_ld_aligning_data & (!SD1L667 & SD1L849)) ) ) );


--SD1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~30
SD1L380 = (!SD1_E_src2[20] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[20])) # (SD1_R_logic_op[1] & ((SD1_E_src1[20]))))) # (SD1_E_src2[20] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[20])))));


--SD1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~21
SD1L331 = ( SD1L146 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L380)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[20])))) ) ) # ( !SD1L146 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L380))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[20])))) ) );


--SD1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~22
SD1L332 = ( SD1L150 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L381)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[21])))) ) ) # ( !SD1L150 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L381))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[21])))) ) );


--SD1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~2
SD1L946 = ( XE1_q_a[22] & ( SD1L947 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( !XE1_q_a[22] & ( SD1L947 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( XE1_q_a[22] & ( !SD1L947 & ( (!SD1_av_ld_aligning_data & (((SC3L1)))) # (SD1_av_ld_aligning_data & (!SD1L667 & (SD1L849))) ) ) ) # ( !XE1_q_a[22] & ( !SD1L947 & ( (SD1_av_ld_aligning_data & (!SD1L667 & SD1L849)) ) ) );


--SD1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~23
SD1L333 = ( SD1L154 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L382)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[22])))) ) ) # ( !SD1L154 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L382))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[22])))) ) );


--SD1L948 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~3
SD1L948 = ( XE1_q_a[23] & ( SD1L949 & ( (!SD1_av_ld_aligning_data & (((SC3L1)))) # (SD1_av_ld_aligning_data & (!SD1L667 & (SD1L849))) ) ) ) # ( !XE1_q_a[23] & ( SD1L949 & ( (SD1_av_ld_aligning_data & (!SD1L667 & SD1L849)) ) ) ) # ( XE1_q_a[23] & ( !SD1L949 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( !XE1_q_a[23] & ( !SD1L949 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) );


--SD1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~24
SD1L334 = ( SD1L158 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L383)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[23])))) ) ) # ( !SD1L158 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L383))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[23])))) ) );


--XC1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

XC1_av_readdata_pre[8] = DFFEAS(XB1L66, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1
SD1L879 = ( XE1_q_a[8] & ( SD1L880 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( !XE1_q_a[8] & ( SD1L880 & ( (!SD1_av_ld_aligning_data) # ((SD1L849) # (SD1L667)) ) ) ) # ( XE1_q_a[8] & ( !SD1L880 & ( (!SD1_av_ld_aligning_data & (((SC3L1)))) # (SD1_av_ld_aligning_data & (!SD1L667 & (SD1L849))) ) ) ) # ( !XE1_q_a[8] & ( !SD1L880 & ( (SD1_av_ld_aligning_data & (!SD1L667 & SD1L849)) ) ) );


--FD1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]
FD1_src_data[24] = ( FD1L29 ) # ( !FD1L29 & ( (!SC2L1 & (SC3L1 & ((XE1_q_a[24])))) # (SC2L1 & (((SC3L1 & XE1_q_a[24])) # (XC4_av_readdata_pre[24]))) ) );


--SD1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~25
SD1L335 = ( SD1L162 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L384)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[24])))) ) ) # ( !SD1L162 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L384))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[24])))) ) );


--XC1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

XC1_av_readdata_pre[9] = DFFEAS(XB1_av_readdata[9], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25]
FD1_src_data[25] = ( XE1_q_a[25] & ( (((SC2L1 & XC4_av_readdata_pre[25])) # (FD1L28)) # (SC3L1) ) ) # ( !XE1_q_a[25] & ( ((SC2L1 & XC4_av_readdata_pre[25])) # (FD1L28) ) );


--SD1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~31
SD1L385 = (!SD1_E_src2[25] & ((!SD1_R_logic_op[1] & (!SD1_R_logic_op[0] & !SD1_E_src1[25])) # (SD1_R_logic_op[1] & ((SD1_E_src1[25]))))) # (SD1_E_src2[25] & (!SD1_R_logic_op[1] $ (((!SD1_R_logic_op[0]) # (!SD1_E_src1[25])))));


--SD1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~26
SD1L336 = ( SD1L166 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L385)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[25])))) ) ) # ( !SD1L166 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L385))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[25])))) ) );


--FD1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]
FD1_src_data[26] = ( FD1L26 & ( (!SC2L1 & (SC3L1 & ((XE1_q_a[26])))) # (SC2L1 & (((SC3L1 & XE1_q_a[26])) # (XC4_av_readdata_pre[26]))) ) ) # ( !FD1L26 );


--SD1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~27
SD1L337 = ( SD1L170 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L386)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[26])))) ) ) # ( !SD1L170 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L386))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[26])))) ) );


--XC4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

XC4_av_readdata_pre[27] = DFFEAS(VD1_readdata[27], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27]
FD1_src_data[27] = ( XE1_q_a[27] & ( (((SC2L1 & XC4_av_readdata_pre[27])) # (FD1L28)) # (SC3L1) ) ) # ( !XE1_q_a[27] & ( ((SC2L1 & XC4_av_readdata_pre[27])) # (FD1L28) ) );


--SD1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28
SD1L338 = ( SD1L174 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L387)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[27])))) ) ) # ( !SD1L174 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L387))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[27])))) ) );


--XC4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

XC4_av_readdata_pre[28] = DFFEAS(VD1_readdata[28], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28]
FD1_src_data[28] = ( XE1_q_a[28] & ( (((SC2L1 & XC4_av_readdata_pre[28])) # (FD1L28)) # (SC3L1) ) ) # ( !XE1_q_a[28] & ( ((SC2L1 & XC4_av_readdata_pre[28])) # (FD1L28) ) );


--SD1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~29
SD1L339 = ( SD1L178 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L388)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[28])))) ) ) # ( !SD1L178 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L388))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[28])))) ) );


--XC4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

XC4_av_readdata_pre[29] = DFFEAS(VD1_readdata[29], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]
FD1_src_data[29] = ( XE1_q_a[29] & ( (((SC2L1 & XC4_av_readdata_pre[29])) # (FD1L29)) # (SC3L1) ) ) # ( !XE1_q_a[29] & ( ((SC2L1 & XC4_av_readdata_pre[29])) # (FD1L29) ) );


--SD1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~30
SD1L340 = ( SD1L182 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L389)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[29])))) ) ) # ( !SD1L182 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L389))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[29])))) ) );


--XC4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

XC4_av_readdata_pre[30] = DFFEAS(VD1_readdata[30], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]
FD1_src_data[30] = ( XE1_q_a[30] & ( ((!FD1L26) # ((SC2L1 & XC4_av_readdata_pre[30]))) # (SC3L1) ) ) # ( !XE1_q_a[30] & ( (!FD1L26) # ((SC2L1 & XC4_av_readdata_pre[30])) ) );


--SD1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31
SD1L341 = ( SD1L186 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L390)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[30])))) ) ) # ( !SD1L186 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L390))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[30])))) ) );


--XC4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

XC4_av_readdata_pre[31] = DFFEAS(VD1_readdata[31], CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31]
FD1_src_data[31] = ( XE1_q_a[31] & ( (((SC2L1 & XC4_av_readdata_pre[31])) # (FD1L28)) # (SC3L1) ) ) # ( !XE1_q_a[31] & ( ((SC2L1 & XC4_av_readdata_pre[31])) # (FD1L28) ) );


--SD1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~32
SD1L342 = ( SD1L190 & ( (!SD1_R_ctrl_shift_rot & ((!SD1_R_ctrl_logic) # ((SD1L391)))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[31])))) ) ) # ( !SD1L190 & ( (!SD1_R_ctrl_shift_rot & (SD1_R_ctrl_logic & (SD1L391))) # (SD1_R_ctrl_shift_rot & (((SD1_E_shift_rot_result[31])))) ) );


--EC1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
EC1L44 = AMPP_FUNCTION(!A1L11, !A1L16, !A1L6);


--EC1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
EC1L81 = AMPP_FUNCTION(!A1L7, !EC1_td_shift[0], !EC1_state, !EC1_user_saw_rvalid, !EC1L44, !EC1_count[0]);


--EC1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

EC1_rdata[7] = AMPP_FUNCTION(CLOCK_50, MC1_q_b[7], !CC1_r_sync_rst, EC1L22);


--EC1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
EC1L70 = AMPP_FUNCTION(!EC1_count[9], !EC1_td_shift[10], !EC1_rdata[7]);


--XB1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

XB1_t_dav = DFFEAS(LC2_b_full, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

EC1_write_stalled = AMPP_FUNCTION(A1L13, EC1L96, !A1L5, EC1L97);


--EC1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
EC1L71 = AMPP_FUNCTION(!A1L7, !EC1_state, !EC1_count[1], !EC1_user_saw_rvalid, !EC1_td_shift[9]);


--EC1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

EC1_td_shift[2] = AMPP_FUNCTION(A1L13, EC1L73, !A1L5, EC1L57);


--EC1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
EC1L72 = AMPP_FUNCTION(!A1L7, !EC1_count[9], !A1L11, !EC1_write_stalled, !EC1L71, !EC1_td_shift[2]);


--EC1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
EC1L15 = AMPP_FUNCTION(!A1L7, !EC1_state, !A1L14, !A1L11, !EC1_count[8]);


--EC1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

EC1_rvalid0 = AMPP_FUNCTION(CLOCK_50, EC1L42, !CC1_r_sync_rst);


--CE1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

CE1_monitor_ready = DFFEAS(CE1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--NE1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
NE1L58 = ( KE1_MonDReg[1] & ( (!LE1L2 & ((!A1L20) # ((AE1_break_readreg[1])))) # (LE1L2 & (((NE1_sr[3])))) ) ) # ( !KE1_MonDReg[1] & ( (!LE1L2 & (A1L20 & ((AE1_break_readreg[1])))) # (LE1L2 & (((NE1_sr[3])))) ) );


--ME1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

ME1_jdo[0] = DFFEAS(NE1_sr[0], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

ME1_jdo[36] = DFFEAS(NE1_sr[36], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

ME1_jdo[37] = DFFEAS(NE1_sr[37], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--AE1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~0
AE1L29 = (ME1_ir[1] & (!ME1_ir[0] & ME1_enable_action_strobe));


--AE1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1
AE1L30 = (!ME1_jdo[36] & (!ME1_jdo[37] & AE1L29));


--ME1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
ME1_take_action_ocimem_b = (!ME1_ir[1] & (!ME1_ir[0] & (ME1_enable_action_strobe & ME1_jdo[35])));


--ME1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

ME1_jdo[3] = DFFEAS(NE1_sr[3], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--KE1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

KE1_jtag_ram_rd_d1 = DFFEAS(KE1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
KE1L89 = (!KE1_MonAReg[4] & (!KE1_MonAReg[3] & (KE1_MonAReg[2] & !KE1_jtag_ram_rd_d1)));


--KE1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
KE1L90 = ( KE1L89 & ( (!ME1_take_action_ocimem_b) # (ME1_jdo[3]) ) ) # ( !KE1L89 & ( (!ME1_take_action_ocimem_b & (((KE1_jtag_ram_rd_d1 & WE1_q_a[0])))) # (ME1_take_action_ocimem_b & (ME1_jdo[3])) ) );


--KE1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

KE1_jtag_rd_d1 = DFFEAS(KE1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
KE1L50 = ( KE1_jtag_rd_d1 & ( (((!ME1_enable_action_strobe) # (ME1_jdo[35])) # (ME1_ir[0])) # (ME1_ir[1]) ) ) # ( !KE1_jtag_rd_d1 & ( (!ME1_ir[1] & (!ME1_ir[0] & (ME1_enable_action_strobe & ME1_jdo[35]))) ) );


--CC1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

CC1_altera_reset_synchronizer_int_chain[1] = DFFEAS(CC1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CC1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

CC1_r_sync_rst_chain[3] = DFFEAS(CC1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CC1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
CC1L18 = (CC1_altera_reset_synchronizer_int_chain[2] & CC1_r_sync_rst_chain[3]);


--UC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5
UC2L29 = (SD1_d_writedata[11] & UC2_saved_grant[0]);


--SD1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

SD1_d_byteenable[1] = DFFEAS(SD1L392, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33]
UC2_src_data[33] = ((UC2_saved_grant[0] & SD1_d_byteenable[1])) # (UC2_saved_grant[1]);


--UC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6
UC2L30 = (SD1_d_writedata[12] & UC2_saved_grant[0]);


--UC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7
UC2L31 = (SD1_d_writedata[13] & UC2_saved_grant[0]);


--UC2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8
UC2L32 = (SD1_d_writedata[14] & UC2_saved_grant[0]);


--UC2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9
UC2L33 = (SD1_d_writedata[15] & UC2_saved_grant[0]);


--UC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10
UC2L34 = (SD1_d_writedata[16] & UC2_saved_grant[0]);


--SD1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

SD1_d_byteenable[2] = DFFEAS(SD1L393, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34]
UC2_src_data[34] = ((UC2_saved_grant[0] & SD1_d_byteenable[2])) # (UC2_saved_grant[1]);


--UC2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11
UC2L35 = (SD1_d_writedata[5] & UC2_saved_grant[0]);


--SD1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

SD1_R_ctrl_shift_logical = DFFEAS(SD1L243, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

SD1_R_ctrl_rot_right = DFFEAS(SD1_R_ctrl_rot_right_nxt, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L405 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
SD1L405 = (!SD1_R_ctrl_shift_logical & ((!SD1_R_ctrl_rot_right & ((SD1_E_shift_rot_result[31]))) # (SD1_R_ctrl_rot_right & (SD1_E_shift_rot_result[0]))));


--SD1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17
SD1L439 = (!SD1_R_ctrl_shift_rot_right & ((SD1L405))) # (SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[1]));


--SD1L490 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~0
SD1L490 = (SD1L722) # (SD1L721);


--SD1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
SD1L961 = (!SD1_av_ld_waiting_for_data & (SD1L357)) # (SD1_av_ld_waiting_for_data & ((!SD1L856)));


--SD1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~2
SD1L858 = (!SD1_av_ld_aligning_data & (SD1L856 & ((!SD1L232)))) # (SD1_av_ld_aligning_data & (((!SD1L857))));


--SD1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
SD1L854 = (!SD1L856 & (!SD1_av_ld_align_cycle[1] $ (!SD1_av_ld_align_cycle[0])));


--SD1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
SD1L853 = (!SD1L856 & !SD1_av_ld_align_cycle[0]);


--SD1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
SD1L197 = !SD1_E_shift_rot_cnt[4] $ (!SD1L404);


--SD1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
SD1L198 = !SD1_E_shift_rot_cnt[3] $ ((((SD1_E_shift_rot_cnt[0]) # (SD1_E_shift_rot_cnt[1])) # (SD1_E_shift_rot_cnt[2])));


--SD1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
SD1L199 = !SD1_E_shift_rot_cnt[2] $ (((SD1_E_shift_rot_cnt[0]) # (SD1_E_shift_rot_cnt[1])));


--SD1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
SD1L200 = !SD1_E_shift_rot_cnt[1] $ (SD1_E_shift_rot_cnt[0]);


--SD1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~6
SD1L647 = (!SD1L662 & ((!SD1L664 & ((SD1L2))) # (SD1L664 & (SD1L62))));


--UC2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12
UC2L36 = (SD1_d_writedata[6] & UC2_saved_grant[0]);


--SD1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
SD1L626 = ( XE1_q_a[27] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[27])) # (SC3L2))) ) ) # ( !XE1_q_a[27] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[27])) ) );


--SD1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
SD1L627 = ( XE1_q_a[28] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[28])) # (SC3L2))) ) ) # ( !XE1_q_a[28] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[28])) ) );


--SD1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
SD1L628 = ( XE1_q_a[29] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[29])) # (SC3L2))) ) ) # ( !XE1_q_a[29] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[29])) ) );


--SD1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
SD1L629 = ( XE1_q_a[30] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[30])) # (SC3L2))) ) ) # ( !XE1_q_a[30] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[30])) ) );


--SD1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
SD1L630 = ( XE1_q_a[31] & ( (!SD1L1012 & (((SC2L2 & XC4_av_readdata_pre[31])) # (SC3L2))) ) ) # ( !XE1_q_a[31] & ( (SC2L2 & (!SD1L1012 & XC4_av_readdata_pre[31])) ) );


--UC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13
UC2L37 = (SD1_d_writedata[8] & UC2_saved_grant[0]);


--SD1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
SD1L741 = ( SD1_D_iw[7] & ( (!SD1_R_ctrl_hi_imm16 & (!SD1_R_ctrl_force_src2_zero & ((!SD1L745) # (XD2_q_b[1])))) ) ) # ( !SD1_D_iw[7] & ( (XD2_q_b[1] & (SD1L745 & (!SD1_R_ctrl_hi_imm16 & !SD1_R_ctrl_force_src2_zero))) ) );


--SD1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~7
SD1L648 = (!SD1L662 & ((!SD1L664 & ((SD1L6))) # (SD1L664 & (SD1L66))));


--UC2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14
UC2L38 = (SD1_d_writedata[7] & UC2_saved_grant[0]);


--UC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15
UC2L39 = (SD1_d_writedata[9] & UC2_saved_grant[0]);


--SD1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~8
SD1L649 = (!SD1L662 & ((!SD1L664 & ((SD1L10))) # (SD1L664 & (SD1L70))));


--UC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16
UC2L40 = (SD1_d_writedata[10] & UC2_saved_grant[0]);


--SD1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~9
SD1L650 = (!SD1L662 & ((!SD1L664 & ((SD1L14))) # (SD1L664 & (SD1L74))));


--SD1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~10
SD1L651 = (!SD1L662 & ((!SD1L664 & ((SD1L18))) # (SD1L664 & (SD1L78))));


--SD1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11
SD1L652 = (!SD1L662 & ((!SD1L664 & ((SD1L22))) # (SD1L664 & (SD1L82))));


--SD1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~12
SD1L653 = (!SD1L662 & ((!SD1L664 & ((SD1L26))) # (SD1L664 & (SD1L86))));


--SD1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~13
SD1L654 = (!SD1L662 & ((!SD1L664 & ((SD1L30))) # (SD1L664 & (SD1L90))));


--UC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17
UC2L41 = (SD1_d_writedata[17] & UC2_saved_grant[0]);


--UC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18
UC2L42 = (SD1_d_writedata[18] & UC2_saved_grant[0]);


--UC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19
UC2L43 = (SD1_d_writedata[20] & UC2_saved_grant[0]);


--UC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20
UC2L44 = (SD1_d_writedata[19] & UC2_saved_grant[0]);


--UC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21
UC2L45 = (SD1_d_writedata[21] & UC2_saved_grant[0]);


--SD1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18
SD1L457 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[17])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[19])));


--SD1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
SD1L212 = (!SD1L211) # ((SD1L552 & ((SD1L213) # (SD1L238))));


--SD1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
SD1L209 = ( SD1_D_iw[16] & ( SD1L552 & ( (!SD1_D_iw[12] & (SD1_D_iw[13] & (!SD1_D_iw[14] & SD1_D_iw[15]))) ) ) );


--SD1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
SD1L251 = (SD1L552 & (((SD1L579) # (SD1L578)) # (SD1L577)));


--SD1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
SD1L252 = (((SD1L222) # (SD1L251)) # (SD1_D_op_bret)) # (SD1_D_op_eret);


--NE1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

NE1_sr[34] = DFFEAS(NE1L60, A1L39,  ,  , NE1L42,  ,  ,  ,  );


--ME1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

ME1_update_jdo_strobe = DFFEAS(ME1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ME1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

ME1_jxuir = DFFEAS(ME1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--NE1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

NE1_sr[35] = DFFEAS(NE1L61, A1L39,  ,  ,  ,  ,  ,  ,  );


--SD1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~14
SD1L661 = ((!SD1L664 & ((SD1L58))) # (SD1L664 & (SD1L118))) # (SD1L662);


--XB1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

XB1_read_0 = DFFEAS(XB1L76, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~2
SD1L731 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[24]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[14])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[24] & ((!SD1_R_src2_use_imm)))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[14])))) ) );


--SD1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~3
SD1L730 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[23]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[13])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[23] & ((!SD1_R_src2_use_imm)))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[13])))) ) );


--SD1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~4
SD1L738 = ( !SD1L739 & ( (!SD1_R_src2_use_imm & ((!SD1_R_ctrl_hi_imm16 & (XD2_q_b[31])) # (SD1_R_ctrl_hi_imm16 & ((SD1_D_iw[21]))))) # (SD1_R_src2_use_imm & (((SD1_D_iw[21])))) ) );


--SD1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~5
SD1L737 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[30]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[20])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[30] & (!SD1_R_src2_use_imm))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[20])))) ) );


--SD1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~6
SD1L736 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[29]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[19])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[29] & (!SD1_R_src2_use_imm))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[19])))) ) );


--SD1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~7
SD1L735 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[28]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[18])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[28] & (!SD1_R_src2_use_imm))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[18])))) ) );


--SD1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~8
SD1L734 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[27]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[17])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[27] & (!SD1_R_src2_use_imm))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[17])))) ) );


--SD1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~9
SD1L733 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[26]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[16])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[26] & ((!SD1_R_src2_use_imm)))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[16])))) ) );


--SD1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~10
SD1L732 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[25]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[15])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[25] & ((!SD1_R_src2_use_imm)))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[15])))) ) );


--SD1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~11
SD1L725 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[18]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[8])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[18] & (!SD1_R_src2_use_imm))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[8])))) ) );


--SD1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~12
SD1L724 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[17]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[7])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[17] & (!SD1_R_src2_use_imm))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[7])))) ) );


--SD1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~13
SD1L727 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[20]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[10])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[20] & (!SD1_R_src2_use_imm))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[10])))) ) );


--SD1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~14
SD1L726 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[19]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[9])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[19] & (!SD1_R_src2_use_imm))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[9])))) ) );


--SD1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
SD1L740 = ( !SD1_R_ctrl_force_src2_zero & ( (!SD1_R_ctrl_hi_imm16 & ((!SD1L745 & ((SD1_D_iw[6]))) # (SD1L745 & (XD2_q_b[0])))) ) );


--SD1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~15
SD1L729 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[22]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[12])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[22] & ((!SD1_R_src2_use_imm)))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[12])))) ) );


--SD1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~16
SD1L728 = ( SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (((SD1_R_src2_use_imm)) # (XD2_q_b[21]))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[11])))) ) ) # ( !SD1_D_iw[21] & ( (!SD1_R_ctrl_hi_imm16 & (XD2_q_b[21] & ((!SD1_R_src2_use_imm)))) # (SD1_R_ctrl_hi_imm16 & (((SD1_D_iw[11])))) ) );


--SD1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
SD1L797 = (!SD1L597 & (((SD1_W_estatus_reg)))) # (SD1L597 & ((!SD1_R_ctrl_wrctl_inst & ((SD1_W_estatus_reg))) # (SD1_R_ctrl_wrctl_inst & (SD1_E_src1[0]))));


--SD1L801 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
SD1L801 = (SD1_E_valid_from_R & (SD1_D_iw[6] & (SD1L598 & SD1_R_ctrl_wrctl_inst)));


--UC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22
UC2L46 = (SD1_d_writedata[22] & UC2_saved_grant[0]);


--UC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23
UC2L47 = (SD1_d_writedata[23] & UC2_saved_grant[0]);


--UC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24
UC2L48 = (SD1_d_writedata[24] & UC2_saved_grant[0]);


--SD1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

SD1_d_byteenable[3] = DFFEAS(SD1L394, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35]
UC2_src_data[35] = ((UC2_saved_grant[0] & SD1_d_byteenable[3])) # (UC2_saved_grant[1]);


--UC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25
UC2L49 = (SD1_d_writedata[25] & UC2_saved_grant[0]);


--UC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26
UC2L50 = (SD1_d_writedata[26] & UC2_saved_grant[0]);


--XB1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

XB1_ac = DFFEAS(XB1L63, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

ZD1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !CC1_r_sync_rst,  , ZD1L12,  ,  ,  ,  );


--VD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

VD1_address[0] = DFFEAS(UC1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

VD1_address[3] = DFFEAS(UC1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

VD1_address[2] = DFFEAS(UC1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

VD1_address[1] = DFFEAS(UC1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

VD1_address[7] = DFFEAS(UC1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

VD1_address[6] = DFFEAS(UC1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

VD1_address[5] = DFFEAS(UC1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

VD1_address[4] = DFFEAS(UC1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
ZD1L1 = ( !VD1_address[4] & ( (VD1_address[8] & (!VD1_address[7] & (!VD1_address[6] & !VD1_address[5]))) ) );


--ZD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
ZD1L2 = (!VD1_address[3] & (!VD1_address[2] & (!VD1_address[1] & ZD1L1)));


--ZD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
ZD1L9 = (ZD1_oci_ienable[31] & (VD1_address[0] & ZD1L2));


--YE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

YE2_altera_reset_synchronizer_int_chain_out = DFFEAS(YE2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CC1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
CC1L9 = (!CC1_r_sync_rst_chain[2]) # (YE2_altera_reset_synchronizer_int_chain_out);


--SD1L395 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
SD1L395 = (!SD1L229 & (((!SD1L122 & !SD1L126)) # (SD1L231))) # (SD1L229 & ((!SD1L231) # ((!SD1L122))));


--SD1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17
SD1L582 = ( !SD1_D_iw[15] & ( SD1_D_iw[16] & ( (!SD1_D_iw[11] & (SD1_D_iw[12] & (SD1_D_iw[13] & SD1_D_iw[14]))) ) ) );


--SD1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
SD1_D_op_wrctl = (SD1L552 & SD1L582);


--VD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

VD1_writedata[1] = DFFEAS(UC1L20, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

VD1_debugaccess = DFFEAS(UC1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
KE1L161 = (VD1_write & VD1_debugaccess);


--ZD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
ZD1L12 = ( ZD1L1 & ( KE1L161 & ( (VD1_address[0] & (!VD1_address[3] & (!VD1_address[2] & !VD1_address[1]))) ) ) );


--LC1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

LC1_b_full = DFFEAS(LC1L4, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

PC1_counter_reg_bit[3] = DFFEAS(PC1_counter_comb_bita3, CLOCK_50, !CC1_r_sync_rst,  , LC1L1,  ,  ,  ,  );


--PC1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

PC1_counter_reg_bit[0] = DFFEAS(PC1_counter_comb_bita0, CLOCK_50, !CC1_r_sync_rst,  , LC1L1,  ,  ,  ,  );


--PC1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

PC1_counter_reg_bit[2] = DFFEAS(PC1_counter_comb_bita2, CLOCK_50, !CC1_r_sync_rst,  , LC1L1,  ,  ,  ,  );


--PC1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

PC1_counter_reg_bit[1] = DFFEAS(PC1_counter_comb_bita1, CLOCK_50, !CC1_r_sync_rst,  , LC1L1,  ,  ,  ,  );


--XB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
XB1L57 = (PC1_counter_reg_bit[3] & (((PC1_counter_reg_bit[1]) # (PC1_counter_reg_bit[2])) # (PC1_counter_reg_bit[0])));


--PC1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

PC1_counter_reg_bit[5] = DFFEAS(PC1_counter_comb_bita5, CLOCK_50, !CC1_r_sync_rst,  , LC1L1,  ,  ,  ,  );


--PC1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

PC1_counter_reg_bit[4] = DFFEAS(PC1_counter_comb_bita4, CLOCK_50, !CC1_r_sync_rst,  , LC1L1,  ,  ,  ,  );


--XB1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
XB1L58 = (!LC1_b_full & (!XB1L57 & (!PC1_counter_reg_bit[5] & !PC1_counter_reg_bit[4])));


--XB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
XB1L80 = ( XB1L69 & ( (SD1_W_alu_result[2] & (XB1L64 & (!XB1_av_waitrequest & AD1L5))) ) );


--LC2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

LC2_b_non_empty = DFFEAS(LC2L9, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

EC1L52Q = AMPP_FUNCTION(CLOCK_50, EC1L51, !CC1_r_sync_rst);


--XB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
XB1L83 = (!XB1_pause_irq & (((LC2_b_non_empty & EC1L52Q)))) # (XB1_pause_irq & ((!XB1_read_0) # ((LC2_b_non_empty & EC1L52Q))));


--PC2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

PC2_counter_reg_bit[0] = DFFEAS(PC2_counter_comb_bita0, CLOCK_50, !CC1_r_sync_rst,  , LC2L3,  ,  ,  ,  );


--XB1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
XB1L59 = (XB1L18 & (((XB1L26) # (XB1L22)) # (PC2_counter_reg_bit[0])));


--XB1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
XB1L60 = ( !XB1L59 & ( (!XB1L2 & (!XB1L6 & (!XB1L10 & !XB1L14))) ) );


--VD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

VD1_writedata[0] = DFFEAS(UC1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ME1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

ME1_jdo[19] = DFFEAS(NE1_sr[19], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

ME1_jdo[18] = DFFEAS(NE1_sr[18], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--CE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
CE1L2 = ((CE1_break_on_reset & !ME1_jdo[18])) # (ME1_jdo[19]);


--QE1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

QE1_din_s1 = DFFEAS(CC1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

VD1_writedata[3] = DFFEAS(UC1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
ZD1L13 = (!VD1_address[0] & (ZD1L2 & KE1L161));


--ZD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
ZD1L11 = (!ZD1L13 & (ZD1_oci_single_step_mode)) # (ZD1L13 & ((VD1_writedata[3])));


--CE1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

CE1_monitor_error = DFFEAS(CE1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
VD1L51 = ( ZD1L2 & ( CE1_monitor_error & ( (!VD1_address[8] & (((WE1_q_a[0])))) # (VD1_address[8] & ((!ZD1_oci_ienable[0]) # ((!VD1_address[0])))) ) ) ) # ( !ZD1L2 & ( CE1_monitor_error & ( (!VD1_address[8] & WE1_q_a[0]) ) ) ) # ( ZD1L2 & ( !CE1_monitor_error & ( (!VD1_address[8] & (((WE1_q_a[0])))) # (VD1_address[8] & (!ZD1_oci_ienable[0] & ((VD1_address[0])))) ) ) ) # ( !ZD1L2 & ( !CE1_monitor_error & ( (!VD1_address[8] & WE1_q_a[0]) ) ) );


--VD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
VD1L52 = ( ZD1L2 & ( WE1_q_a[1] & ( (!VD1_address[8]) # ((!VD1_address[0] & ((CE1_monitor_ready))) # (VD1_address[0] & (!ZD1_oci_ienable[1]))) ) ) ) # ( !ZD1L2 & ( WE1_q_a[1] & ( !VD1_address[8] ) ) ) # ( ZD1L2 & ( !WE1_q_a[1] & ( (VD1_address[8] & ((!VD1_address[0] & ((CE1_monitor_ready))) # (VD1_address[0] & (!ZD1_oci_ienable[1])))) ) ) );


--CE1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

CE1_monitor_go = DFFEAS(CE1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
VD1L53 = (ZD1L2 & ((!VD1_address[0] & ((CE1_monitor_go))) # (VD1_address[0] & (ZD1_oci_ienable[31]))));


--VD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
VD1L54 = (ZD1L2 & ((!VD1_address[0] & (ZD1_oci_single_step_mode)) # (VD1_address[0] & ((ZD1_oci_ienable[31])))));


--XB1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

XB1_woverflow = DFFEAS(XB1L91, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

XB1_rvalid = DFFEAS(XB1L88, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

PC2_counter_reg_bit[1] = DFFEAS(PC2_counter_comb_bita1, CLOCK_50, !CC1_r_sync_rst,  , LC2L3,  ,  ,  ,  );


--PC2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

PC2_counter_reg_bit[2] = DFFEAS(PC2_counter_comb_bita2, CLOCK_50, !CC1_r_sync_rst,  , LC2L3,  ,  ,  ,  );


--PC2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

PC2_counter_reg_bit[3] = DFFEAS(PC2_counter_comb_bita3, CLOCK_50, !CC1_r_sync_rst,  , LC2L3,  ,  ,  ,  );


--SD1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~19
SD1L458 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[18])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[20])));


--PC2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

PC2_counter_reg_bit[4] = DFFEAS(PC2_counter_comb_bita4, CLOCK_50, !CC1_r_sync_rst,  , LC2L3,  ,  ,  ,  );


--SD1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~20
SD1L459 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[19])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[21])));


--PC2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

PC2_counter_reg_bit[5] = DFFEAS(PC2_counter_comb_bita5, CLOCK_50, !CC1_r_sync_rst,  , LC2L3,  ,  ,  ,  );


--SD1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~21
SD1L460 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[20])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[22])));


--LC2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

LC2_b_full = DFFEAS(LC2L7, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SD1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~22
SD1L461 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[21])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[23])));


--SD1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~23
SD1L462 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[22])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[24])));


--SD1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~24
SD1L463 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[23])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[25])));


--SD1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~25
SD1L464 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[24])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[26])));


--SD1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~26
SD1L465 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[25])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[27])));


--UC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27
UC2L51 = (SD1_d_writedata[27] & UC2_saved_grant[0]);


--SD1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~27
SD1L466 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[26])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[28])));


--UC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28
UC2L52 = (SD1_d_writedata[28] & UC2_saved_grant[0]);


--SD1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~28
SD1L467 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[27])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[29])));


--UC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29
UC2L53 = (SD1_d_writedata[29] & UC2_saved_grant[0]);


--SD1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29
SD1L468 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[28])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[30])));


--UC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30
UC2L54 = (SD1_d_writedata[30] & UC2_saved_grant[0]);


--SD1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~30
SD1L469 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[29])) # (SD1_R_ctrl_shift_rot_right & ((SD1_E_shift_rot_result[31])));


--UC2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31
UC2L55 = (SD1_d_writedata[31] & UC2_saved_grant[0]);


--SD1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~31
SD1L470 = (!SD1_R_ctrl_shift_rot_right & (SD1_E_shift_rot_result[30])) # (SD1_R_ctrl_shift_rot_right & ((SD1L405)));


--SD1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

SD1_E_invert_arith_src_msb = DFFEAS(SD1L356, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

XB1_r_val = DFFEAS(XB1_rd_wfifo, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

EC1_r_ena1 = AMPP_FUNCTION(CLOCK_50, EC1L41, !CC1_r_sync_rst);


--EC1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
EC1L22 = AMPP_FUNCTION(!XB1_r_val, !EC1_r_ena1);


--EC1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
EC1L96 = AMPP_FUNCTION(!A1L14, !EC1_tck_t_dav, !EC1_td_shift[10], !EC1_write_stalled);


--EC1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
EC1L97 = AMPP_FUNCTION(!A1L7, !EC1_state, !EC1_count[1], !A1L11, !A1L16, !A1L6);


--EC1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

EC1_rdata[0] = AMPP_FUNCTION(CLOCK_50, MC1_q_b[0], !CC1_r_sync_rst, EC1L22);


--EC1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

EC1_td_shift[3] = AMPP_FUNCTION(A1L13, EC1L74, !A1L5, EC1L57);


--EC1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
EC1L73 = AMPP_FUNCTION(!A1L7, !EC1_count[9], !A1L11, !EC1L71, !EC1_rdata[0], !EC1_td_shift[3]);


--EC1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
EC1L41 = AMPP_FUNCTION(!EC1_rvalid0, !XB1_r_val, !EC1_r_ena1);


--EC1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

EC1_read_req = AMPP_FUNCTION(A1L13, EC1_td_shift[9], !A1L5, EC1L97);


--EC1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

EC1_read1 = AMPP_FUNCTION(CLOCK_50, EC1_read, !CC1_r_sync_rst);


--EC1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

EC1_read2 = AMPP_FUNCTION(CLOCK_50, EC1_read1, !CC1_r_sync_rst);


--EC1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

EC1_rst2 = AMPP_FUNCTION(CLOCK_50, EC1_rst1, !CC1_r_sync_rst);


--EC1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
EC1L42 = AMPP_FUNCTION(!EC1_user_saw_rvalid, !EC1L41, !EC1_read_req, !EC1_read1, !EC1_read2, !EC1_rst2);


--ME1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

ME1_jdo[25] = DFFEAS(NE1_sr[25], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--CE1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
CE1L10 = ( ME1_jdo[25] & ( (!ME1_take_action_ocimem_a & (((ZD1L13 & VD1_writedata[0])) # (CE1_monitor_ready))) ) ) # ( !ME1_jdo[25] & ( ((ZD1L13 & VD1_writedata[0])) # (CE1_monitor_ready) ) );


--NE1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
NE1L59 = ( KE1_MonDReg[2] & ( (!LE1L2 & ((!A1L20) # ((AE1_break_readreg[2])))) # (LE1L2 & (((NE1_sr[4])))) ) ) # ( !KE1_MonDReg[2] & ( (!LE1L2 & (A1L20 & ((AE1_break_readreg[2])))) # (LE1L2 & (((NE1_sr[4])))) ) );


--ME1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

ME1_jdo[1] = DFFEAS(NE1_sr[1], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

ME1_jdo[4] = DFFEAS(NE1_sr[4], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--KE1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~3
KE1L84 = (!ME1_take_action_ocimem_b & !KE1_jtag_ram_rd_d1);


--NE1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

NE1_sr[36] = DFFEAS(NE1L66, A1L39,  ,  , NE1L53,  ,  ,  ,  );


--NE1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

NE1_sr[37] = DFFEAS(NE1L67, A1L39,  ,  , NE1L53,  ,  ,  ,  );


--KE1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

KE1_jtag_ram_rd = DFFEAS(KE1L111, CLOCK_50,  ,  , !ME1_take_action_ocimem_b,  ,  ,  ,  );


--KE1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

KE1_jtag_ram_wr = DFFEAS(KE1L113, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1
KE1L162 = ( KE1_jtag_ram_wr & ( ((VD1_write & (!VD1_address[8] & VD1_debugaccess))) # (KE1_jtag_ram_access) ) ) # ( !KE1_jtag_ram_wr & ( (VD1_write & (!VD1_address[8] & (!KE1_jtag_ram_access & VD1_debugaccess))) ) );


--KE1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
KE1_ociram_reset_req = (!CC1_r_early_rst) # (KE1_jtag_ram_access);


--KE1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
KE1L129 = (!KE1_jtag_ram_access & ((VD1_writedata[0]))) # (KE1_jtag_ram_access & (KE1_MonDReg[0]));


--KE1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
KE1L116 = (!KE1_jtag_ram_access & ((VD1_address[0]))) # (KE1_jtag_ram_access & (KE1_MonAReg[2]));


--KE1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
KE1L117 = (!KE1_jtag_ram_access & ((VD1_address[1]))) # (KE1_jtag_ram_access & (KE1_MonAReg[3]));


--KE1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
KE1L118 = (!KE1_jtag_ram_access & ((VD1_address[2]))) # (KE1_jtag_ram_access & (KE1_MonAReg[4]));


--KE1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
KE1L119 = (!KE1_jtag_ram_access & ((VD1_address[3]))) # (KE1_jtag_ram_access & (KE1_MonAReg[5]));


--KE1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
KE1L120 = (!KE1_jtag_ram_access & ((VD1_address[4]))) # (KE1_jtag_ram_access & (KE1_MonAReg[6]));


--KE1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
KE1L121 = (!KE1_jtag_ram_access & ((VD1_address[5]))) # (KE1_jtag_ram_access & (KE1_MonAReg[7]));


--KE1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
KE1L122 = (!KE1_jtag_ram_access & ((VD1_address[6]))) # (KE1_jtag_ram_access & (KE1_MonAReg[8]));


--KE1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
KE1L123 = (!KE1_jtag_ram_access & ((VD1_address[7]))) # (KE1_jtag_ram_access & (KE1_MonAReg[9]));


--VD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

VD1_byteenable[0] = DFFEAS(UC1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
KE1L124 = (VD1_byteenable[0]) # (KE1_jtag_ram_access);


--ME1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

ME1_jdo[28] = DFFEAS(NE1_sr[28], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

ME1_jdo[27] = DFFEAS(NE1_sr[27], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

ME1_jdo[26] = DFFEAS(NE1_sr[26], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--KE1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

KE1_jtag_rd = DFFEAS(ME1L50, CLOCK_50,  ,  , !ME1_take_action_ocimem_b,  ,  ,  ,  );


--CC1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

CC1_altera_reset_synchronizer_int_chain[0] = DFFEAS(YE1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1
SD1L392 = (!SD1L229 & (((!SD1L122 & SD1L126)) # (SD1L231))) # (SD1L229 & ((!SD1L231) # ((!SD1L122))));


--SD1L393 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2
SD1L393 = (!SD1L229 & (((SD1L122 & !SD1L126)) # (SD1L231))) # (SD1L229 & ((!SD1L231) # ((SD1L122))));


--SD1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1
SD1L243 = (SD1L552 & (((SD1L242) # (SD1L567)) # (SD1L565)));


--SD1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
SD1_R_ctrl_rot_right_nxt = (SD1L566 & SD1L552);


--NE1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
NE1L4 = (!A1L19 & !A1L20);


--NE1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
NE1L60 = (!LE1L2 & (NE1L4 & ((CE1_monitor_error)))) # (LE1L2 & (((NE1_sr[35]))));


--NE1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~14
NE1L42 = ( A1L19 & ( A1L20 & ( (A1L32 & (!A1L43 & A1L18)) ) ) ) # ( !A1L19 & ( A1L20 & ( (!A1L43 & (A1L18 & ((A1L23) # (A1L32)))) ) ) ) # ( A1L19 & ( !A1L20 & ( (!A1L43 & (A1L18 & ((A1L23) # (A1L32)))) ) ) ) # ( !A1L19 & ( !A1L20 & ( (!A1L43 & (A1L18 & ((A1L23) # (A1L32)))) ) ) );


--ME1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

ME1_sync2_udr = DFFEAS(QE4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QE4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

QE4_dreg[0] = DFFEAS(QE4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ME1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
ME1L53 = (!ME1_sync2_udr & QE4_dreg[0]);


--ME1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

ME1_sync2_uir = DFFEAS(QE5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QE5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

QE5_dreg[0] = DFFEAS(QE5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ME1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
ME1L45 = (!ME1_sync2_uir & QE5_dreg[0]);


--LE1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
LE1_virtual_state_cdr = (!A1L43 & (A1L18 & A1L23));


--NE1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

NE1_DRsize.100 = DFFEAS(NE1L4, A1L39,  ,  , LE1_virtual_state_uir,  ,  ,  ,  );


--NE1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~15
NE1L61 = ( NE1L98 & ( (!LE1L2) # ((!NE1_DRsize.100 & ((NE1_sr[36]))) # (NE1_DRsize.100 & (A1L41))) ) ) # ( !NE1L98 & ( (LE1L2 & ((!NE1_DRsize.100 & ((NE1_sr[36]))) # (NE1_DRsize.100 & (A1L41)))) ) );


--NE1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
NE1L62 = ( KE1_MonDReg[16] & ( (!LE1L2 & ((!A1L20) # ((AE1_break_readreg[16])))) # (LE1L2 & (((NE1_sr[18])))) ) ) # ( !KE1_MonDReg[16] & ( (!LE1L2 & (A1L20 & ((AE1_break_readreg[16])))) # (LE1L2 & (((NE1_sr[18])))) ) );


--NE1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~17
NE1L43 = ( !A1L20 & ( (A1L19 & ((!A1L32) # ((!A1L18) # (A1L43)))) ) );


--EC1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

EC1L50Q = AMPP_FUNCTION(CLOCK_50, EC1L49, !CC1_r_sync_rst);


--XB1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
XB1_wr_rfifo = (!LC2_b_full & EC1L50Q);


--XB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
XB1L74 = (!SD1_W_alu_result[2] & (SD1_d_read & !ZC1_read_accepted));


--XB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
XB1L75 = ( XB1L74 & ( (!XB1_av_waitrequest & (AD1L5 & (XB1L69 & LC2_b_non_empty))) ) );


--EC1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

EC1_wdata[0] = AMPP_FUNCTION(A1L13, A1L14, !A1L5, EC1L97);


--NC4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

NC4_counter_reg_bit[0] = DFFEAS(NC4_counter_comb_bita0, CLOCK_50, !CC1_r_sync_rst,  , XB1_wr_rfifo,  ,  ,  ,  );


--NC4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

NC4_counter_reg_bit[1] = DFFEAS(NC4_counter_comb_bita1, CLOCK_50, !CC1_r_sync_rst,  , XB1_wr_rfifo,  ,  ,  ,  );


--NC4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

NC4_counter_reg_bit[2] = DFFEAS(NC4_counter_comb_bita2, CLOCK_50, !CC1_r_sync_rst,  , XB1_wr_rfifo,  ,  ,  ,  );


--NC4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

NC4_counter_reg_bit[3] = DFFEAS(NC4_counter_comb_bita3, CLOCK_50, !CC1_r_sync_rst,  , XB1_wr_rfifo,  ,  ,  ,  );


--NC4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

NC4_counter_reg_bit[4] = DFFEAS(NC4_counter_comb_bita4, CLOCK_50, !CC1_r_sync_rst,  , XB1_wr_rfifo,  ,  ,  ,  );


--NC4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

NC4_counter_reg_bit[5] = DFFEAS(NC4_counter_comb_bita5, CLOCK_50, !CC1_r_sync_rst,  , XB1_wr_rfifo,  ,  ,  ,  );


--NC3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

NC3_counter_reg_bit[0] = DFFEAS(NC3_counter_comb_bita0, CLOCK_50, !CC1_r_sync_rst,  , XB1L75,  ,  ,  ,  );


--NC3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

NC3_counter_reg_bit[1] = DFFEAS(NC3_counter_comb_bita1, CLOCK_50, !CC1_r_sync_rst,  , XB1L75,  ,  ,  ,  );


--NC3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

NC3_counter_reg_bit[2] = DFFEAS(NC3_counter_comb_bita2, CLOCK_50, !CC1_r_sync_rst,  , XB1L75,  ,  ,  ,  );


--NC3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

NC3_counter_reg_bit[3] = DFFEAS(NC3_counter_comb_bita3, CLOCK_50, !CC1_r_sync_rst,  , XB1L75,  ,  ,  ,  );


--NC3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

NC3_counter_reg_bit[4] = DFFEAS(NC3_counter_comb_bita4, CLOCK_50, !CC1_r_sync_rst,  , XB1L75,  ,  ,  ,  );


--NC3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

NC3_counter_reg_bit[5] = DFFEAS(NC3_counter_comb_bita5, CLOCK_50, !CC1_r_sync_rst,  , XB1L75,  ,  ,  ,  );


--XB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
XB1L76 = (!XB1_av_waitrequest & (AD1L5 & (XB1L69 & XB1L74)));


--SD1L394 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3
SD1L394 = (!SD1L229 & (((SD1L122 & SD1L126)) # (SD1L231))) # (SD1L229 & ((!SD1L231) # ((SD1L122))));


--EC1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

EC1_wdata[2] = AMPP_FUNCTION(A1L13, EC1_td_shift[6], !A1L5, EC1L86);


--XB1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
XB1L62 = (!EC1L52Q & !EC1L50Q);


--XB1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~1
XB1L63 = ( XB1_ac & ( XB1L62 & ( (!SD1_W_alu_result[2]) # ((!XB1L64) # ((!SD1_d_writedata[10]) # (!XB1L70))) ) ) ) # ( XB1_ac & ( !XB1L62 ) ) # ( !XB1_ac & ( !XB1L62 ) );


--UC1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]
UC1_src_data[38] = (!SD1_W_alu_result[2] & (((SD1_F_pc[0] & UC1_saved_grant[1])))) # (SD1_W_alu_result[2] & (((SD1_F_pc[0] & UC1_saved_grant[1])) # (UC1_saved_grant[0])));


--UC1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]
UC1_src_data[41] = (!SD1_W_alu_result[5] & (((UC1_saved_grant[1] & SD1_F_pc[3])))) # (SD1_W_alu_result[5] & (((UC1_saved_grant[1] & SD1_F_pc[3])) # (UC1_saved_grant[0])));


--UC1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]
UC1_src_data[40] = (!SD1_W_alu_result[4] & (((SD1_F_pc[2] & UC1_saved_grant[1])))) # (SD1_W_alu_result[4] & (((SD1_F_pc[2] & UC1_saved_grant[1])) # (UC1_saved_grant[0])));


--UC1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]
UC1_src_data[39] = (!SD1_W_alu_result[3] & (((SD1_F_pc[1] & UC1_saved_grant[1])))) # (SD1_W_alu_result[3] & (((SD1_F_pc[1] & UC1_saved_grant[1])) # (UC1_saved_grant[0])));


--UC1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]
UC1_src_data[45] = (!SD1_W_alu_result[9] & (((UC1_saved_grant[1] & SD1_F_pc[7])))) # (SD1_W_alu_result[9] & (((UC1_saved_grant[1] & SD1_F_pc[7])) # (UC1_saved_grant[0])));


--UC1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]
UC1_src_data[44] = (!SD1_W_alu_result[8] & (((UC1_saved_grant[1] & SD1_F_pc[6])))) # (SD1_W_alu_result[8] & (((UC1_saved_grant[1] & SD1_F_pc[6])) # (UC1_saved_grant[0])));


--UC1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]
UC1_src_data[43] = (!SD1_W_alu_result[7] & (((UC1_saved_grant[1] & SD1_F_pc[5])))) # (SD1_W_alu_result[7] & (((UC1_saved_grant[1] & SD1_F_pc[5])) # (UC1_saved_grant[0])));


--UC1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]
UC1_src_data[42] = (!SD1_W_alu_result[6] & (((UC1_saved_grant[1] & SD1_F_pc[4])))) # (SD1_W_alu_result[6] & (((UC1_saved_grant[1] & SD1_F_pc[4])) # (UC1_saved_grant[0])));


--KE1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

KE1_MonDReg[4] = DFFEAS(KE1L91, CLOCK_50,  ,  , KE1L50,  ,  ,  ,  );


--VD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

VD1_writedata[4] = DFFEAS(UC1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~1
KE1L133 = (!KE1_jtag_ram_access & ((VD1_writedata[4]))) # (KE1_jtag_ram_access & (KE1_MonDReg[4]));


--YE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

YE2_altera_reset_synchronizer_int_chain[0] = DFFEAS(YE2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0
UC1L20 = (SD1_d_writedata[1] & UC1_saved_grant[0]);


--UC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1
UC1L21 = (UC1_saved_grant[0] & SD1_hbreak_enabled);


--LC1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

LC1_b_non_empty = DFFEAS(LC1L8, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_rd_wfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rd_wfifo
XB1_rd_wfifo = (!EC1_rvalid0 & (LC1_b_non_empty & ((!XB1_r_val) # (!EC1_r_ena1))));


--XB1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

XB1_fifo_wr = DFFEAS(XB1L78, CLOCK_50, !CC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
LC1L3 = ( XB1_fifo_wr & ( (PC1_counter_reg_bit[3] & (PC1_counter_reg_bit[5] & (PC1_counter_reg_bit[4] & LC1_b_non_empty))) ) );


--LC1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
LC1L4 = ( !XB1_rd_wfifo & ( LC1L3 & ( ((PC1_counter_reg_bit[0] & (PC1_counter_reg_bit[2] & PC1_counter_reg_bit[1]))) # (LC1_b_full) ) ) ) # ( !XB1_rd_wfifo & ( !LC1L3 & ( LC1_b_full ) ) );


--LC1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
LC1L1 = ( XB1_fifo_wr & ( ((!LC1_b_non_empty) # ((XB1_r_val & EC1_r_ena1))) # (EC1_rvalid0) ) ) # ( !XB1_fifo_wr & ( (!EC1_rvalid0 & (LC1_b_non_empty & ((!XB1_r_val) # (!EC1_r_ena1)))) ) );


--LC2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
LC2L1 = (!PC2_counter_reg_bit[4] & (!PC2_counter_reg_bit[3] & (!PC2_counter_reg_bit[5] & !XB1_wr_rfifo)));


--LC2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
LC2L2 = (!PC2_counter_reg_bit[2] & (PC2_counter_reg_bit[0] & (!PC2_counter_reg_bit[1] & LC2L1)));


--LC2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
LC2L9 = ( XB1L74 & ( LC2L2 & ( ((!LC2_b_non_empty & ((EC1L50Q))) # (LC2_b_non_empty & (!XB1L70))) # (LC2_b_full) ) ) ) # ( !XB1L74 & ( LC2L2 & ( ((EC1L50Q) # (LC2_b_full)) # (LC2_b_non_empty) ) ) ) # ( XB1L74 & ( !LC2L2 & ( ((EC1L50Q) # (LC2_b_full)) # (LC2_b_non_empty) ) ) ) # ( !XB1L74 & ( !LC2L2 & ( ((EC1L50Q) # (LC2_b_full)) # (LC2_b_non_empty) ) ) );


--EC1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

EC1_jupdate1 = AMPP_FUNCTION(CLOCK_50, EC1_jupdate, !CC1_r_sync_rst);


--EC1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

EC1_jupdate2 = AMPP_FUNCTION(CLOCK_50, EC1_jupdate1, !CC1_r_sync_rst);


--EC1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
EC1L2 = AMPP_FUNCTION(!EC1_jupdate1, !EC1_jupdate2);


--EC1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

EC1_write1 = AMPP_FUNCTION(CLOCK_50, EC1_write, !CC1_r_sync_rst);


--EC1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

EC1_write2 = AMPP_FUNCTION(CLOCK_50, EC1_write1, !CC1_r_sync_rst);


--EC1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
EC1L3 = AMPP_FUNCTION(!EC1_write1, !EC1_write2);


--EC1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

EC1_write_valid = AMPP_FUNCTION(A1L13, EC1_td_shift[10], !A1L5, EC1L97);


--EC1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
EC1L51 = AMPP_FUNCTION(!XB1_t_dav, !EC1_write_stalled, !EC1_rst2, !EC1L2, !EC1L3, !EC1_write_valid);


--LC2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
LC2L3 = ( XB1_wr_rfifo & ( XB1L74 & ( ((!AD1L5) # ((!XB1L69) # (!LC2_b_non_empty))) # (XB1_av_waitrequest) ) ) ) # ( !XB1_wr_rfifo & ( XB1L74 & ( (!XB1_av_waitrequest & (AD1L5 & (XB1L69 & LC2_b_non_empty))) ) ) ) # ( XB1_wr_rfifo & ( !XB1L74 ) );


--UC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2
UC1L22 = (SD1_d_writedata[0] & UC1_saved_grant[0]);


--NE1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
NE1L63 = ( KE1_MonDReg[20] & ( (!LE1L2 & ((!A1L20) # ((AE1_break_readreg[20])))) # (LE1L2 & (((NE1_sr[22])))) ) ) # ( !KE1_MonDReg[20] & ( (!LE1L2 & (A1L20 & ((AE1_break_readreg[20])))) # (LE1L2 & (((NE1_sr[22])))) ) );


--NE1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~19
NE1L64 = ( KE1_MonDReg[19] & ( (!LE1L2 & ((!A1L20) # ((AE1_break_readreg[19])))) # (LE1L2 & (((NE1_sr[21])))) ) ) # ( !KE1_MonDReg[19] & ( (!LE1L2 & (A1L20 & ((AE1_break_readreg[19])))) # (LE1L2 & (((NE1_sr[21])))) ) );


--UC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3
UC1L23 = (SD1_d_writedata[3] & UC1_saved_grant[0]);


--CE1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
CE1L6 = ( ME1_jdo[25] & ( (!ME1_take_action_ocimem_a & (((ZD1L13 & VD1_writedata[1])) # (CE1_monitor_error))) ) ) # ( !ME1_jdo[25] & ( ((ZD1L13 & VD1_writedata[1])) # (CE1_monitor_error) ) );


--KE1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~2
KE1L130 = (!KE1_jtag_ram_access & ((VD1_writedata[1]))) # (KE1_jtag_ram_access & (KE1_MonDReg[1]));


--ME1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

ME1_jdo[23] = DFFEAS(NE1_sr[23], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--A1L31 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L31 = INPUT();


--CE1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
CE1L8 = (!ME1_take_action_ocimem_a & (CE1_monitor_go & ((!A1L31)))) # (ME1_take_action_ocimem_a & (((CE1_monitor_go & !A1L31)) # (ME1_jdo[23])));


--VD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

VD1_writedata[2] = DFFEAS(UC1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3
KE1L131 = (!KE1_jtag_ram_access & ((VD1_writedata[2]))) # (KE1_jtag_ram_access & (KE1_MonDReg[2]));


--KE1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4
KE1L132 = (!KE1_jtag_ram_access & (VD1_writedata[3])) # (KE1_jtag_ram_access & ((KE1_MonDReg[3])));


--EC1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

EC1_wdata[3] = AMPP_FUNCTION(A1L13, EC1_td_shift[7], !A1L5, EC1L86);


--EC1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

EC1_wdata[4] = AMPP_FUNCTION(A1L13, EC1_td_shift[8], !A1L5, EC1L86);


--EC1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

EC1_wdata[5] = AMPP_FUNCTION(A1L13, EC1_td_shift[9], !A1L5, EC1L86);


--EC1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

EC1_wdata[6] = AMPP_FUNCTION(A1L13, EC1_td_shift[10], !A1L5, EC1L86);


--XB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
XB1L91 = ( XB1_woverflow & ( ((!XB1L64) # ((!XB1L70) # (LC1_b_full))) # (SD1_W_alu_result[2]) ) ) # ( !XB1_woverflow & ( (!SD1_W_alu_result[2] & (XB1L64 & (XB1L70 & LC1_b_full))) ) );


--EC1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

EC1_wdata[7] = AMPP_FUNCTION(A1L13, A1L14, !A1L5, EC1L86);


--XB1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
XB1L88 = (!XB1L70 & (((XB1_rvalid)))) # (XB1L70 & ((!XB1L74 & ((XB1_rvalid))) # (XB1L74 & (LC2_b_non_empty))));


--EC1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

EC1_wdata[1] = AMPP_FUNCTION(A1L13, EC1_td_shift[5], !A1L5, EC1L86);


--LC2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
LC2L5 = (LC2_b_non_empty & (PC2_counter_reg_bit[4] & (PC2_counter_reg_bit[3] & PC2_counter_reg_bit[5])));


--LC2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
LC2L6 = ( LC2L5 & ( (PC2_counter_reg_bit[2] & (PC2_counter_reg_bit[0] & (PC2_counter_reg_bit[1] & EC1L50Q))) ) );


--LC2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~2
LC2L7 = ( LC2L6 & ( (!XB1L70) # ((!LC2_b_non_empty) # (!XB1L74)) ) ) # ( !LC2L6 & ( (LC2_b_full & ((!XB1L70) # ((!LC2_b_non_empty) # (!XB1L74)))) ) );


--SD1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
SD1L355 = ( SD1L570 & ( (!SD1L552 & (!SD1L553 & !SD1L554)) ) ) # ( !SD1L570 & ( (!SD1L553 & (!SD1L554 & ((!SD1L552) # (!SD1L568)))) ) );


--SD1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
SD1L356 = (SD1_R_valid & (((!SD1L355) # (SD1L564)) # (SD1L558)));


--NC2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

NC2_counter_reg_bit[0] = DFFEAS(NC2_counter_comb_bita0, CLOCK_50, !CC1_r_sync_rst,  , XB1_fifo_wr,  ,  ,  ,  );


--NC2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

NC2_counter_reg_bit[1] = DFFEAS(NC2_counter_comb_bita1, CLOCK_50, !CC1_r_sync_rst,  , XB1_fifo_wr,  ,  ,  ,  );


--NC2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

NC2_counter_reg_bit[2] = DFFEAS(NC2_counter_comb_bita2, CLOCK_50, !CC1_r_sync_rst,  , XB1_fifo_wr,  ,  ,  ,  );


--NC2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

NC2_counter_reg_bit[3] = DFFEAS(NC2_counter_comb_bita3, CLOCK_50, !CC1_r_sync_rst,  , XB1_fifo_wr,  ,  ,  ,  );


--NC2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

NC2_counter_reg_bit[4] = DFFEAS(NC2_counter_comb_bita4, CLOCK_50, !CC1_r_sync_rst,  , XB1_fifo_wr,  ,  ,  ,  );


--NC2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

NC2_counter_reg_bit[5] = DFFEAS(NC2_counter_comb_bita5, CLOCK_50, !CC1_r_sync_rst,  , XB1_fifo_wr,  ,  ,  ,  );


--NC1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

NC1_counter_reg_bit[0] = DFFEAS(NC1_counter_comb_bita0, CLOCK_50, !CC1_r_sync_rst,  , XB1_rd_wfifo,  ,  ,  ,  );


--NC1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

NC1_counter_reg_bit[1] = DFFEAS(NC1_counter_comb_bita1, CLOCK_50, !CC1_r_sync_rst,  , XB1_rd_wfifo,  ,  ,  ,  );


--NC1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

NC1_counter_reg_bit[2] = DFFEAS(NC1_counter_comb_bita2, CLOCK_50, !CC1_r_sync_rst,  , XB1_rd_wfifo,  ,  ,  ,  );


--NC1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

NC1_counter_reg_bit[3] = DFFEAS(NC1_counter_comb_bita3, CLOCK_50, !CC1_r_sync_rst,  , XB1_rd_wfifo,  ,  ,  ,  );


--NC1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

NC1_counter_reg_bit[4] = DFFEAS(NC1_counter_comb_bita4, CLOCK_50, !CC1_r_sync_rst,  , XB1_rd_wfifo,  ,  ,  ,  );


--NC1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

NC1_counter_reg_bit[5] = DFFEAS(NC1_counter_comb_bita5, CLOCK_50, !CC1_r_sync_rst,  , XB1_rd_wfifo,  ,  ,  ,  );


--EC1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

EC1_td_shift[4] = AMPP_FUNCTION(A1L13, EC1L75, !A1L5, EC1L57);


--EC1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

EC1_rdata[1] = AMPP_FUNCTION(CLOCK_50, MC1_q_b[1], !CC1_r_sync_rst, EC1L22);


--EC1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
EC1L74 = AMPP_FUNCTION(!EC1_count[9], !A1L11, !EC1L71, !EC1_td_shift[4], !EC1_rdata[1]);


--EC1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

EC1_read = AMPP_FUNCTION(A1L13, EC1L36, !A1L5, EC1L97);


--NE1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
NE1L65 = ( AE1_break_readreg[3] & ( (!LE1L2 & (((KE1_MonDReg[3])) # (A1L20))) # (LE1L2 & (((NE1_sr[5])))) ) ) # ( !AE1_break_readreg[3] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[3]))) # (LE1L2 & (((NE1_sr[5])))) ) );


--ME1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

ME1_jdo[2] = DFFEAS(NE1_sr[2], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

ME1_jdo[5] = DFFEAS(NE1_sr[5], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--NE1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21
NE1L66 = (A1L32 & (!A1L43 & (A1L18 & NE1_sr[37])));


--NE1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~22
NE1L53 = ( A1L19 & ( A1L20 & ( (A1L32 & (!A1L43 & A1L18)) ) ) ) # ( !A1L19 & ( A1L20 & ( (!A1L43 & (A1L18 & ((A1L23) # (A1L32)))) ) ) ) # ( A1L19 & ( !A1L20 & ( (!A1L43 & (A1L18 & ((A1L23) # (A1L32)))) ) ) ) # ( !A1L19 & ( !A1L20 & ( (A1L32 & (!A1L43 & A1L18)) ) ) );


--NE1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
NE1L67 = (A1L32 & (!A1L43 & (A1L18 & A1L41)));


--ME1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
ME1L50 = (!ME1_ir[1] & (!ME1_ir[0] & (ME1_enable_action_strobe & !ME1_jdo[35])));


--KE1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
KE1L111 = (ME1L50 & ((!ME1_jdo[34] & ((KE1L2))) # (ME1_jdo[34] & (!ME1_jdo[17]))));


--KE1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
KE1L113 = (ME1L49 & ((!ME1_jdo[35] & ((KE1_jtag_ram_wr))) # (ME1_jdo[35] & (KE1L2))));


--ME1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

ME1_jdo[29] = DFFEAS(NE1_sr[29], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

ME1_jdo[30] = DFFEAS(NE1_sr[30], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

ME1_jdo[31] = DFFEAS(NE1_sr[31], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

ME1_jdo[32] = DFFEAS(NE1_sr[32], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--ME1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

ME1_jdo[33] = DFFEAS(NE1_sr[33], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--UC1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]
UC1_src_data[32] = ((UC1_saved_grant[0] & SD1_d_byteenable[0])) # (UC1_saved_grant[1]);


--YE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

YE1_altera_reset_synchronizer_int_chain_out = DFFEAS(YE1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !CC1L10,  ,  ,  ,  ,  ,  );


--VD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

VD1_writedata[11] = DFFEAS(UC1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~5
KE1L140 = (!KE1_jtag_ram_access & ((VD1_writedata[11]))) # (KE1_jtag_ram_access & (KE1_MonDReg[11]));


--VD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

VD1_byteenable[1] = DFFEAS(UC1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1
KE1L125 = (VD1_byteenable[1]) # (KE1_jtag_ram_access);


--KE1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

KE1_MonDReg[12] = DFFEAS(KE1L92, CLOCK_50,  ,  , KE1L50,  ,  ,  ,  );


--VD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

VD1_writedata[12] = DFFEAS(UC1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~6
KE1L141 = (!KE1_jtag_ram_access & ((VD1_writedata[12]))) # (KE1_jtag_ram_access & (KE1_MonDReg[12]));


--VD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

VD1_writedata[13] = DFFEAS(UC1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7
KE1L142 = (!KE1_jtag_ram_access & ((VD1_writedata[13]))) # (KE1_jtag_ram_access & (KE1_MonDReg[13]));


--VD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

VD1_writedata[14] = DFFEAS(UC1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~8
KE1L143 = (!KE1_jtag_ram_access & ((VD1_writedata[14]))) # (KE1_jtag_ram_access & (KE1_MonDReg[14]));


--KE1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

KE1_MonDReg[15] = DFFEAS(KE1L68, CLOCK_50,  ,  , KE1L67,  ,  ,  ,  );


--VD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

VD1_writedata[15] = DFFEAS(UC1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~9
KE1L144 = (!KE1_jtag_ram_access & ((VD1_writedata[15]))) # (KE1_jtag_ram_access & (KE1_MonDReg[15]));


--VD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

VD1_writedata[16] = DFFEAS(UC1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10
KE1L145 = (!KE1_jtag_ram_access & ((VD1_writedata[16]))) # (KE1_jtag_ram_access & (KE1_MonDReg[16]));


--VD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

VD1_byteenable[2] = DFFEAS(UC1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2
KE1L126 = (VD1_byteenable[2]) # (KE1_jtag_ram_access);


--KE1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

KE1_MonDReg[5] = DFFEAS(KE1L101, CLOCK_50,  ,  , KE1L50,  ,  ,  ,  );


--VD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

VD1_writedata[5] = DFFEAS(UC1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11
KE1L134 = (!KE1_jtag_ram_access & ((VD1_writedata[5]))) # (KE1_jtag_ram_access & (KE1_MonDReg[5]));


--VD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

VD1_writedata[6] = DFFEAS(UC1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~12
KE1L135 = (!KE1_jtag_ram_access & ((VD1_writedata[6]))) # (KE1_jtag_ram_access & (KE1_MonDReg[6]));


--KE1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

KE1_MonDReg[8] = DFFEAS(KE1L59, CLOCK_50,  ,  , KE1L67,  ,  ,  ,  );


--VD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

VD1_writedata[8] = DFFEAS(UC1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~13
KE1L137 = (!KE1_jtag_ram_access & ((VD1_writedata[8]))) # (KE1_jtag_ram_access & (KE1_MonDReg[8]));


--VD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

VD1_writedata[7] = DFFEAS(UC1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~14
KE1L136 = (!KE1_jtag_ram_access & ((VD1_writedata[7]))) # (KE1_jtag_ram_access & (KE1_MonDReg[7]));


--VD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

VD1_writedata[9] = DFFEAS(UC1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~15
KE1L138 = (!KE1_jtag_ram_access & ((VD1_writedata[9]))) # (KE1_jtag_ram_access & (KE1_MonDReg[9]));


--VD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

VD1_writedata[10] = DFFEAS(UC1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~16
KE1L139 = (!KE1_jtag_ram_access & ((VD1_writedata[10]))) # (KE1_jtag_ram_access & (KE1_MonDReg[10]));


--VD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

VD1_writedata[17] = DFFEAS(UC1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~17
KE1L146 = (!KE1_jtag_ram_access & ((VD1_writedata[17]))) # (KE1_jtag_ram_access & (KE1_MonDReg[17]));


--KE1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

KE1_MonDReg[18] = DFFEAS(KE1L97, CLOCK_50,  ,  , KE1L50,  ,  ,  ,  );


--VD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

VD1_writedata[18] = DFFEAS(UC1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~18
KE1L147 = (!KE1_jtag_ram_access & ((VD1_writedata[18]))) # (KE1_jtag_ram_access & (KE1_MonDReg[18]));


--VD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

VD1_writedata[20] = DFFEAS(UC1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~19
KE1L149 = (!KE1_jtag_ram_access & ((VD1_writedata[20]))) # (KE1_jtag_ram_access & (KE1_MonDReg[20]));


--VD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

VD1_writedata[19] = DFFEAS(UC1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~20
KE1L148 = (!KE1_jtag_ram_access & ((VD1_writedata[19]))) # (KE1_jtag_ram_access & (KE1_MonDReg[19]));


--VD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

VD1_writedata[21] = DFFEAS(UC1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~21
KE1L150 = (!KE1_jtag_ram_access & ((VD1_writedata[21]))) # (KE1_jtag_ram_access & (KE1_MonDReg[21]));


--QE4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

QE4_din_s1 = DFFEAS(LE1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QE5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

QE5_din_s1 = DFFEAS(LE1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--NE1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
NE1L68 = ( KE1_MonDReg[17] & ( (!LE1L2 & ((!A1L20) # ((AE1_break_readreg[17])))) # (LE1L2 & (((NE1_sr[19])))) ) ) # ( !KE1_MonDReg[17] & ( (!LE1L2 & (A1L20 & ((AE1_break_readreg[17])))) # (LE1L2 & (((NE1_sr[19])))) ) );


--ME1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

ME1_jdo[16] = DFFEAS(NE1_sr[16], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--EC1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
EC1L49 = AMPP_FUNCTION(!XB1_t_dav, !EC1_write_stalled, !EC1_rst2, !EC1L50Q, !EC1L3, !EC1_write_valid);


--VD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

VD1_writedata[22] = DFFEAS(UC1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~22
KE1L151 = (!KE1_jtag_ram_access & ((VD1_writedata[22]))) # (KE1_jtag_ram_access & (KE1_MonDReg[22]));


--VD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

VD1_writedata[23] = DFFEAS(UC1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~23
KE1L152 = (!KE1_jtag_ram_access & ((VD1_writedata[23]))) # (KE1_jtag_ram_access & (KE1_MonDReg[23]));


--VD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

VD1_writedata[24] = DFFEAS(UC1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~24
KE1L153 = (!KE1_jtag_ram_access & ((VD1_writedata[24]))) # (KE1_jtag_ram_access & (KE1_MonDReg[24]));


--VD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

VD1_byteenable[3] = DFFEAS(UC1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3
KE1L127 = (VD1_byteenable[3]) # (KE1_jtag_ram_access);


--VD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

VD1_writedata[25] = DFFEAS(UC1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~25
KE1L154 = (!KE1_jtag_ram_access & ((VD1_writedata[25]))) # (KE1_jtag_ram_access & (KE1_MonDReg[25]));


--VD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

VD1_writedata[26] = DFFEAS(UC1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~26
KE1L155 = (!KE1_jtag_ram_access & ((VD1_writedata[26]))) # (KE1_jtag_ram_access & (KE1_MonDReg[26]));


--EC1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

EC1_td_shift[6] = AMPP_FUNCTION(A1L13, EC1L76, !A1L5, EC1L57);


--EC1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0
EC1L86 = AMPP_FUNCTION(!A1L7, !EC1_state, !A1L11, !A1L16, !A1L6, !EC1_count[8]);


--ME1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

ME1_jdo[7] = DFFEAS(NE1_sr[7], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--KE1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
KE1L91 = ( ME1_jdo[7] & ( (((KE1_jtag_ram_rd_d1 & WE1_q_a[4])) # (KE1L89)) # (ME1_take_action_ocimem_b) ) ) # ( !ME1_jdo[7] & ( (!ME1_take_action_ocimem_b & (((KE1_jtag_ram_rd_d1 & WE1_q_a[4])) # (KE1L89))) ) );


--UC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4
UC1L24 = (SD1_d_writedata[4] & UC1_saved_grant[0]);


--YE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

YE2_altera_reset_synchronizer_int_chain[1] = DFFEAS(YE2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LC1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
LC1L6 = (!PC1_counter_reg_bit[2] & (!PC1_counter_reg_bit[1] & (!PC1_counter_reg_bit[5] & !PC1_counter_reg_bit[4])));


--LC1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
LC1L7 = (!PC1_counter_reg_bit[3] & (PC1_counter_reg_bit[0] & (XB1_rd_wfifo & LC1L6)));


--LC1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
LC1L8 = (((LC1_b_non_empty & !LC1L7)) # (XB1_fifo_wr)) # (LC1_b_full);


--XB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
XB1L78 = (!SD1_W_alu_result[2] & (XB1L64 & (XB1L70 & !LC1_b_full)));


--EC1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

EC1_jupdate = AMPP_FUNCTION(!A1L13, EC1L20, !A1L5);


--EC1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

EC1_write = AMPP_FUNCTION(A1L13, EC1L99, !A1L5, EC1L86);


--NE1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
NE1L69 = ( AE1_break_readreg[21] & ( (!LE1L2 & (((KE1_MonDReg[21])) # (A1L20))) # (LE1L2 & (((NE1_sr[23])))) ) ) # ( !AE1_break_readreg[21] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[21]))) # (LE1L2 & (((NE1_sr[23])))) ) );


--ME1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

ME1_jdo[22] = DFFEAS(NE1_sr[22], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--NE1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
NE1L70 = ( AE1_break_readreg[18] & ( (!LE1L2 & (((KE1_MonDReg[18])) # (A1L20))) # (LE1L2 & (((NE1_sr[20])))) ) ) # ( !AE1_break_readreg[18] & ( (!LE1L2 & (!A1L20 & ((KE1_MonDReg[18])))) # (LE1L2 & (((NE1_sr[20])))) ) );


--UC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5
UC1L25 = (SD1_d_writedata[2] & UC1_saved_grant[0]);


--ME1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

ME1_jdo[6] = DFFEAS(NE1_sr[6], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--EC1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

EC1_td_shift[7] = AMPP_FUNCTION(A1L13, EC1L77, !A1L5, EC1L57);


--EC1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

EC1_td_shift[5] = AMPP_FUNCTION(A1L13, EC1L79, !A1L5, EC1L57);


--VD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

VD1_writedata[27] = DFFEAS(UC1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
KE1L156 = (!KE1_jtag_ram_access & ((VD1_writedata[27]))) # (KE1_jtag_ram_access & (KE1_MonDReg[27]));


--VD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

VD1_writedata[28] = DFFEAS(UC1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
KE1L157 = (!KE1_jtag_ram_access & ((VD1_writedata[28]))) # (KE1_jtag_ram_access & (KE1_MonDReg[28]));


--KE1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

KE1_MonDReg[29] = DFFEAS(KE1L93, CLOCK_50,  ,  , KE1L50,  ,  ,  ,  );


--VD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

VD1_writedata[29] = DFFEAS(UC1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
KE1L158 = (!KE1_jtag_ram_access & ((VD1_writedata[29]))) # (KE1_jtag_ram_access & (KE1_MonDReg[29]));


--VD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

VD1_writedata[30] = DFFEAS(UC1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
KE1L159 = (!KE1_jtag_ram_access & ((VD1_writedata[30]))) # (KE1_jtag_ram_access & (KE1_MonDReg[30]));


--VD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

VD1_writedata[31] = DFFEAS(UC1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KE1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
KE1L160 = (!KE1_jtag_ram_access & ((VD1_writedata[31]))) # (KE1_jtag_ram_access & (KE1_MonDReg[31]));


--EC1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

EC1_rdata[2] = AMPP_FUNCTION(CLOCK_50, MC1_q_b[2], !CC1_r_sync_rst, EC1L22);


--EC1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
EC1L75 = AMPP_FUNCTION(!EC1_count[9], !A1L11, !EC1L71, !EC1_td_shift[5], !EC1_rdata[2]);


--NE1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
NE1L71 = ( AE1_break_readreg[24] & ( (!LE1L2 & (((KE1_MonDReg[24])) # (A1L20))) # (LE1L2 & (((NE1_sr[26])))) ) ) # ( !AE1_break_readreg[24] & ( (!LE1L2 & (!A1L20 & ((KE1_MonDReg[24])))) # (LE1L2 & (((NE1_sr[26])))) ) );


--NE1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
NE1L72 = ( AE1_break_readreg[4] & ( (!LE1L2 & (((KE1_MonDReg[4])) # (A1L20))) # (LE1L2 & (((NE1_sr[6])))) ) ) # ( !AE1_break_readreg[4] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[4]))) # (LE1L2 & (((NE1_sr[6])))) ) );


--NE1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

NE1_sr[31] = DFFEAS(NE1L82, A1L39,  ,  ,  ,  ,  ,  ,  );


--NE1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

NE1_sr[33] = DFFEAS(NE1L84, A1L39,  ,  , NE1L42,  ,  ,  ,  );


--NE1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
NE1L73 = ( AE1_break_readreg[27] & ( (!LE1L2 & (((KE1_MonDReg[27])) # (A1L20))) # (LE1L2 & (((NE1_sr[29])))) ) ) # ( !AE1_break_readreg[27] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[27]))) # (LE1L2 & (((NE1_sr[29])))) ) );


--NE1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
NE1L74 = ( AE1_break_readreg[26] & ( (!LE1L2 & (((KE1_MonDReg[26])) # (A1L20))) # (LE1L2 & (((NE1_sr[28])))) ) ) # ( !AE1_break_readreg[26] & ( (!LE1L2 & (!A1L20 & ((KE1_MonDReg[26])))) # (LE1L2 & (((NE1_sr[28])))) ) );


--NE1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
NE1L75 = ( AE1_break_readreg[25] & ( (!LE1L2 & (((KE1_MonDReg[25])) # (A1L20))) # (LE1L2 & (((NE1_sr[27])))) ) ) # ( !AE1_break_readreg[25] & ( (!LE1L2 & (!A1L20 & ((KE1_MonDReg[25])))) # (LE1L2 & (((NE1_sr[27])))) ) );


--YE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

YE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(YE1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !CC1L10,  ,  ,  ,  ,  ,  );


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--CE1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

CE1_resetrequest = DFFEAS(ME1_jdo[22], CLOCK_50,  ,  , ME1_take_action_ocimem_a,  ,  ,  ,  );


--CC1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
CC1L10 = (!KEY[0]) # (CE1_resetrequest);


--ME1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

ME1_jdo[14] = DFFEAS(NE1_sr[14], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--UC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6
UC1L26 = (SD1_d_writedata[11] & UC1_saved_grant[0]);


--UC1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]
UC1_src_data[33] = ((UC1_saved_grant[0] & SD1_d_byteenable[1])) # (UC1_saved_grant[1]);


--ME1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

ME1_jdo[15] = DFFEAS(NE1_sr[15], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--KE1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
KE1L92 = ( ME1_jdo[15] & ( (((KE1_jtag_ram_rd_d1 & WE1_q_a[12])) # (KE1L89)) # (ME1_take_action_ocimem_b) ) ) # ( !ME1_jdo[15] & ( (!ME1_take_action_ocimem_b & (((KE1_jtag_ram_rd_d1 & WE1_q_a[12])) # (KE1L89))) ) );


--UC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7
UC1L27 = (SD1_d_writedata[12] & UC1_saved_grant[0]);


--UC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8
UC1L28 = (SD1_d_writedata[13] & UC1_saved_grant[0]);


--UC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9
UC1L29 = (SD1_d_writedata[14] & UC1_saved_grant[0]);


--KE1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6
KE1L67 = ( KE1_jtag_rd_d1 & ( (((!ME1_enable_action_strobe) # (ME1_jdo[35])) # (ME1_ir[0])) # (ME1_ir[1]) ) ) # ( !KE1_jtag_rd_d1 & ( (!ME1_ir[1] & (!ME1_ir[0] & (ME1_enable_action_strobe & ME1_jdo[35]))) ) );


--UC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10
UC1L30 = (SD1_d_writedata[15] & UC1_saved_grant[0]);


--UC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11
UC1L31 = (SD1_d_writedata[16] & UC1_saved_grant[0]);


--UC1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]
UC1_src_data[34] = ((UC1_saved_grant[0] & SD1_d_byteenable[2])) # (UC1_saved_grant[1]);


--ME1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

ME1_jdo[8] = DFFEAS(NE1_sr[8], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--UC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12
UC1L32 = (SD1_d_writedata[5] & UC1_saved_grant[0]);


--ME1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

ME1_jdo[9] = DFFEAS(NE1_sr[9], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--UC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13
UC1L33 = (SD1_d_writedata[6] & UC1_saved_grant[0]);


--ME1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

ME1_jdo[11] = DFFEAS(NE1_sr[11], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--KE1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7
KE1L59 = ( WE1_q_a[8] & ( ME1_jdo[11] & ( (((!KE1_MonAReg[4] & KE1_MonAReg[2])) # (KE1_jtag_ram_rd_d1)) # (ME1_take_action_ocimem_b) ) ) ) # ( !WE1_q_a[8] & ( ME1_jdo[11] & ( ((!KE1_MonAReg[4] & (KE1_MonAReg[2] & !KE1_jtag_ram_rd_d1))) # (ME1_take_action_ocimem_b) ) ) ) # ( WE1_q_a[8] & ( !ME1_jdo[11] & ( (!ME1_take_action_ocimem_b & (((!KE1_MonAReg[4] & KE1_MonAReg[2])) # (KE1_jtag_ram_rd_d1))) ) ) ) # ( !WE1_q_a[8] & ( !ME1_jdo[11] & ( (!KE1_MonAReg[4] & (KE1_MonAReg[2] & (!ME1_take_action_ocimem_b & !KE1_jtag_ram_rd_d1))) ) ) );


--UC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14
UC1L34 = (SD1_d_writedata[8] & UC1_saved_grant[0]);


--ME1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

ME1_jdo[10] = DFFEAS(NE1_sr[10], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--UC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15
UC1L35 = (SD1_d_writedata[7] & UC1_saved_grant[0]);


--ME1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

ME1_jdo[12] = DFFEAS(NE1_sr[12], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--UC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16
UC1L36 = (SD1_d_writedata[9] & UC1_saved_grant[0]);


--ME1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

ME1_jdo[13] = DFFEAS(NE1_sr[13], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--UC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17
UC1L37 = (SD1_d_writedata[10] & UC1_saved_grant[0]);


--UC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18
UC1L38 = (SD1_d_writedata[17] & UC1_saved_grant[0]);


--UC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19
UC1L39 = (SD1_d_writedata[18] & UC1_saved_grant[0]);


--UC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20
UC1L40 = (SD1_d_writedata[20] & UC1_saved_grant[0]);


--UC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21
UC1L41 = (SD1_d_writedata[19] & UC1_saved_grant[0]);


--ME1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

ME1_jdo[24] = DFFEAS(NE1_sr[24], CLOCK_50,  ,  , ME1_update_jdo_strobe,  ,  ,  ,  );


--UC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22
UC1L42 = (SD1_d_writedata[21] & UC1_saved_grant[0]);


--LE1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
LE1L3 = (!A1L43 & (A1L18 & A1L37));


--UC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23
UC1L43 = (SD1_d_writedata[22] & UC1_saved_grant[0]);


--UC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24
UC1L44 = (SD1_d_writedata[23] & UC1_saved_grant[0]);


--UC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25
UC1L45 = (SD1_d_writedata[24] & UC1_saved_grant[0]);


--UC1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]
UC1_src_data[35] = ((UC1_saved_grant[0] & SD1_d_byteenable[3])) # (UC1_saved_grant[1]);


--UC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26
UC1L46 = (SD1_d_writedata[25] & UC1_saved_grant[0]);


--UC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27
UC1L47 = (SD1_d_writedata[26] & UC1_saved_grant[0]);


--EC1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

EC1_rdata[4] = AMPP_FUNCTION(CLOCK_50, MC1_q_b[4], !CC1_r_sync_rst, EC1L22);


--EC1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
EC1L76 = AMPP_FUNCTION(!A1L7, !EC1_count[9], !A1L11, !EC1L71, !EC1_td_shift[7], !EC1_rdata[4]);


--NE1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

NE1_sr[7] = DFFEAS(NE1L87, A1L39,  ,  ,  ,  ,  ,  ,  );


--A1L12 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L12 = INPUT();


--EC1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
EC1L20 = AMPP_FUNCTION(!A1L7, !A1L16, !A1L6, !EC1_jupdate, !A1L12);


--NE1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
NE1L76 = ( AE1_break_readreg[22] & ( (!LE1L2 & (((KE1_MonDReg[22])) # (A1L20))) # (LE1L2 & (((NE1_sr[24])))) ) ) # ( !AE1_break_readreg[22] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[22]))) # (LE1L2 & (((NE1_sr[24])))) ) );


--EC1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

EC1_rdata[5] = AMPP_FUNCTION(CLOCK_50, MC1_q_b[5], !CC1_r_sync_rst, EC1L22);


--EC1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
EC1L77 = AMPP_FUNCTION(!EC1_count[9], !A1L11, !EC1L71, !EC1_td_shift[8], !EC1_rdata[5]);


--EC1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

EC1_rdata[6] = AMPP_FUNCTION(CLOCK_50, MC1_q_b[6], !CC1_r_sync_rst, EC1L22);


--EC1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
EC1L78 = AMPP_FUNCTION(!EC1_td_shift[9], !EC1_count[9], !EC1_rdata[6]);


--EC1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

EC1_rdata[3] = AMPP_FUNCTION(CLOCK_50, MC1_q_b[3], !CC1_r_sync_rst, EC1L22);


--EC1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
EC1L79 = AMPP_FUNCTION(!A1L7, !EC1_count[9], !A1L11, !EC1L71, !EC1_td_shift[6], !EC1_rdata[3]);


--UC1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28
UC1L48 = (SD1_d_writedata[27] & UC1_saved_grant[0]);


--UC1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29
UC1L49 = (SD1_d_writedata[28] & UC1_saved_grant[0]);


--UC1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30
UC1L50 = (SD1_d_writedata[29] & UC1_saved_grant[0]);


--UC1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31
UC1L51 = (SD1_d_writedata[30] & UC1_saved_grant[0]);


--UC1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32
UC1L52 = (SD1_d_writedata[31] & UC1_saved_grant[0]);


--NE1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33
NE1L77 = ( AE1_break_readreg[5] & ( (!LE1L2 & (((KE1_MonDReg[5])) # (A1L20))) # (LE1L2 & (((NE1_sr[7])))) ) ) # ( !AE1_break_readreg[5] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[5]))) # (LE1L2 & (((NE1_sr[7])))) ) );


--NE1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
NE1L78 = ( AE1_break_readreg[28] & ( (!LE1L2 & (((KE1_MonDReg[28])) # (A1L20))) # (LE1L2 & (((NE1_sr[30])))) ) ) # ( !AE1_break_readreg[28] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[28]))) # (LE1L2 & (((NE1_sr[30])))) ) );


--NE1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
NE1L79 = ( AE1_break_readreg[29] & ( (!LE1L2 & (((KE1_MonDReg[29])) # (A1L20))) # (LE1L2 & (((NE1_sr[31])))) ) ) # ( !AE1_break_readreg[29] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[29]))) # (LE1L2 & (((NE1_sr[31])))) ) );


--NE1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~36
NE1L44 = ( A1L20 & ( (!A1L43 & (A1L18 & (A1L23 & !A1L19))) ) ) # ( !A1L20 & ( (!A1L43 & (A1L18 & A1L23)) ) );


--NE1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
NE1L80 = (!A1L20 & (KE1_MonDReg[30])) # (A1L20 & ((AE1_break_readreg[30])));


--NE1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
NE1L81 = (!A1L43 & (A1L18 & (A1L23 & !A1L19)));


--NE1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
NE1L82 = ( NE1L80 & ( NE1L81 & ( (!LE1L2) # (NE1_sr[32]) ) ) ) # ( !NE1L80 & ( NE1L81 & ( (!LE1L2 & (!NE1L44 & (NE1_sr[31]))) # (LE1L2 & (((NE1_sr[32])))) ) ) ) # ( NE1L80 & ( !NE1L81 & ( (!LE1L2 & (!NE1L44 & (NE1_sr[31]))) # (LE1L2 & (((NE1_sr[32])))) ) ) ) # ( !NE1L80 & ( !NE1L81 & ( (!LE1L2 & (!NE1L44 & (NE1_sr[31]))) # (LE1L2 & (((NE1_sr[32])))) ) ) );


--NE1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
NE1L83 = ( AE1_break_readreg[31] & ( (!LE1L2 & (((KE1_MonDReg[31])) # (A1L20))) # (LE1L2 & (((NE1_sr[33])))) ) ) # ( !AE1_break_readreg[31] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[31]))) # (LE1L2 & (((NE1_sr[33])))) ) );


--CE1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

CE1_resetlatch = DFFEAS(CE1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--NE1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
NE1L84 = (!LE1L2 & (NE1L4 & ((CE1_resetlatch)))) # (LE1L2 & (((NE1_sr[34]))));


--YE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

YE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !CC1L10,  ,  ,  ,  ,  ,  );


--NE1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

NE1_sr[15] = DFFEAS(NE1L91, A1L39,  ,  ,  ,  ,  ,  ,  );


--NE1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
NE1L85 = ( AE1_break_readreg[15] & ( (!LE1L2 & (((KE1_MonDReg[15])) # (A1L20))) # (LE1L2 & (((NE1_sr[17])))) ) ) # ( !AE1_break_readreg[15] & ( (!LE1L2 & (!A1L20 & ((KE1_MonDReg[15])))) # (LE1L2 & (((NE1_sr[17])))) ) );


--NE1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
NE1L86 = (!A1L20 & (KE1_MonDReg[6])) # (A1L20 & ((AE1_break_readreg[6])));


--NE1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
NE1L87 = ( NE1_sr[8] & ( NE1L86 & ( ((!LE1_virtual_state_cdr & ((NE1_sr[7]))) # (LE1_virtual_state_cdr & (!A1L19))) # (LE1L2) ) ) ) # ( !NE1_sr[8] & ( NE1L86 & ( (!LE1L2 & ((!LE1_virtual_state_cdr & ((NE1_sr[7]))) # (LE1_virtual_state_cdr & (!A1L19)))) ) ) ) # ( NE1_sr[8] & ( !NE1L86 & ( ((!LE1_virtual_state_cdr & NE1_sr[7])) # (LE1L2) ) ) ) # ( !NE1_sr[8] & ( !NE1L86 & ( (!LE1L2 & (!LE1_virtual_state_cdr & NE1_sr[7])) ) ) );


--NE1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
NE1L88 = ( AE1_break_readreg[23] & ( (!LE1L2 & (((KE1_MonDReg[23])) # (A1L20))) # (LE1L2 & (((NE1_sr[25])))) ) ) # ( !AE1_break_readreg[23] & ( (!LE1L2 & (!A1L20 & ((KE1_MonDReg[23])))) # (LE1L2 & (((NE1_sr[25])))) ) );


--CE1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
CE1L12 = (!ME1_take_action_ocimem_a & (((CE1_resetlatch)) # (QE1_dreg[0]))) # (ME1_take_action_ocimem_a & (((!ME1_jdo[24] & CE1_resetlatch))));


--NE1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
NE1L89 = ( AE1_break_readreg[13] & ( (!LE1L2 & (((KE1_MonDReg[13])) # (A1L20))) # (LE1L2 & (((NE1_sr[15])))) ) ) # ( !AE1_break_readreg[13] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[13]))) # (LE1L2 & (((NE1_sr[15])))) ) );


--NE1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

NE1_DRsize.010 = DFFEAS(NE1L45, A1L39,  ,  , LE1_virtual_state_uir,  ,  ,  ,  );


--NE1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
NE1L90 = ( NE1_sr[15] & ( AE1_break_readreg[14] & ( (!LE1_virtual_state_cdr) # ((!A1L19 & ((KE1_MonDReg[14]) # (A1L20)))) ) ) ) # ( !NE1_sr[15] & ( AE1_break_readreg[14] & ( (LE1_virtual_state_cdr & (!A1L19 & ((KE1_MonDReg[14]) # (A1L20)))) ) ) ) # ( NE1_sr[15] & ( !AE1_break_readreg[14] & ( (!LE1_virtual_state_cdr) # ((!A1L19 & (!A1L20 & KE1_MonDReg[14]))) ) ) ) # ( !NE1_sr[15] & ( !AE1_break_readreg[14] & ( (LE1_virtual_state_cdr & (!A1L19 & (!A1L20 & KE1_MonDReg[14]))) ) ) );


--NE1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
NE1L91 = ( NE1L90 & ( (!LE1L2) # ((!NE1_DRsize.010 & ((NE1_sr[16]))) # (NE1_DRsize.010 & (A1L41))) ) ) # ( !NE1L90 & ( (LE1L2 & ((!NE1_DRsize.010 & ((NE1_sr[16]))) # (NE1_DRsize.010 & (A1L41)))) ) );


--NE1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
NE1L92 = ( AE1_break_readreg[7] & ( (!LE1L2 & (((KE1_MonDReg[7])) # (A1L20))) # (LE1L2 & (((NE1_sr[9])))) ) ) # ( !AE1_break_readreg[7] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[7]))) # (LE1L2 & (((NE1_sr[9])))) ) );


--NE1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
NE1L93 = ( AE1_break_readreg[8] & ( (!LE1L2 & (((KE1_MonDReg[8])) # (A1L20))) # (LE1L2 & (((NE1_sr[10])))) ) ) # ( !AE1_break_readreg[8] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[8]))) # (LE1L2 & (((NE1_sr[10])))) ) );


--NE1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
NE1L94 = ( AE1_break_readreg[10] & ( (!LE1L2 & (((KE1_MonDReg[10])) # (A1L20))) # (LE1L2 & (((NE1_sr[12])))) ) ) # ( !AE1_break_readreg[10] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[10]))) # (LE1L2 & (((NE1_sr[12])))) ) );


--NE1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
NE1L95 = ( AE1_break_readreg[9] & ( (!LE1L2 & (((KE1_MonDReg[9])) # (A1L20))) # (LE1L2 & (((NE1_sr[11])))) ) ) # ( !AE1_break_readreg[9] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[9]))) # (LE1L2 & (((NE1_sr[11])))) ) );


--NE1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
NE1L96 = ( AE1_break_readreg[11] & ( (!LE1L2 & (((KE1_MonDReg[11])) # (A1L20))) # (LE1L2 & (((NE1_sr[13])))) ) ) # ( !AE1_break_readreg[11] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[11]))) # (LE1L2 & (((NE1_sr[13])))) ) );


--NE1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
NE1L97 = ( AE1_break_readreg[12] & ( (!LE1L2 & (((KE1_MonDReg[12])) # (A1L20))) # (LE1L2 & (((NE1_sr[14])))) ) ) # ( !AE1_break_readreg[12] & ( (!LE1L2 & (!A1L20 & (KE1_MonDReg[12]))) # (LE1L2 & (((NE1_sr[14])))) ) );


--NE1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~55
NE1L45 = (A1L19 & A1L20);


--SD1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~2
SD1L886 = ( XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[10] & ( (!SD1_av_ld_aligning_data) # (SD1_av_ld_byte2_data[2]) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[10] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[10])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[2])) ) ) ) # ( XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[10] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[10])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[2])) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[10] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[10])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[2])) ) ) );


--SD1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3
SD1L892 = ( FD1L28 & ( (!SD1_av_ld_byte2_data[3] & SD1_av_ld_aligning_data) ) ) # ( !FD1L28 & ( (!SD1_av_ld_aligning_data & (((!SC2L1) # (!XC4_av_readdata_pre[11])))) # (SD1_av_ld_aligning_data & (!SD1_av_ld_byte2_data[3])) ) );


--SD1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4
SD1L893 = ( XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[12] & ( (!SD1_av_ld_aligning_data) # (SD1_av_ld_byte2_data[4]) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[12] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[12])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[4])) ) ) ) # ( XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[12] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[12])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[4])) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[12] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[12])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[4])) ) ) );


--SD1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~5
SD1L898 = ( XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[13] & ( (!SD1_av_ld_aligning_data) # (SD1_av_ld_byte2_data[5]) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[13] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[13])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[5])) ) ) ) # ( XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[13] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[13])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[5])) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[13] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[13])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[5])) ) ) );


--SD1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~6
SD1L903 = ( XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[14] & ( (!SD1_av_ld_aligning_data) # (SD1_av_ld_byte2_data[6]) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[14] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[14])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[6])) ) ) ) # ( XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[14] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[14])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[6])) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[14] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[14])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[6])) ) ) );


--SD1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7
SD1L908 = ( XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[15] & ( (!SD1_av_ld_aligning_data) # (SD1_av_ld_byte2_data[7]) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[15] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[15])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[7])) ) ) ) # ( XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[15] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[15])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[7])) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[15] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[15])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[7])) ) ) );


--SD1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~4
SD1L922 = ( XC4_av_readdata_pre[16] & ( XC1_av_readdata_pre[16] & ( (!SD1_av_ld_aligning_data & (((SC2L1) # (XC1_read_latency_shift_reg[0])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[0])) ) ) ) # ( !XC4_av_readdata_pre[16] & ( XC1_av_readdata_pre[16] & ( (!SD1_av_ld_aligning_data & ((XC1_read_latency_shift_reg[0]))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[0])) ) ) ) # ( XC4_av_readdata_pre[16] & ( !XC1_av_readdata_pre[16] & ( (!SD1_av_ld_aligning_data & ((SC2L1))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[0])) ) ) ) # ( !XC4_av_readdata_pre[16] & ( !XC1_av_readdata_pre[16] & ( (SD1_av_ld_byte3_data[0] & SD1_av_ld_aligning_data) ) ) );


--SD1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~5
SD1L928 = ( XC4_av_readdata_pre[17] & ( XC1_av_readdata_pre[17] & ( (!SD1_av_ld_aligning_data & (((SC2L1) # (XC1_read_latency_shift_reg[0])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[1])) ) ) ) # ( !XC4_av_readdata_pre[17] & ( XC1_av_readdata_pre[17] & ( (!SD1_av_ld_aligning_data & ((XC1_read_latency_shift_reg[0]))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[1])) ) ) ) # ( XC4_av_readdata_pre[17] & ( !XC1_av_readdata_pre[17] & ( (!SD1_av_ld_aligning_data & ((SC2L1))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[1])) ) ) ) # ( !XC4_av_readdata_pre[17] & ( !XC1_av_readdata_pre[17] & ( (SD1_av_ld_byte3_data[1] & SD1_av_ld_aligning_data) ) ) );


--SD1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~6
SD1L929 = ( XC4_av_readdata_pre[18] & ( XC1_av_readdata_pre[18] & ( (!SD1_av_ld_aligning_data & (((SC2L1) # (XC1_read_latency_shift_reg[0])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[2])) ) ) ) # ( !XC4_av_readdata_pre[18] & ( XC1_av_readdata_pre[18] & ( (!SD1_av_ld_aligning_data & ((XC1_read_latency_shift_reg[0]))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[2])) ) ) ) # ( XC4_av_readdata_pre[18] & ( !XC1_av_readdata_pre[18] & ( (!SD1_av_ld_aligning_data & ((SC2L1))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[2])) ) ) ) # ( !XC4_av_readdata_pre[18] & ( !XC1_av_readdata_pre[18] & ( (SD1_av_ld_byte3_data[2] & SD1_av_ld_aligning_data) ) ) );


--SD1L934 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~7
SD1L934 = ( XC4_av_readdata_pre[19] & ( XC1_av_readdata_pre[19] & ( (!SD1_av_ld_aligning_data & (((SC2L1) # (XC1_read_latency_shift_reg[0])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[3])) ) ) ) # ( !XC4_av_readdata_pre[19] & ( XC1_av_readdata_pre[19] & ( (!SD1_av_ld_aligning_data & ((XC1_read_latency_shift_reg[0]))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[3])) ) ) ) # ( XC4_av_readdata_pre[19] & ( !XC1_av_readdata_pre[19] & ( (!SD1_av_ld_aligning_data & ((SC2L1))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[3])) ) ) ) # ( !XC4_av_readdata_pre[19] & ( !XC1_av_readdata_pre[19] & ( (SD1_av_ld_byte3_data[3] & SD1_av_ld_aligning_data) ) ) );


--SD1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~8
SD1L940 = ( XC4_av_readdata_pre[20] & ( XC1_av_readdata_pre[20] & ( (!SD1_av_ld_aligning_data & (((SC2L1) # (XC1_read_latency_shift_reg[0])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[4])) ) ) ) # ( !XC4_av_readdata_pre[20] & ( XC1_av_readdata_pre[20] & ( (!SD1_av_ld_aligning_data & ((XC1_read_latency_shift_reg[0]))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[4])) ) ) ) # ( XC4_av_readdata_pre[20] & ( !XC1_av_readdata_pre[20] & ( (!SD1_av_ld_aligning_data & ((SC2L1))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[4])) ) ) ) # ( !XC4_av_readdata_pre[20] & ( !XC1_av_readdata_pre[20] & ( (SD1_av_ld_byte3_data[4] & SD1_av_ld_aligning_data) ) ) );


--SD1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~9
SD1L941 = ( XC4_av_readdata_pre[21] & ( XC1_av_readdata_pre[21] & ( (!SD1_av_ld_aligning_data & (((SC2L1) # (XC1_read_latency_shift_reg[0])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[5])) ) ) ) # ( !XC4_av_readdata_pre[21] & ( XC1_av_readdata_pre[21] & ( (!SD1_av_ld_aligning_data & ((XC1_read_latency_shift_reg[0]))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[5])) ) ) ) # ( XC4_av_readdata_pre[21] & ( !XC1_av_readdata_pre[21] & ( (!SD1_av_ld_aligning_data & ((SC2L1))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[5])) ) ) ) # ( !XC4_av_readdata_pre[21] & ( !XC1_av_readdata_pre[21] & ( (SD1_av_ld_byte3_data[5] & SD1_av_ld_aligning_data) ) ) );


--SD1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~10
SD1L947 = ( XC4_av_readdata_pre[22] & ( XC1_av_readdata_pre[22] & ( (!SD1_av_ld_aligning_data & (((SC2L1) # (XC1_read_latency_shift_reg[0])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[6])) ) ) ) # ( !XC4_av_readdata_pre[22] & ( XC1_av_readdata_pre[22] & ( (!SD1_av_ld_aligning_data & ((XC1_read_latency_shift_reg[0]))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[6])) ) ) ) # ( XC4_av_readdata_pre[22] & ( !XC1_av_readdata_pre[22] & ( (!SD1_av_ld_aligning_data & ((SC2L1))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte3_data[6])) ) ) ) # ( !XC4_av_readdata_pre[22] & ( !XC1_av_readdata_pre[22] & ( (SD1_av_ld_byte3_data[6] & SD1_av_ld_aligning_data) ) ) );


--SD1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~11
SD1L949 = ( XC4_av_readdata_pre[23] & ( (!SD1_av_ld_aligning_data & (((!SC2L1 & !FD1L28)))) # (SD1_av_ld_aligning_data & (!SD1_av_ld_byte3_data[7])) ) ) # ( !XC4_av_readdata_pre[23] & ( (!SD1_av_ld_aligning_data & ((!FD1L28))) # (SD1_av_ld_aligning_data & (!SD1_av_ld_byte3_data[7])) ) );


--SD1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~8
SD1L880 = ( XC4_av_readdata_pre[8] & ( XC1_av_readdata_pre[8] & ( (!SD1_av_ld_aligning_data & (((SC2L1) # (XC1_read_latency_shift_reg[0])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[0])) ) ) ) # ( !XC4_av_readdata_pre[8] & ( XC1_av_readdata_pre[8] & ( (!SD1_av_ld_aligning_data & ((XC1_read_latency_shift_reg[0]))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[0])) ) ) ) # ( XC4_av_readdata_pre[8] & ( !XC1_av_readdata_pre[8] & ( (!SD1_av_ld_aligning_data & ((SC2L1))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[0])) ) ) ) # ( !XC4_av_readdata_pre[8] & ( !XC1_av_readdata_pre[8] & ( (SD1_av_ld_byte2_data[0] & SD1_av_ld_aligning_data) ) ) );


--SD1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9
SD1L881 = ( XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[9] & ( (!SD1_av_ld_aligning_data) # (SD1_av_ld_byte2_data[1]) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( XC1_av_readdata_pre[9] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[9])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[1])) ) ) ) # ( XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[9] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[9])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[1])) ) ) ) # ( !XC1_read_latency_shift_reg[0] & ( !XC1_av_readdata_pre[9] & ( (!SD1_av_ld_aligning_data & (((SC2L1 & XC4_av_readdata_pre[9])))) # (SD1_av_ld_aligning_data & (SD1_av_ld_byte2_data[1])) ) ) );


--NE1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
NE1L98 = ( QE2_dreg[0] & ( (!LE1_virtual_state_cdr & (NE1_sr[35])) # (LE1_virtual_state_cdr & ((!A1L19 & ((!A1L20))) # (A1L19 & (NE1_sr[35] & A1L20)))) ) ) # ( !QE2_dreg[0] & ( (NE1_sr[35] & ((!LE1_virtual_state_cdr) # ((A1L19 & A1L20)))) ) );


--SD1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
SD1L213 = ( SD1_D_iw[16] & ( SD1_D_iw[15] & ( (SD1_D_iw[14] & (SD1_D_iw[13] & (!SD1_D_iw[12] & SD1_D_iw[11]))) ) ) ) # ( SD1_D_iw[16] & ( !SD1_D_iw[15] & ( (SD1_D_iw[13] & ((!SD1_D_iw[12]) # ((!SD1_D_iw[14] & SD1_D_iw[11])))) ) ) );


--SD1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
SD1L221 = ( SD1_D_iw[16] & ( !SD1_D_iw[15] & ( (SD1_D_iw[13] & ((!SD1_D_iw[11] & ((!SD1_D_iw[12]))) # (SD1_D_iw[11] & (!SD1_D_iw[14])))) ) ) );


--SD1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
SD1L203 = ( !SD1_D_iw[0] & ( (SD1_D_iw[4] & (!SD1_D_iw[3] & (!SD1_D_iw[2] $ (SD1_D_iw[1])))) ) );


--SD1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
SD1L204 = ( !SD1_D_iw[12] & ( SD1_D_iw[11] & ( (SD1_D_iw[16] & (SD1_D_iw[15] & (SD1_D_iw[14] & !SD1_D_iw[13]))) ) ) ) # ( !SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (!SD1_D_iw[13] & (!SD1_D_iw[15] $ (!SD1_D_iw[14]))) ) ) );


--SD1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
SD1L310 = ( SD1_D_iw[0] & ( (SD1_D_iw[2] & (!SD1_D_iw[1] & ((!SD1_D_iw[4]) # (!SD1_D_iw[3])))) ) );


--SD1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
SD1L236 = ( !SD1_D_iw[12] & ( (SD1_D_iw[14] & (SD1_D_iw[13] & (!SD1_D_iw[16] $ (!SD1_D_iw[15])))) ) );


--SD1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
SD1L214 = ( SD1_D_iw[1] & ( SD1_D_iw[0] & ( (!SD1_D_iw[5] & (SD1_D_iw[4] & (SD1_D_iw[3] & SD1_D_iw[2]))) ) ) ) # ( !SD1_D_iw[1] & ( SD1_D_iw[0] & ( (!SD1_D_iw[5] & (SD1_D_iw[4] & (SD1_D_iw[3] & SD1_D_iw[2]))) # (SD1_D_iw[5] & (!SD1_D_iw[4] & ((!SD1_D_iw[2])))) ) ) ) # ( SD1_D_iw[1] & ( !SD1_D_iw[0] & ( (SD1_D_iw[5] & (!SD1_D_iw[4] & (!SD1_D_iw[3] & !SD1_D_iw[2]))) ) ) );


--SD1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
SD1L215 = ( !SD1_D_iw[1] & ( SD1_D_iw[0] & ( (!SD1_D_iw[5] & (!SD1_D_iw[2] & ((SD1_D_iw[3]) # (SD1_D_iw[4])))) ) ) ) # ( SD1_D_iw[1] & ( !SD1_D_iw[0] & ( (!SD1_D_iw[5] & (!SD1_D_iw[2] & ((SD1_D_iw[3]) # (SD1_D_iw[4])))) ) ) );


--SD1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
SD1L216 = ( SD1_D_iw[1] & ( SD1_D_iw[0] & ( (SD1_D_iw[5] & (SD1_D_iw[4] & (SD1_D_iw[3] & SD1_D_iw[2]))) ) ) ) # ( !SD1_D_iw[1] & ( SD1_D_iw[0] & ( (SD1_D_iw[5] & (SD1_D_iw[4] & ((!SD1_D_iw[2]) # (SD1_D_iw[3])))) ) ) ) # ( SD1_D_iw[1] & ( !SD1_D_iw[0] & ( (SD1_D_iw[5] & (SD1_D_iw[4] & (SD1_D_iw[3] & SD1_D_iw[2]))) ) ) ) # ( !SD1_D_iw[1] & ( !SD1_D_iw[0] & ( (SD1_D_iw[5] & (SD1_D_iw[4] & (SD1_D_iw[3] & !SD1_D_iw[2]))) ) ) );


--SD1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~4
SD1L237 = ( SD1_D_iw[12] & ( SD1_D_iw[11] & ( (SD1_D_iw[16] & (!SD1_D_iw[15] & (!SD1_D_iw[14] & SD1_D_iw[13]))) ) ) ) # ( !SD1_D_iw[12] & ( SD1_D_iw[11] & ( (SD1_D_iw[16] & (SD1_D_iw[13] & ((!SD1_D_iw[14]) # (SD1_D_iw[15])))) ) ) ) # ( !SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (SD1_D_iw[16] & (!SD1_D_iw[14] & SD1_D_iw[13])) ) ) );


--SD1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~5
SD1L238 = ( SD1_D_iw[12] & ( SD1_D_iw[11] & ( (!SD1_D_iw[16] & (((SD1_D_iw[13])))) # (SD1_D_iw[16] & ((!SD1_D_iw[15] & ((!SD1_D_iw[13]) # (SD1_D_iw[14]))) # (SD1_D_iw[15] & ((!SD1_D_iw[14]) # (SD1_D_iw[13]))))) ) ) ) # ( !SD1_D_iw[12] & ( SD1_D_iw[11] & ( (!SD1_D_iw[16] & (SD1_D_iw[15] & ((!SD1_D_iw[14]) # (!SD1_D_iw[13])))) # (SD1_D_iw[16] & (!SD1_D_iw[15] & (!SD1_D_iw[14] & !SD1_D_iw[13]))) ) ) ) # ( SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (!SD1_D_iw[16] & (!SD1_D_iw[15] & (SD1_D_iw[14] & !SD1_D_iw[13]))) # (SD1_D_iw[16] & (!SD1_D_iw[13] $ (((SD1_D_iw[15] & SD1_D_iw[14]))))) ) ) ) # ( !SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (!SD1_D_iw[16] & (!SD1_D_iw[14] & (!SD1_D_iw[15] $ (SD1_D_iw[13])))) # (SD1_D_iw[16] & (SD1_D_iw[15] & (SD1_D_iw[14]))) ) ) );


--SD1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~6
SD1L239 = ( SD1_D_iw[12] & ( SD1_D_iw[11] & ( (SD1_D_iw[16] & (!SD1_D_iw[15] & !SD1_D_iw[13])) ) ) ) # ( !SD1_D_iw[12] & ( SD1_D_iw[11] & ( (!SD1_D_iw[13] & ((!SD1_D_iw[16] & (SD1_D_iw[15] & SD1_D_iw[14])) # (SD1_D_iw[16] & (!SD1_D_iw[15] & !SD1_D_iw[14])))) ) ) ) # ( SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (SD1_D_iw[16] & (!SD1_D_iw[15] & !SD1_D_iw[13])) ) ) );


--SD1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~7
SD1L240 = ( SD1_D_iw[12] & ( SD1_D_iw[11] & ( (!SD1_D_iw[16] & (!SD1_D_iw[15] & (SD1_D_iw[14] & SD1_D_iw[13]))) ) ) ) # ( !SD1_D_iw[12] & ( SD1_D_iw[11] & ( (!SD1_D_iw[16] & (SD1_D_iw[15] & !SD1_D_iw[14])) ) ) ) # ( SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (!SD1_D_iw[16] & (!SD1_D_iw[15] & (SD1_D_iw[14] & !SD1_D_iw[13]))) ) ) ) # ( !SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (!SD1_D_iw[16] & (!SD1_D_iw[14] & (!SD1_D_iw[15] $ (SD1_D_iw[13])))) ) ) );


--SD1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~8
SD1L241 = ( SD1_D_iw[12] & ( SD1_D_iw[11] & ( (SD1_D_iw[16] & ((!SD1_D_iw[15] & (SD1_D_iw[14] & SD1_D_iw[13])) # (SD1_D_iw[15] & (!SD1_D_iw[14])))) ) ) ) # ( SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (SD1_D_iw[16] & (SD1_D_iw[15] & (!SD1_D_iw[14] & !SD1_D_iw[13]))) ) ) ) # ( !SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (SD1_D_iw[16] & (SD1_D_iw[15] & SD1_D_iw[14])) ) ) );


--SD1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
SD1L224 = ( SD1_D_iw[0] & ( (SD1_D_iw[1] & ((!SD1_D_iw[4]) # ((!SD1_D_iw[3] & SD1_D_iw[2])))) ) );


--SD1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1
SD1L254 = ( !SD1_D_iw[1] & ( !SD1_D_iw[0] & ( (SD1_D_iw[5] & (!SD1_D_iw[2] & (!SD1_D_iw[4] $ (!SD1_D_iw[3])))) ) ) );


--SD1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
SD1L201 = ( SD1_D_iw[1] & ( !SD1_D_iw[0] & ( (SD1_D_iw[2] & ((!SD1_D_iw[4] & ((!SD1_D_iw[3]))) # (SD1_D_iw[4] & (!SD1_D_iw[5] & SD1_D_iw[3])))) ) ) ) # ( !SD1_D_iw[1] & ( !SD1_D_iw[0] & ( (!SD1_D_iw[2] & ((!SD1_D_iw[5] & (SD1_D_iw[4] & SD1_D_iw[3])) # (SD1_D_iw[5] & (!SD1_D_iw[4] & !SD1_D_iw[3])))) ) ) );


--SD1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
SD1L205 = ( !SD1_D_iw[0] & ( (!SD1_D_iw[4] & (SD1_D_iw[3] & (!SD1_D_iw[2] $ (SD1_D_iw[1])))) ) );


--SD1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
SD1L202 = ( !SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (!SD1_D_iw[13] & ((!SD1_D_iw[16] & ((SD1_D_iw[14]))) # (SD1_D_iw[16] & (!SD1_D_iw[15])))) ) ) );


--SD1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
SD1L226 = ( SD1_D_iw[0] & ( SD1L225 ) ) # ( !SD1_D_iw[0] & ( SD1L225 ) ) # ( !SD1_D_iw[0] & ( !SD1L225 & ( (SD1_D_iw[2] & (!SD1_D_iw[1] & ((SD1_D_iw[3]) # (SD1_D_iw[4])))) ) ) );


--SD1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
SD1L227 = ( !SD1_D_iw[1] & ( !SD1_D_iw[0] & ( (!SD1_D_iw[5] & (SD1_D_iw[2] & ((SD1_D_iw[3]) # (SD1_D_iw[4])))) ) ) );


--SD1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
SD1L246 = ( SD1_D_iw[12] & ( SD1_D_iw[11] & ( (!SD1_D_iw[13] & ((!SD1_D_iw[16]) # ((SD1_D_iw[15] & SD1_D_iw[14])))) ) ) ) # ( SD1_D_iw[12] & ( !SD1_D_iw[11] & ( (!SD1_D_iw[13] & ((!SD1_D_iw[14] & (!SD1_D_iw[16])) # (SD1_D_iw[14] & ((SD1_D_iw[15]))))) ) ) );


--SD1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
SD1L247 = (SD1L246 & SD1L552);


--CC1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
CC1L8 = !CC1_altera_reset_synchronizer_int_chain[3];


--JD1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
JD1L6 = !JD1L2;


--UC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0
UC1L2 = !UC1L54;


--JD2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
JD2L6 = !JD2L2;


--UC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0
UC2L2 = !UC2L57;


--EC1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
EC1L54 = AMPP_FUNCTION(!XB1_t_dav);


--XC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3]~0
XC3L3 = !SD1_W_alu_result[2];


--ZD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0
ZD1L7 = !VD1_writedata[1];


--ZD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1
ZD1L5 = !VD1_writedata[0];


--XC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
XC1L15 = !LC1_b_full;


--EC1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
EC1L36 = AMPP_FUNCTION(!EC1_read);


--YE2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
YE2L4 = GND;


--EC1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
EC1L99 = AMPP_FUNCTION(!EC1_write);


--A1L136 is ~GND
A1L136 = GND;


--EC1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
EC1L16 = AMPP_FUNCTION(!EC1_count[9]);


--SD1L399 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
SD1L399 = !SD1_E_shift_rot_cnt[0];


--KE1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
KE1L3 = !KE1L2;


