Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat May 16 19:51:55 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Point/LightnessTransform/DocGen/timing_report.txt
| Design            : LightnessTransform
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 57 register/latch pins with no clock driven by root clock pin: clk (HIGH)

channel[0].add_s_reg[0]/C
channel[0].add_s_reg[1]/C
channel[0].add_s_reg[2]/C
channel[0].add_s_reg[3]/C
channel[0].add_s_reg[4]/C
channel[0].add_s_reg[5]/C
channel[0].add_s_reg[6]/C
channel[0].add_s_reg[7]/C
channel[0].add_s_reg[8]/C
channel[0].add_s_reg[9]/C
channel[0].out_buffer_reg[0]/C
channel[0].out_buffer_reg[1]/C
channel[0].out_buffer_reg[2]/C
channel[0].out_buffer_reg[3]/C
channel[0].out_buffer_reg[4]/C
channel[0].out_buffer_reg[5]/C
channel[0].out_buffer_reg[6]/C
channel[0].out_buffer_reg[7]/C
channel[1].add_s_reg[0]/C
channel[1].add_s_reg[1]/C
channel[1].add_s_reg[2]/C
channel[1].add_s_reg[3]/C
channel[1].add_s_reg[4]/C
channel[1].add_s_reg[5]/C
channel[1].add_s_reg[6]/C
channel[1].add_s_reg[7]/C
channel[1].add_s_reg[8]/C
channel[1].add_s_reg[9]/C
channel[1].out_buffer_reg[0]/C
channel[1].out_buffer_reg[1]/C
channel[1].out_buffer_reg[2]/C
channel[1].out_buffer_reg[3]/C
channel[1].out_buffer_reg[4]/C
channel[1].out_buffer_reg[5]/C
channel[1].out_buffer_reg[6]/C
channel[1].out_buffer_reg[7]/C
channel[2].add_s_reg[0]/C
channel[2].add_s_reg[1]/C
channel[2].add_s_reg[2]/C
channel[2].add_s_reg[3]/C
channel[2].add_s_reg[4]/C
channel[2].add_s_reg[5]/C
channel[2].add_s_reg[6]/C
channel[2].add_s_reg[7]/C
channel[2].add_s_reg[8]/C
channel[2].add_s_reg[9]/C
channel[2].out_buffer_reg[0]/C
channel[2].out_buffer_reg[1]/C
channel[2].out_buffer_reg[2]/C
channel[2].out_buffer_reg[3]/C
channel[2].out_buffer_reg[4]/C
channel[2].out_buffer_reg[5]/C
channel[2].out_buffer_reg[6]/C
channel[2].out_buffer_reg[7]/C
con_enable_reg[0]/C
con_enable_reg[1]/C
con_enable_reg[2]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

channel[0].add_s_reg[0]/CLR
channel[0].add_s_reg[0]/D
channel[0].add_s_reg[1]/CLR
channel[0].add_s_reg[1]/D
channel[0].add_s_reg[2]/CLR
channel[0].add_s_reg[2]/D
channel[0].add_s_reg[3]/CLR
channel[0].add_s_reg[3]/D
channel[0].add_s_reg[4]/CLR
channel[0].add_s_reg[4]/D
channel[0].add_s_reg[5]/CLR
channel[0].add_s_reg[5]/D
channel[0].add_s_reg[6]/CLR
channel[0].add_s_reg[6]/D
channel[0].add_s_reg[7]/CLR
channel[0].add_s_reg[7]/D
channel[0].add_s_reg[8]/CLR
channel[0].add_s_reg[8]/D
channel[0].add_s_reg[9]/CLR
channel[0].add_s_reg[9]/D
channel[0].out_buffer_reg[0]/D
channel[0].out_buffer_reg[0]/R
channel[0].out_buffer_reg[1]/D
channel[0].out_buffer_reg[1]/R
channel[0].out_buffer_reg[2]/D
channel[0].out_buffer_reg[2]/R
channel[0].out_buffer_reg[3]/D
channel[0].out_buffer_reg[3]/R
channel[0].out_buffer_reg[4]/D
channel[0].out_buffer_reg[4]/R
channel[0].out_buffer_reg[5]/D
channel[0].out_buffer_reg[5]/R
channel[0].out_buffer_reg[6]/D
channel[0].out_buffer_reg[6]/R
channel[0].out_buffer_reg[7]/D
channel[0].out_buffer_reg[7]/R
channel[1].add_s_reg[0]/CLR
channel[1].add_s_reg[0]/D
channel[1].add_s_reg[1]/CLR
channel[1].add_s_reg[1]/D
channel[1].add_s_reg[2]/CLR
channel[1].add_s_reg[2]/D
channel[1].add_s_reg[3]/CLR
channel[1].add_s_reg[3]/D
channel[1].add_s_reg[4]/CLR
channel[1].add_s_reg[4]/D
channel[1].add_s_reg[5]/CLR
channel[1].add_s_reg[5]/D
channel[1].add_s_reg[6]/CLR
channel[1].add_s_reg[6]/D
channel[1].add_s_reg[7]/CLR
channel[1].add_s_reg[7]/D
channel[1].add_s_reg[8]/CLR
channel[1].add_s_reg[8]/D
channel[1].add_s_reg[9]/CLR
channel[1].add_s_reg[9]/D
channel[1].out_buffer_reg[0]/D
channel[1].out_buffer_reg[0]/R
channel[1].out_buffer_reg[1]/D
channel[1].out_buffer_reg[1]/R
channel[1].out_buffer_reg[2]/D
channel[1].out_buffer_reg[2]/R
channel[1].out_buffer_reg[3]/D
channel[1].out_buffer_reg[3]/R
channel[1].out_buffer_reg[4]/D
channel[1].out_buffer_reg[4]/R
channel[1].out_buffer_reg[5]/D
channel[1].out_buffer_reg[5]/R
channel[1].out_buffer_reg[6]/D
channel[1].out_buffer_reg[6]/R
channel[1].out_buffer_reg[7]/D
channel[1].out_buffer_reg[7]/R
channel[2].add_s_reg[0]/CLR
channel[2].add_s_reg[0]/D
channel[2].add_s_reg[1]/CLR
channel[2].add_s_reg[1]/D
channel[2].add_s_reg[2]/CLR
channel[2].add_s_reg[2]/D
channel[2].add_s_reg[3]/CLR
channel[2].add_s_reg[3]/D
channel[2].add_s_reg[4]/CLR
channel[2].add_s_reg[4]/D
channel[2].add_s_reg[5]/CLR
channel[2].add_s_reg[5]/D
channel[2].add_s_reg[6]/CLR
channel[2].add_s_reg[6]/D
channel[2].add_s_reg[7]/CLR
channel[2].add_s_reg[7]/D
channel[2].add_s_reg[8]/CLR
channel[2].add_s_reg[8]/D
channel[2].add_s_reg[9]/CLR
channel[2].add_s_reg[9]/D
channel[2].out_buffer_reg[0]/D
channel[2].out_buffer_reg[0]/R
channel[2].out_buffer_reg[1]/D
channel[2].out_buffer_reg[1]/R
channel[2].out_buffer_reg[2]/D
channel[2].out_buffer_reg[2]/R
channel[2].out_buffer_reg[3]/D
channel[2].out_buffer_reg[3]/R
channel[2].out_buffer_reg[4]/D
channel[2].out_buffer_reg[4]/R
channel[2].out_buffer_reg[5]/D
channel[2].out_buffer_reg[5]/R
channel[2].out_buffer_reg[6]/D
channel[2].out_buffer_reg[6]/R
channel[2].out_buffer_reg[7]/D
channel[2].out_buffer_reg[7]/R
con_enable_reg[0]/CLR
con_enable_reg[0]/D
con_enable_reg[1]/CLR
con_enable_reg[1]/D
con_enable_reg[2]/CLR
con_enable_reg[2]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

clk
in_data[0]
in_data[10]
in_data[11]
in_data[12]
in_data[13]
in_data[14]
in_data[15]
in_data[16]
in_data[17]
in_data[18]
in_data[19]
in_data[1]
in_data[20]
in_data[21]
in_data[22]
in_data[23]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_data[8]
in_data[9]
in_enable
lm_gain[0]
lm_gain[1]
lm_gain[2]
lm_gain[3]
lm_gain[4]
lm_gain[5]
lm_gain[6]
lm_gain[7]
lm_gain[8]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

out_data[0]
out_data[10]
out_data[11]
out_data[12]
out_data[13]
out_data[14]
out_data[15]
out_data[16]
out_data[17]
out_data[18]
out_data[19]
out_data[1]
out_data[20]
out_data[21]
out_data[22]
out_data[23]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_data[8]
out_data[9]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  139          inf        0.000                      0                  139           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[0]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[10]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[10]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[10]
                                                                      r  out_data[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[11]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[11]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[11]
                                                                      r  out_data[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[12]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[12]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[12]
                                                                      r  out_data[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[13]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[13]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[13]
                                                                      r  out_data[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[14]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[14]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[14]
                                                                      r  out_data[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[15]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[15]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[15]
                                                                      r  out_data[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[16]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[16]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[16]
                                                                      r  out_data[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[17]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[17]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[17]
                                                                      r  out_data[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  con_enable_reg[1]/Q
                         net (fo=28, unplaced)        0.809     1.265    con_enable[1]
                                                                      r  out_data[18]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.560 r  out_data[18]_INST_0/O
                         net (fo=0)                   0.973     2.533    out_data[18]
                                                                      r  out_data[18]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 channel[0].add_s_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[0].out_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.413%)  route 0.176ns (48.587%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[0].add_s_reg[5]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[0].add_s_reg[5]/Q
                         net (fo=1, unplaced)         0.176     0.317    n_0_channel[0].add_s_reg[5]
                                                                      r  channel[0].out_buffer[5]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.362 r  channel[0].out_buffer[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.362    n_0_channel[0].out_buffer[5]_i_1
                         FDRE                                         r  channel[0].out_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[0].add_s_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[0].out_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.294%)  route 0.177ns (48.706%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[0].add_s_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[0].add_s_reg[0]/Q
                         net (fo=1, unplaced)         0.177     0.318    n_0_channel[0].add_s_reg[0]
                                                                      r  channel[0].out_buffer[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.363 r  channel[0].out_buffer[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.363    n_0_channel[0].out_buffer[0]_i_1
                         FDRE                                         r  channel[0].out_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[1].add_s_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[1].out_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.294%)  route 0.177ns (48.706%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[1].add_s_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[1].add_s_reg[0]/Q
                         net (fo=1, unplaced)         0.177     0.318    n_0_channel[1].add_s_reg[0]
                                                                      r  channel[1].out_buffer[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.363 r  channel[1].out_buffer[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.363    n_0_channel[1].out_buffer[0]_i_1
                         FDRE                                         r  channel[1].out_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[1].add_s_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[1].out_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.294%)  route 0.177ns (48.706%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[1].add_s_reg[4]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[1].add_s_reg[4]/Q
                         net (fo=1, unplaced)         0.177     0.318    n_0_channel[1].add_s_reg[4]
                                                                      r  channel[1].out_buffer[4]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.363 r  channel[1].out_buffer[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.363    n_0_channel[1].out_buffer[4]_i_1
                         FDRE                                         r  channel[1].out_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[2].add_s_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[2].out_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.294%)  route 0.177ns (48.706%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[2].add_s_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[2].add_s_reg[0]/Q
                         net (fo=1, unplaced)         0.177     0.318    n_0_channel[2].add_s_reg[0]
                                                                      r  channel[2].out_buffer[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.363 r  channel[2].out_buffer[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.363    n_0_channel[2].out_buffer[0]_i_1
                         FDRE                                         r  channel[2].out_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[2].add_s_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[2].out_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.294%)  route 0.177ns (48.706%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[2].add_s_reg[4]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[2].add_s_reg[4]/Q
                         net (fo=1, unplaced)         0.177     0.318    n_0_channel[2].add_s_reg[4]
                                                                      r  channel[2].out_buffer[4]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.363 r  channel[2].out_buffer[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.363    n_0_channel[2].out_buffer[4]_i_1
                         FDRE                                         r  channel[2].out_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[0].add_s_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[0].out_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.189ns (49.524%)  route 0.193ns (50.476%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[0].add_s_reg[8]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[0].add_s_reg[8]/Q
                         net (fo=8, unplaced)         0.193     0.334    p_0_in
                                                                      r  channel[0].out_buffer[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.048     0.382 r  channel[0].out_buffer[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.382    n_0_channel[0].out_buffer[1]_i_1
                         FDRE                                         r  channel[0].out_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[0].add_s_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[0].out_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.189ns (49.524%)  route 0.193ns (50.476%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[0].add_s_reg[8]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[0].add_s_reg[8]/Q
                         net (fo=8, unplaced)         0.193     0.334    p_0_in
                                                                      r  channel[0].out_buffer[4]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.048     0.382 r  channel[0].out_buffer[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.382    n_0_channel[0].out_buffer[4]_i_1
                         FDRE                                         r  channel[0].out_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[0].add_s_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[0].out_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.189ns (49.524%)  route 0.193ns (50.476%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[0].add_s_reg[8]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[0].add_s_reg[8]/Q
                         net (fo=8, unplaced)         0.193     0.334    p_0_in
                                                                      r  channel[0].out_buffer[6]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.048     0.382 r  channel[0].out_buffer[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.382    n_0_channel[0].out_buffer[6]_i_1
                         FDRE                                         r  channel[0].out_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[0].add_s_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            channel[0].out_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.189ns (49.524%)  route 0.193ns (50.476%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  channel[0].add_s_reg[8]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  channel[0].add_s_reg[8]/Q
                         net (fo=8, unplaced)         0.193     0.334    p_0_in
                                                                      r  channel[0].out_buffer[7]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.048     0.382 r  channel[0].out_buffer[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.382    n_0_channel[0].out_buffer[7]_i_1
                         FDRE                                         r  channel[0].out_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------





