--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fourbit_counter.twx fourbit_counter.ncd -o
fourbit_counter.twr fourbit_counter.pcf -ucf fourbit_counter.ucf

Design file:              fourbit_counter.ncd
Physical constraint file: fourbit_counter.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |        13.917(R)|      SLOW  |         6.334(R)|      FAST  |clock_BUFGP       |   0.000|
Q<1>        |        14.101(R)|      SLOW  |         6.432(R)|      FAST  |clock_BUFGP       |   0.000|
Q<2>        |        12.748(R)|      SLOW  |         5.688(R)|      FAST  |clock_BUFGP       |   0.000|
Q<3>        |        12.996(R)|      SLOW  |         5.823(R)|      FAST  |clock_BUFGP       |   0.000|
Q<4>        |        12.994(R)|      SLOW  |         5.821(R)|      FAST  |clock_BUFGP       |   0.000|
Q<5>        |        13.113(R)|      SLOW  |         5.881(R)|      FAST  |clock_BUFGP       |   0.000|
Q<6>        |        13.260(R)|      SLOW  |         5.991(R)|      FAST  |clock_BUFGP       |   0.000|
Q<7>        |        13.035(R)|      SLOW  |         5.862(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.732|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb  9 23:59:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



