Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 544568fb40be44b2bbcc34fcf4454a8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [D:/xilinx/lab/Lab_10/Lab_10.srcs/sim_1/new/testbench.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Video_Mode' [D:/xilinx/lab/Lab_10/Lab_10.srcs/sim_1/new/testbench.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'RGB_In' [D:/xilinx/lab/Lab_10/Lab_10.srcs/sim_1/new/testbench.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
