

================================================================
== Vitis HLS Report for 'ggm_small'
================================================================
* Date:           Mon Nov 17 18:41:21 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.913 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       83|      719|  0.415 us|  3.595 us|   83|  719|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 58 
56 --> 57 58 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 67 
65 --> 66 67 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 76 
74 --> 75 76 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 85 
83 --> 84 85 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%iv_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %iv_val"   --->   Operation 89 'read' 'iv_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%root_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %root_val"   --->   Operation 90 'read' 'root_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%msgStrm = alloca i64 1" [shake.cpp:10->ggm_tree.cpp:151]   --->   Operation 91 'alloca' 'msgStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%msgLenStrm = alloca i64 1" [shake.cpp:11->ggm_tree.cpp:151]   --->   Operation 92 'alloca' 'msgLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%endMsgLenStrm = alloca i64 1" [shake.cpp:12->ggm_tree.cpp:151]   --->   Operation 93 'alloca' 'endMsgLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%digestStrm = alloca i64 1" [shake.cpp:13->ggm_tree.cpp:151]   --->   Operation 94 'alloca' 'digestStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%endDigestStrm = alloca i64 1" [shake.cpp:14->ggm_tree.cpp:151]   --->   Operation 95 'alloca' 'endDigestStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 96 [25/25] (2.66ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 96 'call' 'PRG_ret7' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i128 %iv_val_read" [shake.cpp:24->ggm_tree.cpp:151]   --->   Operation 97 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_0 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %iv_val_read, i32 64" [shake.cpp:25->ggm_tree.cpp:151]   --->   Operation 98 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 99 [24/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 99 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 100 [23/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 100 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.29>
ST_4 : Operation 101 [22/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 101 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 102 [21/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 102 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 103 [20/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 103 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 104 [19/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 104 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 3.29>
ST_8 : Operation 105 [18/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 105 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.29>
ST_9 : Operation 106 [17/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 106 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 3.29>
ST_10 : Operation 107 [16/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 107 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 3.29>
ST_11 : Operation 108 [15/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 108 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 3.29>
ST_12 : Operation 109 [14/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 109 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 3.29>
ST_13 : Operation 110 [13/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 110 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 3.29>
ST_14 : Operation 111 [12/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 111 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 112 [11/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 112 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 3.29>
ST_16 : Operation 113 [10/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 113 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 3.29>
ST_17 : Operation 114 [9/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 114 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 3.29>
ST_18 : Operation 115 [8/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 115 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 3.29>
ST_19 : Operation 116 [7/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 116 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 3.29>
ST_20 : Operation 117 [6/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 117 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 3.29>
ST_21 : Operation 118 [5/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 118 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 3.29>
ST_22 : Operation 119 [4/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 119 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 3.29>
ST_23 : Operation 120 [3/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 120 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 3.29>
ST_24 : Operation 121 [2/25] (3.29ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 121 'call' 'PRG_ret7' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 122 [1/25] (1.47ns)   --->   "%PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 122 'call' 'PRG_ret7' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%keys_1_ret = extractvalue i256 %PRG_ret7" [ggm_tree.cpp:140]   --->   Operation 123 'extractvalue' 'keys_1_ret' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%keys_2_ret = extractvalue i256 %PRG_ret7" [ggm_tree.cpp:140]   --->   Operation 124 'extractvalue' 'keys_2_ret' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [25/25] (2.66ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 125 'call' 'PRG_ret1' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 3.29>
ST_26 : Operation 126 [24/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 126 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 3.29>
ST_27 : Operation 127 [23/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 127 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 3.29>
ST_28 : Operation 128 [22/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 128 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 3.29>
ST_29 : Operation 129 [21/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 129 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 3.29>
ST_30 : Operation 130 [20/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 130 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 3.29>
ST_31 : Operation 131 [19/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 131 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_31 : Operation 132 [25/25] (2.66ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 132 'call' 'PRG_ret' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 3.29>
ST_32 : Operation 133 [18/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 133 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_32 : Operation 134 [24/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 134 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 3.29>
ST_33 : Operation 135 [17/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 135 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_33 : Operation 136 [23/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 136 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 3.29>
ST_34 : Operation 137 [16/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 137 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_34 : Operation 138 [22/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 138 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 3.29>
ST_35 : Operation 139 [15/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 139 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_35 : Operation 140 [21/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 140 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 3.29>
ST_36 : Operation 141 [14/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 141 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_36 : Operation 142 [20/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 142 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 36> <Delay = 3.29>
ST_37 : Operation 143 [13/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 143 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_37 : Operation 144 [19/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 144 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 3.29>
ST_38 : Operation 145 [12/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 145 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_38 : Operation 146 [18/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 146 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 3.29>
ST_39 : Operation 147 [11/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 147 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_39 : Operation 148 [17/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 148 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 3.29>
ST_40 : Operation 149 [10/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 149 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_40 : Operation 150 [16/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 150 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 3.29>
ST_41 : Operation 151 [9/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 151 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_41 : Operation 152 [15/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 152 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 3.29>
ST_42 : Operation 153 [8/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 153 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_42 : Operation 154 [14/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 154 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 3.29>
ST_43 : Operation 155 [7/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 155 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_43 : Operation 156 [13/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 156 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 3.29>
ST_44 : Operation 157 [6/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 157 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_44 : Operation 158 [12/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 158 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 3.29>
ST_45 : Operation 159 [5/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 159 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_45 : Operation 160 [11/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 160 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 3.29>
ST_46 : Operation 161 [4/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 161 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_46 : Operation 162 [10/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 162 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 3.29>
ST_47 : Operation 163 [3/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 163 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_47 : Operation 164 [9/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 164 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 3.29>
ST_48 : Operation 165 [2/25] (3.29ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 165 'call' 'PRG_ret1' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_48 : Operation 166 [8/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 166 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 3.29>
ST_49 : Operation 167 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0" [shake.cpp:21->ggm_tree.cpp:151]   --->   Operation 167 'write' 'write_ln21' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_49 : Operation 168 [1/25] (1.47ns)   --->   "%PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 168 'call' 'PRG_ret1' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core
ST_49 : Operation 169 [1/1] (0.00ns)   --->   "%keys_3_ret = extractvalue i256 %PRG_ret1" [ggm_tree.cpp:140]   --->   Operation 169 'extractvalue' 'keys_3_ret' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 170 [1/1] (0.00ns)   --->   "%keys_4_ret = extractvalue i256 %PRG_ret1" [ggm_tree.cpp:140]   --->   Operation 170 'extractvalue' 'keys_4_ret' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 171 [7/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 171 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_49 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i128 %keys_3_ret" [shake.cpp:22->ggm_tree.cpp:151]   --->   Operation 172 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 173 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln22" [shake.cpp:22->ggm_tree.cpp:151]   --->   Operation 173 'write' 'write_ln22' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_49 : Operation 174 [1/1] (0.00ns)   --->   "%p_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %keys_3_ret, i32 64" [shake.cpp:23->ggm_tree.cpp:151]   --->   Operation 174 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 175 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 32" [shake.cpp:27->ggm_tree.cpp:151]   --->   Operation 175 'write' 'write_ln27' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 50 <SV = 49> <Delay = 3.29>
ST_50 : Operation 176 [6/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 176 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_50 : Operation 177 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_s" [shake.cpp:23->ggm_tree.cpp:151]   --->   Operation 177 'write' 'write_ln23' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_50 : Operation 178 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1" [shake.cpp:29->ggm_tree.cpp:151]   --->   Operation 178 'write' 'write_ln29' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 51 <SV = 50> <Delay = 3.29>
ST_51 : Operation 179 [5/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 179 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_51 : Operation 180 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln24" [shake.cpp:24->ggm_tree.cpp:151]   --->   Operation 180 'write' 'write_ln24' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>

State 52 <SV = 51> <Delay = 3.29>
ST_52 : Operation 181 [4/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 181 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_52 : Operation 182 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0" [shake.cpp:25->ggm_tree.cpp:151]   --->   Operation 182 'write' 'write_ln25' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>

State 53 <SV = 52> <Delay = 3.29>
ST_53 : Operation 183 [3/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 183 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_53 : Operation 184 [2/2] (0.00ns)   --->   "%call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm" [./sha3.hpp:727->shake.cpp:30->ggm_tree.cpp:151]   --->   Operation 184 'call' 'call_ln727' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 3.29>
ST_54 : Operation 185 [2/25] (3.29ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 185 'call' 'PRG_ret' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_54 : Operation 186 [1/2] (0.00ns)   --->   "%call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm" [./sha3.hpp:727->shake.cpp:30->ggm_tree.cpp:151]   --->   Operation 186 'call' 'call_ln727' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 1.47>
ST_55 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %com_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %seed_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 189 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @msgStrm_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i64 %msgStrm, i64 %msgStrm"   --->   Operation 189 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 191 [1/1] (0.00ns)   --->   "%empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @msgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %msgLenStrm, i128 %msgLenStrm"   --->   Operation 191 'specchannel' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 193 [1/1] (0.00ns)   --->   "%empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @endMsgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endMsgLenStrm, i1 %endMsgLenStrm"   --->   Operation 193 'specchannel' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 195 [1/1] (0.00ns)   --->   "%empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @digestStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %digestStrm, i256 %digestStrm"   --->   Operation 195 'specchannel' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 197 [1/1] (0.00ns)   --->   "%empty_274 = specchannel i32 @_ssdm_op_SpecChannel, void @endDigestStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endDigestStrm, i1 %endDigestStrm"   --->   Operation 197 'specchannel' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 199 [1/25] (1.47ns)   --->   "%PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [ggm_tree.cpp:140]   --->   Operation 199 'call' 'PRG_ret' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core
ST_55 : Operation 200 [1/1] (0.00ns)   --->   "%keys_5_ret = extractvalue i256 %PRG_ret" [ggm_tree.cpp:140]   --->   Operation 200 'extractvalue' 'keys_5_ret' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 201 [1/1] (0.00ns)   --->   "%keys_6_ret = extractvalue i256 %PRG_ret" [ggm_tree.cpp:140]   --->   Operation 201 'extractvalue' 'keys_6_ret' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 202 [1/1] ( I:1.42ns O:1.42ns )   --->   "%digest = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %digestStrm" [shake.cpp:33->ggm_tree.cpp:151]   --->   Operation 202 'read' 'digest' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_55 : Operation 203 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_047 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm" [shake.cpp:34->ggm_tree.cpp:151]   --->   Operation 203 'read' 'p_047' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_55 : Operation 204 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 204 'nbreadreq' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_55 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_s, void %if.then.i, void %if.end.i" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 205 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 206 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_048 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 206 'read' 'p_048' <Predicate = (tmp_s)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 56 <SV = 55> <Delay = 1.42>
ST_56 : Operation 207 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_185 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 207 'nbreadreq' 'tmp_185' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_56 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_185, void %if.then.i, void %if.end.i.19" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 208 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 209 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_049 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 209 'read' 'p_049' <Predicate = (tmp_185)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 57 <SV = 56> <Delay = 1.42>
ST_57 : Operation 210 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_186 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 210 'nbreadreq' 'tmp_186' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_57 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_186, void %if.then.i, void %if.end.i.212" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 211 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 212 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_050 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 212 'read' 'p_050' <Predicate = (tmp_186)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 58 <SV = 57> <Delay = 1.42>
ST_58 : Operation 213 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_187 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 213 'nbreadreq' 'tmp_187' <Predicate = (tmp_s & tmp_185 & tmp_186)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_58 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_187, void %if.then.i, void %if.end.i.315" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 214 'br' 'br_ln39' <Predicate = (tmp_s & tmp_185 & tmp_186)> <Delay = 0.00>
ST_58 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc31" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 215 'br' 'br_ln39' <Predicate = (!tmp_187) | (!tmp_186) | (!tmp_185) | (!tmp_s)> <Delay = 0.00>
ST_58 : Operation 216 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_051 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 216 'read' 'p_051' <Predicate = (tmp_s & tmp_185 & tmp_186 & tmp_187)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_58 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc31" [shake.cpp:37->ggm_tree.cpp:151]   --->   Operation 217 'br' 'br_ln37' <Predicate = (tmp_s & tmp_185 & tmp_186 & tmp_187)> <Delay = 0.00>
ST_58 : Operation 218 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0" [shake.cpp:21->ggm_tree.cpp:151]   --->   Operation 218 'write' 'write_ln21' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_58 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i128 %keys_4_ret" [shake.cpp:22->ggm_tree.cpp:151]   --->   Operation 219 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 220 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln22_1" [shake.cpp:22->ggm_tree.cpp:151]   --->   Operation 220 'write' 'write_ln22' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_58 : Operation 221 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 32" [shake.cpp:27->ggm_tree.cpp:151]   --->   Operation 221 'write' 'write_ln27' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 59 <SV = 58> <Delay = 1.42>
ST_59 : Operation 222 [1/1] (0.00ns)   --->   "%p_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %keys_4_ret, i32 64" [shake.cpp:23->ggm_tree.cpp:151]   --->   Operation 222 'partselect' 'p_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 223 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_2" [shake.cpp:23->ggm_tree.cpp:151]   --->   Operation 223 'write' 'write_ln23' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_59 : Operation 224 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1" [shake.cpp:29->ggm_tree.cpp:151]   --->   Operation 224 'write' 'write_ln29' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 60 <SV = 59> <Delay = 1.41>
ST_60 : Operation 225 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln24" [shake.cpp:24->ggm_tree.cpp:151]   --->   Operation 225 'write' 'write_ln24' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>

State 61 <SV = 60> <Delay = 1.41>
ST_61 : Operation 226 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0" [shake.cpp:25->ggm_tree.cpp:151]   --->   Operation 226 'write' 'write_ln25' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 227 [2/2] (0.00ns)   --->   "%call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm" [./sha3.hpp:727->shake.cpp:30->ggm_tree.cpp:151]   --->   Operation 227 'call' 'call_ln727' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm" [./sha3.hpp:727->shake.cpp:30->ggm_tree.cpp:151]   --->   Operation 228 'call' 'call_ln727' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 64 <SV = 63> <Delay = 1.42>
ST_64 : Operation 229 [1/1] (0.00ns)   --->   "%p_1 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %digest, i32 128" [shake.cpp:43->ggm_tree.cpp:151]   --->   Operation 229 'partselect' 'p_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i256 %digest" [shake.cpp:44->ggm_tree.cpp:151]   --->   Operation 230 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 231 [1/1] ( I:1.42ns O:1.42ns )   --->   "%digest_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %digestStrm" [shake.cpp:33->ggm_tree.cpp:151]   --->   Operation 231 'read' 'digest_1' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_64 : Operation 232 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_052 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm" [shake.cpp:34->ggm_tree.cpp:151]   --->   Operation 232 'read' 'p_052' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_64 : Operation 233 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_188 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 233 'nbreadreq' 'tmp_188' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_64 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_188, void %if.then.i.1, void %if.end.i.1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 234 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 235 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_053 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 235 'read' 'p_053' <Predicate = (tmp_188)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 65 <SV = 64> <Delay = 1.42>
ST_65 : Operation 236 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_189 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 236 'nbreadreq' 'tmp_189' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_65 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_189, void %if.then.i.1, void %if.end.i.1.1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 237 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 238 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_054 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 238 'read' 'p_054' <Predicate = (tmp_189)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 66 <SV = 65> <Delay = 1.42>
ST_66 : Operation 239 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_190 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 239 'nbreadreq' 'tmp_190' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_66 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_190, void %if.then.i.1, void %if.end.i.1.2" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 240 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 241 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_055 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 241 'read' 'p_055' <Predicate = (tmp_190)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 67 <SV = 66> <Delay = 1.42>
ST_67 : Operation 242 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_191 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 242 'nbreadreq' 'tmp_191' <Predicate = (tmp_188 & tmp_189 & tmp_190)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_67 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_191, void %if.then.i.1, void %if.end.i.1.3" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 243 'br' 'br_ln39' <Predicate = (tmp_188 & tmp_189 & tmp_190)> <Delay = 0.00>
ST_67 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc31.1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 244 'br' 'br_ln39' <Predicate = (!tmp_191) | (!tmp_190) | (!tmp_189) | (!tmp_188)> <Delay = 0.00>
ST_67 : Operation 245 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_056 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 245 'read' 'p_056' <Predicate = (tmp_188 & tmp_189 & tmp_190 & tmp_191)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_67 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc31.1" [shake.cpp:37->ggm_tree.cpp:151]   --->   Operation 246 'br' 'br_ln37' <Predicate = (tmp_188 & tmp_189 & tmp_190 & tmp_191)> <Delay = 0.00>
ST_67 : Operation 247 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0" [shake.cpp:21->ggm_tree.cpp:151]   --->   Operation 247 'write' 'write_ln21' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_67 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i128 %keys_5_ret" [shake.cpp:22->ggm_tree.cpp:151]   --->   Operation 248 'trunc' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 249 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln22_2" [shake.cpp:22->ggm_tree.cpp:151]   --->   Operation 249 'write' 'write_ln22' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_67 : Operation 250 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 32" [shake.cpp:27->ggm_tree.cpp:151]   --->   Operation 250 'write' 'write_ln27' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 68 <SV = 67> <Delay = 1.42>
ST_68 : Operation 251 [1/1] (0.00ns)   --->   "%p_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %keys_5_ret, i32 64" [shake.cpp:23->ggm_tree.cpp:151]   --->   Operation 251 'partselect' 'p_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 252 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_4" [shake.cpp:23->ggm_tree.cpp:151]   --->   Operation 252 'write' 'write_ln23' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_68 : Operation 253 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1" [shake.cpp:29->ggm_tree.cpp:151]   --->   Operation 253 'write' 'write_ln29' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 69 <SV = 68> <Delay = 1.41>
ST_69 : Operation 254 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln24" [shake.cpp:24->ggm_tree.cpp:151]   --->   Operation 254 'write' 'write_ln24' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>

State 70 <SV = 69> <Delay = 1.41>
ST_70 : Operation 255 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0" [shake.cpp:25->ggm_tree.cpp:151]   --->   Operation 255 'write' 'write_ln25' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>

State 71 <SV = 70> <Delay = 0.00>
ST_71 : Operation 256 [2/2] (0.00ns)   --->   "%call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm" [./sha3.hpp:727->shake.cpp:30->ggm_tree.cpp:151]   --->   Operation 256 'call' 'call_ln727' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 72 <SV = 71> <Delay = 0.00>
ST_72 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm" [./sha3.hpp:727->shake.cpp:30->ggm_tree.cpp:151]   --->   Operation 257 'call' 'call_ln727' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 73 <SV = 72> <Delay = 1.42>
ST_73 : Operation 258 [1/1] (0.00ns)   --->   "%p_3 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %digest_1, i32 128" [shake.cpp:43->ggm_tree.cpp:151]   --->   Operation 258 'partselect' 'p_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i256 %digest_1" [shake.cpp:44->ggm_tree.cpp:151]   --->   Operation 259 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 260 [1/1] ( I:1.42ns O:1.42ns )   --->   "%digest_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %digestStrm" [shake.cpp:33->ggm_tree.cpp:151]   --->   Operation 260 'read' 'digest_2' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_73 : Operation 261 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_057 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm" [shake.cpp:34->ggm_tree.cpp:151]   --->   Operation 261 'read' 'p_057' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_73 : Operation 262 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_192 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 262 'nbreadreq' 'tmp_192' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_73 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_192, void %if.then.i.2, void %if.end.i.2" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 263 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 264 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_058 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 264 'read' 'p_058' <Predicate = (tmp_192)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 74 <SV = 73> <Delay = 1.42>
ST_74 : Operation 265 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_193 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 265 'nbreadreq' 'tmp_193' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_74 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_193, void %if.then.i.2, void %if.end.i.2.1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 266 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 267 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_059 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 267 'read' 'p_059' <Predicate = (tmp_193)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 75 <SV = 74> <Delay = 1.42>
ST_75 : Operation 268 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_194 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 268 'nbreadreq' 'tmp_194' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_75 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_194, void %if.then.i.2, void %if.end.i.2.2" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 269 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 270 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_060 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 270 'read' 'p_060' <Predicate = (tmp_194)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 76 <SV = 75> <Delay = 1.42>
ST_76 : Operation 271 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_195 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 271 'nbreadreq' 'tmp_195' <Predicate = (tmp_192 & tmp_193 & tmp_194)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_76 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_195, void %if.then.i.2, void %if.end.i.2.3" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 272 'br' 'br_ln39' <Predicate = (tmp_192 & tmp_193 & tmp_194)> <Delay = 0.00>
ST_76 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc31.2" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 273 'br' 'br_ln39' <Predicate = (!tmp_195) | (!tmp_194) | (!tmp_193) | (!tmp_192)> <Delay = 0.00>
ST_76 : Operation 274 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_061 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 274 'read' 'p_061' <Predicate = (tmp_192 & tmp_193 & tmp_194 & tmp_195)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_76 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc31.2" [shake.cpp:37->ggm_tree.cpp:151]   --->   Operation 275 'br' 'br_ln37' <Predicate = (tmp_192 & tmp_193 & tmp_194 & tmp_195)> <Delay = 0.00>
ST_76 : Operation 276 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0" [shake.cpp:21->ggm_tree.cpp:151]   --->   Operation 276 'write' 'write_ln21' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_76 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i128 %keys_6_ret" [shake.cpp:22->ggm_tree.cpp:151]   --->   Operation 277 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 278 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln22_3" [shake.cpp:22->ggm_tree.cpp:151]   --->   Operation 278 'write' 'write_ln22' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_76 : Operation 279 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 32" [shake.cpp:27->ggm_tree.cpp:151]   --->   Operation 279 'write' 'write_ln27' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 77 <SV = 76> <Delay = 1.42>
ST_77 : Operation 280 [1/1] (0.00ns)   --->   "%p_6 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %keys_6_ret, i32 64" [shake.cpp:23->ggm_tree.cpp:151]   --->   Operation 280 'partselect' 'p_6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 281 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_6" [shake.cpp:23->ggm_tree.cpp:151]   --->   Operation 281 'write' 'write_ln23' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_77 : Operation 282 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1" [shake.cpp:29->ggm_tree.cpp:151]   --->   Operation 282 'write' 'write_ln29' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 78 <SV = 77> <Delay = 1.41>
ST_78 : Operation 283 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln24" [shake.cpp:24->ggm_tree.cpp:151]   --->   Operation 283 'write' 'write_ln24' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>

State 79 <SV = 78> <Delay = 1.41>
ST_79 : Operation 284 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0" [shake.cpp:25->ggm_tree.cpp:151]   --->   Operation 284 'write' 'write_ln25' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>

State 80 <SV = 79> <Delay = 0.00>
ST_80 : Operation 285 [2/2] (0.00ns)   --->   "%call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm" [./sha3.hpp:727->shake.cpp:30->ggm_tree.cpp:151]   --->   Operation 285 'call' 'call_ln727' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 81 <SV = 80> <Delay = 0.00>
ST_81 : Operation 286 [1/2] (0.00ns)   --->   "%call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm" [./sha3.hpp:727->shake.cpp:30->ggm_tree.cpp:151]   --->   Operation 286 'call' 'call_ln727' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 82 <SV = 81> <Delay = 1.42>
ST_82 : Operation 287 [1/1] (0.00ns)   --->   "%p_5 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %digest_2, i32 128" [shake.cpp:43->ggm_tree.cpp:151]   --->   Operation 287 'partselect' 'p_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = trunc i256 %digest_2" [shake.cpp:44->ggm_tree.cpp:151]   --->   Operation 288 'trunc' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 289 [1/1] ( I:1.42ns O:1.42ns )   --->   "%digest_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %digestStrm" [shake.cpp:33->ggm_tree.cpp:151]   --->   Operation 289 'read' 'digest_3' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_82 : Operation 290 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_062 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm" [shake.cpp:34->ggm_tree.cpp:151]   --->   Operation 290 'read' 'p_062' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_82 : Operation 291 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_196 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 291 'nbreadreq' 'tmp_196' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_82 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_196, void %if.then.i.3, void %if.end.i.3" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 292 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 293 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_063 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 293 'read' 'p_063' <Predicate = (tmp_196)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 83 <SV = 82> <Delay = 1.42>
ST_83 : Operation 294 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_197 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 294 'nbreadreq' 'tmp_197' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_83 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_197, void %if.then.i.3, void %if.end.i.3.1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 295 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 296 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_064 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 296 'read' 'p_064' <Predicate = (tmp_197)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 84 <SV = 83> <Delay = 1.42>
ST_84 : Operation 297 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_198 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 297 'nbreadreq' 'tmp_198' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_84 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_198, void %if.then.i.3, void %if.end.i.3.2" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 298 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 299 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_065 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 299 'read' 'p_065' <Predicate = (tmp_198)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 85 <SV = 84> <Delay = 1.42>
ST_85 : Operation 300 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_199 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 300 'nbreadreq' 'tmp_199' <Predicate = (tmp_196 & tmp_197 & tmp_198)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_85 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_199, void %if.then.i.3, void %if.end.i.3.3" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 301 'br' 'br_ln39' <Predicate = (tmp_196 & tmp_197 & tmp_198)> <Delay = 0.00>
ST_85 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc31.3" [shake.cpp:39->ggm_tree.cpp:151]   --->   Operation 302 'br' 'br_ln39' <Predicate = (!tmp_199) | (!tmp_198) | (!tmp_197) | (!tmp_196)> <Delay = 0.00>
ST_85 : Operation 303 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_066 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm" [shake.cpp:40->ggm_tree.cpp:151]   --->   Operation 303 'read' 'p_066' <Predicate = (tmp_196 & tmp_197 & tmp_198 & tmp_199)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_85 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc31.3" [shake.cpp:37->ggm_tree.cpp:151]   --->   Operation 304 'br' 'br_ln37' <Predicate = (tmp_196 & tmp_197 & tmp_198 & tmp_199)> <Delay = 0.00>
ST_85 : Operation 305 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %seed_strm, i128 %p_1" [ggm_tree.cpp:157]   --->   Operation 305 'write' 'write_ln157' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_85 : Operation 306 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %com_strm, i128 %trunc_ln44" [ggm_tree.cpp:158]   --->   Operation 306 'write' 'write_ln158' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>

State 86 <SV = 85> <Delay = 1.41>
ST_86 : Operation 307 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %seed_strm, i128 %p_3" [ggm_tree.cpp:157]   --->   Operation 307 'write' 'write_ln157' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_86 : Operation 308 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %com_strm, i128 %trunc_ln44_1" [ggm_tree.cpp:158]   --->   Operation 308 'write' 'write_ln158' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>

State 87 <SV = 86> <Delay = 1.41>
ST_87 : Operation 309 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %seed_strm, i128 %p_5" [ggm_tree.cpp:157]   --->   Operation 309 'write' 'write_ln157' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_87 : Operation 310 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %com_strm, i128 %trunc_ln44_2" [ggm_tree.cpp:158]   --->   Operation 310 'write' 'write_ln158' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>

State 88 <SV = 87> <Delay = 1.41>
ST_88 : Operation 311 [1/1] (0.00ns)   --->   "%p_7 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %digest_3, i32 128" [shake.cpp:43->ggm_tree.cpp:151]   --->   Operation 311 'partselect' 'p_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = trunc i256 %digest_3" [shake.cpp:44->ggm_tree.cpp:151]   --->   Operation 312 'trunc' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 313 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %seed_strm, i128 %p_7" [ggm_tree.cpp:157]   --->   Operation 313 'write' 'write_ln157' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_88 : Operation 314 [1/1] ( I:1.41ns O:1.41ns )   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %com_strm, i128 %trunc_ln44_3" [ggm_tree.cpp:158]   --->   Operation 314 'write' 'write_ln158' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_88 : Operation 315 [1/1] (0.00ns)   --->   "%mrv_013 = insertvalue i1408 <undef>, i128 %root_val_read" [ggm_tree.cpp:160]   --->   Operation 315 'insertvalue' 'mrv_013' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 316 [1/1] (0.00ns)   --->   "%mrv_114 = insertvalue i1408 %mrv_013, i128 %trunc_ln44" [ggm_tree.cpp:160]   --->   Operation 316 'insertvalue' 'mrv_114' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 317 [1/1] (0.00ns)   --->   "%mrv_215 = insertvalue i1408 %mrv_114, i128 %trunc_ln44_1" [ggm_tree.cpp:160]   --->   Operation 317 'insertvalue' 'mrv_215' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 318 [1/1] (0.00ns)   --->   "%mrv_316 = insertvalue i1408 %mrv_215, i128 %trunc_ln44_2" [ggm_tree.cpp:160]   --->   Operation 318 'insertvalue' 'mrv_316' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 319 [1/1] (0.00ns)   --->   "%mrv_417 = insertvalue i1408 %mrv_316, i128 %trunc_ln44_3" [ggm_tree.cpp:160]   --->   Operation 319 'insertvalue' 'mrv_417' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 320 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1408 %mrv_417, i128 %keys_1_ret" [ggm_tree.cpp:160]   --->   Operation 320 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 321 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1408 %mrv_5, i128 %keys_2_ret" [ggm_tree.cpp:160]   --->   Operation 321 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 322 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1408 %mrv_6, i128 %keys_3_ret" [ggm_tree.cpp:160]   --->   Operation 322 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 323 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1408 %mrv_7, i128 %keys_4_ret" [ggm_tree.cpp:160]   --->   Operation 323 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 324 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1408 %mrv_8, i128 %keys_5_ret" [ggm_tree.cpp:160]   --->   Operation 324 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 325 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1408 %mrv_9, i128 %keys_6_ret" [ggm_tree.cpp:160]   --->   Operation 325 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 326 [1/1] (0.00ns)   --->   "%ret_ln160 = ret i1408 %mrv_10" [ggm_tree.cpp:160]   --->   Operation 326 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 2.668ns
The critical path consists of the following:
	wire read operation ('iv_val_read') on port 'iv_val' [9]  (0.000 ns)
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (2.668 ns)

 <State 2>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 3>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 4>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 5>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 6>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 7>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 8>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 9>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 10>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 11>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 12>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 13>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 14>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 15>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 16>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 17>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 18>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 19>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 20>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 21>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 22>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 23>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 24>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (3.290 ns)

 <State 25>: 4.139ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret7', ggm_tree.cpp:140) to 'PRG' [26]  (1.471 ns)
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (2.668 ns)

 <State 26>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 27>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 28>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 29>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 30>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 31>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 32>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 33>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 34>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 35>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 36>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 37>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 38>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 39>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 40>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 41>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 42>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 43>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 44>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 45>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 46>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 47>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 48>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret1', ggm_tree.cpp:140) to 'PRG' [32]  (3.290 ns)

 <State 49>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret', ggm_tree.cpp:140) to 'PRG' [35]  (3.290 ns)

 <State 50>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret', ggm_tree.cpp:140) to 'PRG' [35]  (3.290 ns)

 <State 51>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret', ggm_tree.cpp:140) to 'PRG' [35]  (3.290 ns)

 <State 52>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret', ggm_tree.cpp:140) to 'PRG' [35]  (3.290 ns)

 <State 53>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret', ggm_tree.cpp:140) to 'PRG' [35]  (3.290 ns)

 <State 54>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret', ggm_tree.cpp:140) to 'PRG' [35]  (3.290 ns)

 <State 55>: 1.471ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_ret', ggm_tree.cpp:140) to 'PRG' [35]  (1.471 ns)

 <State 56>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_185', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [53]  (0.000 ns)
	fifo read operation ('p_049', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [56]  (1.429 ns)

 <State 57>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_186', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [57]  (0.000 ns)
	fifo read operation ('p_050', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [60]  (1.429 ns)

 <State 58>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_187', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [61]  (0.000 ns)
	fifo read operation ('p_051', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [66]  (1.429 ns)

 <State 59>: 1.429ns
The critical path consists of the following:
	fifo write operation ('write_ln29', shake.cpp:29->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:29->ggm_tree.cpp:151) [79]  (1.429 ns)

 <State 60>: 1.410ns
The critical path consists of the following:
	fifo write operation ('write_ln24', shake.cpp:24->ggm_tree.cpp:151) on port 'msgStrm', shake.cpp:10->ggm_tree.cpp:151 (shake.cpp:24->ggm_tree.cpp:151) [76]  (1.410 ns)

 <State 61>: 1.410ns
The critical path consists of the following:
	fifo write operation ('write_ln25', shake.cpp:25->ggm_tree.cpp:151) on port 'msgStrm', shake.cpp:10->ggm_tree.cpp:151 (shake.cpp:25->ggm_tree.cpp:151) [77]  (1.410 ns)

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 0.000ns
The critical path consists of the following:

 <State 64>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_188', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [83]  (0.000 ns)
	fifo read operation ('p_053', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [86]  (1.429 ns)

 <State 65>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_189', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [87]  (0.000 ns)
	fifo read operation ('p_054', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [90]  (1.429 ns)

 <State 66>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_190', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [91]  (0.000 ns)
	fifo read operation ('p_055', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [94]  (1.429 ns)

 <State 67>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_191', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [95]  (0.000 ns)
	fifo read operation ('p_056', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [100]  (1.429 ns)

 <State 68>: 1.429ns
The critical path consists of the following:
	fifo write operation ('write_ln29', shake.cpp:29->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:29->ggm_tree.cpp:151) [113]  (1.429 ns)

 <State 69>: 1.410ns
The critical path consists of the following:
	fifo write operation ('write_ln24', shake.cpp:24->ggm_tree.cpp:151) on port 'msgStrm', shake.cpp:10->ggm_tree.cpp:151 (shake.cpp:24->ggm_tree.cpp:151) [110]  (1.410 ns)

 <State 70>: 1.410ns
The critical path consists of the following:
	fifo write operation ('write_ln25', shake.cpp:25->ggm_tree.cpp:151) on port 'msgStrm', shake.cpp:10->ggm_tree.cpp:151 (shake.cpp:25->ggm_tree.cpp:151) [111]  (1.410 ns)

 <State 71>: 0.000ns
The critical path consists of the following:

 <State 72>: 0.000ns
The critical path consists of the following:

 <State 73>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_192', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [117]  (0.000 ns)
	fifo read operation ('p_058', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [120]  (1.429 ns)

 <State 74>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_193', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [121]  (0.000 ns)
	fifo read operation ('p_059', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [124]  (1.429 ns)

 <State 75>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_194', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [125]  (0.000 ns)
	fifo read operation ('p_060', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [128]  (1.429 ns)

 <State 76>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_195', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [129]  (0.000 ns)
	fifo read operation ('p_061', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [134]  (1.429 ns)

 <State 77>: 1.429ns
The critical path consists of the following:
	fifo write operation ('write_ln29', shake.cpp:29->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:29->ggm_tree.cpp:151) [147]  (1.429 ns)

 <State 78>: 1.410ns
The critical path consists of the following:
	fifo write operation ('write_ln24', shake.cpp:24->ggm_tree.cpp:151) on port 'msgStrm', shake.cpp:10->ggm_tree.cpp:151 (shake.cpp:24->ggm_tree.cpp:151) [144]  (1.410 ns)

 <State 79>: 1.410ns
The critical path consists of the following:
	fifo write operation ('write_ln25', shake.cpp:25->ggm_tree.cpp:151) on port 'msgStrm', shake.cpp:10->ggm_tree.cpp:151 (shake.cpp:25->ggm_tree.cpp:151) [145]  (1.410 ns)

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 0.000ns
The critical path consists of the following:

 <State 82>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_196', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [151]  (0.000 ns)
	fifo read operation ('p_063', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [154]  (1.429 ns)

 <State 83>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_197', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [155]  (0.000 ns)
	fifo read operation ('p_064', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [158]  (1.429 ns)

 <State 84>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_198', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [159]  (0.000 ns)
	fifo read operation ('p_065', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [162]  (1.429 ns)

 <State 85>: 1.429ns
The critical path consists of the following:
	fifo request operation ('tmp_199', shake.cpp:39->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:39->ggm_tree.cpp:151) [163]  (0.000 ns)
	fifo read operation ('p_066', shake.cpp:40->ggm_tree.cpp:151) on port 'endMsgLenStrm', shake.cpp:12->ggm_tree.cpp:151 (shake.cpp:40->ggm_tree.cpp:151) [168]  (1.429 ns)

 <State 86>: 1.412ns
The critical path consists of the following:
	fifo write operation ('write_ln158', ggm_tree.cpp:158) on port 'com_strm' (ggm_tree.cpp:158) [176]  (1.412 ns)

 <State 87>: 1.412ns
The critical path consists of the following:
	fifo write operation ('write_ln158', ggm_tree.cpp:158) on port 'com_strm' (ggm_tree.cpp:158) [178]  (1.412 ns)

 <State 88>: 1.412ns
The critical path consists of the following:
	fifo write operation ('write_ln158', ggm_tree.cpp:158) on port 'com_strm' (ggm_tree.cpp:158) [180]  (1.412 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
