<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_fpga1_top_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>fpga1_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Mar 06 00:15:04 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a5ce7038</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_fpga1_top_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Mar 06 00:15:04 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a5ce7038</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>fpga1_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Mar 06 00:15:04 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:80627b00</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_fpga1_top_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Apr 13 01:42:46 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:80627b00</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Apr 13 01:56:02 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:80627b00</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dm_decode_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doses</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>permission</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fetch_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_matrix_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>decode_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>database_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Hsynq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Vsynq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Red</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Green</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Blue</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/wait.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/title.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/number.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/access.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/font.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vio_0/vio_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_1/blk_mem_gen_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_2/blk_mem_gen_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_3/blk_mem_gen_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_4/blk_mem_gen_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/clock_div.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/horizontal_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/vertical_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/vga_control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/get_bit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/fpga1_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/data_matrix_decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/fsm_control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/dm_decoder_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_fpga1_top_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/wait.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/title.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/number.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/access.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/font.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/nexy4_ddr.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vio_0/vio_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_1/blk_mem_gen_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_2/blk_mem_gen_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_3/blk_mem_gen_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_4/blk_mem_gen_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/clock_div.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/horizontal_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/vertical_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/vga_control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/get_bit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/fpga1_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/data_matrix_decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/fsm_control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/92f8/src/dm_decoder_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_fpga1_top_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_fpga1_top_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_fpga1_top_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_fpga1_top_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_fpga1_top_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_fpga1_top_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>fpga1_top_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_fpga1_top_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>fpga1_top_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5836198f_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df015d0_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46974691_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75dacfff_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@faefbd9_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d754a3_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1048d0f4_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c29ec70_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7252868c_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1800d835_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c4d0ab_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366d4696_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565c0b2e_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6ab2b6_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bfc9c5_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4904f7f9_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314820b6_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b89c987_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e43ceea_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240ea71f_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53959cce_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c3e7c0_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa3ec0_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aac6da5_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be0717e_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307bd58a_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed7e2f0_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525f6d4d_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d76a9d_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f682e59_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5017c7_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e83a495_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf2323f_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159b7d1b_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c768527_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3913a75c_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c82a38d_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424b1ae6_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1725eff8_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e922557_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b0ca3e_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239ca40e_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e690c0c_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46383bce_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acb1d7_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a53405_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f49cd45_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ec1b32_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e7acd2_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3537235d_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc8cd3d_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5552aeb8_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527b22b9_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81ba1dc_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf91200_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411e639d_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80937a1_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d19b85_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5463c9e2_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8da52b_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c75eec_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c77977_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466de12f_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5885d65a_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd72950_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fff694_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5107b_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e259e5c_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663e82cc_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19691bc3_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1791d798_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c86e5da_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c754b77_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6923053c_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abf35be_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651552df_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74006aee_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2639087c_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b6666f_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d46005d_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5d5751_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43911dca_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1f3702_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d4a25f_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e82ba8_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1306cbe2_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb959ea_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca08e2b_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21550190_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65df2e5d_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18083cf5_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e64c227_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eef6645_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b357bc_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5137202c_ARCHIVE_LOCATION">e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="50102c5c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d4ec1990"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="43ac1bd7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="918c2cb7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
