<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 1991-2013 Altera Corporation<br>
-- Your use of Altera Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Altera Program License <br>
-- Subscription Agreement, Altera MegaCore Function License <br>
-- Agreement, or other applicable license agreement, including, <br>
-- without limitation, that your use is for the sole purpose of <br>
-- programming logic devices manufactured by Altera and sold by <br>
-- Altera or its authorized distributors.  Please refer to the <br>
-- applicable agreement for further details.<br>
<P> --HC1__clk0 is PLL:u_PLL|atpll:APLL_inst1|altpll:altpll_component|_clk0 at PLL_1
<P><A NAME="HC1__clk0">HC1__clk0</A> = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(!<A HREF="#_RST">_RST</A>), .PFDENA(), .INCLK(<A HREF="#SCLK">SCLK</A>), .INCLK());

<P> --HC1__clk1 is PLL:u_PLL|atpll:APLL_inst1|altpll:altpll_component|_clk1 at PLL_1
<P><A NAME="HC1__clk1">HC1__clk1</A> = PLL.CLK1(.ENA(), .CLKSWITCH(), .ARESET(!<A HREF="#_RST">_RST</A>), .PFDENA(), .INCLK(<A HREF="#SCLK">SCLK</A>), .INCLK());

<P> --HC1__clk2 is PLL:u_PLL|atpll:APLL_inst1|altpll:altpll_component|_clk2 at PLL_1
<P><A NAME="HC1__clk2">HC1__clk2</A> = PLL.CLK2(.ENA(), .CLKSWITCH(), .ARESET(!<A HREF="#_RST">_RST</A>), .PFDENA(), .INCLK(<A HREF="#SCLK">SCLK</A>), .INCLK());


<P> --XB1_ram_block1a0 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a0 at M4K_X11_Y11
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 32, Port B Depth: 8, Port B Width: 32
<P> --Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a0">XB1_ram_block1a0</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[0];

<P> --XB1_ram_block1a7 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a7 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a7">XB1_ram_block1a7</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[7];

<P> --XB1_ram_block1a6 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a6 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a6">XB1_ram_block1a6</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[6];

<P> --XB1_ram_block1a5 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a5 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a5">XB1_ram_block1a5</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[5];

<P> --XB1_ram_block1a4 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a4 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a4">XB1_ram_block1a4</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[4];

<P> --XB1_ram_block1a3 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a3 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a3">XB1_ram_block1a3</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[3];

<P> --XB1_ram_block1a2 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a2 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a2">XB1_ram_block1a2</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[2];

<P> --XB1_ram_block1a1 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a1 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a1">XB1_ram_block1a1</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[1];

<P> --XB1_ram_block1a31 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a31 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a31">XB1_ram_block1a31</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[31];

<P> --XB1_ram_block1a30 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a30 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a30">XB1_ram_block1a30</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[30];

<P> --XB1_ram_block1a29 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a29 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a29">XB1_ram_block1a29</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[29];

<P> --XB1_ram_block1a28 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a28 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a28">XB1_ram_block1a28</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[28];

<P> --XB1_ram_block1a27 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a27 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a27">XB1_ram_block1a27</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[27];

<P> --XB1_ram_block1a26 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a26 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a26">XB1_ram_block1a26</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[26];

<P> --XB1_ram_block1a25 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a25 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a25">XB1_ram_block1a25</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[25];

<P> --XB1_ram_block1a24 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a24 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a24">XB1_ram_block1a24</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[24];

<P> --XB1_ram_block1a23 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a23 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a23">XB1_ram_block1a23</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[23];

<P> --XB1_ram_block1a22 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a22 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a22">XB1_ram_block1a22</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[22];

<P> --XB1_ram_block1a21 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a21 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a21">XB1_ram_block1a21</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[21];

<P> --XB1_ram_block1a20 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a20 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a20">XB1_ram_block1a20</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[20];

<P> --XB1_ram_block1a19 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a19 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a19">XB1_ram_block1a19</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[19];

<P> --XB1_ram_block1a18 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a18 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a18">XB1_ram_block1a18</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[18];

<P> --XB1_ram_block1a17 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a17 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a17">XB1_ram_block1a17</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[17];

<P> --XB1_ram_block1a16 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a16 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a16">XB1_ram_block1a16</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[16];

<P> --XB1_ram_block1a15 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a15 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a15">XB1_ram_block1a15</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[15];

<P> --XB1_ram_block1a14 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a14 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a14">XB1_ram_block1a14</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[14];

<P> --XB1_ram_block1a13 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a13 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a13">XB1_ram_block1a13</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[13];

<P> --XB1_ram_block1a12 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a12 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a12">XB1_ram_block1a12</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[12];

<P> --XB1_ram_block1a11 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a11 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a11">XB1_ram_block1a11</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[11];

<P> --XB1_ram_block1a10 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a10 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a10">XB1_ram_block1a10</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[10];

<P> --XB1_ram_block1a9 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a9 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a9">XB1_ram_block1a9</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[9];

<P> --XB1_ram_block1a8 is fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ram_block1a8 at M4K_X11_Y11
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A> = BUS(<A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#A1L169">A1L169</A>, <A HREF="#J1L1">J1L1</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#J1L3">J1L3</A>, <A HREF="#J1L4">J1L4</A>, <A HREF="#J1L5">J1L5</A>, <A HREF="#J1L6">J1L6</A>, <A HREF="#J1L7">J1L7</A>, <A HREF="#J1L8">J1L8</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_data_in">XB1_ram_block1a0_PORT_A_data_in</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>, <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A>, <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_address">XB1_ram_block1a0_PORT_A_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A>, <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A>, <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_address">XB1_ram_block1a0_PORT_B_address</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#E1L1">E1L1</A>;
<P><A NAME="XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_write_enable">XB1_ram_block1a0_PORT_A_write_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_B_read_enable">XB1_ram_block1a0_PORT_B_read_enable</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A> = BUS(<A HREF="#WB1_UUWS">WB1_UUWS</A>, <A HREF="#WB1_UMWS">WB1_UMWS</A>, <A HREF="#WB1_LMWS">WB1_LMWS</A>, <A HREF="#WB1_LLWS">WB1_LLWS</A>);
<P><A NAME="XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XB1_ram_block1a0_PORT_A_byte_mask">XB1_ram_block1a0_PORT_A_byte_mask</A>, XB1_ram_block1a0_clock_0, , , );
<P><A NAME="XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A> = GLOBAL(<A HREF="#A1L115">A1L115</A>);
<P><A NAME="XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#XB1_ram_block1a0_PORT_A_data_in_reg">XB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#XB1_ram_block1a0_PORT_A_address_reg">XB1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_address_reg">XB1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_write_enable_reg">XB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_B_read_enable_reg">XB1_ram_block1a0_PORT_B_read_enable_reg</A>, <A HREF="#XB1_ram_block1a0_PORT_A_byte_mask_reg">XB1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#XB1_ram_block1a0_clock_0">XB1_ram_block1a0_clock_0</A>, , , , , );
<P><A NAME="XB1_ram_block1a8">XB1_ram_block1a8</A> = <A HREF="#XB1_ram_block1a0_PORT_B_data_out">XB1_ram_block1a0_PORT_B_data_out</A>[8];


<P> --RC1_CNTR_O[2] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2] at LCFF_X6_Y11_N29
<P><A NAME="RC1_CNTR_O[2]">RC1_CNTR_O[2]</A> = DFFEAS(<A HREF="#RC1L5">RC1L5</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_INT is registers:u_registers|registers_istr:u_registers_istr|INT at LCCOMB_X6_Y11_N18
<P><A NAME="SC1_INT">SC1_INT</A> = (<A HREF="#INTA">INTA</A> & <A HREF="#RC1_CNTR_O[2]">RC1_CNTR_O[2]</A>);


<P> --F1_BGACK is CPU_SM:u_CPU_SM|BGACK at LCFF_X9_Y9_N31
<P><A NAME="F1_BGACK">F1_BGACK</A> = DFFEAS(<A HREF="#AC1L3">AC1L3</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_SIZE1 is CPU_SM:u_CPU_SM|SIZE1 at LCFF_X8_Y8_N15
<P><A NAME="F1_SIZE1">F1_SIZE1</A> = DFFEAS(<A HREF="#AC1L73">AC1L73</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --A1L141 is _SIZ1~0 at LCCOMB_X15_Y8_N18
<P><A NAME="A1L141">A1L141</A> = (<A HREF="#F1_BGACK">F1_BGACK</A> & <A HREF="#F1_SIZE1">F1_SIZE1</A>);


<P> --TC1_REG_DSK_ is registers:u_registers|registers_term:u_registers_term|REG_DSK_ at LCFF_X13_Y9_N15
<P><A NAME="TC1_REG_DSK_">TC1_REG_DSK_</A> = DFFEAS(<A HREF="#TC1L5">TC1L5</A>, GLOBAL(<A HREF="#HC1L2">HC1L2</A>), !<A HREF="#A1L117">A1L117</A>,  ,  ,  ,  ,  ,  );


<P> --H1_nLS2CPU is SCSI_SM:u_SCSI_SM|nLS2CPU at LCFF_X7_Y6_N15
<P><A NAME="H1_nLS2CPU">H1_nLS2CPU</A> = DFFEAS(<A HREF="#H1L27">H1L27</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), !<A HREF="#A1L117">A1L117</A>,  ,  ,  ,  ,  ,  );


<P> --A1L69 is DSACK_O~0 at LCCOMB_X13_Y9_N20
<P><A NAME="A1L69">A1L69</A> = (!<A HREF="#H1_nLS2CPU">H1_nLS2CPU</A> & !<A HREF="#TC1_REG_DSK_">TC1_REG_DSK_</A>);


<P> --F1_BREQ is CPU_SM:u_CPU_SM|BREQ at LCFF_X9_Y8_N31
<P><A NAME="F1_BREQ">F1_BREQ</A> = DFFEAS(<A HREF="#AC1L75">AC1L75</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1_DACK_o is SCSI_SM:u_SCSI_SM|DACK_o at LCFF_X7_Y4_N15
<P><A NAME="H1_DACK_o">H1_DACK_o</A> = DFFEAS(<A HREF="#JC1L5">JC1L5</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1_SCSI_CS_o is SCSI_SM:u_SCSI_SM|SCSI_CS_o at LCFF_X6_Y4_N19
<P><A NAME="H1_SCSI_CS_o">H1_SCSI_CS_o</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_WideOr30">JC1_WideOr30</A>,  ,  , VCC);


<P> --RC1_CNTR_O[4] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4] at LCFF_X7_Y11_N19
<P><A NAME="RC1_CNTR_O[4]">RC1_CNTR_O[4]</A> = DFFEAS(<A HREF="#RC1L7">RC1L7</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --H1_RE_o is SCSI_SM:u_SCSI_SM|RE_o at LCFF_X7_Y4_N21
<P><A NAME="H1_RE_o">H1_RE_o</A> = DFFEAS(<A HREF="#JC1L19">JC1L19</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --A1L129 is _IOR~0 at LCCOMB_X7_Y11_N20
<P><A NAME="A1L129">A1L129</A> = (<A HREF="#H1_RE_o">H1_RE_o</A>) # (<A HREF="#RC1_CNTR_O[4]">RC1_CNTR_O[4]</A>);


<P> --H1_WE_o is SCSI_SM:u_SCSI_SM|WE_o at LCFF_X6_Y4_N31
<P><A NAME="H1_WE_o">H1_WE_o</A> = DFFEAS(<A HREF="#JC1L17">JC1L17</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --A1L132 is _IOW~0 at LCCOMB_X6_Y4_N24
<P><A NAME="A1L132">A1L132</A> = (<A HREF="#H1_WE_o">H1_WE_o</A>) # (<A HREF="#RC1_CNTR_O[4]">RC1_CNTR_O[4]</A>);


<P> --RC1L9 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~0 at LCCOMB_X9_Y10_N4
<P><A NAME="RC1L9">RC1L9</A> = (!<A HREF="#A1L117">A1L117</A> & !<A HREF="#_CS">_CS</A>);


<P> --RC1_CNTR_O[1] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1] at LCFF_X7_Y11_N23
<P><A NAME="RC1_CNTR_O[1]">RC1_CNTR_O[1]</A> = DFFEAS(<A HREF="#RC1L3">RC1L3</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --A1L136 is _LED_RD~0 at LCCOMB_X10_Y10_N4
<P><A NAME="A1L136">A1L136</A> = (<A HREF="#F1_BGACK">F1_BGACK</A> & (((!<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>)))) # (!<A HREF="#F1_BGACK">F1_BGACK</A> & (((!<A HREF="#A1L112">A1L112</A>)) # (!<A HREF="#RC1L9">RC1L9</A>)));


<P> --A1L138 is _LED_WR~0 at LCCOMB_X10_Y10_N0
<P><A NAME="A1L138">A1L138</A> = (<A HREF="#F1_BGACK">F1_BGACK</A> & (((<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>)))) # (!<A HREF="#F1_BGACK">F1_BGACK</A> & (((<A HREF="#A1L112">A1L112</A>)) # (!<A HREF="#RC1L9">RC1L9</A>)));


<P> --RC1L10 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~1 at LCCOMB_X9_Y10_N0
<P><A NAME="RC1L10">RC1L10</A> = (!<A HREF="#_CS">_CS</A> & (!<A HREF="#ADDR[6]">ADDR[6]</A> & (!<A HREF="#A1L117">A1L117</A> & <A HREF="#ADDR[3]">ADDR[3]</A>)));


<P> --QC1_h_0C is registers:u_registers|addr_decoder:u_addr_decoder|h_0C at LCCOMB_X9_Y11_N16
<P><A NAME="QC1_h_0C">QC1_h_0C</A> = (!<A HREF="#ADDR[4]">ADDR[4]</A> & (<A HREF="#RC1L10">RC1L10</A> & (<A HREF="#ADDR[2]">ADDR[2]</A> & !<A HREF="#ADDR[5]">ADDR[5]</A>)));


<P> --A1L61 is DATA_OE_~0 at LCCOMB_X9_Y10_N28
<P><A NAME="A1L61">A1L61</A> = (<A HREF="#A1L121">A1L121</A> & ((<A HREF="#QC1_h_0C">QC1_h_0C</A>) # ((<A HREF="#A1L117">A1L117</A>) # (<A HREF="#_CS">_CS</A>))));


<P> --A1L84 is PDATA_OE_~0 at LCCOMB_X13_Y9_N16
<P><A NAME="A1L84">A1L84</A> = (<A HREF="#H1_DACK_o">H1_DACK_o</A>) # (<A HREF="#H1_SCSI_CS_o">H1_SCSI_CS_o</A>);


<P> --QC1L2 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0 at LCCOMB_X7_Y11_N4
<P><A NAME="QC1L2">QC1L2</A> = (!<A HREF="#ADDR[4]">ADDR[4]</A> & !<A HREF="#ADDR[2]">ADDR[2]</A>);


<P> --QC1L4 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0 at LCCOMB_X7_Y11_N24
<P><A NAME="QC1L4">QC1L4</A> = (<A HREF="#RC1L10">RC1L10</A> & (!<A HREF="#A1L112">A1L112</A> & (<A HREF="#QC1L2">QC1L2</A> & !<A HREF="#ADDR[5]">ADDR[5]</A>)));


<P> --RC1L5 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~2 at LCCOMB_X6_Y11_N28
<P><A NAME="RC1L5">RC1L5</A> = (<A HREF="#QC1L4">QC1L4</A> & (<A HREF="#A1L16">A1L16</A>)) # (!<A HREF="#QC1L4">QC1L4</A> & ((<A HREF="#RC1_CNTR_O[2]">RC1_CNTR_O[2]</A>)));


<P> --F1_STATE[0] is CPU_SM:u_CPU_SM|STATE[0] at LCFF_X8_Y8_N19
<P><A NAME="F1_STATE[0]">F1_STATE[0]</A> = DFFEAS(<A HREF="#BC1L7">BC1L7</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_STATE[1] is CPU_SM:u_CPU_SM|STATE[1] at LCFF_X9_Y8_N7
<P><A NAME="F1_STATE[1]">F1_STATE[1]</A> = DFFEAS(<A HREF="#CC1L10">CC1L10</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_STATE[3] is CPU_SM:u_CPU_SM|STATE[3] at LCFF_X9_Y7_N21
<P><A NAME="F1_STATE[3]">F1_STATE[3]</A> = DFFEAS(<A HREF="#EC1L13">EC1L13</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_STATE[2] is CPU_SM:u_CPU_SM|STATE[2] at LCFF_X8_Y8_N23
<P><A NAME="F1_STATE[2]">F1_STATE[2]</A> = DFFEAS(<A HREF="#DC1L10">DC1L10</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_BGRANT_ is CPU_SM:u_CPU_SM|BGRANT_ at LCFF_X9_Y10_N25
<P><A NAME="F1_BGRANT_">F1_BGRANT_</A> = DFFEAS(<A HREF="#F1L4">F1L4</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_nCYCLEDONE is CPU_SM:u_CPU_SM|nCYCLEDONE at LCFF_X9_Y10_N9
<P><A NAME="F1_nCYCLEDONE">F1_nCYCLEDONE</A> = DFFEAS(<A HREF="#F1L40">F1L40</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_STATE[4] is CPU_SM:u_CPU_SM|STATE[4] at LCFF_X8_Y9_N13
<P><A NAME="F1_STATE[4]">F1_STATE[4]</A> = DFFEAS(<A HREF="#FC1L12">FC1L12</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --AC1L1 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~0 at LCCOMB_X8_Y9_N14
<P><A NAME="AC1L1">AC1L1</A> = (<A HREF="#F1_STATE[4]">F1_STATE[4]</A>) # ((<A HREF="#F1_nCYCLEDONE">F1_nCYCLEDONE</A> & (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & <A HREF="#F1_BGRANT_">F1_BGRANT_</A>)));


<P> --AC1L2 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~1 at LCCOMB_X9_Y9_N22
<P><A NAME="AC1L2">AC1L2</A> = (<A HREF="#AC1L1">AC1L1</A> & ((<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & ((!<A HREF="#F1_STATE[3]">F1_STATE[3]</A>) # (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>))) # (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & ((<A HREF="#F1_STATE[1]">F1_STATE[1]</A>) # (<A HREF="#F1_STATE[3]">F1_STATE[3]</A>))))) # (!<A HREF="#AC1L1">AC1L1</A> & ((<A HREF="#F1_STATE[2]">F1_STATE[2]</A>) # ((<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & <A HREF="#F1_STATE[3]">F1_STATE[3]</A>))));


<P> --AC1L3 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~2 at LCCOMB_X9_Y9_N30
<P><A NAME="AC1L3">AC1L3</A> = (<A HREF="#F1_STATE[0]">F1_STATE[0]</A>) # (<A HREF="#AC1L2">AC1L2</A>);


<P> --F1_CCRESET_ is CPU_SM:u_CPU_SM|CCRESET_ at LCFF_X8_Y7_N31
<P><A NAME="F1_CCRESET_">F1_CCRESET_</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#_RST">_RST</A>,  ,  , VCC);


<P> --AC1L65 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Y~0 at LCCOMB_X9_Y6_N14
<P><A NAME="AC1L65">AC1L65</A> = (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & (<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> $ (<A HREF="#F1_STATE[2]">F1_STATE[2]</A>))));


<P> --AC1L13 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~0 at LCCOMB_X7_Y7_N24
<P><A NAME="AC1L13">AC1L13</A> = (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & !<A HREF="#F1_STATE[3]">F1_STATE[3]</A>);


<P> --AC1L14 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~1 at LCCOMB_X8_Y6_N28
<P><A NAME="AC1L14">AC1L14</A> = (<A HREF="#AC1L13">AC1L13</A> & (<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & !<A HREF="#F1_STATE[2]">F1_STATE[2]</A>)));


<P> --AC1L66 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~0 at LCCOMB_X8_Y6_N26
<P><A NAME="AC1L66">AC1L66</A> = (<A HREF="#_STERM">_STERM</A> & (!<A HREF="#AC1L14">AC1L14</A>)) # (!<A HREF="#_STERM">_STERM</A> & (((<A HREF="#F1_STATE[3]">F1_STATE[3]</A>) # (!<A HREF="#AC1L65">AC1L65</A>))));


<P> --F1_DSACK_LATCHED_[0] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] at LCFF_X7_Y9_N27
<P><A NAME="F1_DSACK_LATCHED_[0]">F1_DSACK_LATCHED_[0]</A> = DFFEAS(<A HREF="#A1L71">A1L71</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), !<A HREF="#A1L117">A1L117</A>,  ,  ,  ,  ,  ,  );


<P> --F1_DSACK_LATCHED_[1] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] at LCFF_X7_Y9_N21
<P><A NAME="F1_DSACK_LATCHED_[1]">F1_DSACK_LATCHED_[1]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), !<A HREF="#A1L117">A1L117</A>,  ,  , <A HREF="#A1L72">A1L72</A>,  ,  , VCC);


<P> --FC1L1 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~0 at LCCOMB_X7_Y9_N8
<P><A NAME="FC1L1">FC1L1</A> = (<A HREF="#_BERR">_BERR</A> & (!<A HREF="#DSACK_I_[1]">DSACK_I_[1]</A> & ((<A HREF="#F1_DSACK_LATCHED_[1]">F1_DSACK_LATCHED_[1]</A>) # (<A HREF="#F1_DSACK_LATCHED_[0]">F1_DSACK_LATCHED_[0]</A>)))) # (!<A HREF="#_BERR">_BERR</A> & (((<A HREF="#F1_DSACK_LATCHED_[1]">F1_DSACK_LATCHED_[1]</A>) # (<A HREF="#F1_DSACK_LATCHED_[0]">F1_DSACK_LATCHED_[0]</A>))));


<P> --A1L71 is DSK0_IN_~0 at LCCOMB_X7_Y9_N26
<P><A NAME="A1L71">A1L71</A> = (!<A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>) # (!<A HREF="#_BERR">_BERR</A>);


<P> --ZB1L13 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~0 at LCCOMB_X9_Y9_N12
<P><A NAME="ZB1L13">ZB1L13</A> = (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & !<A HREF="#F1_STATE[4]">F1_STATE[4]</A>)));


<P> --AC1L67 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~1 at LCCOMB_X7_Y9_N30
<P><A NAME="AC1L67">AC1L67</A> = ((<A HREF="#_STERM">_STERM</A> & ((<A HREF="#A1L71">A1L71</A>) # (!<A HREF="#FC1L1">FC1L1</A>)))) # (!<A HREF="#ZB1L13">ZB1L13</A>);


<P> --F1_nDSACK is CPU_SM:u_CPU_SM|nDSACK at LCCOMB_X7_Y9_N12
<P><A NAME="F1_nDSACK">F1_nDSACK</A> = (!<A HREF="#F1_DSACK_LATCHED_[1]">F1_DSACK_LATCHED_[1]</A> & !<A HREF="#F1_DSACK_LATCHED_[0]">F1_DSACK_LATCHED_[0]</A>);


<P> --AC1L15 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~2 at LCCOMB_X9_Y6_N8
<P><A NAME="AC1L15">AC1L15</A> = (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & (!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & !<A HREF="#F1_STATE[4]">F1_STATE[4]</A>)));


<P> --AC1L68 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~2 at LCCOMB_X8_Y6_N0
<P><A NAME="AC1L68">AC1L68</A> = (((<A HREF="#_STERM">_STERM</A> & !<A HREF="#F1_nDSACK">F1_nDSACK</A>)) # (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>)) # (!<A HREF="#AC1L15">AC1L15</A>);


<P> --ZB1L14 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~1 at LCCOMB_X9_Y6_N4
<P><A NAME="ZB1L14">ZB1L14</A> = (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & <A HREF="#F1_STATE[1]">F1_STATE[1]</A>));


<P> --AC1L69 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~3 at LCCOMB_X7_Y9_N20
<P><A NAME="AC1L69">AC1L69</A> = ((!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & !<A HREF="#F1_STATE[0]">F1_STATE[0]</A>)) # (!<A HREF="#_STERM">_STERM</A>);


<P> --AC1L70 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~4 at LCCOMB_X7_Y9_N6
<P><A NAME="AC1L70">AC1L70</A> = ((<A HREF="#AC1L69">AC1L69</A>) # ((<A HREF="#F1_DSACK_LATCHED_[1]">F1_DSACK_LATCHED_[1]</A>) # (<A HREF="#F1_DSACK_LATCHED_[0]">F1_DSACK_LATCHED_[0]</A>))) # (!<A HREF="#ZB1L14">ZB1L14</A>);


<P> --AC1L16 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~3 at LCCOMB_X10_Y8_N2
<P><A NAME="AC1L16">AC1L16</A> = (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & <A HREF="#F1_STATE[4]">F1_STATE[4]</A>);


<P> --AC1L17 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~4 at LCCOMB_X10_Y8_N16
<P><A NAME="AC1L17">AC1L17</A> = (!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & <A HREF="#AC1L16">AC1L16</A>)));


<P> --ZB1L9 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~2 at LCCOMB_X8_Y6_N4
<P><A NAME="ZB1L9">ZB1L9</A> = (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & !<A HREF="#F1_STATE[1]">F1_STATE[1]</A>)));


<P> --AC1L71 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~5 at LCCOMB_X8_Y6_N14
<P><A NAME="AC1L71">AC1L71</A> = (!<A HREF="#ZB1L9">ZB1L9</A> & (<A HREF="#AC1L70">AC1L70</A> & !<A HREF="#AC1L17">AC1L17</A>));


<P> --AC1L72 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~6 at LCCOMB_X8_Y6_N10
<P><A NAME="AC1L72">AC1L72</A> = (<A HREF="#AC1L67">AC1L67</A> & (<A HREF="#AC1L66">AC1L66</A> & (<A HREF="#AC1L71">AC1L71</A> & <A HREF="#AC1L68">AC1L68</A>)));


<P> --ZB1L20 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[62]~3 at LCCOMB_X8_Y7_N0
<P><A NAME="ZB1L20">ZB1L20</A> = (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & <A HREF="#F1_STATE[0]">F1_STATE[0]</A>)));


<P> --ZB1L18 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~4 at LCCOMB_X8_Y9_N30
<P><A NAME="ZB1L18">ZB1L18</A> = (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & <A HREF="#F1_STATE[1]">F1_STATE[1]</A>)));


<P> --ZB1L11 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~5 at LCCOMB_X7_Y7_N2
<P><A NAME="ZB1L11">ZB1L11</A> = (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & <A HREF="#F1_STATE[2]">F1_STATE[2]</A>)));


<P> --ZB1L16 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[56]~6 at LCCOMB_X8_Y7_N6
<P><A NAME="ZB1L16">ZB1L16</A> = (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & !<A HREF="#F1_STATE[0]">F1_STATE[0]</A>)));


<P> --AC1L58 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~2 at LCCOMB_X8_Y7_N20
<P><A NAME="AC1L58">AC1L58</A> = (<A HREF="#ZB1L11">ZB1L11</A>) # ((<A HREF="#ZB1L20">ZB1L20</A>) # ((<A HREF="#ZB1L18">ZB1L18</A>) # (<A HREF="#ZB1L16">ZB1L16</A>)));


<P> --AC1L59 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~3 at LCCOMB_X7_Y9_N24
<P><A NAME="AC1L59">AC1L59</A> = (<A HREF="#ZB1L14">ZB1L14</A> & (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & ((!<A HREF="#_BERR">_BERR</A>) # (!<A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>))));


<P> --AC1L60 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~4 at LCCOMB_X7_Y6_N28
<P><A NAME="AC1L60">AC1L60</A> = (<A HREF="#AC1L13">AC1L13</A> & (!<A HREF="#ZB1L14">ZB1L14</A> & ((!<A HREF="#AC1L15">AC1L15</A>) # (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>)))) # (!<A HREF="#AC1L13">AC1L13</A> & (((!<A HREF="#AC1L15">AC1L15</A>) # (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>))));


<P> --AC1L61 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~5 at LCCOMB_X7_Y8_N12
<P><A NAME="AC1L61">AC1L61</A> = (<A HREF="#AC1L58">AC1L58</A>) # ((<A HREF="#FC1L1">FC1L1</A> & ((<A HREF="#AC1L59">AC1L59</A>) # (!<A HREF="#AC1L60">AC1L60</A>))));


<P> --ZB1L12 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~7 at LCCOMB_X8_Y9_N20
<P><A NAME="ZB1L12">ZB1L12</A> = (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & !<A HREF="#F1_STATE[1]">F1_STATE[1]</A>);


<P> --AC1L18 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~5 at LCCOMB_X8_Y9_N16
<P><A NAME="AC1L18">AC1L18</A> = (<A HREF="#ZB1L12">ZB1L12</A> & (!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & <A HREF="#F1_STATE[2]">F1_STATE[2]</A>)));


<P> --ZB1L17 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[60]~8 at LCCOMB_X9_Y8_N24
<P><A NAME="ZB1L17">ZB1L17</A> = (!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & !<A HREF="#F1_STATE[0]">F1_STATE[0]</A>));


<P> --K1_FLUSHFIFO is registers:u_registers|FLUSHFIFO at LCFF_X7_Y11_N27
<P><A NAME="K1_FLUSHFIFO">K1_FLUSHFIFO</A> = DFFEAS(<A HREF="#K1L4">K1L4</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --TB1_PTR[0] is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR[0] at LCFF_X10_Y11_N13
<P><A NAME="TB1_PTR[0]">TB1_PTR[0]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  , <A HREF="#TB1L5">TB1L5</A>,  ,  , VCC);


<P> --TB1_PTR[1] is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR[1] at LCFF_X10_Y11_N17
<P><A NAME="TB1_PTR[1]">TB1_PTR[1]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  , <A HREF="#TB1L8">TB1L8</A>,  ,  , VCC);


<P> --F1L26 is CPU_SM:u_CPU_SM|LASTWORD~0 at LCCOMB_X9_Y8_N12
<P><A NAME="F1L26">F1L26</A> = (<A HREF="#K1_FLUSHFIFO">K1_FLUSHFIFO</A> & ((<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>) # (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A>)));


<P> --PC1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|D1~0 at LCCOMB_X12_Y10_N2
<P><A NAME="PC1L1">PC1L1</A> = (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & <A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>);


<P> --ZB1L22 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~0 at LCCOMB_X10_Y8_N0
<P><A NAME="ZB1L22">ZB1L22</A> = (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & <A HREF="#F1_STATE[4]">F1_STATE[4]</A>)));


<P> --UB1_FIFOEMPTY is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY at LCFF_X8_Y8_N27
<P><A NAME="UB1_FIFOEMPTY">UB1_FIFOEMPTY</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  , <A HREF="#UB1L29">UB1L29</A>,  ,  , VCC);


<P> --AC1L62 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~6 at LCCOMB_X8_Y8_N2
<P><A NAME="AC1L62">AC1L62</A> = (<A HREF="#F1L26">F1L26</A> & (<A HREF="#AC1L64">AC1L64</A> & ((!<A HREF="#F1_STATE[2]">F1_STATE[2]</A>) # (!<A HREF="#ZB1L17">ZB1L17</A>)))) # (!<A HREF="#F1L26">F1L26</A> & (((!<A HREF="#F1_STATE[2]">F1_STATE[2]</A>)) # (!<A HREF="#ZB1L17">ZB1L17</A>)));


<P> --AC1L73 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~7 at LCCOMB_X8_Y8_N14
<P><A NAME="AC1L73">AC1L73</A> = ((!<A HREF="#AC1L61">AC1L61</A> & (!<A HREF="#AC1L18">AC1L18</A> & <A HREF="#AC1L62">AC1L62</A>))) # (!<A HREF="#AC1L72">AC1L72</A>);


<P> --TC1_TERM_COUNTER[2] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] at LCFF_X13_Y9_N29
<P><A NAME="TC1_TERM_COUNTER[2]">TC1_TERM_COUNTER[2]</A> = DFFEAS(<A HREF="#TC1L10">TC1L10</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TC1_TERM_COUNTER[0] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] at LCFF_X13_Y9_N11
<P><A NAME="TC1_TERM_COUNTER[0]">TC1_TERM_COUNTER[0]</A> = DFFEAS(<A HREF="#TC1L11">TC1L11</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TC1_TERM_COUNTER[1] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] at LCFF_X13_Y9_N23
<P><A NAME="TC1_TERM_COUNTER[1]">TC1_TERM_COUNTER[1]</A> = DFFEAS(<A HREF="#TC1L12">TC1L12</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TC1L4 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~0 at LCCOMB_X13_Y9_N0
<P><A NAME="TC1L4">TC1L4</A> = (<A HREF="#TC1_REG_DSK_">TC1_REG_DSK_</A>) # ((<A HREF="#TC1_TERM_COUNTER[0]">TC1_TERM_COUNTER[0]</A> & (!<A HREF="#TC1_TERM_COUNTER[2]">TC1_TERM_COUNTER[2]</A> & <A HREF="#TC1_TERM_COUNTER[1]">TC1_TERM_COUNTER[1]</A>)));


<P> --JC1_state_reg.s6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6 at LCFF_X6_Y4_N17
<P><A NAME="JC1_state_reg.s6">JC1_state_reg.s6</A> = DFFEAS(<A HREF="#JC1L40">JC1L40</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --JC1_state_reg.s19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19 at LCFF_X6_Y4_N29
<P><A NAME="JC1_state_reg.s19">JC1_state_reg.s19</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_state_reg.s3">JC1_state_reg.s3</A>,  ,  , VCC);


<P> --H1L27 is SCSI_SM:u_SCSI_SM|nLS2CPU~0 at LCCOMB_X7_Y6_N14
<P><A NAME="H1L27">H1L27</A> = (<A HREF="#JC1_state_reg.s6">JC1_state_reg.s6</A>) # ((<A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>) # (<A HREF="#JC1_state_reg.s19">JC1_state_reg.s19</A>));


<P> --AC1L19 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~6 at LCCOMB_X9_Y9_N4
<P><A NAME="AC1L19">AC1L19</A> = (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (!<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & !<A HREF="#F1_STATE[3]">F1_STATE[3]</A>)));


<P> --F1_DMAENA is CPU_SM:u_CPU_SM|DMAENA at LCFF_X9_Y8_N27
<P><A NAME="F1_DMAENA">F1_DMAENA</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  , <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  , VCC);


<P> --ZB1L1 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~9 at LCCOMB_X10_Y8_N4
<P><A NAME="ZB1L1">ZB1L1</A> = (<A HREF="#AC1L19">AC1L19</A> & (<A HREF="#F1_DMAENA">F1_DMAENA</A> & (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & <A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>)));


<P> --UB1_FIFOFULL is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL at LCFF_X8_Y6_N31
<P><A NAME="UB1_FIFOFULL">UB1_FIFOFULL</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  , <A HREF="#UB1L23">UB1L23</A>,  ,  , VCC);


<P> --AC1L20 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~7 at LCCOMB_X9_Y9_N10
<P><A NAME="AC1L20">AC1L20</A> = (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & !<A HREF="#F1_STATE[2]">F1_STATE[2]</A>));


<P> --F1_FLUSHFIFO is CPU_SM:u_CPU_SM|FLUSHFIFO at LCFF_X9_Y8_N29
<P><A NAME="F1_FLUSHFIFO">F1_FLUSHFIFO</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  , <A HREF="#K1_FLUSHFIFO">K1_FLUSHFIFO</A>,  ,  , VCC);


<P> --AC1L74 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~2 at LCCOMB_X9_Y8_N26
<P><A NAME="AC1L74">AC1L74</A> = (<A HREF="#F1_FLUSHFIFO">F1_FLUSHFIFO</A> & ((<A HREF="#F1L26">F1L26</A>) # (<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>)));


<P> --AC1L75 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~3 at LCCOMB_X9_Y8_N30
<P><A NAME="AC1L75">AC1L75</A> = (<A HREF="#AC1L76">AC1L76</A>) # ((<A HREF="#ZB1L1">ZB1L1</A> & ((<A HREF="#AC1L74">AC1L74</A>) # (<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>))));


<P> --JC1_state_reg.s16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s16 at LCFF_X7_Y4_N27
<P><A NAME="JC1_state_reg.s16">JC1_state_reg.s16</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1L12">JC1L12</A>,  ,  , VCC);


<P> --H1_CCPUREQ is SCSI_SM:u_SCSI_SM|CCPUREQ at LCFF_X9_Y10_N21
<P><A NAME="H1_CCPUREQ">H1_CCPUREQ</A> = DFFEAS(<A HREF="#QC1_WDREGREQ">QC1_WDREGREQ</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1_RDFIFO_o is SCSI_SM:u_SCSI_SM|RDFIFO_o at LCFF_X7_Y8_N31
<P><A NAME="H1_RDFIFO_o">H1_RDFIFO_o</A> = DFFEAS(<A HREF="#H1L15">H1L15</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --H1_CDREQ_ is SCSI_SM:u_SCSI_SM|CDREQ_ at LCFF_X7_Y4_N29
<P><A NAME="H1_CDREQ_">H1_CDREQ_</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#DREQ_">DREQ_</A>,  ,  , VCC);


<P> --JC1L30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~0 at LCCOMB_X7_Y8_N14
<P><A NAME="JC1L30">JC1L30</A> = (<A HREF="#H1_CCPUREQ">H1_CCPUREQ</A>) # ((<A HREF="#H1_RDFIFO_o">H1_RDFIFO_o</A>) # ((<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>) # (!<A HREF="#H1_CDREQ_">H1_CDREQ_</A>)));


<P> --JC1L2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0 at LCCOMB_X7_Y4_N18
<P><A NAME="JC1L2">JC1L2</A> = (!<A HREF="#JC1L30">JC1L30</A> & (<A HREF="#JC1_state_reg.s16">JC1_state_reg.s16</A> & <A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>));


<P> --H1_RIFIFO_o is SCSI_SM:u_SCSI_SM|RIFIFO_o at LCFF_X7_Y8_N25
<P><A NAME="H1_RIFIFO_o">H1_RIFIFO_o</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#_RST">_RST</A>,  ,  , <A HREF="#H1L20">H1L20</A>,  ,  , VCC);


<P> --JC1L31 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~1 at LCCOMB_X7_Y4_N28
<P><A NAME="JC1L31">JC1L31</A> = (!<A HREF="#H1_RIFIFO_o">H1_RIFIFO_o</A> & (<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A> & (<A HREF="#H1_CDREQ_">H1_CDREQ_</A> & !<A HREF="#H1_CCPUREQ">H1_CCPUREQ</A>)));


<P> --JC1_state_reg.s0 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0 at LCFF_X7_Y4_N11
<P><A NAME="JC1_state_reg.s0">JC1_state_reg.s0</A> = DFFEAS(<A HREF="#JC1L9">JC1L9</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --JC1L3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1 at LCCOMB_X7_Y4_N16
<P><A NAME="JC1L3">JC1L3</A> = (!<A HREF="#JC1_state_reg.s0">JC1_state_reg.s0</A> & (<A HREF="#JC1L31">JC1L31</A> & !<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>));


<P> --JC1_state_reg.s24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24 at LCFF_X7_Y4_N25
<P><A NAME="JC1_state_reg.s24">JC1_state_reg.s24</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1L3">JC1L3</A>,  ,  , VCC);


<P> --JC1_state_reg.s4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s4 at LCFF_X8_Y10_N3
<P><A NAME="JC1_state_reg.s4">JC1_state_reg.s4</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_state_reg.s24">JC1_state_reg.s24</A>,  ,  , VCC);


<P> --JC1_state_reg.s20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s20 at LCFF_X8_Y10_N9
<P><A NAME="JC1_state_reg.s20">JC1_state_reg.s20</A> = DFFEAS(<A HREF="#JC1L52">JC1L52</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --JC1L4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2 at LCCOMB_X8_Y10_N0
<P><A NAME="JC1L4">JC1L4</A> = (!<A HREF="#JC1_state_reg.s4">JC1_state_reg.s4</A> & (!<A HREF="#JC1_state_reg.s20">JC1_state_reg.s20</A> & ((<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>) # (!<A HREF="#JC1_state_reg.s24">JC1_state_reg.s24</A>))));


<P> --JC1_state_reg.s2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2 at LCFF_X7_Y4_N9
<P><A NAME="JC1_state_reg.s2">JC1_state_reg.s2</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_state_reg.s28">JC1_state_reg.s28</A>,  ,  , VCC);


<P> --JC1_state_reg.s18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s18 at LCFF_X7_Y4_N5
<P><A NAME="JC1_state_reg.s18">JC1_state_reg.s18</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_state_reg.s2">JC1_state_reg.s2</A>,  ,  , VCC);


<P> --JC1_state_reg.s28 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28 at LCFF_X7_Y4_N19
<P><A NAME="JC1_state_reg.s28">JC1_state_reg.s28</A> = DFFEAS(<A HREF="#JC1L2">JC1L2</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --JC1L27 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22~0 at LCCOMB_X7_Y4_N4
<P><A NAME="JC1L27">JC1L27</A> = (!<A HREF="#JC1_state_reg.s28">JC1_state_reg.s28</A> & (!<A HREF="#JC1_state_reg.s2">JC1_state_reg.s2</A> & !<A HREF="#JC1_state_reg.s18">JC1_state_reg.s18</A>));


<P> --JC1L5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3 at LCCOMB_X7_Y4_N14
<P><A NAME="JC1L5">JC1L5</A> = (((<A HREF="#JC1L3">JC1L3</A>) # (<A HREF="#JC1L2">JC1L2</A>)) # (!<A HREF="#JC1L4">JC1L4</A>)) # (!<A HREF="#JC1L27">JC1L27</A>);


<P> --H1_CRESET_ is SCSI_SM:u_SCSI_SM|CRESET_ at LCFF_X8_Y4_N17
<P><A NAME="H1_CRESET_">H1_CRESET_</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>),  ,  ,  , <A HREF="#_RST">_RST</A>,  ,  , VCC);


<P> --JC1_state_reg.s3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s3 at LCFF_X6_Y4_N21
<P><A NAME="JC1_state_reg.s3">JC1_state_reg.s3</A> = DFFEAS(<A HREF="#JC1L37">JC1L37</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --JC1_state_reg.s10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s10 at LCFF_X6_Y4_N1
<P><A NAME="JC1_state_reg.s10">JC1_state_reg.s10</A> = DFFEAS(<A HREF="#JC1L44">JC1L44</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --JC1_state_reg.s30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s30 at LCFF_X6_Y4_N27
<P><A NAME="JC1_state_reg.s30">JC1_state_reg.s30</A> = DFFEAS(<A HREF="#JC1L59">JC1L59</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --JC1L29 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30~0 at LCCOMB_X6_Y4_N10
<P><A NAME="JC1L29">JC1L29</A> = (<A HREF="#JC1_state_reg.s3">JC1_state_reg.s3</A>) # ((<A HREF="#JC1_state_reg.s30">JC1_state_reg.s30</A>) # ((<A HREF="#JC1_state_reg.s6">JC1_state_reg.s6</A>) # (<A HREF="#JC1_state_reg.s10">JC1_state_reg.s10</A>)));


<P> --JC1_state_reg.s8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s8 at LCFF_X6_Y4_N5
<P><A NAME="JC1_state_reg.s8">JC1_state_reg.s8</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1L10">JC1L10</A>,  ,  , VCC);


<P> --JC1_state_reg.s17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s17 at LCFF_X6_Y4_N13
<P><A NAME="JC1_state_reg.s17">JC1_state_reg.s17</A> = DFFEAS(<A HREF="#JC1L13">JC1L13</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --JC1_state_reg.s26 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s26 at LCFF_X6_Y4_N23
<P><A NAME="JC1_state_reg.s26">JC1_state_reg.s26</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_state_reg.s17">JC1_state_reg.s17</A>,  ,  , VCC);


<P> --JC1_WideOr30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30 at LCCOMB_X6_Y4_N4
<P><A NAME="JC1_WideOr30">JC1_WideOr30</A> = (<A HREF="#JC1L29">JC1L29</A>) # ((<A HREF="#JC1_state_reg.s17">JC1_state_reg.s17</A>) # ((<A HREF="#JC1_state_reg.s8">JC1_state_reg.s8</A>) # (<A HREF="#JC1_state_reg.s26">JC1_state_reg.s26</A>)));


<P> --RC1L7 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~3 at LCCOMB_X7_Y11_N18
<P><A NAME="RC1L7">RC1L7</A> = (<A HREF="#QC1L4">QC1L4</A> & (<A HREF="#A1L20">A1L20</A>)) # (!<A HREF="#QC1L4">QC1L4</A> & ((<A HREF="#RC1_CNTR_O[4]">RC1_CNTR_O[4]</A>)));


<P> --JC1L18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~0 at LCCOMB_X6_Y4_N2
<P><A NAME="JC1L18">JC1L18</A> = (!<A HREF="#JC1_state_reg.s3">JC1_state_reg.s3</A> & (!<A HREF="#JC1_state_reg.s30">JC1_state_reg.s30</A> & (!<A HREF="#JC1_state_reg.s19">JC1_state_reg.s19</A> & !<A HREF="#JC1_state_reg.s10">JC1_state_reg.s10</A>)));


<P> --JC1L19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~1 at LCCOMB_X7_Y4_N20
<P><A NAME="JC1L19">JC1L19</A> = (((<A HREF="#A1L112">A1L112</A> & <A HREF="#JC1_state_reg.s8">JC1_state_reg.s8</A>)) # (!<A HREF="#JC1L18">JC1L18</A>)) # (!<A HREF="#JC1L4">JC1L4</A>);


<P> --JC1L13 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector13~0 at LCCOMB_X6_Y4_N12
<P><A NAME="JC1L13">JC1L13</A> = (<A HREF="#JC1_state_reg.s8">JC1_state_reg.s8</A> & !<A HREF="#A1L112">A1L112</A>);


<P> --JC1L17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector24~0 at LCCOMB_X6_Y4_N30
<P><A NAME="JC1L17">JC1L17</A> = ((<A HREF="#JC1_state_reg.s26">JC1_state_reg.s26</A>) # ((<A HREF="#JC1_state_reg.s17">JC1_state_reg.s17</A>) # (<A HREF="#JC1L13">JC1L13</A>))) # (!<A HREF="#JC1L27">JC1L27</A>);


<P> --RC1L3 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~4 at LCCOMB_X7_Y11_N22
<P><A NAME="RC1L3">RC1L3</A> = (<A HREF="#QC1L4">QC1L4</A> & (<A HREF="#A1L14">A1L14</A>)) # (!<A HREF="#QC1L4">QC1L4</A> & ((<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>)));


<P> --BC1L1 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~0 at LCCOMB_X10_Y8_N28
<P><A NAME="BC1L1">BC1L1</A> = (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (!<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & <A HREF="#AC1L16">AC1L16</A>)));


<P> --AC1L37 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~0 at LCCOMB_X7_Y8_N26
<P><A NAME="AC1L37">AC1L37</A> = (<A HREF="#FC1L1">FC1L1</A> & (<A HREF="#A1L71">A1L71</A> & ((<A HREF="#ZB1L13">ZB1L13</A>) # (<A HREF="#BC1L1">BC1L1</A>))));


<P> --ZB1L8 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~10 at LCCOMB_X7_Y7_N4
<P><A NAME="ZB1L8">ZB1L8</A> = (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & <A HREF="#F1_STATE[0]">F1_STATE[0]</A>)));


<P> --AC1L50 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~0 at LCCOMB_X9_Y7_N2
<P><A NAME="AC1L50">AC1L50</A> = (!<A HREF="#ZB1L8">ZB1L8</A> & ((!<A HREF="#F1_STATE[3]">F1_STATE[3]</A>) # (!<A HREF="#ZB1L14">ZB1L14</A>)));


<P> --EC1L15 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|p4b~0 at LCCOMB_X9_Y7_N26
<P><A NAME="EC1L15">EC1L15</A> = (<A HREF="#AC1L60">AC1L60</A> & (<A HREF="#AC1L50">AC1L50</A> & ((<A HREF="#F1_STATE[1]">F1_STATE[1]</A>) # (!<A HREF="#AC1L15">AC1L15</A>))));


<P> --ZB1L7 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[37]~11 at LCCOMB_X8_Y6_N20
<P><A NAME="ZB1L7">ZB1L7</A> = (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & <A HREF="#F1_STATE[2]">F1_STATE[2]</A>)));


<P> --BC1L8 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~0 at LCCOMB_X8_Y6_N16
<P><A NAME="BC1L8">BC1L8</A> = (!<A HREF="#ZB1L7">ZB1L7</A> & (!<A HREF="#AC1L14">AC1L14</A> & (!<A HREF="#ZB1L9">ZB1L9</A> & !<A HREF="#AC1L17">AC1L17</A>)));


<P> --AC1L51 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~1 at LCCOMB_X7_Y7_N18
<P><A NAME="AC1L51">AC1L51</A> = (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & <A HREF="#F1_STATE[0]">F1_STATE[0]</A>)));


<P> --CC1L12 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~0 at LCCOMB_X9_Y7_N30
<P><A NAME="CC1L12">CC1L12</A> = (!<A HREF="#AC1L51">AC1L51</A> & ((<A HREF="#A1L71">A1L71</A>) # ((!<A HREF="#ZB1L13">ZB1L13</A>) # (!<A HREF="#FC1L1">FC1L1</A>))));


<P> --BC1L9 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~1 at LCCOMB_X9_Y7_N4
<P><A NAME="BC1L9">BC1L9</A> = (((!<A HREF="#EC1L15">EC1L15</A> & <A HREF="#F1_nDSACK">F1_nDSACK</A>)) # (!<A HREF="#CC1L12">CC1L12</A>)) # (!<A HREF="#BC1L8">BC1L8</A>);


<P> --K1_A1 is registers:u_registers|A1 at LCFF_X8_Y9_N25
<P><A NAME="K1_A1">K1_A1</A> = DFFEAS(<A HREF="#K1L2">K1L2</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --ZB1L4 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[12]~12 at LCCOMB_X8_Y9_N6
<P><A NAME="ZB1L4">ZB1L4</A> = (<A HREF="#F1_BGRANT_">F1_BGRANT_</A> & (<A HREF="#K1_A1">K1_A1</A> & <A HREF="#F1_nCYCLEDONE">F1_nCYCLEDONE</A>));


<P> --ZB1L21 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E~13 at LCCOMB_X8_Y7_N18
<P><A NAME="ZB1L21">ZB1L21</A> = (<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & (!<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & ((!<A HREF="#F1_STATE[3]">F1_STATE[3]</A>) # (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A>))));


<P> --ZB1L15 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[55]~14 at LCCOMB_X8_Y7_N30
<P><A NAME="ZB1L15">ZB1L15</A> = (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & ((<A HREF="#ZB1L16">ZB1L16</A>) # (<A HREF="#ZB1L21">ZB1L21</A>)));


<P> --BC1L2 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~1 at LCCOMB_X7_Y8_N16
<P><A NAME="BC1L2">BC1L2</A> = (!<A HREF="#ZB1L15">ZB1L15</A> & (((!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>) # (!<A HREF="#AC1L19">AC1L19</A>)) # (!<A HREF="#ZB1L4">ZB1L4</A>)));


<P> --BC1L3 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~2 at LCCOMB_X7_Y8_N4
<P><A NAME="BC1L3">BC1L3</A> = ((<A HREF="#AC1L37">AC1L37</A>) # ((<A HREF="#BC1L9">BC1L9</A> & <A HREF="#_STERM">_STERM</A>))) # (!<A HREF="#BC1L2">BC1L2</A>);


<P> --AC1L8 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Y~0 at LCCOMB_X9_Y7_N28
<P><A NAME="AC1L8">AC1L8</A> = (!<A HREF="#_STERM">_STERM</A> & ((<A HREF="#ZB1L9">ZB1L9</A>) # ((<A HREF="#ZB1L8">ZB1L8</A>) # (<A HREF="#ZB1L13">ZB1L13</A>))));


<P> --BC1L4 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~3 at LCCOMB_X8_Y7_N28
<P><A NAME="BC1L4">BC1L4</A> = (<A HREF="#ZB1L16">ZB1L16</A>) # ((<A HREF="#ZB1L11">ZB1L11</A>) # (<A HREF="#AC1L8">AC1L8</A>));


<P> --ZB1L19 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~15 at LCCOMB_X9_Y6_N30
<P><A NAME="ZB1L19">ZB1L19</A> = (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & <A HREF="#F1_STATE[1]">F1_STATE[1]</A>);


<P> --AC1L21 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~8 at LCCOMB_X9_Y6_N18
<P><A NAME="AC1L21">AC1L21</A> = (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & <A HREF="#ZB1L19">ZB1L19</A>)));


<P> --ZB1L10 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~16 at LCCOMB_X9_Y9_N14
<P><A NAME="ZB1L10">ZB1L10</A> = (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & !<A HREF="#F1_STATE[1]">F1_STATE[1]</A>));


<P> --ZB1L5 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[27]~17 at LCCOMB_X8_Y8_N26
<P><A NAME="ZB1L5">ZB1L5</A> = (!<A HREF="#F1L26">F1L26</A> & (<A HREF="#ZB1L10">ZB1L10</A> & (!<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A> & <A HREF="#F1_STATE[3]">F1_STATE[3]</A>)));


<P> --BC1L5 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~4 at LCCOMB_X8_Y8_N12
<P><A NAME="BC1L5">BC1L5</A> = (!<A HREF="#ZB1L5">ZB1L5</A> & (<A HREF="#AC1L62">AC1L62</A> & ((!<A HREF="#AC1L21">AC1L21</A>) # (!<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>))));


<P> --AC1L48 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~0 at LCCOMB_X8_Y8_N6
<P><A NAME="AC1L48">AC1L48</A> = (<A HREF="#AC1L21">AC1L21</A> & (<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A> & ((!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>) # (!<A HREF="#ZB1L17">ZB1L17</A>)))) # (!<A HREF="#AC1L21">AC1L21</A> & (((!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>)) # (!<A HREF="#ZB1L17">ZB1L17</A>)));


<P> --BC1L6 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~5 at LCCOMB_X8_Y8_N0
<P><A NAME="BC1L6">BC1L6</A> = (!<A HREF="#AC1L18">AC1L18</A> & (!<A HREF="#ZB1L20">ZB1L20</A> & <A HREF="#AC1L48">AC1L48</A>));


<P> --BC1L7 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~6 at LCCOMB_X8_Y8_N18
<P><A NAME="BC1L7">BC1L7</A> = ((<A HREF="#BC1L3">BC1L3</A>) # ((<A HREF="#BC1L4">BC1L4</A>) # (!<A HREF="#BC1L6">BC1L6</A>))) # (!<A HREF="#BC1L5">BC1L5</A>);


<P> --ZB1L6 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[35]~18 at LCCOMB_X7_Y7_N16
<P><A NAME="ZB1L6">ZB1L6</A> = (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & <A HREF="#F1_STATE[4]">F1_STATE[4]</A>)));


<P> --CC1L1 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~0 at LCCOMB_X9_Y7_N14
<P><A NAME="CC1L1">CC1L1</A> = (<A HREF="#ZB1L8">ZB1L8</A>) # ((<A HREF="#A1L71">A1L71</A> & (!<A HREF="#F1_nDSACK">F1_nDSACK</A> & <A HREF="#ZB1L13">ZB1L13</A>)));


<P> --F1_DREQ_ is CPU_SM:u_CPU_SM|DREQ_ at LCFF_X7_Y8_N7
<P><A NAME="F1_DREQ_">F1_DREQ_</A> = DFFEAS(<A HREF="#F1L14">F1L14</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --CC1L2 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~1 at LCCOMB_X10_Y8_N18
<P><A NAME="CC1L2">CC1L2</A> = (<A HREF="#F1_DREQ_">F1_DREQ_</A> & (<A HREF="#F1_DMAENA">F1_DMAENA</A> & (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & !<A HREF="#F1_STATE[3]">F1_STATE[3]</A>)));


<P> --CC1L3 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~2 at LCCOMB_X10_Y8_N20
<P><A NAME="CC1L3">CC1L3</A> = (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (!<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & <A HREF="#CC1L2">CC1L2</A>));


<P> --CC1L4 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~3 at LCCOMB_X9_Y8_N0
<P><A NAME="CC1L4">CC1L4</A> = ((<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>) # ((!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & !<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>))) # (!<A HREF="#K1_FLUSHFIFO">K1_FLUSHFIFO</A>);


<P> --CC1L5 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~4 at LCCOMB_X10_Y8_N12
<P><A NAME="CC1L5">CC1L5</A> = (<A HREF="#CC1L3">CC1L3</A> & (((<A HREF="#ZB1L22">ZB1L22</A> & <A HREF="#CC1L4">CC1L4</A>)) # (!<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>))) # (!<A HREF="#CC1L3">CC1L3</A> & (<A HREF="#ZB1L22">ZB1L22</A> & (<A HREF="#CC1L4">CC1L4</A>)));


<P> --A1L72 is DSK1_IN_~0 at LCCOMB_X7_Y9_N16
<P><A NAME="A1L72">A1L72</A> = (!<A HREF="#DSACK_I_[1]">DSACK_I_[1]</A>) # (!<A HREF="#_BERR">_BERR</A>);


<P> --CC1L6 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~5 at LCCOMB_X10_Y8_N22
<P><A NAME="CC1L6">CC1L6</A> = (<A HREF="#CC1L5">CC1L5</A> & (((<A HREF="#A1L72">A1L72</A> & <A HREF="#CC1L1">CC1L1</A>)) # (!<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>))) # (!<A HREF="#CC1L5">CC1L5</A> & (<A HREF="#A1L72">A1L72</A> & (<A HREF="#CC1L1">CC1L1</A>)));


<P> --CC1L13 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~1 at LCCOMB_X9_Y7_N6
<P><A NAME="CC1L13">CC1L13</A> = ((<A HREF="#F1_nDSACK">F1_nDSACK</A> & ((!<A HREF="#AC1L60">AC1L60</A>) # (!<A HREF="#AC1L50">AC1L50</A>)))) # (!<A HREF="#CC1L12">CC1L12</A>);


<P> --BC1L10 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~2 at LCCOMB_X10_Y8_N10
<P><A NAME="BC1L10">BC1L10</A> = (!<A HREF="#AC1L17">AC1L17</A> & (!<A HREF="#AC1L14">AC1L14</A> & ((!<A HREF="#F1_STATE[0]">F1_STATE[0]</A>) # (!<A HREF="#ZB1L10">ZB1L10</A>))));


<P> --CC1L7 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~6 at LCCOMB_X10_Y8_N30
<P><A NAME="CC1L7">CC1L7</A> = (<A HREF="#CC1L6">CC1L6</A>) # ((<A HREF="#_STERM">_STERM</A> & ((<A HREF="#CC1L13">CC1L13</A>) # (!<A HREF="#BC1L10">BC1L10</A>))));


<P> --CC1L8 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~7 at LCCOMB_X7_Y8_N2
<P><A NAME="CC1L8">CC1L8</A> = (<A HREF="#ZB1L18">ZB1L18</A>) # ((<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & (!<A HREF="#ZB1L4">ZB1L4</A> & <A HREF="#AC1L19">AC1L19</A>)));


<P> --CC1L9 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~8 at LCCOMB_X8_Y8_N30
<P><A NAME="CC1L9">CC1L9</A> = (<A HREF="#CC1L8">CC1L8</A>) # (((<A HREF="#AC1L21">AC1L21</A> & <A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>)) # (!<A HREF="#AC1L62">AC1L62</A>));


<P> --AC1L38 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~1 at LCCOMB_X8_Y7_N10
<P><A NAME="AC1L38">AC1L38</A> = (!<A HREF="#ZB1L15">ZB1L15</A> & (!<A HREF="#AC1L8">AC1L8</A> & ((<A HREF="#F1_nDSACK">F1_nDSACK</A>) # (!<A HREF="#ZB1L11">ZB1L11</A>))));


<P> --CC1L10 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~9 at LCCOMB_X9_Y8_N6
<P><A NAME="CC1L10">CC1L10</A> = ((<A HREF="#ZB1L6">ZB1L6</A>) # ((<A HREF="#CC1L9">CC1L9</A>) # (<A HREF="#CC1L7">CC1L7</A>))) # (!<A HREF="#AC1L38">AC1L38</A>);


<P> --ZB1L23 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~1 at LCCOMB_X8_Y9_N4
<P><A NAME="ZB1L23">ZB1L23</A> = (<A HREF="#F1_BGRANT_">F1_BGRANT_</A> & (!<A HREF="#K1_A1">K1_A1</A> & <A HREF="#F1_nCYCLEDONE">F1_nCYCLEDONE</A>));


<P> --ZB1L24 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~2 at LCCOMB_X8_Y9_N8
<P><A NAME="ZB1L24">ZB1L24</A> = (<A HREF="#AC1L20">AC1L20</A> & (<A HREF="#ZB1L12">ZB1L12</A> & ((<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>) # (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A>))));


<P> --ZB1L25 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~3 at LCCOMB_X9_Y8_N20
<P><A NAME="ZB1L25">ZB1L25</A> = (<A HREF="#ZB1L24">ZB1L24</A> & (!<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A> & (<A HREF="#K1_FLUSHFIFO">K1_FLUSHFIFO</A> & <A HREF="#ZB1L23">ZB1L23</A>)));


<P> --EC1L1 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~2 at LCCOMB_X9_Y8_N28
<P><A NAME="EC1L1">EC1L1</A> = (<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>) # ((<A HREF="#F1_FLUSHFIFO">F1_FLUSHFIFO</A> & ((<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>) # (<A HREF="#F1L26">F1L26</A>))));


<P> --EC1L2 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~3 at LCCOMB_X9_Y8_N16
<P><A NAME="EC1L2">EC1L2</A> = (<A HREF="#PC1L1">PC1L1</A> & ((<A HREF="#ZB1L25">ZB1L25</A>) # ((<A HREF="#EC1L1">EC1L1</A> & <A HREF="#ZB1L1">ZB1L1</A>)))) # (!<A HREF="#PC1L1">PC1L1</A> & (<A HREF="#EC1L1">EC1L1</A> & ((<A HREF="#ZB1L1">ZB1L1</A>))));


<P> --EC1L3 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~4 at LCCOMB_X9_Y7_N24
<P><A NAME="EC1L3">EC1L3</A> = (<A HREF="#EC1L2">EC1L2</A>) # ((!<A HREF="#_STERM">_STERM</A> & ((!<A HREF="#EC1L15">EC1L15</A>) # (!<A HREF="#BC1L8">BC1L8</A>))));


<P> --EC1L4 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~5 at LCCOMB_X9_Y7_N10
<P><A NAME="EC1L4">EC1L4</A> = ((<A HREF="#A1L71">A1L71</A> & ((<A HREF="#AC1L15">AC1L15</A>) # (<A HREF="#ZB1L13">ZB1L13</A>)))) # (!<A HREF="#AC1L60">AC1L60</A>);


<P> --EC1L5 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~6 at LCCOMB_X9_Y7_N18
<P><A NAME="EC1L5">EC1L5</A> = (!<A HREF="#F1_nDSACK">F1_nDSACK</A> & ((<A HREF="#ZB1L11">ZB1L11</A>) # ((<A HREF="#A1L72">A1L72</A> & <A HREF="#EC1L4">EC1L4</A>))));


<P> --F1_LASTWORD is CPU_SM:u_CPU_SM|LASTWORD at LCCOMB_X8_Y9_N22
<P><A NAME="F1_LASTWORD">F1_LASTWORD</A> = (<A HREF="#K1_FLUSHFIFO">K1_FLUSHFIFO</A> & (!<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A> & ((<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A>) # (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>))));


<P> --ZB1L3 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[8]~19 at LCCOMB_X8_Y9_N0
<P><A NAME="ZB1L3">ZB1L3</A> = (<A HREF="#ZB1L12">ZB1L12</A> & (<A HREF="#ZB1L23">ZB1L23</A> & (<A HREF="#AC1L20">AC1L20</A> & !<A HREF="#F1_LASTWORD">F1_LASTWORD</A>)));


<P> --EC1L6 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~7 at LCCOMB_X9_Y7_N0
<P><A NAME="EC1L6">EC1L6</A> = (<A HREF="#ZB1L9">ZB1L9</A>) # ((<A HREF="#F1_nDSACK">F1_nDSACK</A> & ((<A HREF="#ZB1L8">ZB1L8</A>) # (<A HREF="#ZB1L13">ZB1L13</A>))));


<P> --EC1L7 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~8 at LCCOMB_X9_Y7_N12
<P><A NAME="EC1L7">EC1L7</A> = (<A HREF="#ZB1L3">ZB1L3</A>) # ((<A HREF="#_STERM">_STERM</A> & ((<A HREF="#EC1L6">EC1L6</A>) # (!<A HREF="#CC1L12">CC1L12</A>))));


<P> --EC1L8 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~9 at LCCOMB_X8_Y9_N10
<P><A NAME="EC1L8">EC1L8</A> = (<A HREF="#ZB1L12">ZB1L12</A> & (<A HREF="#AC1L20">AC1L20</A> & ((!<A HREF="#F1_nCYCLEDONE">F1_nCYCLEDONE</A>) # (!<A HREF="#F1_BGRANT_">F1_BGRANT_</A>))));


<P> --EC1L9 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~10 at LCCOMB_X8_Y7_N26
<P><A NAME="EC1L9">EC1L9</A> = (<A HREF="#ZB1L18">ZB1L18</A>) # ((<A HREF="#EC1L8">EC1L8</A>) # ((<A HREF="#A1L72">A1L72</A> & <A HREF="#ZB1L8">ZB1L8</A>)));


<P> --AC1L22 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~9 at LCCOMB_X8_Y8_N24
<P><A NAME="AC1L22">AC1L22</A> = (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (<A HREF="#AC1L16">AC1L16</A> & !<A HREF="#F1_STATE[0]">F1_STATE[0]</A>)));


<P> --EC1L10 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~11 at LCCOMB_X8_Y8_N8
<P><A NAME="EC1L10">EC1L10</A> = (((!<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>) # (!<A HREF="#AC1L16">AC1L16</A>)) # (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A>)) # (!<A HREF="#F1_STATE[3]">F1_STATE[3]</A>);


<P> --EC1L11 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~12 at LCCOMB_X8_Y8_N16
<P><A NAME="EC1L11">EC1L11</A> = (<A HREF="#EC1L10">EC1L10</A> & (!<A HREF="#AC1L22">AC1L22</A> & ((<A HREF="#EC1L14">EC1L14</A>) # (!<A HREF="#F1L26">F1L26</A>))));


<P> --EC1L12 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~13 at LCCOMB_X9_Y7_N22
<P><A NAME="EC1L12">EC1L12</A> = ((<A HREF="#EC1L9">EC1L9</A>) # ((!<A HREF="#AC1L48">AC1L48</A>) # (!<A HREF="#EC1L11">EC1L11</A>))) # (!<A HREF="#BC1L2">BC1L2</A>);


<P> --EC1L13 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~14 at LCCOMB_X9_Y7_N20
<P><A NAME="EC1L13">EC1L13</A> = (<A HREF="#EC1L7">EC1L7</A>) # ((<A HREF="#EC1L5">EC1L5</A>) # ((<A HREF="#EC1L3">EC1L3</A>) # (<A HREF="#EC1L12">EC1L12</A>)));


<P> --FC1L2 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~1 at LCCOMB_X7_Y9_N28
<P><A NAME="FC1L2">FC1L2</A> = (<A HREF="#FC1L1">FC1L1</A> & (<A HREF="#ZB1L13">ZB1L13</A> & (<A HREF="#_BERR">_BERR</A> & <A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>)));


<P> --DC1L1 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~0 at LCCOMB_X8_Y6_N18
<P><A NAME="DC1L1">DC1L1</A> = (<A HREF="#ZB1L14">ZB1L14</A> & (<A HREF="#F1_nDSACK">F1_nDSACK</A> & ((<A HREF="#F1_STATE[0]">F1_STATE[0]</A>) # (<A HREF="#F1_STATE[3]">F1_STATE[3]</A>))));


<P> --DC1L2 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~1 at LCCOMB_X8_Y6_N22
<P><A NAME="DC1L2">DC1L2</A> = (<A HREF="#FC1L2">FC1L2</A>) # ((<A HREF="#DC1L1">DC1L1</A>) # ((<A HREF="#ZB1L9">ZB1L9</A>) # (<A HREF="#AC1L14">AC1L14</A>)));


<P> --FC1L13 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~0 at LCCOMB_X8_Y6_N8
<P><A NAME="FC1L13">FC1L13</A> = (<A HREF="#AC1L13">AC1L13</A> & (<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> $ (<A HREF="#F1_STATE[2]">F1_STATE[2]</A>))));


<P> --FC1L14 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~1 at LCCOMB_X8_Y6_N12
<P><A NAME="FC1L14">FC1L14</A> = (!<A HREF="#AC1L15">AC1L15</A> & (!<A HREF="#ZB1L7">ZB1L7</A> & !<A HREF="#AC1L17">AC1L17</A>));


<P> --DC1L3 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~2 at LCCOMB_X8_Y6_N2
<P><A NAME="DC1L3">DC1L3</A> = (<A HREF="#_STERM">_STERM</A> & (((<A HREF="#DC1L2">DC1L2</A>)))) # (!<A HREF="#_STERM">_STERM</A> & (((<A HREF="#FC1L13">FC1L13</A>)) # (!<A HREF="#FC1L14">FC1L14</A>)));


<P> --DC1L4 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~3 at LCCOMB_X9_Y8_N10
<P><A NAME="DC1L4">DC1L4</A> = (<A HREF="#PC1L1">PC1L1</A> & (<A HREF="#ZB1L22">ZB1L22</A> & ((!<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>)))) # (!<A HREF="#PC1L1">PC1L1</A> & (((<A HREF="#ZB1L25">ZB1L25</A>))));


<P> --DC1L5 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~4 at LCCOMB_X9_Y8_N14
<P><A NAME="DC1L5">DC1L5</A> = (<A HREF="#AC1L22">AC1L22</A>) # ((<A HREF="#DC1L4">DC1L4</A> & ((<A HREF="#F1L26">F1L26</A>) # (!<A HREF="#PC1L1">PC1L1</A>))));


<P> --DC1L11 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|p3a~0 at LCCOMB_X7_Y7_N28
<P><A NAME="DC1L11">DC1L11</A> = (!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & ((<A HREF="#F1_STATE[1]">F1_STATE[1]</A>) # (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A>))));


<P> --AC1L40 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~0 at LCCOMB_X7_Y7_N6
<P><A NAME="AC1L40">AC1L40</A> = (<A HREF="#DC1L11">DC1L11</A> & !<A HREF="#F1_STATE[4]">F1_STATE[4]</A>);


<P> --DC1L6 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~5 at LCCOMB_X8_Y8_N20
<P><A NAME="DC1L6">DC1L6</A> = (<A HREF="#AC1L21">AC1L21</A> & ((<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>) # ((<A HREF="#AC1L40">AC1L40</A> & <A HREF="#FC1L1">FC1L1</A>)))) # (!<A HREF="#AC1L21">AC1L21</A> & (<A HREF="#AC1L40">AC1L40</A> & (<A HREF="#FC1L1">FC1L1</A>)));


<P> --DC1L7 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~6 at LCCOMB_X9_Y8_N2
<P><A NAME="DC1L7">DC1L7</A> = (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#ZB1L10">ZB1L10</A> & ((<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>) # (!<A HREF="#F1L26">F1L26</A>))));


<P> --DC1L8 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~7 at LCCOMB_X8_Y8_N10
<P><A NAME="DC1L8">DC1L8</A> = (<A HREF="#DC1L6">DC1L6</A>) # ((<A HREF="#ZB1L20">ZB1L20</A>) # ((<A HREF="#ZB1L16">ZB1L16</A>) # (<A HREF="#DC1L7">DC1L7</A>)));


<P> --AC1L53 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~0 at LCCOMB_X7_Y7_N10
<P><A NAME="AC1L53">AC1L53</A> = (!<A HREF="#ZB1L6">ZB1L6</A> & ((<A HREF="#F1_DSACK_LATCHED_[1]">F1_DSACK_LATCHED_[1]</A>) # ((<A HREF="#F1_DSACK_LATCHED_[0]">F1_DSACK_LATCHED_[0]</A>) # (!<A HREF="#ZB1L11">ZB1L11</A>))));


<P> --DC1L9 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~8 at LCCOMB_X8_Y9_N18
<P><A NAME="DC1L9">DC1L9</A> = ((<A HREF="#ZB1L4">ZB1L4</A> & (<A HREF="#AC1L20">AC1L20</A> & <A HREF="#ZB1L12">ZB1L12</A>))) # (!<A HREF="#AC1L53">AC1L53</A>);


<P> --DC1L10 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~9 at LCCOMB_X8_Y8_N22
<P><A NAME="DC1L10">DC1L10</A> = (<A HREF="#DC1L8">DC1L8</A>) # ((<A HREF="#DC1L9">DC1L9</A>) # ((<A HREF="#DC1L5">DC1L5</A>) # (<A HREF="#DC1L3">DC1L3</A>)));


<P> --F1L39 is CPU_SM:u_CPU_SM|aCYCLEDONE_~0 at LCCOMB_X7_Y9_N0
<P><A NAME="F1L39">F1L39</A> = (<A HREF="#_STERM">_STERM</A> & (<A HREF="#DSACK_I_[1]">DSACK_I_[1]</A> & (<A HREF="#_BERR">_BERR</A> & <A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>)));


<P> --F1L40 is CPU_SM:u_CPU_SM|aCYCLEDONE_~1 at LCCOMB_X9_Y10_N8
<P><A NAME="F1L40">F1L40</A> = (<A HREF="#A1L117">A1L117</A> & (<A HREF="#F1L39">F1L39</A> & <A HREF="#A1L121">A1L121</A>));


<P> --FC1L3 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~2 at LCCOMB_X8_Y9_N26
<P><A NAME="FC1L3">FC1L3</A> = (<A HREF="#ZB1L18">ZB1L18</A>) # ((<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & (<A HREF="#ZB1L23">ZB1L23</A> & <A HREF="#AC1L19">AC1L19</A>)));


<P> --AC1L41 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~1 at LCCOMB_X7_Y7_N30
<P><A NAME="AC1L41">AC1L41</A> = (!<A HREF="#F1_DSACK_LATCHED_[0]">F1_DSACK_LATCHED_[0]</A> & (<A HREF="#ZB1L8">ZB1L8</A> & !<A HREF="#F1_DSACK_LATCHED_[1]">F1_DSACK_LATCHED_[1]</A>));


<P> --FC1L4 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~3 at LCCOMB_X9_Y7_N8
<P><A NAME="FC1L4">FC1L4</A> = (<A HREF="#FC1L3">FC1L3</A>) # ((<A HREF="#_STERM">_STERM</A> & ((<A HREF="#AC1L41">AC1L41</A>) # (!<A HREF="#CC1L12">CC1L12</A>))));


<P> --FC1L5 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~4 at LCCOMB_X10_Y8_N14
<P><A NAME="FC1L5">FC1L5</A> = (<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>) # ((<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (<A HREF="#F1_DREQ_">F1_DREQ_</A> & !<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>)));


<P> --FC1L6 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~5 at LCCOMB_X10_Y8_N6
<P><A NAME="FC1L6">FC1L6</A> = (<A HREF="#F1_DMAENA">F1_DMAENA</A> & (!<A HREF="#FC1L5">FC1L5</A> & ((<A HREF="#F1_STATE[4]">F1_STATE[4]</A>) # (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>)))) # (!<A HREF="#F1_DMAENA">F1_DMAENA</A> & (<A HREF="#F1_STATE[4]">F1_STATE[4]</A>));


<P> --FC1L7 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~6 at LCCOMB_X8_Y6_N6
<P><A NAME="FC1L7">FC1L7</A> = (!<A HREF="#_STERM">_STERM</A> & ((<A HREF="#FC1L13">FC1L13</A>) # (!<A HREF="#FC1L14">FC1L14</A>)));


<P> --FC1L8 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~7 at LCCOMB_X9_Y9_N28
<P><A NAME="FC1L8">FC1L8</A> = (<A HREF="#FC1L7">FC1L7</A>) # ((!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & <A HREF="#FC1L6">FC1L6</A>)));


<P> --FC1L9 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~8 at LCCOMB_X7_Y9_N2
<P><A NAME="FC1L9">FC1L9</A> = (<A HREF="#AC1L15">AC1L15</A> & ((!<A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>) # (!<A HREF="#_BERR">_BERR</A>)));


<P> --FC1L10 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~9 at LCCOMB_X8_Y9_N28
<P><A NAME="FC1L10">FC1L10</A> = (<A HREF="#BC1L6">BC1L6</A> & (((!<A HREF="#AC1L20">AC1L20</A>) # (!<A HREF="#ZB1L23">ZB1L23</A>)) # (!<A HREF="#ZB1L12">ZB1L12</A>)));


<P> --FC1L11 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~10 at LCCOMB_X8_Y9_N2
<P><A NAME="FC1L11">FC1L11</A> = ((<A HREF="#FC1L1">FC1L1</A> & ((<A HREF="#FC1L9">FC1L9</A>) # (!<A HREF="#AC1L60">AC1L60</A>)))) # (!<A HREF="#FC1L10">FC1L10</A>);


<P> --FC1L12 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~11 at LCCOMB_X8_Y9_N12
<P><A NAME="FC1L12">FC1L12</A> = (<A HREF="#FC1L4">FC1L4</A>) # ((<A HREF="#FC1L11">FC1L11</A>) # ((<A HREF="#FC1L8">FC1L8</A>) # (!<A HREF="#BC1L5">BC1L5</A>)));


<P> --RC1L11 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5 at LCCOMB_X9_Y10_N2
<P><A NAME="RC1L11">RC1L11</A> = (!<A HREF="#ADDR[5]">ADDR[5]</A> & (!<A HREF="#ADDR[6]">ADDR[6]</A> & (<A HREF="#RC1L9">RC1L9</A> & !<A HREF="#ADDR[3]">ADDR[3]</A>)));


<P> --QC1L5 is registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~0 at LCCOMB_X7_Y11_N16
<P><A NAME="QC1L5">QC1L5</A> = (<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A> & (<A HREF="#ADDR[4]">ADDR[4]</A> & <A HREF="#ADDR[2]">ADDR[2]</A>));


<P> --F1_STOPFLUSH is CPU_SM:u_CPU_SM|STOPFLUSH at LCFF_X9_Y8_N9
<P><A NAME="F1_STOPFLUSH">F1_STOPFLUSH</A> = DFFEAS(<A HREF="#AC1L80">AC1L80</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --K1L4 is registers:u_registers|FLUSHFIFO~0 at LCCOMB_X7_Y11_N26
<P><A NAME="K1L4">K1L4</A> = (<A HREF="#QC1L5">QC1L5</A> & ((<A HREF="#RC1L11">RC1L11</A>) # ((<A HREF="#K1_FLUSHFIFO">K1_FLUSHFIFO</A> & !<A HREF="#F1_STOPFLUSH">F1_STOPFLUSH</A>)))) # (!<A HREF="#QC1L5">QC1L5</A> & (((<A HREF="#K1_FLUSHFIFO">K1_FLUSHFIFO</A> & !<A HREF="#F1_STOPFLUSH">F1_STOPFLUSH</A>))));


<P> --H1_INCBO_o is SCSI_SM:u_SCSI_SM|INCBO_o at LCFF_X8_Y10_N11
<P><A NAME="H1_INCBO_o">H1_INCBO_o</A> = DFFEAS(<A HREF="#JC1_INCBO">JC1_INCBO</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --TB1L5 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR[0]~0 at LCCOMB_X9_Y11_N4
<P><A NAME="TB1L5">TB1L5</A> = <A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> $ (((<A HREF="#H1_INCBO_o">H1_INCBO_o</A> & ((<A HREF="#A1L112">A1L112</A>) # (!<A HREF="#QC1_h_0C">QC1_h_0C</A>)))));


<P> --RC1_CNTR_O[8] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8] at LCFF_X7_Y11_N29
<P><A NAME="RC1_CNTR_O[8]">RC1_CNTR_O[8]</A> = DFFEAS(<A HREF="#RC1L13">RC1L13</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --TB1_B is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|B at LCFF_X9_Y11_N19
<P><A NAME="TB1_B">TB1_B</A> = DFFEAS(<A HREF="#TB1L2">TB1L2</A>, !GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --TB1_S is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|S at LCFF_X9_Y11_N27
<P><A NAME="TB1_S">TB1_S</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  , <A HREF="#QC1_h_0C">QC1_h_0C</A>,  ,  , VCC);


<P> --TB1L7 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR~1 at LCCOMB_X9_Y11_N26
<P><A NAME="TB1L7">TB1L7</A> = (<A HREF="#TB1_S">TB1_S</A> & (((<A HREF="#TB1_B">TB1_B</A>)))) # (!<A HREF="#TB1_S">TB1_S</A> & (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> $ ((!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A>))));


<P> --QC1L9 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0 at LCCOMB_X9_Y10_N6
<P><A NAME="QC1L9">QC1L9</A> = (!<A HREF="#ADDR[5]">ADDR[5]</A> & (!<A HREF="#ADDR[6]">ADDR[6]</A> & (<A HREF="#RC1L9">RC1L9</A> & <A HREF="#ADDR[3]">ADDR[3]</A>)));


<P> --QC1_ACR_WR is registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR at LCCOMB_X9_Y11_N14
<P><A NAME="QC1_ACR_WR">QC1_ACR_WR</A> = (!<A HREF="#ADDR[4]">ADDR[4]</A> & (!<A HREF="#A1L112">A1L112</A> & (<A HREF="#ADDR[2]">ADDR[2]</A> & <A HREF="#QC1L9">QC1L9</A>)));


<P> --TB1L8 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR~2 at LCCOMB_X9_Y11_N30
<P><A NAME="TB1L8">TB1L8</A> = (<A HREF="#QC1_ACR_WR">QC1_ACR_WR</A> & (((<A HREF="#TB1L7">TB1L7</A>)))) # (!<A HREF="#QC1_ACR_WR">QC1_ACR_WR</A> & ((<A HREF="#H1_INCBO_o">H1_INCBO_o</A> & ((<A HREF="#TB1L7">TB1L7</A>))) # (!<A HREF="#H1_INCBO_o">H1_INCBO_o</A> & (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>))));


<P> --UB1_UP[7] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7] at LCFF_X6_Y6_N9
<P><A NAME="UB1_UP[7]">UB1_UP[7]</A> = DFFEAS(<A HREF="#UB1L40">UB1L40</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  , <A HREF="#UB1L41">UB1L41</A>,  ,  ,  ,  );


<P> --UB1_UP[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6] at LCFF_X6_Y6_N25
<P><A NAME="UB1_UP[6]">UB1_UP[6]</A> = DFFEAS(<A HREF="#UB1L42">UB1L42</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  , <A HREF="#UB1L41">UB1L41</A>,  ,  ,  ,  );


<P> --UB1_UP[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5] at LCFF_X6_Y6_N15
<P><A NAME="UB1_UP[5]">UB1_UP[5]</A> = DFFEAS(<A HREF="#UB1L43">UB1L43</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  , <A HREF="#UB1L41">UB1L41</A>,  ,  ,  ,  );


<P> --UB1_UP[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4] at LCFF_X6_Y6_N3
<P><A NAME="UB1_UP[4]">UB1_UP[4]</A> = DFFEAS(<A HREF="#UB1L44">UB1L44</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  , <A HREF="#UB1L41">UB1L41</A>,  ,  ,  ,  );


<P> --UB1L25 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0 at LCCOMB_X6_Y6_N22
<P><A NAME="UB1L25">UB1L25</A> = (!<A HREF="#UB1_UP[6]">UB1_UP[6]</A> & (!<A HREF="#UB1_UP[7]">UB1_UP[7]</A> & (!<A HREF="#UB1_UP[5]">UB1_UP[5]</A> & !<A HREF="#UB1_UP[4]">UB1_UP[4]</A>)));


<P> --UB1_UP[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3] at LCFF_X7_Y6_N31
<P><A NAME="UB1_UP[3]">UB1_UP[3]</A> = DFFEAS(<A HREF="#UB1L45">UB1L45</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  , <A HREF="#UB1L41">UB1L41</A>,  ,  ,  ,  );


<P> --UB1_UP[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2] at LCFF_X7_Y6_N5
<P><A NAME="UB1_UP[2]">UB1_UP[2]</A> = DFFEAS(<A HREF="#UB1L46">UB1L46</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  , <A HREF="#UB1L41">UB1L41</A>,  ,  ,  ,  );


<P> --UB1_UP[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1] at LCFF_X7_Y6_N9
<P><A NAME="UB1_UP[1]">UB1_UP[1]</A> = DFFEAS(<A HREF="#UB1L47">UB1L47</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  , <A HREF="#UB1L41">UB1L41</A>,  ,  ,  ,  );


<P> --UB1_UP[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0] at LCFF_X7_Y6_N17
<P><A NAME="UB1_UP[0]">UB1_UP[0]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  , <A HREF="#UB1L41">UB1L41</A>, <A HREF="#F1_INCFIFO">F1_INCFIFO</A>,  ,  , VCC);


<P> --UB1L26 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1 at LCCOMB_X7_Y6_N24
<P><A NAME="UB1L26">UB1L26</A> = (!<A HREF="#UB1_UP[0]">UB1_UP[0]</A> & (!<A HREF="#UB1_UP[1]">UB1_UP[1]</A> & (!<A HREF="#UB1_UP[2]">UB1_UP[2]</A> & !<A HREF="#UB1_UP[3]">UB1_UP[3]</A>)));


<P> --UB1_DOWN[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6] at LCFF_X7_Y6_N11
<P><A NAME="UB1_DOWN[6]">UB1_DOWN[6]</A> = DFFEAS(<A HREF="#UB1L20">UB1L20</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --UB1_DOWN[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5] at LCFF_X7_Y6_N19
<P><A NAME="UB1_DOWN[5]">UB1_DOWN[5]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  , <A HREF="#UB1L17">UB1L17</A>,  ,  , VCC);


<P> --UB1_DOWN[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4] at LCFF_X6_Y6_N11
<P><A NAME="UB1_DOWN[4]">UB1_DOWN[4]</A> = DFFEAS(<A HREF="#UB1L15">UB1L15</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --UB1_DOWN[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3] at LCFF_X6_Y6_N7
<P><A NAME="UB1_DOWN[3]">UB1_DOWN[3]</A> = DFFEAS(<A HREF="#UB1L12">UB1L12</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --UB1L27 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2 at LCCOMB_X7_Y6_N26
<P><A NAME="UB1L27">UB1L27</A> = (!<A HREF="#UB1_DOWN[4]">UB1_DOWN[4]</A> & (!<A HREF="#UB1_DOWN[5]">UB1_DOWN[5]</A> & (!<A HREF="#UB1_DOWN[3]">UB1_DOWN[3]</A> & !<A HREF="#UB1_DOWN[6]">UB1_DOWN[6]</A>)));


<P> --UB1_DOWN[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2] at LCFF_X6_Y6_N5
<P><A NAME="UB1_DOWN[2]">UB1_DOWN[2]</A> = DFFEAS(<A HREF="#UB1L9">UB1L9</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --UB1_DOWN[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1] at LCFF_X6_Y6_N31
<P><A NAME="UB1_DOWN[1]">UB1_DOWN[1]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  , <A HREF="#UB1L6">UB1L6</A>,  ,  , VCC);


<P> --UB1_DOWN[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0] at LCFF_X6_Y6_N21
<P><A NAME="UB1_DOWN[0]">UB1_DOWN[0]</A> = DFFEAS(<A HREF="#UB1L4">UB1L4</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --UB1L28 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3 at LCCOMB_X6_Y6_N30
<P><A NAME="UB1L28">UB1L28</A> = (!<A HREF="#UB1_DOWN[0]">UB1_DOWN[0]</A> & (!<A HREF="#UB1_DOWN[2]">UB1_DOWN[2]</A> & !<A HREF="#UB1_DOWN[1]">UB1_DOWN[1]</A>));


<P> --UB1L29 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4 at LCCOMB_X7_Y6_N22
<P><A NAME="UB1L29">UB1L29</A> = (((!<A HREF="#UB1L27">UB1L27</A>) # (!<A HREF="#UB1L28">UB1L28</A>)) # (!<A HREF="#UB1L25">UB1L25</A>)) # (!<A HREF="#UB1L26">UB1L26</A>);


<P> --TC1L2 is registers:u_registers|registers_term:u_registers_term|CYCLE_ACTIVE~0 at LCCOMB_X9_Y10_N16
<P><A NAME="TC1L2">TC1L2</A> = (<A HREF="#A1L117">A1L117</A>) # ((<A HREF="#QC1_h_0C">QC1_h_0C</A>) # ((<A HREF="#ADDR[6]">ADDR[6]</A>) # (<A HREF="#_CS">_CS</A>)));


<P> --TC1L1 is registers:u_registers|registers_term:u_registers_term|Add0~0 at LCCOMB_X13_Y9_N2
<P><A NAME="TC1L1">TC1L1</A> = (<A HREF="#TC1_TERM_COUNTER[0]">TC1_TERM_COUNTER[0]</A> & <A HREF="#TC1_TERM_COUNTER[1]">TC1_TERM_COUNTER[1]</A>);


<P> --TC1L10 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~0 at LCCOMB_X13_Y9_N28
<P><A NAME="TC1L10">TC1L10</A> = (!<A HREF="#A1L117">A1L117</A> & (<A HREF="#TC1_TERM_COUNTER[2]">TC1_TERM_COUNTER[2]</A> $ (((<A HREF="#TC1L1">TC1L1</A> & !<A HREF="#TC1L2">TC1L2</A>)))));


<P> --TC1L11 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~1 at LCCOMB_X13_Y9_N10
<P><A NAME="TC1L11">TC1L11</A> = (!<A HREF="#A1L117">A1L117</A> & (<A HREF="#TC1_TERM_COUNTER[0]">TC1_TERM_COUNTER[0]</A> $ (!<A HREF="#TC1L2">TC1L2</A>)));


<P> --TC1L12 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~2 at LCCOMB_X13_Y9_N22
<P><A NAME="TC1L12">TC1L12</A> = (!<A HREF="#A1L117">A1L117</A> & (<A HREF="#TC1_TERM_COUNTER[1]">TC1_TERM_COUNTER[1]</A> $ (((<A HREF="#TC1_TERM_COUNTER[0]">TC1_TERM_COUNTER[0]</A> & !<A HREF="#TC1L2">TC1L2</A>)))));


<P> --UB1L21 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~0 at LCCOMB_X6_Y6_N18
<P><A NAME="UB1L21">UB1L21</A> = (<A HREF="#UB1_UP[6]">UB1_UP[6]</A> & (<A HREF="#UB1_UP[7]">UB1_UP[7]</A> & (<A HREF="#UB1_UP[5]">UB1_UP[5]</A> & <A HREF="#UB1_UP[4]">UB1_UP[4]</A>)));


<P> --UB1L22 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~1 at LCCOMB_X7_Y6_N2
<P><A NAME="UB1L22">UB1L22</A> = (<A HREF="#UB1_UP[2]">UB1_UP[2]</A> & <A HREF="#UB1_UP[3]">UB1_UP[3]</A>);


<P> --UB1L23 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~2 at LCCOMB_X7_Y6_N0
<P><A NAME="UB1L23">UB1L23</A> = (<A HREF="#UB1_UP[0]">UB1_UP[0]</A> & (<A HREF="#UB1L22">UB1L22</A> & (<A HREF="#UB1_UP[1]">UB1_UP[1]</A> & <A HREF="#UB1L21">UB1L21</A>)));


<P> --JC1_state_reg.s1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s1 at LCFF_X7_Y4_N3
<P><A NAME="JC1_state_reg.s1">JC1_state_reg.s1</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_state_reg.s18">JC1_state_reg.s18</A>,  ,  , VCC);


<P> --JC1L12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector12~0 at LCCOMB_X7_Y4_N2
<P><A NAME="JC1L12">JC1L12</A> = (<A HREF="#JC1_state_reg.s1">JC1_state_reg.s1</A>) # ((!<A HREF="#JC1_state_reg.s0">JC1_state_reg.s0</A> & (!<A HREF="#H1_CCPUREQ">H1_CCPUREQ</A> & !<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>)));


<P> --QC1_WDREGREQ is registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ at LCCOMB_X9_Y10_N20
<P><A NAME="QC1_WDREGREQ">QC1_WDREGREQ</A> = (<A HREF="#ADDR[6]">ADDR[6]</A> & (!<A HREF="#A1L117">A1L117</A> & !<A HREF="#_CS">_CS</A>));


<P> --H1_RDFIFO_d is SCSI_SM:u_SCSI_SM|RDFIFO_d at LCFF_X8_Y10_N25
<P><A NAME="H1_RDFIFO_d">H1_RDFIFO_d</A> = DFFEAS(<A HREF="#JC1L15">JC1L15</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_INCFIFO is CPU_SM:u_CPU_SM|INCFIFO at LCFF_X7_Y8_N19
<P><A NAME="F1_INCFIFO">F1_INCFIFO</A> = DFFEAS(<A HREF="#AC1L39">AC1L39</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_DECFIFO is CPU_SM:u_CPU_SM|DECFIFO at LCFF_X7_Y8_N11
<P><A NAME="F1_DECFIFO">F1_DECFIFO</A> = DFFEAS(<A HREF="#AC1L7">AC1L7</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1L14 is SCSI_SM:u_SCSI_SM|RDFIFO_o~0 at LCCOMB_X7_Y8_N22
<P><A NAME="H1L14">H1L14</A> = (!<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & ((<A HREF="#H1_RDFIFO_o">H1_RDFIFO_o</A>) # ((!<A HREF="#F1_INCFIFO">F1_INCFIFO</A> & <A HREF="#H1_RDFIFO_d">H1_RDFIFO_d</A>))));


<P> --DREQ_ is DREQ_ at LCCOMB_X7_Y8_N28
<P><A NAME="DREQ_">DREQ_</A> = (!<A HREF="#_DREQ">_DREQ</A> & <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>);


<P> --H1_RIFIFO_d is SCSI_SM:u_SCSI_SM|RIFIFO_d at LCFF_X8_Y10_N27
<P><A NAME="H1_RIFIFO_d">H1_RIFIFO_d</A> = DFFEAS(<A HREF="#JC1L24">JC1L24</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1L19 is SCSI_SM:u_SCSI_SM|RIFIFO_o~0 at LCCOMB_X7_Y8_N24
<P><A NAME="H1L19">H1L19</A> = (<A HREF="#H1_RIFIFO_d">H1_RIFIFO_d</A> & !<A HREF="#H1_RDFIFO_d">H1_RDFIFO_d</A>);


<P> --H1L20 is SCSI_SM:u_SCSI_SM|RIFIFO_o~1 at LCCOMB_X7_Y8_N8
<P><A NAME="H1L20">H1L20</A> = (<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (((<A HREF="#H1_RIFIFO_o">H1_RIFIFO_o</A>)))) # (!<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (!<A HREF="#F1_INCFIFO">F1_INCFIFO</A> & ((<A HREF="#H1L19">H1L19</A>) # (<A HREF="#H1_RIFIFO_o">H1_RIFIFO_o</A>))));


<P> --JC1_state_reg.s14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s14 at LCFF_X7_Y4_N13
<P><A NAME="JC1_state_reg.s14">JC1_state_reg.s14</A> = DFFEAS(<A HREF="#JC1L11">JC1L11</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --JC1_state_reg.s25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s25 at LCFF_X7_Y4_N23
<P><A NAME="JC1_state_reg.s25">JC1_state_reg.s25</A> = DFFEAS(<A HREF="#JC1L14">JC1L14</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1_CDSACK_ is SCSI_SM:u_SCSI_SM|CDSACK_ at LCFF_X7_Y4_N1
<P><A NAME="H1_CDSACK_">H1_CDSACK_</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>,  ,  , VCC);


<P> --JC1L6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0 at LCCOMB_X7_Y4_N0
<P><A NAME="JC1L6">JC1L6</A> = (<A HREF="#JC1_state_reg.s0">JC1_state_reg.s0</A> & (!<A HREF="#H1_CDSACK_">H1_CDSACK_</A> & ((<A HREF="#JC1_state_reg.s14">JC1_state_reg.s14</A>) # (<A HREF="#JC1_state_reg.s25">JC1_state_reg.s25</A>)))) # (!<A HREF="#JC1_state_reg.s0">JC1_state_reg.s0</A> & ((<A HREF="#JC1_state_reg.s14">JC1_state_reg.s14</A>) # ((<A HREF="#JC1_state_reg.s25">JC1_state_reg.s25</A>))));


<P> --JC1L7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~1 at LCCOMB_X7_Y4_N26
<P><A NAME="JC1L7">JC1L7</A> = (!<A HREF="#H1_CCPUREQ">H1_CCPUREQ</A> & (<A HREF="#JC1_state_reg.s16">JC1_state_reg.s16</A> & ((<A HREF="#JC1L30">JC1L30</A>) # (!<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>))));


<P> --JC1_state_reg.s12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s12 at LCFF_X8_Y10_N21
<P><A NAME="JC1_state_reg.s12">JC1_state_reg.s12</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_state_reg.s20">JC1_state_reg.s20</A>,  ,  , VCC);


<P> --JC1L32 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~2 at LCCOMB_X7_Y4_N24
<P><A NAME="JC1L32">JC1L32</A> = (<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A> & !<A HREF="#H1_CCPUREQ">H1_CCPUREQ</A>);


<P> --JC1L8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~2 at LCCOMB_X7_Y4_N6
<P><A NAME="JC1L8">JC1L8</A> = (!<A HREF="#JC1_state_reg.s0">JC1_state_reg.s0</A> & (<A HREF="#JC1L32">JC1L32</A> & ((<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>) # (!<A HREF="#JC1L31">JC1L31</A>))));


<P> --JC1L9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~3 at LCCOMB_X7_Y4_N10
<P><A NAME="JC1L9">JC1L9</A> = (!<A HREF="#JC1L8">JC1L8</A> & (!<A HREF="#JC1L6">JC1L6</A> & (!<A HREF="#JC1L7">JC1L7</A> & !<A HREF="#JC1_state_reg.s12">JC1_state_reg.s12</A>)));


<P> --JC1L20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~2 at LCCOMB_X6_Y4_N18
<P><A NAME="JC1L20">JC1L20</A> = (<A HREF="#JC1_state_reg.s8">JC1_state_reg.s8</A> & <A HREF="#A1L112">A1L112</A>);


<P> --JC1L10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0 at LCCOMB_X7_Y4_N30
<P><A NAME="JC1L10">JC1L10</A> = (<A HREF="#H1_CCPUREQ">H1_CCPUREQ</A> & ((<A HREF="#JC1_state_reg.s16">JC1_state_reg.s16</A>) # (!<A HREF="#JC1_state_reg.s0">JC1_state_reg.s0</A>)));


<P> --A1L75Q is DS_O_~_Duplicate_1 at LCFF_X10_Y7_N3
<P><A NAME="A1L75Q">A1L75Q</A> = DFFEAS(<A HREF="#A1L74">A1L74</A>, !GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LC1_LD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0] at LCFF_X8_Y11_N13
<P><A NAME="LC1_LD_LATCH[0]">LC1_LD_LATCH[0]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a0">XB1_ram_block1a0</A>,  ,  , VCC);


<P> --F1_F2CPUL is CPU_SM:u_CPU_SM|F2CPUL at LCFF_X9_Y10_N15
<P><A NAME="F1_F2CPUL">F1_F2CPUL</A> = DFFEAS(<A HREF="#AC1L34">AC1L34</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1_S2CPU_o is SCSI_SM:u_SCSI_SM|S2CPU_o at LCFF_X6_Y4_N7
<P><A NAME="H1_S2CPU_o">H1_S2CPU_o</A> = DFFEAS(<A HREF="#JC1L21">JC1L21</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L10 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~0 at LCCOMB_X8_Y11_N18
<P><A NAME="LC1L10">LC1L10</A> = (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & <A HREF="#F1_F2CPUL">F1_F2CPUL</A>);


<P> --QC1L6 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0 at LCCOMB_X9_Y11_N28
<P><A NAME="QC1L6">QC1L6</A> = (<A HREF="#ADDR[2]">ADDR[2]</A> & <A HREF="#ADDR[4]">ADDR[4]</A>);


<P> --LC1L1 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~1 at LCCOMB_X7_Y13_N18
<P><A NAME="LC1L1">LC1L1</A> = (!<A HREF="#F1_F2CPUL">F1_F2CPUL</A> & !<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>);


<P> --LC1L2 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~2 at LCCOMB_X7_Y11_N10
<P><A NAME="LC1L2">LC1L2</A> = (<A HREF="#QC1L9">QC1L9</A> & (<A HREF="#QC1L6">QC1L6</A> & (<A HREF="#LC1L1">LC1L1</A> & <A HREF="#A1L112">A1L112</A>)));


<P> --SC1_FE is registers:u_registers|registers_istr:u_registers_istr|FE at LCFF_X9_Y11_N23
<P><A NAME="SC1_FE">SC1_FE</A> = DFFEAS(<A HREF="#SC1L2">SC1L2</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  , <A HREF="#SC1L3">SC1L3</A>,  ,  ,  ,  );


<P> --LC1L3 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~3 at LCCOMB_X8_Y11_N12
<P><A NAME="LC1L3">LC1L3</A> = (<A HREF="#LC1L2">LC1L2</A> & (((<A HREF="#LC1L10">LC1L10</A> & <A HREF="#LC1_LD_LATCH[0]">LC1_LD_LATCH[0]</A>)) # (!<A HREF="#SC1_FE">SC1_FE</A>))) # (!<A HREF="#LC1L2">LC1L2</A> & (<A HREF="#LC1L10">LC1L10</A> & (<A HREF="#LC1_LD_LATCH[0]">LC1_LD_LATCH[0]</A>)));


<P> --LC1_LD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1] at LCFF_X7_Y11_N15
<P><A NAME="LC1_LD_LATCH[1]">LC1_LD_LATCH[1]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a1">XB1_ram_block1a1</A>,  ,  , VCC);


<P> --LC1L4 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4 at LCCOMB_X7_Y11_N8
<P><A NAME="LC1L4">LC1L4</A> = (<A HREF="#QC1L9">QC1L9</A> & (<A HREF="#LC1L1">LC1L1</A> & (<A HREF="#QC1L2">QC1L2</A> & <A HREF="#A1L112">A1L112</A>)));


<P> --LC1L5 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~5 at LCCOMB_X7_Y11_N14
<P><A NAME="LC1L5">LC1L5</A> = (<A HREF="#LC1L4">LC1L4</A> & ((<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>) # ((<A HREF="#LC1L10">LC1L10</A> & <A HREF="#LC1_LD_LATCH[1]">LC1_LD_LATCH[1]</A>)))) # (!<A HREF="#LC1L4">LC1L4</A> & (<A HREF="#LC1L10">LC1L10</A> & (<A HREF="#LC1_LD_LATCH[1]">LC1_LD_LATCH[1]</A>)));


<P> --SC1_FF is registers:u_registers|registers_istr:u_registers_istr|FF at LCFF_X6_Y11_N31
<P><A NAME="SC1_FF">SC1_FF</A> = DFFEAS(<A HREF="#SC1L5">SC1L5</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  , <A HREF="#SC1L3">SC1L3</A>,  ,  ,  ,  );


<P> --QC1L3 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~1 at LCCOMB_X7_Y11_N0
<P><A NAME="QC1L3">QC1L3</A> = (<A HREF="#RC1L10">RC1L10</A> & (<A HREF="#A1L112">A1L112</A> & (<A HREF="#QC1L2">QC1L2</A> & !<A HREF="#ADDR[5]">ADDR[5]</A>)));


<P> --LC1L6 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~6 at LCCOMB_X7_Y11_N12
<P><A NAME="LC1L6">LC1L6</A> = (<A HREF="#LC1L5">LC1L5</A>) # ((<A HREF="#LC1L2">LC1L2</A> & (!<A HREF="#QC1L3">QC1L3</A> & <A HREF="#SC1_FF">SC1_FF</A>)));


<P> --LC1_LD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2] at LCFF_X12_Y11_N11
<P><A NAME="LC1_LD_LATCH[2]">LC1_LD_LATCH[2]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a2">XB1_ram_block1a2</A>,  ,  , VCC);


<P> --LC1L7 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7 at LCCOMB_X7_Y11_N2
<P><A NAME="LC1L7">LC1L7</A> = (<A HREF="#RC1L11">RC1L11</A> & (<A HREF="#LC1L1">LC1L1</A> & (!<A HREF="#ADDR[4]">ADDR[4]</A> & <A HREF="#ADDR[2]">ADDR[2]</A>)));


<P> --LC1L8 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~8 at LCCOMB_X6_Y11_N26
<P><A NAME="LC1L8">LC1L8</A> = (<A HREF="#LC1L7">LC1L7</A> & ((<A HREF="#A1L112">A1L112</A>) # ((<A HREF="#LC1L4">LC1L4</A> & <A HREF="#RC1_CNTR_O[2]">RC1_CNTR_O[2]</A>)))) # (!<A HREF="#LC1L7">LC1L7</A> & (((<A HREF="#LC1L4">LC1L4</A> & <A HREF="#RC1_CNTR_O[2]">RC1_CNTR_O[2]</A>))));


<P> --LC1L9 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~9 at LCCOMB_X6_Y11_N16
<P><A NAME="LC1L9">LC1L9</A> = (<A HREF="#LC1L8">LC1L8</A>) # ((!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_LD_LATCH[2]">LC1_LD_LATCH[2]</A> & <A HREF="#F1_F2CPUL">F1_F2CPUL</A>)));


<P> --LC1_LD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3] at LCFF_X12_Y11_N17
<P><A NAME="LC1_LD_LATCH[3]">LC1_LD_LATCH[3]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a3">XB1_ram_block1a3</A>,  ,  , VCC);


<P> --LC1L11 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~10 at LCCOMB_X3_Y11_N20
<P><A NAME="LC1L11">LC1L11</A> = (<A HREF="#LC1_LD_LATCH[3]">LC1_LD_LATCH[3]</A> & (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & <A HREF="#F1_F2CPUL">F1_F2CPUL</A>));


<P> --LC1_LD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4] at LCFF_X7_Y11_N31
<P><A NAME="LC1_LD_LATCH[4]">LC1_LD_LATCH[4]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a4">XB1_ram_block1a4</A>,  ,  , VCC);


<P> --LC1L12 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~11 at LCCOMB_X7_Y11_N30
<P><A NAME="LC1L12">LC1L12</A> = (<A HREF="#LC1L4">LC1L4</A> & ((<A HREF="#RC1_CNTR_O[4]">RC1_CNTR_O[4]</A>) # ((<A HREF="#LC1L10">LC1L10</A> & <A HREF="#LC1_LD_LATCH[4]">LC1_LD_LATCH[4]</A>)))) # (!<A HREF="#LC1L4">LC1L4</A> & (<A HREF="#LC1L10">LC1L10</A> & (<A HREF="#LC1_LD_LATCH[4]">LC1_LD_LATCH[4]</A>)));


<P> --SC1_INT_P is registers:u_registers|registers_istr:u_registers_istr|INT_P at LCFF_X6_Y11_N13
<P><A NAME="SC1_INT_P">SC1_INT_P</A> = DFFEAS(<A HREF="#SC1L10">SC1L10</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  , <A HREF="#SC1L3">SC1L3</A>,  ,  ,  ,  );


<P> --LC1L13 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~12 at LCCOMB_X7_Y11_N6
<P><A NAME="LC1L13">LC1L13</A> = (<A HREF="#LC1L12">LC1L12</A>) # ((<A HREF="#LC1L2">LC1L2</A> & (!<A HREF="#QC1L3">QC1L3</A> & <A HREF="#SC1_INT_P">SC1_INT_P</A>)));


<P> --SC1_INT_F is registers:u_registers|registers_istr:u_registers_istr|INT_F at LCFF_X9_Y11_N7
<P><A NAME="SC1_INT_F">SC1_INT_F</A> = DFFEAS(<A HREF="#SC1L8">SC1L8</A>, !GLOBAL(<A HREF="#HC1L2">HC1L2</A>), <A HREF="#_RST">_RST</A>,  , <A HREF="#SC1L3">SC1L3</A>,  ,  ,  ,  );


<P> --LC1_LD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5] at LCFF_X8_Y11_N11
<P><A NAME="LC1_LD_LATCH[5]">LC1_LD_LATCH[5]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a5">XB1_ram_block1a5</A>,  ,  , VCC);


<P> --LC1L14 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~13 at LCCOMB_X8_Y11_N10
<P><A NAME="LC1L14">LC1L14</A> = (<A HREF="#LC1L2">LC1L2</A> & ((<A HREF="#SC1_INT_F">SC1_INT_F</A>) # ((<A HREF="#LC1L10">LC1L10</A> & <A HREF="#LC1_LD_LATCH[5]">LC1_LD_LATCH[5]</A>)))) # (!<A HREF="#LC1L2">LC1L2</A> & (<A HREF="#LC1L10">LC1L10</A> & (<A HREF="#LC1_LD_LATCH[5]">LC1_LD_LATCH[5]</A>)));


<P> --LC1_LD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6] at LCFF_X8_Y11_N29
<P><A NAME="LC1_LD_LATCH[6]">LC1_LD_LATCH[6]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a6">XB1_ram_block1a6</A>,  ,  , VCC);


<P> --LC1L15 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~14 at LCCOMB_X8_Y11_N28
<P><A NAME="LC1L15">LC1L15</A> = (<A HREF="#LC1L2">LC1L2</A> & ((<A HREF="#SC1_INT_F">SC1_INT_F</A>) # ((<A HREF="#LC1L10">LC1L10</A> & <A HREF="#LC1_LD_LATCH[6]">LC1_LD_LATCH[6]</A>)))) # (!<A HREF="#LC1L2">LC1L2</A> & (<A HREF="#LC1L10">LC1L10</A> & (<A HREF="#LC1_LD_LATCH[6]">LC1_LD_LATCH[6]</A>)));


<P> --LC1_LD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7] at LCFF_X8_Y11_N31
<P><A NAME="LC1_LD_LATCH[7]">LC1_LD_LATCH[7]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a7">XB1_ram_block1a7</A>,  ,  , VCC);


<P> --LC1L16 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~15 at LCCOMB_X8_Y11_N30
<P><A NAME="LC1L16">LC1L16</A> = (<A HREF="#LC1L2">LC1L2</A> & ((<A HREF="#SC1_INT_F">SC1_INT_F</A>) # ((<A HREF="#LC1L10">LC1L10</A> & <A HREF="#LC1_LD_LATCH[7]">LC1_LD_LATCH[7]</A>)))) # (!<A HREF="#LC1L2">LC1L2</A> & (<A HREF="#LC1L10">LC1L10</A> & (<A HREF="#LC1_LD_LATCH[7]">LC1_LD_LATCH[7]</A>)));


<P> --MC1_SCSI_DATA_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0] at LCFF_X7_Y13_N19
<P><A NAME="MC1_SCSI_DATA_LATCHED[0]">MC1_SCSI_DATA_LATCHED[0]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>,  , <A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>, <A HREF="#A1L88">A1L88</A>,  ,  , VCC);


<P> --LC1_LD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8] at LCFF_X8_Y11_N25
<P><A NAME="LC1_LD_LATCH[8]">LC1_LD_LATCH[8]</A> = DFFEAS(<A HREF="#LC1L52">LC1L52</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>,  ,  ,  ,  );


<P> --LC1L17 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~16 at LCCOMB_X7_Y13_N8
<P><A NAME="LC1L17">LC1L17</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[0]">MC1_SCSI_DATA_LATCHED[0]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#F1_F2CPUL">F1_F2CPUL</A> & (<A HREF="#LC1_LD_LATCH[8]">LC1_LD_LATCH[8]</A>)));


<P> --LC1L18 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~17 at LCCOMB_X7_Y13_N0
<P><A NAME="LC1L18">LC1L18</A> = (<A HREF="#LC1L17">LC1L17</A>) # ((<A HREF="#LC1L1">LC1L1</A> & (<A HREF="#QC1L3">QC1L3</A> & <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>)));


<P> --MC1_SCSI_DATA_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1] at LCFF_X8_Y11_N19
<P><A NAME="MC1_SCSI_DATA_LATCHED[1]">MC1_SCSI_DATA_LATCHED[1]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>,  , <A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>, <A HREF="#A1L90">A1L90</A>,  ,  , VCC);


<P> --LC1_LD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9] at LCFF_X8_Y11_N15
<P><A NAME="LC1_LD_LATCH[9]">LC1_LD_LATCH[9]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a9">XB1_ram_block1a9</A>,  ,  , VCC);


<P> --LC1L19 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~18 at LCCOMB_X8_Y11_N14
<P><A NAME="LC1L19">LC1L19</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[1]">MC1_SCSI_DATA_LATCHED[1]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#F1_F2CPUL">F1_F2CPUL</A> & (<A HREF="#LC1_LD_LATCH[9]">LC1_LD_LATCH[9]</A>)));


<P> --MC1_SCSI_DATA_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2] at LCFF_X14_Y8_N23
<P><A NAME="MC1_SCSI_DATA_LATCHED[2]">MC1_SCSI_DATA_LATCHED[2]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>,  , <A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>, <A HREF="#A1L92">A1L92</A>,  ,  , VCC);


<P> --LC1_LD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10] at LCFF_X12_Y11_N31
<P><A NAME="LC1_LD_LATCH[10]">LC1_LD_LATCH[10]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a10">XB1_ram_block1a10</A>,  ,  , VCC);


<P> --LC1L20 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~19 at LCCOMB_X14_Y8_N2
<P><A NAME="LC1L20">LC1L20</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[2]">MC1_SCSI_DATA_LATCHED[2]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#F1_F2CPUL">F1_F2CPUL</A> & (<A HREF="#LC1_LD_LATCH[10]">LC1_LD_LATCH[10]</A>)));


<P> --MC1_SCSI_DATA_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3] at LCFF_X15_Y11_N27
<P><A NAME="MC1_SCSI_DATA_LATCHED[3]">MC1_SCSI_DATA_LATCHED[3]</A> = DFFEAS(<A HREF="#MC1L6">MC1L6</A>, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>,  , <A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>,  ,  ,  ,  );


<P> --LC1_LD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11] at LCFF_X12_Y11_N15
<P><A NAME="LC1_LD_LATCH[11]">LC1_LD_LATCH[11]</A> = DFFEAS(<A HREF="#LC1L56">LC1L56</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>,  ,  ,  ,  );


<P> --LC1L21 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~20 at LCCOMB_X15_Y11_N18
<P><A NAME="LC1L21">LC1L21</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[3]">MC1_SCSI_DATA_LATCHED[3]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_LD_LATCH[11]">LC1_LD_LATCH[11]</A> & (<A HREF="#F1_F2CPUL">F1_F2CPUL</A>)));


<P> --MC1_SCSI_DATA_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4] at LCFF_X14_Y8_N13
<P><A NAME="MC1_SCSI_DATA_LATCHED[4]">MC1_SCSI_DATA_LATCHED[4]</A> = DFFEAS(<A HREF="#MC1L8">MC1L8</A>, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>,  , <A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>,  ,  ,  ,  );


<P> --LC1_LD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12] at LCFF_X12_Y11_N13
<P><A NAME="LC1_LD_LATCH[12]">LC1_LD_LATCH[12]</A> = DFFEAS(<A HREF="#LC1L58">LC1L58</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>,  ,  ,  ,  );


<P> --LC1L22 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~21 at LCCOMB_X14_Y8_N4
<P><A NAME="LC1L22">LC1L22</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[4]">MC1_SCSI_DATA_LATCHED[4]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#F1_F2CPUL">F1_F2CPUL</A> & (<A HREF="#LC1_LD_LATCH[12]">LC1_LD_LATCH[12]</A>)));


<P> --MC1_SCSI_DATA_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5] at LCFF_X19_Y11_N27
<P><A NAME="MC1_SCSI_DATA_LATCHED[5]">MC1_SCSI_DATA_LATCHED[5]</A> = DFFEAS(<A HREF="#MC1L10">MC1L10</A>, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>,  , <A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>,  ,  ,  ,  );


<P> --LC1_LD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13] at LCFF_X12_Y11_N9
<P><A NAME="LC1_LD_LATCH[13]">LC1_LD_LATCH[13]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#XB1_ram_block1a13">XB1_ram_block1a13</A>,  ,  , VCC);


<P> --LC1L23 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~22 at LCCOMB_X19_Y11_N2
<P><A NAME="LC1L23">LC1L23</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[5]">MC1_SCSI_DATA_LATCHED[5]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_LD_LATCH[13]">LC1_LD_LATCH[13]</A> & (<A HREF="#F1_F2CPUL">F1_F2CPUL</A>)));


<P> --MC1_SCSI_DATA_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6] at LCFF_X1_Y11_N7
<P><A NAME="MC1_SCSI_DATA_LATCHED[6]">MC1_SCSI_DATA_LATCHED[6]</A> = DFFEAS(<A HREF="#MC1L12">MC1L12</A>, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>,  , <A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>,  ,  ,  ,  );


<P> --LC1_LD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14] at LCFF_X8_Y11_N5
<P><A NAME="LC1_LD_LATCH[14]">LC1_LD_LATCH[14]</A> = DFFEAS(<A HREF="#LC1L61">LC1L61</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>,  ,  ,  ,  );


<P> --LC1L24 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~23 at LCCOMB_X1_Y11_N12
<P><A NAME="LC1L24">LC1L24</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[6]">MC1_SCSI_DATA_LATCHED[6]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_LD_LATCH[14]">LC1_LD_LATCH[14]</A> & (<A HREF="#F1_F2CPUL">F1_F2CPUL</A>)));


<P> --MC1_SCSI_DATA_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7] at LCFF_X19_Y11_N31
<P><A NAME="MC1_SCSI_DATA_LATCHED[7]">MC1_SCSI_DATA_LATCHED[7]</A> = DFFEAS(<A HREF="#MC1L14">MC1L14</A>, !GLOBAL(<A HREF="#A1L115">A1L115</A>), <A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>,  , <A HREF="#H1_nLS2CPU">H1_nLS2CPU</A>,  ,  ,  ,  );


<P> --LC1_LD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15] at LCFF_X1_Y11_N21
<P><A NAME="LC1_LD_LATCH[15]">LC1_LD_LATCH[15]</A> = DFFEAS(<A HREF="#LC1L63">LC1L63</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>,  ,  ,  ,  );


<P> --LC1L25 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~24 at LCCOMB_X19_Y11_N12
<P><A NAME="LC1L25">LC1L25</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[7]">MC1_SCSI_DATA_LATCHED[7]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_LD_LATCH[15]">LC1_LD_LATCH[15]</A> & (<A HREF="#F1_F2CPUL">F1_F2CPUL</A>)));


<P> --LC1_UD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0] at LCFF_X13_Y11_N3
<P><A NAME="LC1_UD_LATCH[0]">LC1_UD_LATCH[0]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L85">LC1L85</A>,  ,  , VCC);


<P> --F1_F2CPUH is CPU_SM:u_CPU_SM|F2CPUH at LCFF_X9_Y10_N19
<P><A NAME="F1_F2CPUH">F1_F2CPUH</A> = DFFEAS(<A HREF="#AC1L29">AC1L29</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L26 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~25 at LCCOMB_X13_Y11_N2
<P><A NAME="LC1L26">LC1L26</A> = (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[0]">LC1_UD_LATCH[0]</A> & !<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>));


<P> --LC1_UD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1] at LCFF_X13_Y11_N5
<P><A NAME="LC1_UD_LATCH[1]">LC1_UD_LATCH[1]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L86">LC1L86</A>,  ,  , VCC);


<P> --LC1L27 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~26 at LCCOMB_X13_Y11_N4
<P><A NAME="LC1L27">LC1L27</A> = (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[1]">LC1_UD_LATCH[1]</A> & !<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>));


<P> --LC1_UD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2] at LCFF_X13_Y11_N19
<P><A NAME="LC1_UD_LATCH[2]">LC1_UD_LATCH[2]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L87">LC1L87</A>,  ,  , VCC);


<P> --LC1L28 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~27 at LCCOMB_X13_Y11_N18
<P><A NAME="LC1L28">LC1L28</A> = (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[2]">LC1_UD_LATCH[2]</A> & !<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>));


<P> --LC1_UD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3] at LCFF_X13_Y11_N11
<P><A NAME="LC1_UD_LATCH[3]">LC1_UD_LATCH[3]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L88">LC1L88</A>,  ,  , VCC);


<P> --LC1L29 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~28 at LCCOMB_X13_Y11_N10
<P><A NAME="LC1L29">LC1L29</A> = (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[3]">LC1_UD_LATCH[3]</A> & !<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>));


<P> --LC1_UD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4] at LCFF_X13_Y11_N15
<P><A NAME="LC1_UD_LATCH[4]">LC1_UD_LATCH[4]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L89">LC1L89</A>,  ,  , VCC);


<P> --LC1L30 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~29 at LCCOMB_X13_Y11_N14
<P><A NAME="LC1L30">LC1L30</A> = (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[4]">LC1_UD_LATCH[4]</A> & !<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>));


<P> --LC1_UD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5] at LCFF_X13_Y11_N13
<P><A NAME="LC1_UD_LATCH[5]">LC1_UD_LATCH[5]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L90">LC1L90</A>,  ,  , VCC);


<P> --LC1L31 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~30 at LCCOMB_X13_Y11_N12
<P><A NAME="LC1L31">LC1L31</A> = (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[5]">LC1_UD_LATCH[5]</A> & !<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>));


<P> --LC1_UD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6] at LCFF_X13_Y11_N9
<P><A NAME="LC1_UD_LATCH[6]">LC1_UD_LATCH[6]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L91">LC1L91</A>,  ,  , VCC);


<P> --LC1L32 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~31 at LCCOMB_X13_Y11_N8
<P><A NAME="LC1L32">LC1L32</A> = (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[6]">LC1_UD_LATCH[6]</A> & !<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>));


<P> --LC1_UD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7] at LCFF_X13_Y11_N23
<P><A NAME="LC1_UD_LATCH[7]">LC1_UD_LATCH[7]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L92">LC1L92</A>,  ,  , VCC);


<P> --LC1L33 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~32 at LCCOMB_X13_Y11_N22
<P><A NAME="LC1L33">LC1L33</A> = (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[7]">LC1_UD_LATCH[7]</A> & !<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A>));


<P> --LC1_UD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8] at LCFF_X8_Y11_N9
<P><A NAME="LC1_UD_LATCH[8]">LC1_UD_LATCH[8]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L93">LC1L93</A>,  ,  , VCC);


<P> --LC1L34 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~33 at LCCOMB_X7_Y13_N20
<P><A NAME="LC1L34">LC1L34</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[0]">MC1_SCSI_DATA_LATCHED[0]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_UD_LATCH[8]">LC1_UD_LATCH[8]</A> & (<A HREF="#F1_F2CPUH">F1_F2CPUH</A>)));


<P> --LC1_UD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9] at LCFF_X8_Y11_N7
<P><A NAME="LC1_UD_LATCH[9]">LC1_UD_LATCH[9]</A> = DFFEAS(<A HREF="#LC1L75">LC1L75</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>,  ,  ,  ,  );


<P> --LC1L35 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~34 at LCCOMB_X8_Y11_N26
<P><A NAME="LC1L35">LC1L35</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[1]">MC1_SCSI_DATA_LATCHED[1]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_UD_LATCH[9]">LC1_UD_LATCH[9]</A> & (<A HREF="#F1_F2CPUH">F1_F2CPUH</A>)));


<P> --LC1_UD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10] at LCFF_X13_Y11_N21
<P><A NAME="LC1_UD_LATCH[10]">LC1_UD_LATCH[10]</A> = DFFEAS(<A HREF="#LC1L77">LC1L77</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>,  ,  ,  ,  );


<P> --LC1L36 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~35 at LCCOMB_X14_Y8_N28
<P><A NAME="LC1L36">LC1L36</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[2]">MC1_SCSI_DATA_LATCHED[2]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_UD_LATCH[10]">LC1_UD_LATCH[10]</A> & (<A HREF="#F1_F2CPUH">F1_F2CPUH</A>)));


<P> --LC1_UD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11] at LCFF_X12_Y11_N3
<P><A NAME="LC1_UD_LATCH[11]">LC1_UD_LATCH[11]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L96">LC1L96</A>,  ,  , VCC);


<P> --LC1L37 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~36 at LCCOMB_X15_Y11_N12
<P><A NAME="LC1L37">LC1L37</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[3]">MC1_SCSI_DATA_LATCHED[3]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[11]">LC1_UD_LATCH[11]</A>)));


<P> --LC1_UD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12] at LCFF_X13_Y11_N31
<P><A NAME="LC1_UD_LATCH[12]">LC1_UD_LATCH[12]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L97">LC1L97</A>,  ,  , VCC);


<P> --LC1L38 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~37 at LCCOMB_X14_Y8_N16
<P><A NAME="LC1L38">LC1L38</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[4]">MC1_SCSI_DATA_LATCHED[4]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_UD_LATCH[12]">LC1_UD_LATCH[12]</A> & (<A HREF="#F1_F2CPUH">F1_F2CPUH</A>)));


<P> --LC1_UD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13] at LCFF_X13_Y11_N29
<P><A NAME="LC1_UD_LATCH[13]">LC1_UD_LATCH[13]</A> = DFFEAS(<A HREF="#LC1L81">LC1L81</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>,  ,  ,  ,  );


<P> --LC1L39 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~38 at LCCOMB_X19_Y11_N22
<P><A NAME="LC1L39">LC1L39</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[5]">MC1_SCSI_DATA_LATCHED[5]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_UD_LATCH[13]">LC1_UD_LATCH[13]</A> & (<A HREF="#F1_F2CPUH">F1_F2CPUH</A>)));


<P> --LC1_UD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14] at LCFF_X1_Y11_N31
<P><A NAME="LC1_UD_LATCH[14]">LC1_UD_LATCH[14]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>, <A HREF="#LC1L99">LC1L99</A>,  ,  , VCC);


<P> --LC1L40 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~39 at LCCOMB_X1_Y11_N30
<P><A NAME="LC1L40">LC1L40</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[6]">MC1_SCSI_DATA_LATCHED[6]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#F1_F2CPUH">F1_F2CPUH</A> & (<A HREF="#LC1_UD_LATCH[14]">LC1_UD_LATCH[14]</A>)));


<P> --LC1_UD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15] at LCFF_X13_Y11_N25
<P><A NAME="LC1_UD_LATCH[15]">LC1_UD_LATCH[15]</A> = DFFEAS(<A HREF="#LC1L84">LC1L84</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>),  ,  , <A HREF="#F1_PAS">F1_PAS</A>,  ,  ,  ,  );


<P> --LC1L41 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~40 at LCCOMB_X19_Y11_N10
<P><A NAME="LC1L41">LC1L41</A> = (<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (((<A HREF="#MC1_SCSI_DATA_LATCHED[7]">MC1_SCSI_DATA_LATCHED[7]</A>)))) # (!<A HREF="#H1_S2CPU_o">H1_S2CPU_o</A> & (<A HREF="#LC1_UD_LATCH[15]">LC1_UD_LATCH[15]</A> & (<A HREF="#F1_F2CPUH">F1_F2CPUH</A>)));


<P> --F1_DIEH is CPU_SM:u_CPU_SM|DIEH at LCFF_X8_Y7_N25
<P><A NAME="F1_DIEH">F1_DIEH</A> = DFFEAS(<A HREF="#AC1L11">AC1L11</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --MC1L15 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0 at LCCOMB_X8_Y4_N26
<P><A NAME="MC1L15">MC1L15</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L36">A1L36</A> & (<A HREF="#F1_DIEH">F1_DIEH</A>))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L12">A1L12</A>))));


<P> --H1_CPU2S_o is SCSI_SM:u_SCSI_SM|CPU2S_o at LCFF_X6_Y4_N15
<P><A NAME="H1_CPU2S_o">H1_CPU2S_o</A> = DFFEAS(<A HREF="#JC1L23">JC1L23</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1_F2S_o is SCSI_SM:u_SCSI_SM|F2S_o at LCFF_X7_Y4_N31
<P><A NAME="H1_F2S_o">H1_F2S_o</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_WideOr22">JC1_WideOr22</A>,  ,  , VCC);


<P> --MC1L16 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~1 at LCCOMB_X10_Y11_N0
<P><A NAME="MC1L16">MC1L16</A> = (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & ((<A HREF="#XB1_ram_block1a8">XB1_ram_block1a8</A>) # ((<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>)))) # (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & (((<A HREF="#XB1_ram_block1a24">XB1_ram_block1a24</A> & !<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>))));


<P> --MC1L17 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~2 at LCCOMB_X10_Y11_N30
<P><A NAME="MC1L17">MC1L17</A> = (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & ((<A HREF="#MC1L16">MC1L16</A> & (<A HREF="#XB1_ram_block1a0">XB1_ram_block1a0</A>)) # (!<A HREF="#MC1L16">MC1L16</A> & ((<A HREF="#XB1_ram_block1a16">XB1_ram_block1a16</A>))))) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (((<A HREF="#MC1L16">MC1L16</A>))));


<P> --MC1L18 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~3 at LCCOMB_X8_Y4_N28
<P><A NAME="MC1L18">MC1L18</A> = (<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (!<A HREF="#H1_F2S_o">H1_F2S_o</A> & (<A HREF="#MC1L15">MC1L15</A>))) # (!<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (<A HREF="#H1_F2S_o">H1_F2S_o</A> & ((<A HREF="#MC1L17">MC1L17</A>))));


<P> --MC1L19 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~4 at LCCOMB_X8_Y4_N2
<P><A NAME="MC1L19">MC1L19</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L38">A1L38</A> & (<A HREF="#F1_DIEH">F1_DIEH</A>))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L14">A1L14</A>))));


<P> --MC1L20 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~5 at LCCOMB_X10_Y11_N20
<P><A NAME="MC1L20">MC1L20</A> = (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & (((<A HREF="#XB1_ram_block1a9">XB1_ram_block1a9</A>) # (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>)))) # (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & (<A HREF="#XB1_ram_block1a25">XB1_ram_block1a25</A> & ((!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>))));


<P> --MC1L21 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~6 at LCCOMB_X10_Y11_N18
<P><A NAME="MC1L21">MC1L21</A> = (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & ((<A HREF="#MC1L20">MC1L20</A> & ((<A HREF="#XB1_ram_block1a1">XB1_ram_block1a1</A>))) # (!<A HREF="#MC1L20">MC1L20</A> & (<A HREF="#XB1_ram_block1a17">XB1_ram_block1a17</A>)))) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (((<A HREF="#MC1L20">MC1L20</A>))));


<P> --MC1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~7 at LCCOMB_X9_Y4_N30
<P><A NAME="MC1L22">MC1L22</A> = (<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (<A HREF="#MC1L19">MC1L19</A> & (!<A HREF="#H1_F2S_o">H1_F2S_o</A>))) # (!<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (((<A HREF="#H1_F2S_o">H1_F2S_o</A> & <A HREF="#MC1L21">MC1L21</A>))));


<P> --MC1L23 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~8 at LCCOMB_X8_Y4_N6
<P><A NAME="MC1L23">MC1L23</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#F1_DIEH">F1_DIEH</A> & ((<A HREF="#A1L40">A1L40</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L16">A1L16</A>))));


<P> --MC1L24 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~9 at LCCOMB_X12_Y11_N18
<P><A NAME="MC1L24">MC1L24</A> = (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & ((<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>) # ((<A HREF="#XB1_ram_block1a10">XB1_ram_block1a10</A>)))) # (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (<A HREF="#XB1_ram_block1a26">XB1_ram_block1a26</A>)));


<P> --MC1L25 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~10 at LCCOMB_X12_Y11_N28
<P><A NAME="MC1L25">MC1L25</A> = (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & ((<A HREF="#MC1L24">MC1L24</A> & (<A HREF="#XB1_ram_block1a2">XB1_ram_block1a2</A>)) # (!<A HREF="#MC1L24">MC1L24</A> & ((<A HREF="#XB1_ram_block1a18">XB1_ram_block1a18</A>))))) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (((<A HREF="#MC1L24">MC1L24</A>))));


<P> --MC1L26 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~11 at LCCOMB_X8_Y4_N14
<P><A NAME="MC1L26">MC1L26</A> = (<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (<A HREF="#MC1L23">MC1L23</A> & ((!<A HREF="#H1_F2S_o">H1_F2S_o</A>)))) # (!<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (((<A HREF="#MC1L25">MC1L25</A> & <A HREF="#H1_F2S_o">H1_F2S_o</A>))));


<P> --MC1L27 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~12 at LCCOMB_X8_Y4_N12
<P><A NAME="MC1L27">MC1L27</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#F1_DIEH">F1_DIEH</A> & ((<A HREF="#A1L42">A1L42</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L18">A1L18</A>))));


<P> --MC1L28 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~13 at LCCOMB_X12_Y11_N4
<P><A NAME="MC1L28">MC1L28</A> = (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & ((<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>) # ((<A HREF="#XB1_ram_block1a11">XB1_ram_block1a11</A>)))) # (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (<A HREF="#XB1_ram_block1a27">XB1_ram_block1a27</A>)));


<P> --MC1L29 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~14 at LCCOMB_X12_Y11_N22
<P><A NAME="MC1L29">MC1L29</A> = (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & ((<A HREF="#MC1L28">MC1L28</A> & (<A HREF="#XB1_ram_block1a3">XB1_ram_block1a3</A>)) # (!<A HREF="#MC1L28">MC1L28</A> & ((<A HREF="#XB1_ram_block1a19">XB1_ram_block1a19</A>))))) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (((<A HREF="#MC1L28">MC1L28</A>))));


<P> --MC1L30 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~15 at LCCOMB_X8_Y4_N22
<P><A NAME="MC1L30">MC1L30</A> = (<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (!<A HREF="#H1_F2S_o">H1_F2S_o</A> & (<A HREF="#MC1L27">MC1L27</A>))) # (!<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (<A HREF="#H1_F2S_o">H1_F2S_o</A> & ((<A HREF="#MC1L29">MC1L29</A>))));


<P> --MC1L31 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~16 at LCCOMB_X8_Y4_N20
<P><A NAME="MC1L31">MC1L31</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L44">A1L44</A> & (<A HREF="#F1_DIEH">F1_DIEH</A>))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L20">A1L20</A>))));


<P> --MC1L32 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~17 at LCCOMB_X12_Y11_N6
<P><A NAME="MC1L32">MC1L32</A> = (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & ((<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>) # ((<A HREF="#XB1_ram_block1a12">XB1_ram_block1a12</A>)))) # (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (<A HREF="#XB1_ram_block1a28">XB1_ram_block1a28</A>)));


<P> --MC1L33 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~18 at LCCOMB_X12_Y11_N26
<P><A NAME="MC1L33">MC1L33</A> = (<A HREF="#MC1L32">MC1L32</A> & (((<A HREF="#XB1_ram_block1a4">XB1_ram_block1a4</A>)) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>))) # (!<A HREF="#MC1L32">MC1L32</A> & (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & ((<A HREF="#XB1_ram_block1a20">XB1_ram_block1a20</A>))));


<P> --MC1L34 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~19 at LCCOMB_X8_Y4_N30
<P><A NAME="MC1L34">MC1L34</A> = (<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (<A HREF="#MC1L31">MC1L31</A> & ((!<A HREF="#H1_F2S_o">H1_F2S_o</A>)))) # (!<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (((<A HREF="#MC1L33">MC1L33</A> & <A HREF="#H1_F2S_o">H1_F2S_o</A>))));


<P> --MC1L35 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~20 at LCCOMB_X8_Y4_N0
<P><A NAME="MC1L35">MC1L35</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L46">A1L46</A> & (<A HREF="#F1_DIEH">F1_DIEH</A>))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L22">A1L22</A>))));


<P> --MC1L36 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~21 at LCCOMB_X10_Y11_N2
<P><A NAME="MC1L36">MC1L36</A> = (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & ((<A HREF="#XB1_ram_block1a13">XB1_ram_block1a13</A>) # ((<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>)))) # (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & (((!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & <A HREF="#XB1_ram_block1a29">XB1_ram_block1a29</A>))));


<P> --MC1L37 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~22 at LCCOMB_X10_Y11_N16
<P><A NAME="MC1L37">MC1L37</A> = (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & ((<A HREF="#MC1L36">MC1L36</A> & ((<A HREF="#XB1_ram_block1a5">XB1_ram_block1a5</A>))) # (!<A HREF="#MC1L36">MC1L36</A> & (<A HREF="#XB1_ram_block1a21">XB1_ram_block1a21</A>)))) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (((<A HREF="#MC1L36">MC1L36</A>))));


<P> --MC1L38 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~23 at LCCOMB_X9_Y4_N10
<P><A NAME="MC1L38">MC1L38</A> = (<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (<A HREF="#MC1L35">MC1L35</A> & (!<A HREF="#H1_F2S_o">H1_F2S_o</A>))) # (!<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (((<A HREF="#H1_F2S_o">H1_F2S_o</A> & <A HREF="#MC1L37">MC1L37</A>))));


<P> --MC1L39 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~24 at LCCOMB_X8_Y4_N8
<P><A NAME="MC1L39">MC1L39</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#F1_DIEH">F1_DIEH</A> & <A HREF="#A1L48">A1L48</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L24">A1L24</A>));


<P> --MC1L40 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~25 at LCCOMB_X10_Y11_N6
<P><A NAME="MC1L40">MC1L40</A> = (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A>)) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & ((<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & ((<A HREF="#XB1_ram_block1a14">XB1_ram_block1a14</A>))) # (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & (<A HREF="#XB1_ram_block1a30">XB1_ram_block1a30</A>))));


<P> --MC1L41 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~26 at LCCOMB_X10_Y11_N22
<P><A NAME="MC1L41">MC1L41</A> = (<A HREF="#MC1L40">MC1L40</A> & (((<A HREF="#XB1_ram_block1a6">XB1_ram_block1a6</A>)) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>))) # (!<A HREF="#MC1L40">MC1L40</A> & (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (<A HREF="#XB1_ram_block1a22">XB1_ram_block1a22</A>)));


<P> --MC1L42 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~27 at LCCOMB_X9_Y4_N20
<P><A NAME="MC1L42">MC1L42</A> = (<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (<A HREF="#MC1L39">MC1L39</A> & ((!<A HREF="#H1_F2S_o">H1_F2S_o</A>)))) # (!<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A> & (((<A HREF="#MC1L41">MC1L41</A> & <A HREF="#H1_F2S_o">H1_F2S_o</A>))));


<P> --MC1L43 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~28 at LCCOMB_X8_Y4_N10
<P><A NAME="MC1L43">MC1L43</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L50">A1L50</A> & ((<A HREF="#F1_DIEH">F1_DIEH</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L26">A1L26</A>))));


<P> --MC1L44 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~29 at LCCOMB_X10_Y11_N10
<P><A NAME="MC1L44">MC1L44</A> = (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & ((<A HREF="#XB1_ram_block1a15">XB1_ram_block1a15</A>) # ((<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>)))) # (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & (((!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & <A HREF="#XB1_ram_block1a31">XB1_ram_block1a31</A>))));


<P> --MC1L45 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~30 at LCCOMB_X10_Y11_N8
<P><A NAME="MC1L45">MC1L45</A> = (<A HREF="#MC1L44">MC1L44</A> & (((<A HREF="#XB1_ram_block1a7">XB1_ram_block1a7</A>)) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>))) # (!<A HREF="#MC1L44">MC1L44</A> & (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (<A HREF="#XB1_ram_block1a23">XB1_ram_block1a23</A>)));


<P> --MC1L46 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~31 at LCCOMB_X6_Y4_N8
<P><A NAME="MC1L46">MC1L46</A> = (<A HREF="#H1_F2S_o">H1_F2S_o</A> & (((<A HREF="#MC1L45">MC1L45</A> & !<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A>)))) # (!<A HREF="#H1_F2S_o">H1_F2S_o</A> & (<A HREF="#MC1L43">MC1L43</A> & ((<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A>))));


<P> --K1L2 is registers:u_registers|A1~0 at LCCOMB_X8_Y9_N24
<P><A NAME="K1L2">K1L2</A> = (<A HREF="#QC1_h_0C">QC1_h_0C</A> & ((<A HREF="#A1L112">A1L112</A> & ((<A HREF="#K1_A1">K1_A1</A>))) # (!<A HREF="#A1L112">A1L112</A> & (<A HREF="#A1L53">A1L53</A>)))) # (!<A HREF="#QC1_h_0C">QC1_h_0C</A> & (((<A HREF="#K1_A1">K1_A1</A>))));


<P> --AC1L79 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~0 at LCCOMB_X10_Y8_N24
<P><A NAME="AC1L79">AC1L79</A> = (<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (!<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A> & (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & <A HREF="#AC1L16">AC1L16</A>)));


<P> --ZB1L2 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~20 at LCCOMB_X9_Y8_N18
<P><A NAME="ZB1L2">ZB1L2</A> = (!<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A> & (<A HREF="#F1_FLUSHFIFO">F1_FLUSHFIFO</A> & (!<A HREF="#F1L26">F1L26</A> & !<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>)));


<P> --AC1L80 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~1 at LCCOMB_X9_Y8_N8
<P><A NAME="AC1L80">AC1L80</A> = (<A HREF="#ZB1L25">ZB1L25</A>) # ((<A HREF="#AC1L79">AC1L79</A>) # ((<A HREF="#ZB1L1">ZB1L1</A> & <A HREF="#ZB1L2">ZB1L2</A>)));


<P> --JC1_INCBO is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO at LCCOMB_X8_Y10_N10
<P><A NAME="JC1_INCBO">JC1_INCBO</A> = (<A HREF="#JC1_state_reg.s12">JC1_state_reg.s12</A>) # (<A HREF="#JC1_state_reg.s1">JC1_state_reg.s1</A>);


<P> --RC1L12 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~6 at LCCOMB_X9_Y11_N24
<P><A NAME="RC1L12">RC1L12</A> = (<A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A> & (((!<A HREF="#RC1L10">RC1L10</A>) # (!<A HREF="#ADDR[5]">ADDR[5]</A>)) # (!<A HREF="#QC1L6">QC1L6</A>)));


<P> --RC1L13 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~7 at LCCOMB_X7_Y11_N28
<P><A NAME="RC1L13">RC1L13</A> = (<A HREF="#RC1L12">RC1L12</A>) # ((<A HREF="#RC1L11">RC1L11</A> & (<A HREF="#ADDR[4]">ADDR[4]</A> & !<A HREF="#ADDR[2]">ADDR[2]</A>)));


<P> --UB1L40 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0 at LCCOMB_X6_Y6_N8
<P><A NAME="UB1L40">UB1L40</A> = (<A HREF="#F1_INCFIFO">F1_INCFIFO</A> & ((<A HREF="#UB1_DOWN[0]">UB1_DOWN[0]</A>) # (<A HREF="#UB1_UP[6]">UB1_UP[6]</A>)));


<P> --UB1L41 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1 at LCCOMB_X7_Y6_N12
<P><A NAME="UB1L41">UB1L41</A> = (<A HREF="#F1_INCFIFO">F1_INCFIFO</A>) # ((<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & ((!<A HREF="#UB1L26">UB1L26</A>) # (!<A HREF="#UB1L25">UB1L25</A>))));


<P> --UB1L42 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2 at LCCOMB_X6_Y6_N24
<P><A NAME="UB1L42">UB1L42</A> = (<A HREF="#F1_INCFIFO">F1_INCFIFO</A> & ((<A HREF="#UB1_DOWN[1]">UB1_DOWN[1]</A>) # (<A HREF="#UB1_UP[5]">UB1_UP[5]</A>)));


<P> --UB1L43 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3 at LCCOMB_X6_Y6_N14
<P><A NAME="UB1L43">UB1L43</A> = (<A HREF="#F1_INCFIFO">F1_INCFIFO</A> & ((<A HREF="#UB1_UP[4]">UB1_UP[4]</A>) # (<A HREF="#UB1_DOWN[2]">UB1_DOWN[2]</A>)));


<P> --UB1L44 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4 at LCCOMB_X6_Y6_N2
<P><A NAME="UB1L44">UB1L44</A> = (<A HREF="#F1_INCFIFO">F1_INCFIFO</A> & ((<A HREF="#UB1_DOWN[3]">UB1_DOWN[3]</A>) # (<A HREF="#UB1_UP[3]">UB1_UP[3]</A>)));


<P> --UB1L45 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5 at LCCOMB_X7_Y6_N30
<P><A NAME="UB1L45">UB1L45</A> = (<A HREF="#F1_INCFIFO">F1_INCFIFO</A> & ((<A HREF="#UB1_DOWN[4]">UB1_DOWN[4]</A>) # (<A HREF="#UB1_UP[2]">UB1_UP[2]</A>)));


<P> --UB1L46 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6 at LCCOMB_X7_Y6_N4
<P><A NAME="UB1L46">UB1L46</A> = (<A HREF="#F1_INCFIFO">F1_INCFIFO</A> & ((<A HREF="#UB1_DOWN[5]">UB1_DOWN[5]</A>) # (<A HREF="#UB1_UP[1]">UB1_UP[1]</A>)));


<P> --UB1L47 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7 at LCCOMB_X7_Y6_N8
<P><A NAME="UB1L47">UB1L47</A> = (<A HREF="#F1_INCFIFO">F1_INCFIFO</A> & ((<A HREF="#UB1_UP[0]">UB1_UP[0]</A>) # (<A HREF="#UB1_DOWN[6]">UB1_DOWN[6]</A>)));


<P> --UB1L19 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]~0 at LCCOMB_X7_Y6_N6
<P><A NAME="UB1L19">UB1L19</A> = (<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (((<A HREF="#UB1_DOWN[5]">UB1_DOWN[5]</A>) # (<A HREF="#UB1_UP[1]">UB1_UP[1]</A>)))) # (!<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (<A HREF="#UB1_DOWN[6]">UB1_DOWN[6]</A>));


<P> --UB1L17 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]~1 at LCCOMB_X7_Y6_N20
<P><A NAME="UB1L17">UB1L17</A> = (<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & ((<A HREF="#UB1_DOWN[4]">UB1_DOWN[4]</A>) # ((<A HREF="#UB1_UP[2]">UB1_UP[2]</A>)))) # (!<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (((<A HREF="#UB1_DOWN[5]">UB1_DOWN[5]</A>))));


<P> --UB1L14 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]~2 at LCCOMB_X6_Y6_N28
<P><A NAME="UB1L14">UB1L14</A> = (<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & ((<A HREF="#UB1_DOWN[3]">UB1_DOWN[3]</A>) # ((<A HREF="#UB1_UP[3]">UB1_UP[3]</A>)))) # (!<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (((<A HREF="#UB1_DOWN[4]">UB1_DOWN[4]</A>))));


<P> --UB1L11 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]~3 at LCCOMB_X6_Y6_N12
<P><A NAME="UB1L11">UB1L11</A> = (<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (((<A HREF="#UB1_UP[4]">UB1_UP[4]</A>) # (<A HREF="#UB1_DOWN[2]">UB1_DOWN[2]</A>)))) # (!<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (<A HREF="#UB1_DOWN[3]">UB1_DOWN[3]</A>));


<P> --UB1L8 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]~4 at LCCOMB_X6_Y6_N0
<P><A NAME="UB1L8">UB1L8</A> = (<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & ((<A HREF="#UB1_DOWN[1]">UB1_DOWN[1]</A>) # ((<A HREF="#UB1_UP[5]">UB1_UP[5]</A>)))) # (!<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (((<A HREF="#UB1_DOWN[2]">UB1_DOWN[2]</A>))));


<P> --UB1L6 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]~5 at LCCOMB_X6_Y6_N16
<P><A NAME="UB1L6">UB1L6</A> = (<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & ((<A HREF="#UB1_UP[6]">UB1_UP[6]</A>) # ((<A HREF="#UB1_DOWN[0]">UB1_DOWN[0]</A>)))) # (!<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (((<A HREF="#UB1_DOWN[1]">UB1_DOWN[1]</A>))));


<P> --UB1L3 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]~6 at LCCOMB_X6_Y6_N26
<P><A NAME="UB1L3">UB1L3</A> = (<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & ((<A HREF="#UB1_UP[7]">UB1_UP[7]</A>))) # (!<A HREF="#F1_DECFIFO">F1_DECFIFO</A> & (<A HREF="#UB1_DOWN[0]">UB1_DOWN[0]</A>));


<P> --JC1L15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector23~0 at LCCOMB_X8_Y10_N24
<P><A NAME="JC1L15">JC1L15</A> = (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & <A HREF="#JC1_state_reg.s1">JC1_state_reg.s1</A>));


<P> --AC1L35 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~0 at LCCOMB_X7_Y9_N22
<P><A NAME="AC1L35">AC1L35</A> = (<A HREF="#AC1L15">AC1L15</A> & ((<A HREF="#F1_STATE[1]">F1_STATE[1]</A>) # ((!<A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>) # (!<A HREF="#_BERR">_BERR</A>))));


<P> --AC1L36 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~1 at LCCOMB_X7_Y9_N14
<P><A NAME="AC1L36">AC1L36</A> = (<A HREF="#FC1L1">FC1L1</A> & ((<A HREF="#AC1L35">AC1L35</A>) # ((!<A HREF="#FC1L14">FC1L14</A> & !<A HREF="#_STERM">_STERM</A>)))) # (!<A HREF="#FC1L1">FC1L1</A> & (((!<A HREF="#FC1L14">FC1L14</A> & !<A HREF="#_STERM">_STERM</A>))));


<P> --AC1L39 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~2 at LCCOMB_X7_Y8_N18
<P><A NAME="AC1L39">AC1L39</A> = ((<A HREF="#AC1L37">AC1L37</A>) # ((!<A HREF="#AC1L36">AC1L36</A> & <A HREF="#H1_RIFIFO_o">H1_RIFIFO_o</A>))) # (!<A HREF="#AC1L38">AC1L38</A>);


<P> --AC1L7 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DECFIFO_d~0 at LCCOMB_X7_Y8_N10
<P><A NAME="AC1L7">AC1L7</A> = (<A HREF="#AC1L36">AC1L36</A>) # ((<A HREF="#AC1L38">AC1L38</A> & (<A HREF="#H1_RDFIFO_o">H1_RDFIFO_o</A> & !<A HREF="#AC1L37">AC1L37</A>)));


<P> --JC1L24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector29~0 at LCCOMB_X8_Y10_N26
<P><A NAME="JC1L24">JC1L24</A> = (<A HREF="#JC1_state_reg.s12">JC1_state_reg.s12</A> & (<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A> & <A HREF="#TB1_PTR[0]">TB1_PTR[0]</A>));


<P> --JC1_state_reg.s22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s22 at LCFF_X7_Y4_N17
<P><A NAME="JC1_state_reg.s22">JC1_state_reg.s22</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_state_reg.s6">JC1_state_reg.s6</A>,  ,  , VCC);


<P> --JC1L11 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~0 at LCCOMB_X7_Y4_N12
<P><A NAME="JC1L11">JC1L11</A> = (<A HREF="#JC1_state_reg.s22">JC1_state_reg.s22</A>) # ((<A HREF="#H1_CDSACK_">H1_CDSACK_</A> & <A HREF="#JC1_state_reg.s14">JC1_state_reg.s14</A>));


<P> --JC1_state_reg.s9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s9 at LCFF_X6_Y4_N25
<P><A NAME="JC1_state_reg.s9">JC1_state_reg.s9</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1_state_reg.s19">JC1_state_reg.s19</A>,  ,  , VCC);


<P> --JC1L14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector19~0 at LCCOMB_X7_Y4_N22
<P><A NAME="JC1L14">JC1L14</A> = (<A HREF="#JC1_state_reg.s9">JC1_state_reg.s9</A>) # ((<A HREF="#H1_CDSACK_">H1_CDSACK_</A> & <A HREF="#JC1_state_reg.s25">JC1_state_reg.s25</A>));


<P> --F1_PAS is CPU_SM:u_CPU_SM|PAS at LCFF_X7_Y8_N21
<P><A NAME="F1_PAS">F1_PAS</A> = DFFEAS(<A HREF="#AC1L46">AC1L46</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_PDS is CPU_SM:u_CPU_SM|PDS at LCFF_X8_Y7_N17
<P><A NAME="F1_PDS">F1_PDS</A> = DFFEAS(<A HREF="#AC1L47">AC1L47</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --AC1L25 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~0 at LCCOMB_X7_Y9_N10
<P><A NAME="AC1L25">AC1L25</A> = (<A HREF="#F1_nDSACK">F1_nDSACK</A> & (<A HREF="#_STERM">_STERM</A>)) # (!<A HREF="#F1_nDSACK">F1_nDSACK</A> & (((!<A HREF="#_BERR">_BERR</A>) # (!<A HREF="#DSACK_I_[1]">DSACK_I_[1]</A>))));


<P> --AC1L30 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~0 at LCCOMB_X9_Y10_N26
<P><A NAME="AC1L30">AC1L30</A> = (<A HREF="#AC1L18">AC1L18</A>) # ((<A HREF="#AC1L17">AC1L17</A>) # ((<A HREF="#AC1L40">AC1L40</A> & <A HREF="#AC1L25">AC1L25</A>)));


<P> --AC1L31 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~1 at LCCOMB_X9_Y6_N28
<P><A NAME="AC1L31">AC1L31</A> = (<A HREF="#AC1L15">AC1L15</A>) # ((!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & <A HREF="#AC1L65">AC1L65</A>));


<P> --AC1L32 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~2 at LCCOMB_X9_Y10_N22
<P><A NAME="AC1L32">AC1L32</A> = (<A HREF="#AC1L30">AC1L30</A>) # ((!<A HREF="#_STERM">_STERM</A> & <A HREF="#AC1L31">AC1L31</A>));


<P> --AC1L33 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~3 at LCCOMB_X8_Y6_N24
<P><A NAME="AC1L33">AC1L33</A> = (!<A HREF="#ZB1L7">ZB1L7</A> & ((!<A HREF="#_STERM">_STERM</A>) # (!<A HREF="#AC1L14">AC1L14</A>)));


<P> --AC1L34 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~4 at LCCOMB_X9_Y10_N14
<P><A NAME="AC1L34">AC1L34</A> = (((<A HREF="#AC1L32">AC1L32</A>) # (!<A HREF="#AC1L62">AC1L62</A>)) # (!<A HREF="#AC1L33">AC1L33</A>)) # (!<A HREF="#EC1L11">EC1L11</A>);


<P> --JC1L21 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector26~0 at LCCOMB_X6_Y4_N6
<P><A NAME="JC1L21">JC1L21</A> = (<A HREF="#JC1_state_reg.s25">JC1_state_reg.s25</A>) # (((<A HREF="#JC1_state_reg.s9">JC1_state_reg.s9</A>) # (<A HREF="#JC1L20">JC1L20</A>)) # (!<A HREF="#JC1L18">JC1L18</A>));


<P> --SC1L2 is registers:u_registers|registers_istr:u_registers_istr|FE~0 at LCCOMB_X9_Y11_N22
<P><A NAME="SC1L2">SC1L2</A> = (<A HREF="#A1L112">A1L112</A> & (<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A> & (<A HREF="#QC1L6">QC1L6</A> & <A HREF="#QC1L9">QC1L9</A>)));


<P> --SC1L3 is registers:u_registers|registers_istr:u_registers_istr|FE~1 at LCCOMB_X9_Y11_N20
<P><A NAME="SC1L3">SC1L3</A> = (<A HREF="#ADDR[4]">ADDR[4]</A> & (<A HREF="#QC1L9">QC1L9</A> & ((<A HREF="#A1L112">A1L112</A>) # (!<A HREF="#ADDR[2]">ADDR[2]</A>))));


<P> --SC1L5 is registers:u_registers|registers_istr:u_registers_istr|FF~0 at LCCOMB_X6_Y11_N30
<P><A NAME="SC1L5">SC1L5</A> = (<A HREF="#QC1L6">QC1L6</A> & (<A HREF="#QC1L9">QC1L9</A> & (<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A> & <A HREF="#A1L112">A1L112</A>)));


<P> --SC1L10 is registers:u_registers|registers_istr:u_registers_istr|INT_P~0 at LCCOMB_X6_Y11_N12
<P><A NAME="SC1L10">SC1L10</A> = (<A HREF="#QC1L6">QC1L6</A> & (<A HREF="#QC1L9">QC1L9</A> & (<A HREF="#SC1_INT">SC1_INT</A> & <A HREF="#A1L112">A1L112</A>)));


<P> --SC1L8 is registers:u_registers|registers_istr:u_registers_istr|INT_F~0 at LCCOMB_X9_Y11_N6
<P><A NAME="SC1L8">SC1L8</A> = (<A HREF="#INTA">INTA</A> & (<A HREF="#A1L112">A1L112</A> & (<A HREF="#QC1L6">QC1L6</A> & <A HREF="#QC1L9">QC1L9</A>)));


<P> --F1_BRIDGEOUT is CPU_SM:u_CPU_SM|BRIDGEOUT at LCFF_X9_Y10_N11
<P><A NAME="F1_BRIDGEOUT">F1_BRIDGEOUT</A> = DFFEAS(<A HREF="#AC1L6">AC1L6</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L85 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~0 at LCCOMB_X10_Y11_N12
<P><A NAME="LC1L85">LC1L85</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a0">XB1_ram_block1a0</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a16">XB1_ram_block1a16</A>));


<P> --AC1L24 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_X~0 at LCCOMB_X9_Y6_N6
<P><A NAME="AC1L24">AC1L24</A> = (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & (!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> $ (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>))));


<P> --AC1L26 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~1 at LCCOMB_X9_Y6_N24
<P><A NAME="AC1L26">AC1L26</A> = (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & <A HREF="#AC1L24">AC1L24</A>);


<P> --AC1L27 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~2 at LCCOMB_X9_Y6_N22
<P><A NAME="AC1L27">AC1L27</A> = (<A HREF="#AC1L65">AC1L65</A> & (((<A HREF="#AC1L15">AC1L15</A> & !<A HREF="#F1_STATE[1]">F1_STATE[1]</A>)) # (!<A HREF="#F1_STATE[3]">F1_STATE[3]</A>))) # (!<A HREF="#AC1L65">AC1L65</A> & (<A HREF="#AC1L15">AC1L15</A> & ((!<A HREF="#F1_STATE[1]">F1_STATE[1]</A>))));


<P> --AC1L28 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~3 at LCCOMB_X9_Y10_N12
<P><A NAME="AC1L28">AC1L28</A> = (<A HREF="#AC1L25">AC1L25</A> & ((<A HREF="#AC1L26">AC1L26</A>) # ((<A HREF="#AC1L27">AC1L27</A> & !<A HREF="#_STERM">_STERM</A>)))) # (!<A HREF="#AC1L25">AC1L25</A> & (<A HREF="#AC1L27">AC1L27</A> & ((!<A HREF="#_STERM">_STERM</A>))));


<P> --AC1L29 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~4 at LCCOMB_X9_Y10_N18
<P><A NAME="AC1L29">AC1L29</A> = (((<A HREF="#AC1L28">AC1L28</A>) # (!<A HREF="#AC1L62">AC1L62</A>)) # (!<A HREF="#AC1L33">AC1L33</A>)) # (!<A HREF="#EC1L11">EC1L11</A>);


<P> --LC1L86 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~1 at LCCOMB_X10_Y11_N26
<P><A NAME="LC1L86">LC1L86</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a1">XB1_ram_block1a1</A>)) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a17">XB1_ram_block1a17</A>)));


<P> --LC1L87 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~2 at LCCOMB_X12_Y11_N8
<P><A NAME="LC1L87">LC1L87</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a2">XB1_ram_block1a2</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a18">XB1_ram_block1a18</A>));


<P> --LC1L88 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~3 at LCCOMB_X12_Y11_N0
<P><A NAME="LC1L88">LC1L88</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a3">XB1_ram_block1a3</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a19">XB1_ram_block1a19</A>));


<P> --LC1L89 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~4 at LCCOMB_X12_Y11_N20
<P><A NAME="LC1L89">LC1L89</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a4">XB1_ram_block1a4</A>)) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a20">XB1_ram_block1a20</A>)));


<P> --LC1L90 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~5 at LCCOMB_X10_Y11_N24
<P><A NAME="LC1L90">LC1L90</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a5">XB1_ram_block1a5</A>)) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a21">XB1_ram_block1a21</A>)));


<P> --LC1L91 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~6 at LCCOMB_X10_Y11_N28
<P><A NAME="LC1L91">LC1L91</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a6">XB1_ram_block1a6</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a22">XB1_ram_block1a22</A>));


<P> --LC1L92 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~7 at LCCOMB_X10_Y11_N4
<P><A NAME="LC1L92">LC1L92</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a7">XB1_ram_block1a7</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a23">XB1_ram_block1a23</A>));


<P> --LC1L93 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~8 at LCCOMB_X8_Y11_N20
<P><A NAME="LC1L93">LC1L93</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a8">XB1_ram_block1a8</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a24">XB1_ram_block1a24</A>));


<P> --LC1L94 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~9 at LCCOMB_X8_Y11_N22
<P><A NAME="LC1L94">LC1L94</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a9">XB1_ram_block1a9</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a25">XB1_ram_block1a25</A>));


<P> --LC1L95 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~10 at LCCOMB_X12_Y11_N2
<P><A NAME="LC1L95">LC1L95</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a10">XB1_ram_block1a10</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a26">XB1_ram_block1a26</A>));


<P> --LC1L96 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~11 at LCCOMB_X12_Y11_N24
<P><A NAME="LC1L96">LC1L96</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a11">XB1_ram_block1a11</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a27">XB1_ram_block1a27</A>));


<P> --LC1L97 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~12 at LCCOMB_X12_Y11_N30
<P><A NAME="LC1L97">LC1L97</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a12">XB1_ram_block1a12</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a28">XB1_ram_block1a28</A>));


<P> --LC1L98 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~13 at LCCOMB_X12_Y11_N10
<P><A NAME="LC1L98">LC1L98</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a13">XB1_ram_block1a13</A>))) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a29">XB1_ram_block1a29</A>));


<P> --LC1L99 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~14 at LCCOMB_X9_Y11_N12
<P><A NAME="LC1L99">LC1L99</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a14">XB1_ram_block1a14</A>)) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a30">XB1_ram_block1a30</A>)));


<P> --LC1L100 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~15 at LCCOMB_X10_Y11_N14
<P><A NAME="LC1L100">LC1L100</A> = (<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & (<A HREF="#XB1_ram_block1a15">XB1_ram_block1a15</A>)) # (!<A HREF="#F1_BRIDGEOUT">F1_BRIDGEOUT</A> & ((<A HREF="#XB1_ram_block1a31">XB1_ram_block1a31</A>)));


<P> --CC1L11 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~10 at LCCOMB_X7_Y7_N26
<P><A NAME="CC1L11">CC1L11</A> = (<A HREF="#A1L72">A1L72</A> & ((<A HREF="#ZB1L8">ZB1L8</A>) # ((<A HREF="#AC1L59">AC1L59</A> & !<A HREF="#F1_nDSACK">F1_nDSACK</A>))));


<P> --AC1L52 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~2 at LCCOMB_X7_Y7_N0
<P><A NAME="AC1L52">AC1L52</A> = (!<A HREF="#F1_DSACK_LATCHED_[0]">F1_DSACK_LATCHED_[0]</A> & (!<A HREF="#F1_DSACK_LATCHED_[1]">F1_DSACK_LATCHED_[1]</A> & ((<A HREF="#ZB1L8">ZB1L8</A>) # (<A HREF="#ZB1L13">ZB1L13</A>))));


<P> --AC1L9 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~0 at LCCOMB_X7_Y7_N22
<P><A NAME="AC1L9">AC1L9</A> = (<A HREF="#AC1L52">AC1L52</A>) # ((<A HREF="#AC1L51">AC1L51</A>) # ((<A HREF="#ZB1L10">ZB1L10</A> & <A HREF="#AC1L13">AC1L13</A>)));


<P> --AC1L10 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~0 at LCCOMB_X8_Y7_N4
<P><A NAME="AC1L10">AC1L10</A> = (<A HREF="#_STERM">_STERM</A> & (((!<A HREF="#AC1L9">AC1L9</A>)))) # (!<A HREF="#_STERM">_STERM</A> & (<A HREF="#AC1L50">AC1L50</A> & (!<A HREF="#ZB1L9">ZB1L9</A>)));


<P> --AC1L54 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~1 at LCCOMB_X8_Y7_N8
<P><A NAME="AC1L54">AC1L54</A> = (!<A HREF="#ZB1L16">ZB1L16</A> & (!<A HREF="#ZB1L20">ZB1L20</A> & (!<A HREF="#ZB1L18">ZB1L18</A> & <A HREF="#AC1L48">AC1L48</A>)));


<P> --AC1L11 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~1 at LCCOMB_X8_Y7_N24
<P><A NAME="AC1L11">AC1L11</A> = (<A HREF="#ZB1L11">ZB1L11</A>) # (((<A HREF="#CC1L11">CC1L11</A>) # (!<A HREF="#AC1L54">AC1L54</A>)) # (!<A HREF="#AC1L10">AC1L10</A>));


<P> --JC1L23 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector28~0 at LCCOMB_X6_Y4_N14
<P><A NAME="JC1L23">JC1L23</A> = (<A HREF="#JC1_state_reg.s26">JC1_state_reg.s26</A>) # ((<A HREF="#JC1_state_reg.s17">JC1_state_reg.s17</A>) # ((<A HREF="#JC1_state_reg.s6">JC1_state_reg.s6</A>) # (<A HREF="#JC1L13">JC1L13</A>)));


<P> --JC1_WideOr22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22 at LCCOMB_X7_Y4_N8
<P><A NAME="JC1_WideOr22">JC1_WideOr22</A> = (<A HREF="#JC1_state_reg.s28">JC1_state_reg.s28</A>) # ((<A HREF="#JC1_state_reg.s18">JC1_state_reg.s18</A>) # ((<A HREF="#JC1_state_reg.s2">JC1_state_reg.s2</A>) # (<A HREF="#JC1_state_reg.s1">JC1_state_reg.s1</A>)));


<P> --LHW is LHW at LCFF_X9_Y7_N3
<P><A NAME="LHW">LHW</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#F1_PLHW">F1_PLHW</A>,  ,  , VCC);


<P> --LLW is LLW at LCFF_X8_Y7_N29
<P><A NAME="LLW">LLW</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#F1_PLLW">F1_PLLW</A>,  ,  , VCC);


<P> --E1L1 is fifo:int_fifo|BUFFER~0 at LCCOMB_X12_Y10_N6
<P><A NAME="E1L1">E1L1</A> = (<A HREF="#LLW">LLW</A>) # ((<A HREF="#LHW">LHW</A>) # ((<A HREF="#H1_DACK_o">H1_DACK_o</A> & <A HREF="#H1_RE_o">H1_RE_o</A>)));


<P> --VB1_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0] at LCFF_X8_Y10_N15
<P><A NAME="VB1_COUNT[0]">VB1_COUNT[0]</A> = DFFEAS(<A HREF="#VB1L4">VB1L4</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --VB1_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1] at LCFF_X8_Y10_N7
<P><A NAME="VB1_COUNT[1]">VB1_COUNT[1]</A> = DFFEAS(<A HREF="#VB1L7">VB1L7</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --VB1_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2] at LCFF_X8_Y10_N19
<P><A NAME="VB1_COUNT[2]">VB1_COUNT[2]</A> = DFFEAS(<A HREF="#VB1L9">VB1L9</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --WB1L2 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~0 at LCCOMB_X12_Y10_N22
<P><A NAME="WB1L2">WB1L2</A> = (<A HREF="#H1_DACK_o">H1_DACK_o</A> & <A HREF="#H1_RE_o">H1_RE_o</A>);


<P> --WB1_UUWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS at LCCOMB_X12_Y10_N30
<P><A NAME="WB1_UUWS">WB1_UUWS</A> = (<A HREF="#LHW">LHW</A>) # ((<A HREF="#WB1L2">WB1L2</A> & (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & !<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>)));


<P> --VB2_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0] at LCFF_X7_Y10_N31
<P><A NAME="VB2_COUNT[0]">VB2_COUNT[0]</A> = DFFEAS(<A HREF="#VB2L4">VB2L4</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1] at LCFF_X7_Y10_N15
<P><A NAME="VB2_COUNT[1]">VB2_COUNT[1]</A> = DFFEAS(<A HREF="#VB2L7">VB2L7</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2] at LCFF_X7_Y10_N25
<P><A NAME="VB2_COUNT[2]">VB2_COUNT[2]</A> = DFFEAS(<A HREF="#VB2L9">VB2L9</A>, GLOBAL(<A HREF="#HC1L6">HC1L6</A>), <A HREF="#RC1_CNTR_O[8]">RC1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --WB1_LMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS at LCCOMB_X12_Y10_N10
<P><A NAME="WB1_LMWS">WB1_LMWS</A> = (<A HREF="#LLW">LLW</A>) # ((<A HREF="#WB1L2">WB1L2</A> & (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & <A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>)));


<P> --WB1_UMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS at LCCOMB_X12_Y10_N12
<P><A NAME="WB1_UMWS">WB1_UMWS</A> = (<A HREF="#LHW">LHW</A>) # ((<A HREF="#WB1L2">WB1L2</A> & (<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & !<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>)));


<P> --KC1_UD_LATCH[0] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0] at LCFF_X10_Y9_N3
<P><A NAME="KC1_UD_LATCH[0]">KC1_UD_LATCH[0]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L4">HC1L4</A>),  ,  , !<A HREF="#A1L75Q">A1L75Q</A>, <A HREF="#A1L36">A1L36</A>,  ,  , VCC);


<P> --F1_BRIDGEIN is CPU_SM:u_CPU_SM|BRIDGEIN at LCFF_X8_Y7_N23
<P><A NAME="F1_BRIDGEIN">F1_BRIDGEIN</A> = DFFEAS(<A HREF="#AC1_nBRIDGEIN_d">AC1_nBRIDGEIN_d</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_DIEL is CPU_SM:u_CPU_SM|DIEL at LCFF_X8_Y8_N5
<P><A NAME="F1_DIEL">F1_DIEL</A> = DFFEAS(<A HREF="#AC1L12">AC1L12</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --J1_bDIEL is datapath:u_datapath|bDIEL at LCCOMB_X8_Y4_N24
<P><A NAME="J1_bDIEL">J1_bDIEL</A> = (<A HREF="#F1_DIEL">F1_DIEL</A>) # (<A HREF="#H1_CPU2S_o">H1_CPU2S_o</A>);


<P> --KC1L1 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[0]~0 at LCCOMB_X10_Y9_N2
<P><A NAME="KC1L1">KC1L1</A> = (<A HREF="#J1_bDIEL">J1_bDIEL</A> & (<A HREF="#A1L12">A1L12</A>)) # (!<A HREF="#J1_bDIEL">J1_bDIEL</A> & (((<A HREF="#KC1_UD_LATCH[0]">KC1_UD_LATCH[0]</A> & <A HREF="#F1_BRIDGEIN">F1_BRIDGEIN</A>))));


<P> --H1_S2F_o is SCSI_SM:u_SCSI_SM|S2F_o at LCFF_X8_Y10_N23
<P><A NAME="H1_S2F_o">H1_S2F_o</A> = DFFEAS(<A HREF="#JC1L22">JC1L22</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --J1L1 is datapath:u_datapath|FIFO_ID[0]~0 at LCCOMB_X10_Y9_N20
<P><A NAME="J1L1">J1L1</A> = (<A HREF="#H1_S2F_o">H1_S2F_o</A> & (<A HREF="#A1L88">A1L88</A>)) # (!<A HREF="#H1_S2F_o">H1_S2F_o</A> & ((<A HREF="#KC1L1">KC1L1</A>)));


<P> --WB1_LLWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS at LCCOMB_X12_Y10_N24
<P><A NAME="WB1_LLWS">WB1_LLWS</A> = (<A HREF="#LLW">LLW</A>) # ((<A HREF="#H1_RE_o">H1_RE_o</A> & (<A HREF="#H1_DACK_o">H1_DACK_o</A> & <A HREF="#PC1L1">PC1L1</A>)));


<P> --KC1_UD_LATCH[1] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1] at LCFF_X10_Y9_N7
<P><A NAME="KC1_UD_LATCH[1]">KC1_UD_LATCH[1]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L4">HC1L4</A>),  ,  , !<A HREF="#A1L75Q">A1L75Q</A>, <A HREF="#A1L38">A1L38</A>,  ,  , VCC);


<P> --KC1L2 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[1]~1 at LCCOMB_X10_Y9_N6
<P><A NAME="KC1L2">KC1L2</A> = (<A HREF="#J1_bDIEL">J1_bDIEL</A> & (<A HREF="#A1L14">A1L14</A>)) # (!<A HREF="#J1_bDIEL">J1_bDIEL</A> & (((<A HREF="#KC1_UD_LATCH[1]">KC1_UD_LATCH[1]</A> & <A HREF="#F1_BRIDGEIN">F1_BRIDGEIN</A>))));


<P> --J1L2 is datapath:u_datapath|FIFO_ID[1]~1 at LCCOMB_X10_Y9_N8
<P><A NAME="J1L2">J1L2</A> = (<A HREF="#H1_S2F_o">H1_S2F_o</A> & (<A HREF="#A1L90">A1L90</A>)) # (!<A HREF="#H1_S2F_o">H1_S2F_o</A> & ((<A HREF="#KC1L2">KC1L2</A>)));


<P> --KC1_UD_LATCH[2] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2] at LCFF_X10_Y9_N17
<P><A NAME="KC1_UD_LATCH[2]">KC1_UD_LATCH[2]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L4">HC1L4</A>),  ,  , !<A HREF="#A1L75Q">A1L75Q</A>, <A HREF="#A1L40">A1L40</A>,  ,  , VCC);


<P> --KC1L3 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[2]~2 at LCCOMB_X10_Y9_N16
<P><A NAME="KC1L3">KC1L3</A> = (<A HREF="#J1_bDIEL">J1_bDIEL</A> & (<A HREF="#A1L16">A1L16</A>)) # (!<A HREF="#J1_bDIEL">J1_bDIEL</A> & (((<A HREF="#KC1_UD_LATCH[2]">KC1_UD_LATCH[2]</A> & <A HREF="#F1_BRIDGEIN">F1_BRIDGEIN</A>))));


<P> --J1L3 is datapath:u_datapath|FIFO_ID[2]~2 at LCCOMB_X10_Y9_N28
<P><A NAME="J1L3">J1L3</A> = (<A HREF="#H1_S2F_o">H1_S2F_o</A> & ((<A HREF="#A1L92">A1L92</A>))) # (!<A HREF="#H1_S2F_o">H1_S2F_o</A> & (<A HREF="#KC1L3">KC1L3</A>));


<P> --KC1_UD_LATCH[3] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3] at LCFF_X10_Y9_N13
<P><A NAME="KC1_UD_LATCH[3]">KC1_UD_LATCH[3]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L4">HC1L4</A>),  ,  , !<A HREF="#A1L75Q">A1L75Q</A>, <A HREF="#A1L42">A1L42</A>,  ,  , VCC);


<P> --KC1L4 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[3]~3 at LCCOMB_X10_Y9_N12
<P><A NAME="KC1L4">KC1L4</A> = (<A HREF="#J1_bDIEL">J1_bDIEL</A> & (<A HREF="#A1L18">A1L18</A>)) # (!<A HREF="#J1_bDIEL">J1_bDIEL</A> & (((<A HREF="#F1_BRIDGEIN">F1_BRIDGEIN</A> & <A HREF="#KC1_UD_LATCH[3]">KC1_UD_LATCH[3]</A>))));


<P> --J1L4 is datapath:u_datapath|FIFO_ID[3]~3 at LCCOMB_X10_Y9_N14
<P><A NAME="J1L4">J1L4</A> = (<A HREF="#H1_S2F_o">H1_S2F_o</A> & ((<A HREF="#A1L94">A1L94</A>))) # (!<A HREF="#H1_S2F_o">H1_S2F_o</A> & (<A HREF="#KC1L4">KC1L4</A>));


<P> --KC1_UD_LATCH[4] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4] at LCFF_X10_Y9_N27
<P><A NAME="KC1_UD_LATCH[4]">KC1_UD_LATCH[4]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L4">HC1L4</A>),  ,  , !<A HREF="#A1L75Q">A1L75Q</A>, <A HREF="#A1L44">A1L44</A>,  ,  , VCC);


<P> --KC1L5 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[4]~4 at LCCOMB_X10_Y9_N26
<P><A NAME="KC1L5">KC1L5</A> = (<A HREF="#J1_bDIEL">J1_bDIEL</A> & (<A HREF="#A1L20">A1L20</A>)) # (!<A HREF="#J1_bDIEL">J1_bDIEL</A> & (((<A HREF="#F1_BRIDGEIN">F1_BRIDGEIN</A> & <A HREF="#KC1_UD_LATCH[4]">KC1_UD_LATCH[4]</A>))));


<P> --J1L5 is datapath:u_datapath|FIFO_ID[4]~4 at LCCOMB_X10_Y9_N24
<P><A NAME="J1L5">J1L5</A> = (<A HREF="#H1_S2F_o">H1_S2F_o</A> & ((<A HREF="#A1L96">A1L96</A>))) # (!<A HREF="#H1_S2F_o">H1_S2F_o</A> & (<A HREF="#KC1L5">KC1L5</A>));


<P> --KC1_UD_LATCH[5] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5] at LCFF_X10_Y9_N31
<P><A NAME="KC1_UD_LATCH[5]">KC1_UD_LATCH[5]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L4">HC1L4</A>),  ,  , !<A HREF="#A1L75Q">A1L75Q</A>, <A HREF="#A1L46">A1L46</A>,  ,  , VCC);


<P> --KC1L6 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[5]~5 at LCCOMB_X10_Y9_N30
<P><A NAME="KC1L6">KC1L6</A> = (<A HREF="#J1_bDIEL">J1_bDIEL</A> & (<A HREF="#A1L22">A1L22</A>)) # (!<A HREF="#J1_bDIEL">J1_bDIEL</A> & (((<A HREF="#KC1_UD_LATCH[5]">KC1_UD_LATCH[5]</A> & <A HREF="#F1_BRIDGEIN">F1_BRIDGEIN</A>))));


<P> --J1L6 is datapath:u_datapath|FIFO_ID[5]~5 at LCCOMB_X10_Y9_N0
<P><A NAME="J1L6">J1L6</A> = (<A HREF="#H1_S2F_o">H1_S2F_o</A> & (<A HREF="#A1L98">A1L98</A>)) # (!<A HREF="#H1_S2F_o">H1_S2F_o</A> & ((<A HREF="#KC1L6">KC1L6</A>)));


<P> --KC1_UD_LATCH[6] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6] at LCFF_X10_Y9_N19
<P><A NAME="KC1_UD_LATCH[6]">KC1_UD_LATCH[6]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L4">HC1L4</A>),  ,  , !<A HREF="#A1L75Q">A1L75Q</A>, <A HREF="#A1L48">A1L48</A>,  ,  , VCC);


<P> --KC1L7 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[6]~6 at LCCOMB_X10_Y9_N18
<P><A NAME="KC1L7">KC1L7</A> = (<A HREF="#J1_bDIEL">J1_bDIEL</A> & (<A HREF="#A1L24">A1L24</A>)) # (!<A HREF="#J1_bDIEL">J1_bDIEL</A> & (((<A HREF="#KC1_UD_LATCH[6]">KC1_UD_LATCH[6]</A> & <A HREF="#F1_BRIDGEIN">F1_BRIDGEIN</A>))));


<P> --J1L7 is datapath:u_datapath|FIFO_ID[6]~6 at LCCOMB_X10_Y9_N22
<P><A NAME="J1L7">J1L7</A> = (<A HREF="#H1_S2F_o">H1_S2F_o</A> & (<A HREF="#A1L100">A1L100</A>)) # (!<A HREF="#H1_S2F_o">H1_S2F_o</A> & ((<A HREF="#KC1L7">KC1L7</A>)));


<P> --KC1_UD_LATCH[7] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7] at LCFF_X10_Y9_N11
<P><A NAME="KC1_UD_LATCH[7]">KC1_UD_LATCH[7]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#HC1L4">HC1L4</A>),  ,  , !<A HREF="#A1L75Q">A1L75Q</A>, <A HREF="#A1L50">A1L50</A>,  ,  , VCC);


<P> --KC1L8 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~7 at LCCOMB_X10_Y9_N10
<P><A NAME="KC1L8">KC1L8</A> = (<A HREF="#J1_bDIEL">J1_bDIEL</A> & (<A HREF="#A1L26">A1L26</A>)) # (!<A HREF="#J1_bDIEL">J1_bDIEL</A> & (((<A HREF="#KC1_UD_LATCH[7]">KC1_UD_LATCH[7]</A> & <A HREF="#F1_BRIDGEIN">F1_BRIDGEIN</A>))));


<P> --J1L8 is datapath:u_datapath|FIFO_ID[7]~7 at LCCOMB_X10_Y9_N4
<P><A NAME="J1L8">J1L8</A> = (<A HREF="#H1_S2F_o">H1_S2F_o</A> & (<A HREF="#A1L102">A1L102</A>)) # (!<A HREF="#H1_S2F_o">H1_S2F_o</A> & ((<A HREF="#KC1L8">KC1L8</A>)));


<P> --AC1L63 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~7 at LCCOMB_X7_Y9_N18
<P><A NAME="AC1L63">AC1L63</A> = (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & (<A HREF="#ZB1L12">ZB1L12</A> & (<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & <A HREF="#F1_nDSACK">F1_nDSACK</A>)));


<P> --AC1L42 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~2 at LCCOMB_X7_Y7_N12
<P><A NAME="AC1L42">AC1L42</A> = (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & (!<A HREF="#F1_DSACK_LATCHED_[1]">F1_DSACK_LATCHED_[1]</A> & (!<A HREF="#F1_DSACK_LATCHED_[0]">F1_DSACK_LATCHED_[0]</A> & <A HREF="#DC1L11">DC1L11</A>)));


<P> --AC1L43 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~3 at LCCOMB_X7_Y7_N14
<P><A NAME="AC1L43">AC1L43</A> = (<A HREF="#AC1L51">AC1L51</A>) # ((<A HREF="#F1_nDSACK">F1_nDSACK</A> & ((<A HREF="#ZB1L8">ZB1L8</A>) # (<A HREF="#ZB1L13">ZB1L13</A>))));


<P> --AC1L44 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~4 at LCCOMB_X8_Y7_N12
<P><A NAME="AC1L44">AC1L44</A> = (<A HREF="#_STERM">_STERM</A> & ((<A HREF="#AC1L42">AC1L42</A>) # ((<A HREF="#AC1L43">AC1L43</A>) # (!<A HREF="#BC1L8">BC1L8</A>))));


<P> --AC1L45 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~0 at LCCOMB_X8_Y8_N28
<P><A NAME="AC1L45">AC1L45</A> = (<A HREF="#AC1L18">AC1L18</A>) # ((!<A HREF="#EC1L11">EC1L11</A>) # (!<A HREF="#AC1L62">AC1L62</A>));


<P> --AC1L46 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~1 at LCCOMB_X7_Y8_N20
<P><A NAME="AC1L46">AC1L46</A> = (<A HREF="#AC1L63">AC1L63</A>) # ((<A HREF="#AC1L44">AC1L44</A>) # ((<A HREF="#AC1L45">AC1L45</A>) # (!<A HREF="#AC1L54">AC1L54</A>)));


<P> --AC1L47 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~2 at LCCOMB_X8_Y7_N16
<P><A NAME="AC1L47">AC1L47</A> = ((<A HREF="#AC1L44">AC1L44</A>) # ((<A HREF="#ZB1L11">ZB1L11</A> & <A HREF="#F1_nDSACK">F1_nDSACK</A>))) # (!<A HREF="#AC1L54">AC1L54</A>);


<P> --AC1L4 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_Y~0 at LCCOMB_X10_Y8_N26
<P><A NAME="AC1L4">AC1L4</A> = (!<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & (<A HREF="#F1_STATE[0]">F1_STATE[0]</A> & (<A HREF="#F1_STATE[4]">F1_STATE[4]</A> $ (<A HREF="#F1_STATE[1]">F1_STATE[1]</A>))));


<P> --AC1L5 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~0 at LCCOMB_X10_Y8_N8
<P><A NAME="AC1L5">AC1L5</A> = (<A HREF="#_STERM">_STERM</A> & (((<A HREF="#AC1L17">AC1L17</A>)))) # (!<A HREF="#_STERM">_STERM</A> & (!<A HREF="#F1_STATE[3]">F1_STATE[3]</A> & (<A HREF="#AC1L4">AC1L4</A>)));


<P> --AC1L23 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~10 at LCCOMB_X9_Y6_N2
<P><A NAME="AC1L23">AC1L23</A> = (<A HREF="#AC1L15">AC1L15</A> & <A HREF="#F1_STATE[1]">F1_STATE[1]</A>);


<P> --AC1L6 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~1 at LCCOMB_X9_Y10_N10
<P><A NAME="AC1L6">AC1L6</A> = (<A HREF="#AC1L5">AC1L5</A>) # ((<A HREF="#AC1L18">AC1L18</A>) # ((<A HREF="#AC1L25">AC1L25</A> & <A HREF="#AC1L23">AC1L23</A>)));


<P> --F1_PLHW is CPU_SM:u_CPU_SM|PLHW at LCFF_X9_Y7_N17
<P><A NAME="F1_PLHW">F1_PLHW</A> = DFFEAS(<A HREF="#AC1L49">AC1L49</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_PLLW is CPU_SM:u_CPU_SM|PLLW at LCFF_X8_Y7_N15
<P><A NAME="F1_PLLW">F1_PLLW</A> = DFFEAS(<A HREF="#AC1L57">AC1L57</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_INCNI is CPU_SM:u_CPU_SM|INCNI at LCFF_X9_Y10_N31
<P><A NAME="F1_INCNI">F1_INCNI</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  , <A HREF="#AC1L21">AC1L21</A>,  ,  , VCC);


<P> --H1_INCNI_o is SCSI_SM:u_SCSI_SM|INCNI_o at LCFF_X8_Y10_N29
<P><A NAME="H1_INCNI_o">H1_INCNI_o</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1L25">JC1L25</A>,  ,  , VCC);


<P> --VB1L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~0 at LCCOMB_X8_Y10_N30
<P><A NAME="VB1L3">VB1L3</A> = <A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A> $ (((<A HREF="#H1_INCNI_o">H1_INCNI_o</A>) # (<A HREF="#F1_INCNI">F1_INCNI</A>)));


<P> --VB1L6 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1 at LCCOMB_X8_Y10_N12
<P><A NAME="VB1L6">VB1L6</A> = <A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A> $ (((<A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A> & ((<A HREF="#H1_INCNI_o">H1_INCNI_o</A>) # (<A HREF="#F1_INCNI">F1_INCNI</A>)))));


<P> --INCNI is INCNI at LCCOMB_X8_Y10_N28
<P><A NAME="INCNI">INCNI</A> = (<A HREF="#H1_INCNI_o">H1_INCNI_o</A>) # (<A HREF="#F1_INCNI">F1_INCNI</A>);


<P> --VB1L9 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2 at LCCOMB_X8_Y10_N18
<P><A NAME="VB1L9">VB1L9</A> = <A HREF="#VB1_COUNT[2]">VB1_COUNT[2]</A> $ (((<A HREF="#VB1_COUNT[1]">VB1_COUNT[1]</A> & (<A HREF="#INCNI">INCNI</A> & <A HREF="#VB1_COUNT[0]">VB1_COUNT[0]</A>))));


<P> --F1_INCNO is CPU_SM:u_CPU_SM|INCNO at LCFF_X7_Y10_N17
<P><A NAME="F1_INCNO">F1_INCNO</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#F1_CCRESET_">F1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1_INCNO_o is SCSI_SM:u_SCSI_SM|INCNO_o at LCFF_X8_Y10_N31
<P><A NAME="H1_INCNO_o">H1_INCNO_o</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#HC1L4">HC1L4</A>), <A HREF="#H1_CRESET_">H1_CRESET_</A>,  ,  , <A HREF="#JC1L16">JC1L16</A>,  ,  , VCC);


<P> --VB2L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~0 at LCCOMB_X7_Y10_N22
<P><A NAME="VB2L3">VB2L3</A> = <A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A> $ (((<A HREF="#F1_INCNO">F1_INCNO</A>) # (<A HREF="#H1_INCNO_o">H1_INCNO_o</A>)));


<P> --VB2L6 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~1 at LCCOMB_X7_Y10_N26
<P><A NAME="VB2L6">VB2L6</A> = <A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A> $ (((<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A> & ((<A HREF="#F1_INCNO">F1_INCNO</A>) # (<A HREF="#H1_INCNO_o">H1_INCNO_o</A>)))));


<P> --INCNO is INCNO at LCCOMB_X7_Y10_N28
<P><A NAME="INCNO">INCNO</A> = (<A HREF="#F1_INCNO">F1_INCNO</A>) # (<A HREF="#H1_INCNO_o">H1_INCNO_o</A>);


<P> --VB2L9 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2 at LCCOMB_X7_Y10_N24
<P><A NAME="VB2L9">VB2L9</A> = <A HREF="#VB2_COUNT[2]">VB2_COUNT[2]</A> $ (((<A HREF="#VB2_COUNT[1]">VB2_COUNT[1]</A> & (<A HREF="#VB2_COUNT[0]">VB2_COUNT[0]</A> & <A HREF="#INCNO">INCNO</A>))));


<P> --AC1L78 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d~0 at LCCOMB_X8_Y7_N2
<P><A NAME="AC1L78">AC1L78</A> = (<A HREF="#ZB1L6">ZB1L6</A>) # ((<A HREF="#F1_STATE[2]">F1_STATE[2]</A> & ((<A HREF="#ZB1L21">ZB1L21</A>) # (<A HREF="#ZB1L16">ZB1L16</A>))));


<P> --AC1_nBRIDGEIN_d is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d at LCCOMB_X8_Y7_N22
<P><A NAME="AC1_nBRIDGEIN_d">AC1_nBRIDGEIN_d</A> = (<A HREF="#ZB1L16">ZB1L16</A>) # ((<A HREF="#ZB1L11">ZB1L11</A>) # ((<A HREF="#ZB1L18">ZB1L18</A>) # (<A HREF="#AC1L78">AC1L78</A>)));


<P> --AC1L12 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~0 at LCCOMB_X8_Y8_N4
<P><A NAME="AC1L12">AC1L12</A> = ((<A HREF="#AC1L37">AC1L37</A>) # ((<A HREF="#ZB1L20">ZB1L20</A>) # (!<A HREF="#AC1L10">AC1L10</A>))) # (!<A HREF="#AC1L48">AC1L48</A>);


<P> --JC1L22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector27~0 at LCCOMB_X8_Y10_N22
<P><A NAME="JC1L22">JC1L22</A> = (<A HREF="#JC1_state_reg.s12">JC1_state_reg.s12</A>) # (!<A HREF="#JC1L4">JC1L4</A>);


<P> --AC1L49 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~1 at LCCOMB_X9_Y7_N16
<P><A NAME="AC1L49">AC1L49</A> = ((<A HREF="#_STERM">_STERM</A> & ((<A HREF="#AC1L41">AC1L41</A>) # (<A HREF="#AC1L51">AC1L51</A>)))) # (!<A HREF="#AC1L48">AC1L48</A>);


<P> --AC1L55 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~2 at LCCOMB_X7_Y7_N20
<P><A NAME="AC1L55">AC1L55</A> = (<A HREF="#_STERM">_STERM</A> & ((<A HREF="#AC1L51">AC1L51</A>) # ((<A HREF="#AC1L13">AC1L13</A> & <A HREF="#ZB1L10">ZB1L10</A>))));


<P> --AC1L56 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~3 at LCCOMB_X7_Y7_N8
<P><A NAME="AC1L56">AC1L56</A> = ((<A HREF="#AC1L55">AC1L55</A>) # ((<A HREF="#AC1L52">AC1L52</A> & <A HREF="#_STERM">_STERM</A>))) # (!<A HREF="#AC1L53">AC1L53</A>);


<P> --AC1L57 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~4 at LCCOMB_X8_Y7_N14
<P><A NAME="AC1L57">AC1L57</A> = ((<A HREF="#AC1L56">AC1L56</A>) # ((<A HREF="#FC1L2">FC1L2</A> & <A HREF="#_STERM">_STERM</A>))) # (!<A HREF="#AC1L54">AC1L54</A>);


<P> --JC1L25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector29~1 at LCCOMB_X8_Y10_N4
<P><A NAME="JC1L25">JC1L25</A> = (<A HREF="#JC1_state_reg.s12">JC1_state_reg.s12</A> & ((<A HREF="#PC1L1">PC1L1</A>) # ((<A HREF="#JC1_state_reg.s24">JC1_state_reg.s24</A> & <A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>)))) # (!<A HREF="#JC1_state_reg.s12">JC1_state_reg.s12</A> & (((<A HREF="#JC1_state_reg.s24">JC1_state_reg.s24</A> & <A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>))));


<P> --JC1L16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector23~1 at LCCOMB_X8_Y10_N16
<P><A NAME="JC1L16">JC1L16</A> = (<A HREF="#JC1_state_reg.s24">JC1_state_reg.s24</A> & ((<A HREF="#UB1_FIFOFULL">UB1_FIFOFULL</A>) # ((<A HREF="#JC1_state_reg.s1">JC1_state_reg.s1</A> & <A HREF="#PC1L1">PC1L1</A>)))) # (!<A HREF="#JC1_state_reg.s24">JC1_state_reg.s24</A> & (<A HREF="#JC1_state_reg.s1">JC1_state_reg.s1</A> & (<A HREF="#PC1L1">PC1L1</A>)));


<P> --AC1L64 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~8 at LCCOMB_X9_Y8_N22
<P><A NAME="AC1L64">AC1L64</A> = ((<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>) # ((<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A> & <A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>))) # (!<A HREF="#ZB1L22">ZB1L22</A>);


<P> --AC1L76 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~4 at LCCOMB_X9_Y9_N16
<P><A NAME="AC1L76">AC1L76</A> = (<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & (((<A HREF="#AC1L19">AC1L19</A>)))) # (!<A HREF="#F1_STATE[1]">F1_STATE[1]</A> & (!<A HREF="#F1_STATE[4]">F1_STATE[4]</A> & ((<A HREF="#AC1L20">AC1L20</A>))));


<P> --EC1L14 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~15 at LCCOMB_X9_Y8_N4
<P><A NAME="EC1L14">EC1L14</A> = (((<A HREF="#UB1_FIFOEMPTY">UB1_FIFOEMPTY</A>) # (!<A HREF="#ZB1L22">ZB1L22</A>)) # (!<A HREF="#TB1_PTR[1]">TB1_PTR[1]</A>)) # (!<A HREF="#TB1_PTR[0]">TB1_PTR[0]</A>);


<P> --F1L4 is CPU_SM:u_CPU_SM|BGRANT_~0 at LCCOMB_X9_Y10_N24
<P><A NAME="F1L4">F1L4</A> = !<A HREF="#_BG">_BG</A>;


<P> --TB1L2 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|B~0 at LCCOMB_X9_Y11_N18
<P><A NAME="TB1L2">TB1L2</A> = !<A HREF="#A1L53">A1L53</A>;


<P> --A1L74 is DS_O_~0 at LCCOMB_X10_Y7_N2
<P><A NAME="A1L74">A1L74</A> = !<A HREF="#F1_PDS">F1_PDS</A>;


<P> --A1L169 is ~GND at LCCOMB_X12_Y11_N16
<P><A NAME="A1L169">A1L169</A> = GND;


<P> --A1L112 is R_W_IO~0 at PIN_69
<P> --operation mode is bidir

<P><A NAME="A1L112">A1L112</A> = <A HREF="#R_W_IO">R_W_IO</A>;

<P> --R_W_IO is R_W_IO at PIN_69
<P> --operation mode is bidir

<P><A NAME="R_W_IO_tri_out">R_W_IO_tri_out</A> = TRI(!<A HREF="#RC1_CNTR_O[1]">RC1_CNTR_O[1]</A>, <A HREF="#F1_BGACK">F1_BGACK</A>);
<P><A NAME="R_W_IO">R_W_IO</A> = BIDIR(<A HREF="#R_W_IO_tri_out">R_W_IO_tri_out</A>);


<P> --A1L117 is _AS_IO~0 at PIN_72
<P> --operation mode is bidir

<P><A NAME="A1L117">A1L117</A> = <A HREF="#_AS_IO">_AS_IO</A>;

<P> --_AS_IO is _AS_IO at PIN_72
<P> --operation mode is bidir

<P><A NAME="_AS_IO_tri_out">_AS_IO_tri_out</A> = TRI(<A HREF="#AS_O_">AS_O_</A>, <A HREF="#F1_BGACK">F1_BGACK</A>);
<P><A NAME="_AS_IO">_AS_IO</A> = BIDIR(<A HREF="#_AS_IO_tri_out">_AS_IO_tri_out</A>);

<P> --AS_O_ is AS_O_ at PIN_72
<P> --operation mode is bidir

<P><A NAME="AS_O_">AS_O_</A> = DFFE(!<A HREF="#F1_PAS">F1_PAS</A>, !GLOBAL(<A HREF="#A1L115">A1L115</A>), , , );


<P> --_DS_IO is _DS_IO at PIN_71
<P> --operation mode is bidir

<P><A NAME="_DS_IO">_DS_IO</A> = <A HREF="#_DS_IO">_DS_IO</A>;

<P> --_DS_IO is _DS_IO at PIN_71
<P> --operation mode is bidir

<P><A NAME="_DS_IO_tri_out">_DS_IO_tri_out</A> = TRI(<A HREF="#DS_O_">DS_O_</A>, <A HREF="#F1_BGACK">F1_BGACK</A>);
<P><A NAME="_DS_IO">_DS_IO</A> = BIDIR(<A HREF="#_DS_IO_tri_out">_DS_IO_tri_out</A>);

<P> --DS_O_ is DS_O_ at PIN_71
<P> --operation mode is bidir

<P><A NAME="DS_O_">DS_O_</A> = DFFE(!<A HREF="#F1_PDS">F1_PDS</A>, !GLOBAL(<A HREF="#A1L115">A1L115</A>), , , );


<P> --A1L12 is DATA_IO[0]~0 at PIN_137
<P> --operation mode is bidir

<P><A NAME="A1L12">A1L12</A> = <A HREF="#DATA_IO[0]">DATA_IO[0]</A>;

<P> --DATA_IO[0] is DATA_IO[0] at PIN_137
<P> --operation mode is bidir

<P><A NAME="DATA_IO[0]_tri_out">DATA_IO[0]_tri_out</A> = TRI(<A HREF="#LC1L3">LC1L3</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[0]">DATA_IO[0]</A> = BIDIR(<A HREF="#DATA_IO[0]_tri_out">DATA_IO[0]_tri_out</A>);


<P> --A1L14 is DATA_IO[1]~1 at PIN_139
<P> --operation mode is bidir

<P><A NAME="A1L14">A1L14</A> = <A HREF="#DATA_IO[1]">DATA_IO[1]</A>;

<P> --DATA_IO[1] is DATA_IO[1] at PIN_139
<P> --operation mode is bidir

<P><A NAME="DATA_IO[1]_tri_out">DATA_IO[1]_tri_out</A> = TRI(<A HREF="#LC1L6">LC1L6</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[1]">DATA_IO[1]</A> = BIDIR(<A HREF="#DATA_IO[1]_tri_out">DATA_IO[1]_tri_out</A>);


<P> --A1L16 is DATA_IO[2]~2 at PIN_141
<P> --operation mode is bidir

<P><A NAME="A1L16">A1L16</A> = <A HREF="#DATA_IO[2]">DATA_IO[2]</A>;

<P> --DATA_IO[2] is DATA_IO[2] at PIN_141
<P> --operation mode is bidir

<P><A NAME="DATA_IO[2]_tri_out">DATA_IO[2]_tri_out</A> = TRI(<A HREF="#LC1L9">LC1L9</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[2]">DATA_IO[2]</A> = BIDIR(<A HREF="#DATA_IO[2]_tri_out">DATA_IO[2]_tri_out</A>);


<P> --A1L18 is DATA_IO[3]~3 at PIN_142
<P> --operation mode is bidir

<P><A NAME="A1L18">A1L18</A> = <A HREF="#DATA_IO[3]">DATA_IO[3]</A>;

<P> --DATA_IO[3] is DATA_IO[3] at PIN_142
<P> --operation mode is bidir

<P><A NAME="DATA_IO[3]_tri_out">DATA_IO[3]_tri_out</A> = TRI(<A HREF="#LC1L11">LC1L11</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[3]">DATA_IO[3]</A> = BIDIR(<A HREF="#DATA_IO[3]_tri_out">DATA_IO[3]_tri_out</A>);


<P> --A1L20 is DATA_IO[4]~4 at PIN_143
<P> --operation mode is bidir

<P><A NAME="A1L20">A1L20</A> = <A HREF="#DATA_IO[4]">DATA_IO[4]</A>;

<P> --DATA_IO[4] is DATA_IO[4] at PIN_143
<P> --operation mode is bidir

<P><A NAME="DATA_IO[4]_tri_out">DATA_IO[4]_tri_out</A> = TRI(<A HREF="#LC1L13">LC1L13</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[4]">DATA_IO[4]</A> = BIDIR(<A HREF="#DATA_IO[4]_tri_out">DATA_IO[4]_tri_out</A>);


<P> --A1L22 is DATA_IO[5]~5 at PIN_136
<P> --operation mode is bidir

<P><A NAME="A1L22">A1L22</A> = <A HREF="#DATA_IO[5]">DATA_IO[5]</A>;

<P> --DATA_IO[5] is DATA_IO[5] at PIN_136
<P> --operation mode is bidir

<P><A NAME="DATA_IO[5]_tri_out">DATA_IO[5]_tri_out</A> = TRI(<A HREF="#LC1L14">LC1L14</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[5]">DATA_IO[5]</A> = BIDIR(<A HREF="#DATA_IO[5]_tri_out">DATA_IO[5]_tri_out</A>);


<P> --A1L24 is DATA_IO[6]~6 at PIN_134
<P> --operation mode is bidir

<P><A NAME="A1L24">A1L24</A> = <A HREF="#DATA_IO[6]">DATA_IO[6]</A>;

<P> --DATA_IO[6] is DATA_IO[6] at PIN_134
<P> --operation mode is bidir

<P><A NAME="DATA_IO[6]_tri_out">DATA_IO[6]_tri_out</A> = TRI(<A HREF="#LC1L15">LC1L15</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[6]">DATA_IO[6]</A> = BIDIR(<A HREF="#DATA_IO[6]_tri_out">DATA_IO[6]_tri_out</A>);


<P> --A1L26 is DATA_IO[7]~7 at PIN_135
<P> --operation mode is bidir

<P><A NAME="A1L26">A1L26</A> = <A HREF="#DATA_IO[7]">DATA_IO[7]</A>;

<P> --DATA_IO[7] is DATA_IO[7] at PIN_135
<P> --operation mode is bidir

<P><A NAME="DATA_IO[7]_tri_out">DATA_IO[7]_tri_out</A> = TRI(<A HREF="#LC1L16">LC1L16</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[7]">DATA_IO[7]</A> = BIDIR(<A HREF="#DATA_IO[7]_tri_out">DATA_IO[7]_tri_out</A>);


<P> --DATA_IO[8] is DATA_IO[8] at PIN_133
<P> --operation mode is bidir

<P><A NAME="DATA_IO[8]">DATA_IO[8]</A> = <A HREF="#DATA_IO[8]">DATA_IO[8]</A>;

<P> --DATA_IO[8] is DATA_IO[8] at PIN_133
<P> --operation mode is bidir

<P><A NAME="DATA_IO[8]_tri_out">DATA_IO[8]_tri_out</A> = TRI(<A HREF="#LC1L18">LC1L18</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[8]">DATA_IO[8]</A> = BIDIR(<A HREF="#DATA_IO[8]_tri_out">DATA_IO[8]_tri_out</A>);


<P> --DATA_IO[9] is DATA_IO[9] at PIN_132
<P> --operation mode is bidir

<P><A NAME="DATA_IO[9]">DATA_IO[9]</A> = <A HREF="#DATA_IO[9]">DATA_IO[9]</A>;

<P> --DATA_IO[9] is DATA_IO[9] at PIN_132
<P> --operation mode is bidir

<P><A NAME="DATA_IO[9]_tri_out">DATA_IO[9]_tri_out</A> = TRI(<A HREF="#LC1L19">LC1L19</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[9]">DATA_IO[9]</A> = BIDIR(<A HREF="#DATA_IO[9]_tri_out">DATA_IO[9]_tri_out</A>);


<P> --DATA_IO[10] is DATA_IO[10] at PIN_126
<P> --operation mode is bidir

<P><A NAME="DATA_IO[10]">DATA_IO[10]</A> = <A HREF="#DATA_IO[10]">DATA_IO[10]</A>;

<P> --DATA_IO[10] is DATA_IO[10] at PIN_126
<P> --operation mode is bidir

<P><A NAME="DATA_IO[10]_tri_out">DATA_IO[10]_tri_out</A> = TRI(<A HREF="#LC1L20">LC1L20</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[10]">DATA_IO[10]</A> = BIDIR(<A HREF="#DATA_IO[10]_tri_out">DATA_IO[10]_tri_out</A>);


<P> --DATA_IO[11] is DATA_IO[11] at PIN_122
<P> --operation mode is bidir

<P><A NAME="DATA_IO[11]">DATA_IO[11]</A> = <A HREF="#DATA_IO[11]">DATA_IO[11]</A>;

<P> --DATA_IO[11] is DATA_IO[11] at PIN_122
<P> --operation mode is bidir

<P><A NAME="DATA_IO[11]_tri_out">DATA_IO[11]_tri_out</A> = TRI(<A HREF="#LC1L21">LC1L21</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[11]">DATA_IO[11]</A> = BIDIR(<A HREF="#DATA_IO[11]_tri_out">DATA_IO[11]_tri_out</A>);


<P> --DATA_IO[12] is DATA_IO[12] at PIN_129
<P> --operation mode is bidir

<P><A NAME="DATA_IO[12]">DATA_IO[12]</A> = <A HREF="#DATA_IO[12]">DATA_IO[12]</A>;

<P> --DATA_IO[12] is DATA_IO[12] at PIN_129
<P> --operation mode is bidir

<P><A NAME="DATA_IO[12]_tri_out">DATA_IO[12]_tri_out</A> = TRI(<A HREF="#LC1L22">LC1L22</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[12]">DATA_IO[12]</A> = BIDIR(<A HREF="#DATA_IO[12]_tri_out">DATA_IO[12]_tri_out</A>);


<P> --DATA_IO[13] is DATA_IO[13] at PIN_121
<P> --operation mode is bidir

<P><A NAME="DATA_IO[13]">DATA_IO[13]</A> = <A HREF="#DATA_IO[13]">DATA_IO[13]</A>;

<P> --DATA_IO[13] is DATA_IO[13] at PIN_121
<P> --operation mode is bidir

<P><A NAME="DATA_IO[13]_tri_out">DATA_IO[13]_tri_out</A> = TRI(<A HREF="#LC1L23">LC1L23</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[13]">DATA_IO[13]</A> = BIDIR(<A HREF="#DATA_IO[13]_tri_out">DATA_IO[13]_tri_out</A>);


<P> --DATA_IO[14] is DATA_IO[14] at PIN_125
<P> --operation mode is bidir

<P><A NAME="DATA_IO[14]">DATA_IO[14]</A> = <A HREF="#DATA_IO[14]">DATA_IO[14]</A>;

<P> --DATA_IO[14] is DATA_IO[14] at PIN_125
<P> --operation mode is bidir

<P><A NAME="DATA_IO[14]_tri_out">DATA_IO[14]_tri_out</A> = TRI(<A HREF="#LC1L24">LC1L24</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[14]">DATA_IO[14]</A> = BIDIR(<A HREF="#DATA_IO[14]_tri_out">DATA_IO[14]_tri_out</A>);


<P> --DATA_IO[15] is DATA_IO[15] at PIN_120
<P> --operation mode is bidir

<P><A NAME="DATA_IO[15]">DATA_IO[15]</A> = <A HREF="#DATA_IO[15]">DATA_IO[15]</A>;

<P> --DATA_IO[15] is DATA_IO[15] at PIN_120
<P> --operation mode is bidir

<P><A NAME="DATA_IO[15]_tri_out">DATA_IO[15]_tri_out</A> = TRI(<A HREF="#LC1L25">LC1L25</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[15]">DATA_IO[15]</A> = BIDIR(<A HREF="#DATA_IO[15]_tri_out">DATA_IO[15]_tri_out</A>);


<P> --A1L36 is DATA_IO[16]~16 at PIN_118
<P> --operation mode is bidir

<P><A NAME="A1L36">A1L36</A> = <A HREF="#DATA_IO[16]">DATA_IO[16]</A>;

<P> --DATA_IO[16] is DATA_IO[16] at PIN_118
<P> --operation mode is bidir

<P><A NAME="DATA_IO[16]_tri_out">DATA_IO[16]_tri_out</A> = TRI(<A HREF="#LC1L26">LC1L26</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[16]">DATA_IO[16]</A> = BIDIR(<A HREF="#DATA_IO[16]_tri_out">DATA_IO[16]_tri_out</A>);


<P> --A1L38 is DATA_IO[17]~17 at PIN_119
<P> --operation mode is bidir

<P><A NAME="A1L38">A1L38</A> = <A HREF="#DATA_IO[17]">DATA_IO[17]</A>;

<P> --DATA_IO[17] is DATA_IO[17] at PIN_119
<P> --operation mode is bidir

<P><A NAME="DATA_IO[17]_tri_out">DATA_IO[17]_tri_out</A> = TRI(<A HREF="#LC1L27">LC1L27</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[17]">DATA_IO[17]</A> = BIDIR(<A HREF="#DATA_IO[17]_tri_out">DATA_IO[17]_tri_out</A>);


<P> --A1L40 is DATA_IO[18]~18 at PIN_114
<P> --operation mode is bidir

<P><A NAME="A1L40">A1L40</A> = <A HREF="#DATA_IO[18]">DATA_IO[18]</A>;

<P> --DATA_IO[18] is DATA_IO[18] at PIN_114
<P> --operation mode is bidir

<P><A NAME="DATA_IO[18]_tri_out">DATA_IO[18]_tri_out</A> = TRI(<A HREF="#LC1L28">LC1L28</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[18]">DATA_IO[18]</A> = BIDIR(<A HREF="#DATA_IO[18]_tri_out">DATA_IO[18]_tri_out</A>);


<P> --A1L42 is DATA_IO[19]~19 at PIN_115
<P> --operation mode is bidir

<P><A NAME="A1L42">A1L42</A> = <A HREF="#DATA_IO[19]">DATA_IO[19]</A>;

<P> --DATA_IO[19] is DATA_IO[19] at PIN_115
<P> --operation mode is bidir

<P><A NAME="DATA_IO[19]_tri_out">DATA_IO[19]_tri_out</A> = TRI(<A HREF="#LC1L29">LC1L29</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[19]">DATA_IO[19]</A> = BIDIR(<A HREF="#DATA_IO[19]_tri_out">DATA_IO[19]_tri_out</A>);


<P> --A1L44 is DATA_IO[20]~20 at PIN_112
<P> --operation mode is bidir

<P><A NAME="A1L44">A1L44</A> = <A HREF="#DATA_IO[20]">DATA_IO[20]</A>;

<P> --DATA_IO[20] is DATA_IO[20] at PIN_112
<P> --operation mode is bidir

<P><A NAME="DATA_IO[20]_tri_out">DATA_IO[20]_tri_out</A> = TRI(<A HREF="#LC1L30">LC1L30</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[20]">DATA_IO[20]</A> = BIDIR(<A HREF="#DATA_IO[20]_tri_out">DATA_IO[20]_tri_out</A>);


<P> --A1L46 is DATA_IO[21]~21 at PIN_113
<P> --operation mode is bidir

<P><A NAME="A1L46">A1L46</A> = <A HREF="#DATA_IO[21]">DATA_IO[21]</A>;

<P> --DATA_IO[21] is DATA_IO[21] at PIN_113
<P> --operation mode is bidir

<P><A NAME="DATA_IO[21]_tri_out">DATA_IO[21]_tri_out</A> = TRI(<A HREF="#LC1L31">LC1L31</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[21]">DATA_IO[21]</A> = BIDIR(<A HREF="#DATA_IO[21]_tri_out">DATA_IO[21]_tri_out</A>);


<P> --A1L48 is DATA_IO[22]~22 at PIN_104
<P> --operation mode is bidir

<P><A NAME="A1L48">A1L48</A> = <A HREF="#DATA_IO[22]">DATA_IO[22]</A>;

<P> --DATA_IO[22] is DATA_IO[22] at PIN_104
<P> --operation mode is bidir

<P><A NAME="DATA_IO[22]_tri_out">DATA_IO[22]_tri_out</A> = TRI(<A HREF="#LC1L32">LC1L32</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[22]">DATA_IO[22]</A> = BIDIR(<A HREF="#DATA_IO[22]_tri_out">DATA_IO[22]_tri_out</A>);


<P> --A1L50 is DATA_IO[23]~23 at PIN_103
<P> --operation mode is bidir

<P><A NAME="A1L50">A1L50</A> = <A HREF="#DATA_IO[23]">DATA_IO[23]</A>;

<P> --DATA_IO[23] is DATA_IO[23] at PIN_103
<P> --operation mode is bidir

<P><A NAME="DATA_IO[23]_tri_out">DATA_IO[23]_tri_out</A> = TRI(<A HREF="#LC1L33">LC1L33</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[23]">DATA_IO[23]</A> = BIDIR(<A HREF="#DATA_IO[23]_tri_out">DATA_IO[23]_tri_out</A>);


<P> --DATA_IO[24] is DATA_IO[24] at PIN_4
<P> --operation mode is bidir

<P><A NAME="DATA_IO[24]">DATA_IO[24]</A> = <A HREF="#DATA_IO[24]">DATA_IO[24]</A>;

<P> --DATA_IO[24] is DATA_IO[24] at PIN_4
<P> --operation mode is bidir

<P><A NAME="DATA_IO[24]_tri_out">DATA_IO[24]_tri_out</A> = TRI(<A HREF="#LC1L34">LC1L34</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[24]">DATA_IO[24]</A> = BIDIR(<A HREF="#DATA_IO[24]_tri_out">DATA_IO[24]_tri_out</A>);


<P> --A1L53 is DATA_IO[25]~25 at PIN_8
<P> --operation mode is bidir

<P><A NAME="A1L53">A1L53</A> = <A HREF="#DATA_IO[25]">DATA_IO[25]</A>;

<P> --DATA_IO[25] is DATA_IO[25] at PIN_8
<P> --operation mode is bidir

<P><A NAME="DATA_IO[25]_tri_out">DATA_IO[25]_tri_out</A> = TRI(<A HREF="#LC1L35">LC1L35</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[25]">DATA_IO[25]</A> = BIDIR(<A HREF="#DATA_IO[25]_tri_out">DATA_IO[25]_tri_out</A>);


<P> --DATA_IO[26] is DATA_IO[26] at PIN_57
<P> --operation mode is bidir

<P><A NAME="DATA_IO[26]">DATA_IO[26]</A> = <A HREF="#DATA_IO[26]">DATA_IO[26]</A>;

<P> --DATA_IO[26] is DATA_IO[26] at PIN_57
<P> --operation mode is bidir

<P><A NAME="DATA_IO[26]_tri_out">DATA_IO[26]_tri_out</A> = TRI(<A HREF="#LC1L36">LC1L36</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[26]">DATA_IO[26]</A> = BIDIR(<A HREF="#DATA_IO[26]_tri_out">DATA_IO[26]_tri_out</A>);


<P> --DATA_IO[27] is DATA_IO[27] at PIN_52
<P> --operation mode is bidir

<P><A NAME="DATA_IO[27]">DATA_IO[27]</A> = <A HREF="#DATA_IO[27]">DATA_IO[27]</A>;

<P> --DATA_IO[27] is DATA_IO[27] at PIN_52
<P> --operation mode is bidir

<P><A NAME="DATA_IO[27]_tri_out">DATA_IO[27]_tri_out</A> = TRI(<A HREF="#LC1L37">LC1L37</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[27]">DATA_IO[27]</A> = BIDIR(<A HREF="#DATA_IO[27]_tri_out">DATA_IO[27]_tri_out</A>);


<P> --DATA_IO[28] is DATA_IO[28] at PIN_58
<P> --operation mode is bidir

<P><A NAME="DATA_IO[28]">DATA_IO[28]</A> = <A HREF="#DATA_IO[28]">DATA_IO[28]</A>;

<P> --DATA_IO[28] is DATA_IO[28] at PIN_58
<P> --operation mode is bidir

<P><A NAME="DATA_IO[28]_tri_out">DATA_IO[28]_tri_out</A> = TRI(<A HREF="#LC1L38">LC1L38</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[28]">DATA_IO[28]</A> = BIDIR(<A HREF="#DATA_IO[28]_tri_out">DATA_IO[28]_tri_out</A>);


<P> --DATA_IO[29] is DATA_IO[29] at PIN_25
<P> --operation mode is bidir

<P><A NAME="DATA_IO[29]">DATA_IO[29]</A> = <A HREF="#DATA_IO[29]">DATA_IO[29]</A>;

<P> --DATA_IO[29] is DATA_IO[29] at PIN_25
<P> --operation mode is bidir

<P><A NAME="DATA_IO[29]_tri_out">DATA_IO[29]_tri_out</A> = TRI(<A HREF="#LC1L39">LC1L39</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[29]">DATA_IO[29]</A> = BIDIR(<A HREF="#DATA_IO[29]_tri_out">DATA_IO[29]_tri_out</A>);


<P> --DATA_IO[30] is DATA_IO[30] at PIN_24
<P> --operation mode is bidir

<P><A NAME="DATA_IO[30]">DATA_IO[30]</A> = <A HREF="#DATA_IO[30]">DATA_IO[30]</A>;

<P> --DATA_IO[30] is DATA_IO[30] at PIN_24
<P> --operation mode is bidir

<P><A NAME="DATA_IO[30]_tri_out">DATA_IO[30]_tri_out</A> = TRI(<A HREF="#LC1L40">LC1L40</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[30]">DATA_IO[30]</A> = BIDIR(<A HREF="#DATA_IO[30]_tri_out">DATA_IO[30]_tri_out</A>);


<P> --DATA_IO[31] is DATA_IO[31] at PIN_27
<P> --operation mode is bidir

<P><A NAME="DATA_IO[31]">DATA_IO[31]</A> = <A HREF="#DATA_IO[31]">DATA_IO[31]</A>;

<P> --DATA_IO[31] is DATA_IO[31] at PIN_27
<P> --operation mode is bidir

<P><A NAME="DATA_IO[31]_tri_out">DATA_IO[31]_tri_out</A> = TRI(<A HREF="#LC1L41">LC1L41</A>, <A HREF="#A1L61">A1L61</A>);
<P><A NAME="DATA_IO[31]">DATA_IO[31]</A> = BIDIR(<A HREF="#DATA_IO[31]_tri_out">DATA_IO[31]_tri_out</A>);


<P> --A1L121 is _BGACK_IO~0 at PIN_75
<P> --operation mode is bidir

<P><A NAME="A1L121">A1L121</A> = <A HREF="#_BGACK_IO">_BGACK_IO</A>;

<P> --_BGACK_IO is _BGACK_IO at PIN_75
<P> --operation mode is bidir

<P><A NAME="_BGACK_IO">_BGACK_IO</A> = BIDIR(OPNDRN(!<A HREF="#F1_BGACK">F1_BGACK</A>));


<P> --A1L88 is PD_PORT[0]~0 at PIN_51
<P> --operation mode is bidir

<P><A NAME="A1L88">A1L88</A> = <A HREF="#PD_PORT[0]">PD_PORT[0]</A>;

<P> --PD_PORT[0] is PD_PORT[0] at PIN_51
<P> --operation mode is bidir

<P><A NAME="PD_PORT[0]_tri_out">PD_PORT[0]_tri_out</A> = TRI(<A HREF="#MC1L18">MC1L18</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[0]">PD_PORT[0]</A> = BIDIR(<A HREF="#PD_PORT[0]_tri_out">PD_PORT[0]_tri_out</A>);


<P> --A1L90 is PD_PORT[1]~1 at PIN_48
<P> --operation mode is bidir

<P><A NAME="A1L90">A1L90</A> = <A HREF="#PD_PORT[1]">PD_PORT[1]</A>;

<P> --PD_PORT[1] is PD_PORT[1] at PIN_48
<P> --operation mode is bidir

<P><A NAME="PD_PORT[1]_tri_out">PD_PORT[1]_tri_out</A> = TRI(<A HREF="#MC1L22">MC1L22</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[1]">PD_PORT[1]</A> = BIDIR(<A HREF="#PD_PORT[1]_tri_out">PD_PORT[1]_tri_out</A>);


<P> --A1L92 is PD_PORT[2]~2 at PIN_47
<P> --operation mode is bidir

<P><A NAME="A1L92">A1L92</A> = <A HREF="#PD_PORT[2]">PD_PORT[2]</A>;

<P> --PD_PORT[2] is PD_PORT[2] at PIN_47
<P> --operation mode is bidir

<P><A NAME="PD_PORT[2]_tri_out">PD_PORT[2]_tri_out</A> = TRI(<A HREF="#MC1L26">MC1L26</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[2]">PD_PORT[2]</A> = BIDIR(<A HREF="#PD_PORT[2]_tri_out">PD_PORT[2]_tri_out</A>);


<P> --A1L94 is PD_PORT[3]~3 at PIN_45
<P> --operation mode is bidir

<P><A NAME="A1L94">A1L94</A> = <A HREF="#PD_PORT[3]">PD_PORT[3]</A>;

<P> --PD_PORT[3] is PD_PORT[3] at PIN_45
<P> --operation mode is bidir

<P><A NAME="PD_PORT[3]_tri_out">PD_PORT[3]_tri_out</A> = TRI(<A HREF="#MC1L30">MC1L30</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[3]">PD_PORT[3]</A> = BIDIR(<A HREF="#PD_PORT[3]_tri_out">PD_PORT[3]_tri_out</A>);


<P> --A1L96 is PD_PORT[4]~4 at PIN_44
<P> --operation mode is bidir

<P><A NAME="A1L96">A1L96</A> = <A HREF="#PD_PORT[4]">PD_PORT[4]</A>;

<P> --PD_PORT[4] is PD_PORT[4] at PIN_44
<P> --operation mode is bidir

<P><A NAME="PD_PORT[4]_tri_out">PD_PORT[4]_tri_out</A> = TRI(<A HREF="#MC1L34">MC1L34</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[4]">PD_PORT[4]</A> = BIDIR(<A HREF="#PD_PORT[4]_tri_out">PD_PORT[4]_tri_out</A>);


<P> --A1L98 is PD_PORT[5]~5 at PIN_43
<P> --operation mode is bidir

<P><A NAME="A1L98">A1L98</A> = <A HREF="#PD_PORT[5]">PD_PORT[5]</A>;

<P> --PD_PORT[5] is PD_PORT[5] at PIN_43
<P> --operation mode is bidir

<P><A NAME="PD_PORT[5]_tri_out">PD_PORT[5]_tri_out</A> = TRI(<A HREF="#MC1L38">MC1L38</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[5]">PD_PORT[5]</A> = BIDIR(<A HREF="#PD_PORT[5]_tri_out">PD_PORT[5]_tri_out</A>);


<P> --A1L100 is PD_PORT[6]~6 at PIN_40
<P> --operation mode is bidir

<P><A NAME="A1L100">A1L100</A> = <A HREF="#PD_PORT[6]">PD_PORT[6]</A>;

<P> --PD_PORT[6] is PD_PORT[6] at PIN_40
<P> --operation mode is bidir

<P><A NAME="PD_PORT[6]_tri_out">PD_PORT[6]_tri_out</A> = TRI(<A HREF="#MC1L42">MC1L42</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[6]">PD_PORT[6]</A> = BIDIR(<A HREF="#PD_PORT[6]_tri_out">PD_PORT[6]_tri_out</A>);


<P> --A1L102 is PD_PORT[7]~7 at PIN_42
<P> --operation mode is bidir

<P><A NAME="A1L102">A1L102</A> = <A HREF="#PD_PORT[7]">PD_PORT[7]</A>;

<P> --PD_PORT[7] is PD_PORT[7] at PIN_42
<P> --operation mode is bidir

<P><A NAME="PD_PORT[7]_tri_out">PD_PORT[7]_tri_out</A> = TRI(<A HREF="#MC1L46">MC1L46</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[7]">PD_PORT[7]</A> = BIDIR(<A HREF="#PD_PORT[7]_tri_out">PD_PORT[7]_tri_out</A>);


<P> --PD_PORT[8] is PD_PORT[8] at PIN_41
<P> --operation mode is bidir

<P><A NAME="PD_PORT[8]">PD_PORT[8]</A> = <A HREF="#PD_PORT[8]">PD_PORT[8]</A>;

<P> --PD_PORT[8] is PD_PORT[8] at PIN_41
<P> --operation mode is bidir

<P><A NAME="PD_PORT[8]_tri_out">PD_PORT[8]_tri_out</A> = TRI(<A HREF="#MC1L18">MC1L18</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[8]">PD_PORT[8]</A> = BIDIR(<A HREF="#PD_PORT[8]_tri_out">PD_PORT[8]_tri_out</A>);


<P> --PD_PORT[9] is PD_PORT[9] at PIN_31
<P> --operation mode is bidir

<P><A NAME="PD_PORT[9]">PD_PORT[9]</A> = <A HREF="#PD_PORT[9]">PD_PORT[9]</A>;

<P> --PD_PORT[9] is PD_PORT[9] at PIN_31
<P> --operation mode is bidir

<P><A NAME="PD_PORT[9]_tri_out">PD_PORT[9]_tri_out</A> = TRI(<A HREF="#MC1L22">MC1L22</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[9]">PD_PORT[9]</A> = BIDIR(<A HREF="#PD_PORT[9]_tri_out">PD_PORT[9]_tri_out</A>);


<P> --PD_PORT[10] is PD_PORT[10] at PIN_32
<P> --operation mode is bidir

<P><A NAME="PD_PORT[10]">PD_PORT[10]</A> = <A HREF="#PD_PORT[10]">PD_PORT[10]</A>;

<P> --PD_PORT[10] is PD_PORT[10] at PIN_32
<P> --operation mode is bidir

<P><A NAME="PD_PORT[10]_tri_out">PD_PORT[10]_tri_out</A> = TRI(<A HREF="#MC1L26">MC1L26</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[10]">PD_PORT[10]</A> = BIDIR(<A HREF="#PD_PORT[10]_tri_out">PD_PORT[10]_tri_out</A>);


<P> --PD_PORT[11] is PD_PORT[11] at PIN_28
<P> --operation mode is bidir

<P><A NAME="PD_PORT[11]">PD_PORT[11]</A> = <A HREF="#PD_PORT[11]">PD_PORT[11]</A>;

<P> --PD_PORT[11] is PD_PORT[11] at PIN_28
<P> --operation mode is bidir

<P><A NAME="PD_PORT[11]_tri_out">PD_PORT[11]_tri_out</A> = TRI(<A HREF="#MC1L30">MC1L30</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[11]">PD_PORT[11]</A> = BIDIR(<A HREF="#PD_PORT[11]_tri_out">PD_PORT[11]_tri_out</A>);


<P> --PD_PORT[12] is PD_PORT[12] at PIN_30
<P> --operation mode is bidir

<P><A NAME="PD_PORT[12]">PD_PORT[12]</A> = <A HREF="#PD_PORT[12]">PD_PORT[12]</A>;

<P> --PD_PORT[12] is PD_PORT[12] at PIN_30
<P> --operation mode is bidir

<P><A NAME="PD_PORT[12]_tri_out">PD_PORT[12]_tri_out</A> = TRI(<A HREF="#MC1L34">MC1L34</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[12]">PD_PORT[12]</A> = BIDIR(<A HREF="#PD_PORT[12]_tri_out">PD_PORT[12]_tri_out</A>);


<P> --PD_PORT[13] is PD_PORT[13] at PIN_67
<P> --operation mode is bidir

<P><A NAME="PD_PORT[13]">PD_PORT[13]</A> = <A HREF="#PD_PORT[13]">PD_PORT[13]</A>;

<P> --PD_PORT[13] is PD_PORT[13] at PIN_67
<P> --operation mode is bidir

<P><A NAME="PD_PORT[13]_tri_out">PD_PORT[13]_tri_out</A> = TRI(<A HREF="#MC1L38">MC1L38</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[13]">PD_PORT[13]</A> = BIDIR(<A HREF="#PD_PORT[13]_tri_out">PD_PORT[13]_tri_out</A>);


<P> --PD_PORT[14] is PD_PORT[14] at PIN_65
<P> --operation mode is bidir

<P><A NAME="PD_PORT[14]">PD_PORT[14]</A> = <A HREF="#PD_PORT[14]">PD_PORT[14]</A>;

<P> --PD_PORT[14] is PD_PORT[14] at PIN_65
<P> --operation mode is bidir

<P><A NAME="PD_PORT[14]_tri_out">PD_PORT[14]_tri_out</A> = TRI(<A HREF="#MC1L42">MC1L42</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[14]">PD_PORT[14]</A> = BIDIR(<A HREF="#PD_PORT[14]_tri_out">PD_PORT[14]_tri_out</A>);


<P> --PD_PORT[15] is PD_PORT[15] at PIN_26
<P> --operation mode is bidir

<P><A NAME="PD_PORT[15]">PD_PORT[15]</A> = <A HREF="#PD_PORT[15]">PD_PORT[15]</A>;

<P> --PD_PORT[15] is PD_PORT[15] at PIN_26
<P> --operation mode is bidir

<P><A NAME="PD_PORT[15]_tri_out">PD_PORT[15]_tri_out</A> = TRI(<A HREF="#MC1L46">MC1L46</A>, <A HREF="#A1L132">A1L132</A>);
<P><A NAME="PD_PORT[15]">PD_PORT[15]</A> = BIDIR(<A HREF="#PD_PORT[15]_tri_out">PD_PORT[15]_tri_out</A>);


<P> --F1L2 is CPU_SM:u_CPU_SM|BGACK~_wirecell at LCCOMB_X15_Y8_N0
<P><A NAME="F1L2">F1L2</A> = !<A HREF="#F1_BGACK">F1_BGACK</A>;


<P> --A1L70 is DSACK_O~0_wirecell at LCCOMB_X13_Y9_N12
<P><A NAME="A1L70">A1L70</A> = !<A HREF="#A1L69">A1L69</A>;


<P> --A1L85 is PDATA_OE_~0_wirecell at LCCOMB_X13_Y9_N18
<P><A NAME="A1L85">A1L85</A> = !<A HREF="#A1L84">A1L84</A>;


<P> --H1L7 is SCSI_SM:u_SCSI_SM|DACK_o~_wirecell at LCCOMB_X21_Y5_N16
<P><A NAME="H1L7">H1L7</A> = !<A HREF="#H1_DACK_o">H1_DACK_o</A>;


<P> --H1L24 is SCSI_SM:u_SCSI_SM|SCSI_CS_o~_wirecell at LCCOMB_X20_Y9_N24
<P><A NAME="H1L24">H1L24</A> = !<A HREF="#H1_SCSI_CS_o">H1_SCSI_CS_o</A>;


<P> --A1L130 is _IOR~0_wirecell at LCCOMB_X20_Y11_N18
<P><A NAME="A1L130">A1L130</A> = !<A HREF="#A1L129">A1L129</A>;


<P> --A1L133 is _IOW~0_wirecell at LCCOMB_X22_Y4_N10
<P><A NAME="A1L133">A1L133</A> = !<A HREF="#A1L132">A1L132</A>;


<P> --A1L150 is altera_internal_jtag~TDO at JTAG_X1_Y7_N0
<P><A NAME="A1L150">A1L150</A> = CYCLONEII_ELA(<A HREF="#A1L157">A1L157</A>, <A HREF="#A1L154">A1L154</A>, <A HREF="#A1L155">A1L155</A>, , , <A HREF="#QB1L157">QB1L157</A>);

<P> --A1L151 is altera_internal_jtag~TMSUTAP at JTAG_X1_Y7_N0
<P><A NAME="A1L151">A1L151</A> = CYCLONEII_ELA(<A HREF="#A1L157">A1L157</A>, <A HREF="#A1L154">A1L154</A>, <A HREF="#A1L155">A1L155</A>, , , <A HREF="#QB1L157">QB1L157</A>);

<P> --A1L147 is altera_internal_jtag~TCKUTAP at JTAG_X1_Y7_N0
<P><A NAME="A1L147">A1L147</A> = CYCLONEII_ELA(<A HREF="#A1L157">A1L157</A>, <A HREF="#A1L154">A1L154</A>, <A HREF="#A1L155">A1L155</A>, , , <A HREF="#QB1L157">QB1L157</A>);

<P> --A1L149 is altera_internal_jtag~TDIUTAP at JTAG_X1_Y7_N0
<P><A NAME="A1L149">A1L149</A> = CYCLONEII_ELA(<A HREF="#A1L157">A1L157</A>, <A HREF="#A1L154">A1L154</A>, <A HREF="#A1L155">A1L155</A>, , , <A HREF="#QB1L157">QB1L157</A>);


<P> --SB1_state[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1] at LCFF_X24_Y8_N11
<P><A NAME="SB1_state[1]">SB1_state[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L23">SB1L23</A>, <A HREF="#A1L151">A1L151</A>);


<P> --SB1_state[4] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] at LCFF_X24_Y5_N15
<P><A NAME="SB1_state[4]">SB1_state[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L26">SB1L26</A>, <A HREF="#A1L151">A1L151</A>);


<P> --SB1_state[6] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6] at LCFF_X24_Y5_N3
<P><A NAME="SB1_state[6]">SB1_state[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L28">SB1L28</A>, <A HREF="#A1L151">A1L151</A>);


<P> --SB1_state[11] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] at LCFF_X24_Y8_N31
<P><A NAME="SB1_state[11]">SB1_state[11]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L31">SB1L31</A>, <A HREF="#A1L151">A1L151</A>);


<P> --SB1_state[13] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13] at LCFF_X24_Y8_N21
<P><A NAME="SB1_state[13]">SB1_state[13]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L33">SB1L33</A>, <A HREF="#A1L151">A1L151</A>);


<P> --QB1_design_hash_reg[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] at LCFF_X24_Y6_N13
<P><A NAME="QB1_design_hash_reg[0]">QB1_design_hash_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L8">QB1L8</A>, <A HREF="#QB1L19">QB1L19</A>, <A HREF="#QB1L5">QB1L5</A>);


<P> --QB1_irsr_reg[8] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] at LCFF_X21_Y8_N17
<P><A NAME="QB1_irsr_reg[8]">QB1_irsr_reg[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L102">QB1L102</A>, <A HREF="#A1L169">A1L169</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --SB1_tms_cnt[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at LCFF_X18_Y8_N21
<P><A NAME="SB1_tms_cnt[2]">SB1_tms_cnt[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L39">SB1L39</A>, !<A HREF="#A1L151">A1L151</A>);


<P> --QB1_mixer_addr_reg[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] at LCFF_X26_Y6_N21
<P><A NAME="QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L123">QB1L123</A>, GND, <A HREF="#QB1L137">QB1L137</A>, <A HREF="#QB1L138">QB1L138</A>);


<P> --QB1_mixer_addr_reg[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] at LCFF_X26_Y6_N23
<P><A NAME="QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L126">QB1L126</A>, GND, <A HREF="#QB1L137">QB1L137</A>, <A HREF="#QB1L138">QB1L138</A>);


<P> --QB1_mixer_addr_reg[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] at LCFF_X26_Y6_N25
<P><A NAME="QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L129">QB1L129</A>, GND, <A HREF="#QB1L137">QB1L137</A>, <A HREF="#QB1L138">QB1L138</A>);


<P> --QB1_mixer_addr_reg[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] at LCFF_X26_Y6_N27
<P><A NAME="QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L132">QB1L132</A>, GND, <A HREF="#QB1L137">QB1L137</A>, <A HREF="#QB1L138">QB1L138</A>);


<P> --QB1_mixer_addr_reg[4] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] at LCFF_X26_Y6_N29
<P><A NAME="QB1_mixer_addr_reg[4]">QB1_mixer_addr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L135">QB1L135</A>, GND, <A HREF="#QB1L137">QB1L137</A>, <A HREF="#QB1L138">QB1L138</A>);


<P> --QB1L8 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 at LCCOMB_X24_Y6_N12
<P><A NAME="QB1L8">QB1L8</A> = AMPP_FUNCTION(<A HREF="#D1L22">D1L22</A>, <A HREF="#D1L20">D1L20</A>, <A HREF="#QB1_mixer_addr_reg[4]">QB1_mixer_addr_reg[4]</A>);


<P> --QB1_design_hash_reg[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] at LCFF_X24_Y6_N7
<P><A NAME="QB1_design_hash_reg[1]">QB1_design_hash_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L11">QB1L11</A>, <A HREF="#QB1L20">QB1L20</A>, <A HREF="#QB1L5">QB1L5</A>);


<P> --SB1_tms_cnt[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at LCFF_X18_Y8_N7
<P><A NAME="SB1_tms_cnt[1]">SB1_tms_cnt[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L41">SB1L41</A>, !<A HREF="#A1L151">A1L151</A>);


<P> --QB1L123 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 at LCCOMB_X26_Y6_N20
<P><A NAME="QB1L123">QB1L123</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>, GND);

<P> --QB1L124 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 at LCCOMB_X26_Y6_N20
<P><A NAME="QB1L124">QB1L124</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>);


<P> --QB1L126 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 at LCCOMB_X26_Y6_N22
<P><A NAME="QB1L126">QB1L126</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>, GND, <A HREF="#QB1L124">QB1L124</A>);

<P> --QB1L127 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 at LCCOMB_X26_Y6_N22
<P><A NAME="QB1L127">QB1L127</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>, <A HREF="#QB1L124">QB1L124</A>);


<P> --QB1L129 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 at LCCOMB_X26_Y6_N24
<P><A NAME="QB1L129">QB1L129</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>, GND, <A HREF="#QB1L127">QB1L127</A>);

<P> --QB1L130 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 at LCCOMB_X26_Y6_N24
<P><A NAME="QB1L130">QB1L130</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>, <A HREF="#QB1L127">QB1L127</A>);


<P> --QB1L132 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 at LCCOMB_X26_Y6_N26
<P><A NAME="QB1L132">QB1L132</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, GND, <A HREF="#QB1L130">QB1L130</A>);

<P> --QB1L133 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 at LCCOMB_X26_Y6_N26
<P><A NAME="QB1L133">QB1L133</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1L130">QB1L130</A>);


<P> --QB1L135 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 at LCCOMB_X26_Y6_N28
<P><A NAME="QB1L135">QB1L135</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[4]">QB1_mixer_addr_reg[4]</A>, <A HREF="#QB1L133">QB1L133</A>);


<P> --QB1L11 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 at LCCOMB_X24_Y6_N6
<P><A NAME="QB1L11">QB1L11</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[4]">QB1_mixer_addr_reg[4]</A>, <A HREF="#D1L18">D1L18</A>, <A HREF="#D1L19">D1L19</A>);


<P> --QB1_design_hash_reg[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] at LCFF_X24_Y6_N21
<P><A NAME="QB1_design_hash_reg[2]">QB1_design_hash_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L14">QB1L14</A>, <A HREF="#QB1L21">QB1L21</A>, <A HREF="#QB1L5">QB1L5</A>);


<P> --R2L1 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Add0~0 at LCCOMB_X25_Y5_N16
<P><A NAME="R2L1">R2L1</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[0]">R2_word_counter[0]</A>, GND);

<P> --R2L2 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Add0~1 at LCCOMB_X25_Y5_N16
<P><A NAME="R2L2">R2L2</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[0]">R2_word_counter[0]</A>);


<P> --R2L3 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Add0~2 at LCCOMB_X25_Y5_N18
<P><A NAME="R2L3">R2L3</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[1]">R2_word_counter[1]</A>, GND, <A HREF="#R2L2">R2L2</A>);

<P> --R2L4 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Add0~3 at LCCOMB_X25_Y5_N18
<P><A NAME="R2L4">R2L4</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[1]">R2_word_counter[1]</A>, <A HREF="#R2L2">R2L2</A>);


<P> --R2L5 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Add0~4 at LCCOMB_X25_Y5_N20
<P><A NAME="R2L5">R2L5</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[2]">R2_word_counter[2]</A>, GND, <A HREF="#R2L4">R2L4</A>);

<P> --R2L6 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Add0~5 at LCCOMB_X25_Y5_N20
<P><A NAME="R2L6">R2L6</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[2]">R2_word_counter[2]</A>, <A HREF="#R2L4">R2L4</A>);


<P> --R2L7 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Add0~6 at LCCOMB_X25_Y5_N22
<P><A NAME="R2L7">R2L7</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[3]">R2_word_counter[3]</A>, GND, <A HREF="#R2L6">R2L6</A>);

<P> --R2L8 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Add0~7 at LCCOMB_X25_Y5_N22
<P><A NAME="R2L8">R2L8</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[3]">R2_word_counter[3]</A>, <A HREF="#R2L6">R2L6</A>);


<P> --QB1L14 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 at LCCOMB_X24_Y6_N20
<P><A NAME="QB1L14">QB1L14</A> = AMPP_FUNCTION(<A HREF="#D1L15">D1L15</A>, <A HREF="#D1L17">D1L17</A>, <A HREF="#QB1_mixer_addr_reg[4]">QB1_mixer_addr_reg[4]</A>);


<P> --QB1_design_hash_reg[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] at LCFF_X24_Y6_N27
<P><A NAME="QB1_design_hash_reg[3]">QB1_design_hash_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L17">QB1L17</A>, <A HREF="#QB1L22">QB1L22</A>, <A HREF="#QB1L5">QB1L5</A>);


<P> --R2L9 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Add0~8 at LCCOMB_X25_Y5_N24
<P><A NAME="R2L9">R2L9</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[4]">R2_word_counter[4]</A>, <A HREF="#R2L8">R2L8</A>);


<P> --QB1L17 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 at LCCOMB_X24_Y6_N26
<P><A NAME="QB1L17">QB1L17</A> = AMPP_FUNCTION(<A HREF="#D1L11">D1L11</A>, <A HREF="#D1L13">D1L13</A>, <A HREF="#QB1_mixer_addr_reg[4]">QB1_mixer_addr_reg[4]</A>);


<P> --QB1_tdo is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo at LCFF_X24_Y7_N1
<P><A NAME="QB1_tdo">QB1_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L156">QB1L156</A>, !<A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#QB1L29">QB1L29</A>);


<P> --QB1_irf_reg[1][0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] at LCFF_X25_Y7_N15
<P><A NAME="QB1_irf_reg[1][0]">QB1_irf_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_irsr_reg[0]">QB1_irsr_reg[0]</A>, !<A HREF="#QB1L4">QB1L4</A>, GND, <A HREF="#QB1L67">QB1L67</A>);


<P> --QB1_irf_reg[1][1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] at LCFF_X22_Y7_N13
<P><A NAME="QB1_irf_reg[1][1]">QB1_irf_reg[1][1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_irsr_reg[1]">QB1_irsr_reg[1]</A>, !<A HREF="#QB1L4">QB1L4</A>, GND, <A HREF="#QB1L67">QB1L67</A>);


<P> --QB1_irf_reg[1][2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] at LCFF_X22_Y7_N17
<P><A NAME="QB1_irf_reg[1][2]">QB1_irf_reg[1][2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_irsr_reg[2]">QB1_irsr_reg[2]</A>, !<A HREF="#QB1L4">QB1L4</A>, GND, <A HREF="#QB1L67">QB1L67</A>);


<P> --QB1_irf_reg[1][3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] at LCFF_X22_Y7_N5
<P><A NAME="QB1_irf_reg[1][3]">QB1_irf_reg[1][3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L71">QB1L71</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L67">QB1L67</A>);


<P> --QB1_irf_reg[1][4] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] at LCFF_X22_Y7_N1
<P><A NAME="QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_irsr_reg[4]">QB1_irsr_reg[4]</A>, !<A HREF="#QB1L4">QB1L4</A>, GND, <A HREF="#QB1L67">QB1L67</A>);


<P> --QB1_irf_reg[1][5] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] at LCFF_X22_Y7_N23
<P><A NAME="QB1_irf_reg[1][5]">QB1_irf_reg[1][5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_irsr_reg[5]">QB1_irsr_reg[5]</A>, !<A HREF="#QB1L4">QB1L4</A>, GND, <A HREF="#QB1L67">QB1L67</A>);


<P> --QB1_irf_reg[1][6] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] at LCFF_X22_Y7_N27
<P><A NAME="QB1_irf_reg[1][6]">QB1_irf_reg[1][6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L75">QB1L75</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L67">QB1L67</A>);


<P> --QB1_irf_reg[1][7] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] at LCFF_X22_Y7_N11
<P><A NAME="QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L77">QB1L77</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L67">QB1L67</A>);


<P> --QB1L139Q is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 at LCFF_X24_Y8_N25
<P><A NAME="QB1L139Q">QB1L139Q</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L145">QB1L145</A>, !<A HREF="#QB1L4">QB1L4</A>);


<P> --QB1_clr_reg is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg at LCFF_X24_Y7_N17
<P><A NAME="QB1_clr_reg">QB1_clr_reg</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L2">QB1L2</A>);


<P> --QB1_virtual_ir_scan_reg is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg at LCFF_X25_Y8_N17
<P><A NAME="QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L26">QB1L26</A>, <A HREF="#SB1L4">SB1L4</A>, <A HREF="#QB1L159">QB1L159</A>);


<P> --SB1_state[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] at LCFF_X24_Y8_N17
<P><A NAME="SB1_state[0]">SB1_state[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L22">SB1L22</A>);


<P> --SB1_state[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] at LCFF_X24_Y8_N13
<P><A NAME="SB1_state[2]">SB1_state[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L24">SB1L24</A>);


<P> --SB1_state[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] at LCFF_X24_Y8_N7
<P><A NAME="SB1_state[3]">SB1_state[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L25">SB1L25</A>);


<P> --SB1_state[5] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] at LCFF_X24_Y5_N11
<P><A NAME="SB1_state[5]">SB1_state[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L27">SB1L27</A>);


<P> --SB1_state[7] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7] at LCFF_X24_Y5_N5
<P><A NAME="SB1_state[7]">SB1_state[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L29">SB1L29</A>);


<P> --SB1_state[8] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] at LCFF_X24_Y5_N25
<P><A NAME="SB1_state[8]">SB1_state[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L13">SB1L13</A>);


<P> --SB1_state[9] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] at LCFF_X24_Y8_N1
<P><A NAME="SB1_state[9]">SB1_state[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L15">SB1L15</A>);


<P> --SB1_state[10] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10] at LCFF_X24_Y8_N23
<P><A NAME="SB1_state[10]">SB1_state[10]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L30">SB1L30</A>);


<P> --SB1_state[12] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] at LCFF_X24_Y8_N9
<P><A NAME="SB1_state[12]">SB1_state[12]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L32">SB1L32</A>);


<P> --SB1_state[14] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14] at LCFF_X24_Y8_N3
<P><A NAME="SB1_state[14]">SB1_state[14]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L34">SB1L34</A>);


<P> --SB1_state[15] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15] at LCFF_X24_Y8_N27
<P><A NAME="SB1_state[15]">SB1_state[15]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L159">QB1L159</A>);


<P> --QB1_tdo_bypass_reg is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg at LCFF_X24_Y6_N1
<P><A NAME="QB1_tdo_bypass_reg">QB1_tdo_bypass_reg</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L150">QB1L150</A>);


<P> --QB1_irsr_reg[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] at LCFF_X22_Y7_N3
<P><A NAME="QB1_irsr_reg[0]">QB1_irsr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L80">QB1L80</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L99">QB1L99</A>);


<P> --QB1_hub_minor_ver_reg[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] at LCFF_X21_Y8_N13
<P><A NAME="QB1_hub_minor_ver_reg[0]">QB1_hub_minor_ver_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L35">QB1L35</A>, <A HREF="#QB1L29">QB1L29</A>);


<P> --QB1_irsr_reg[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] at LCFF_X22_Y7_N15
<P><A NAME="QB1_irsr_reg[2]">QB1_irsr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L84">QB1L84</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L99">QB1L99</A>);


<P> --R2_WORD_SR[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0] at LCFF_X24_Y5_N31
<P><A NAME="R2_WORD_SR[0]">R2_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R2L34">R2L34</A>, <A HREF="#R2L35">R2L35</A>);


<P> --QB1L151 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0 at LCCOMB_X25_Y7_N2
<P><A NAME="QB1L151">QB1L151</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[2]">QB1_irsr_reg[2]</A>, <A HREF="#QB1_irsr_reg[0]">QB1_irsr_reg[0]</A>, <A HREF="#QB1_hub_minor_ver_reg[0]">QB1_hub_minor_ver_reg[0]</A>, <A HREF="#R2_WORD_SR[0]">R2_WORD_SR[0]</A>);


<P> --QB1_irsr_reg[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] at LCFF_X22_Y7_N21
<P><A NAME="QB1_irsr_reg[1]">QB1_irsr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L82">QB1L82</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L99">QB1L99</A>);


<P> --QB1L152 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1 at LCCOMB_X24_Y7_N14
<P><A NAME="QB1L152">QB1L152</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#M1L622">M1L622</A>, <A HREF="#QB1_irsr_reg[1]">QB1_irsr_reg[1]</A>);


<P> --QB1L153 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2 at LCCOMB_X25_Y7_N26
<P><A NAME="QB1L153">QB1L153</A> = AMPP_FUNCTION(<A HREF="#QB1L152">QB1L152</A>, <A HREF="#QB1_tdo_bypass_reg">QB1_tdo_bypass_reg</A>, <A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#QB1L151">QB1L151</A>);


<P> --QB1L154 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3 at LCCOMB_X25_Y7_N30
<P><A NAME="QB1L154">QB1L154</A> = AMPP_FUNCTION(<A HREF="#QB1L152">QB1L152</A>, <A HREF="#QB1_tdo_bypass_reg">QB1_tdo_bypass_reg</A>, <A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#QB1L151">QB1L151</A>);


<P> --QB1L155 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4 at LCCOMB_X25_Y7_N24
<P><A NAME="QB1L155">QB1L155</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[0]">QB1_irsr_reg[0]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>, <A HREF="#QB1L154">QB1L154</A>);


<P> --QB1L156 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5 at LCCOMB_X24_Y7_N0
<P><A NAME="QB1L156">QB1L156</A> = AMPP_FUNCTION(<A HREF="#QB1L153">QB1L153</A>, <A HREF="#QB1L155">QB1L155</A>, <A HREF="#QB1_design_hash_reg[0]">QB1_design_hash_reg[0]</A>, <A HREF="#QB1_irsr_reg[0]">QB1_irsr_reg[0]</A>);


<P> --QB1L29 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 at LCCOMB_X21_Y8_N6
<P><A NAME="QB1L29">QB1L29</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --QB1L64 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 at LCCOMB_X24_Y5_N12
<P><A NAME="QB1L64">QB1L64</A> = AMPP_FUNCTION(<A HREF="#SB1_state[7]">SB1_state[7]</A>, <A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_state[5]">SB1_state[5]</A>);


<P> --QB1L67 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 at LCCOMB_X25_Y7_N8
<P><A NAME="QB1L67">QB1L67</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>, <A HREF="#QB1L64">QB1L64</A>);


<P> --QB1_irsr_reg[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] at LCFF_X20_Y7_N15
<P><A NAME="QB1_irsr_reg[3]">QB1_irsr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L90">QB1L90</A>, !<A HREF="#QB1L4">QB1L4</A>);


<P> --QB1_irsr_reg[4] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] at LCFF_X22_Y7_N25
<P><A NAME="QB1_irsr_reg[4]">QB1_irsr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L92">QB1L92</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L99">QB1L99</A>);


<P> --QB1_irsr_reg[5] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] at LCFF_X22_Y7_N9
<P><A NAME="QB1_irsr_reg[5]">QB1_irsr_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L94">QB1L94</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L99">QB1L99</A>);


<P> --QB1_irsr_reg[6] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] at LCFF_X22_Y7_N19
<P><A NAME="QB1_irsr_reg[6]">QB1_irsr_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L96">QB1L96</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L99">QB1L99</A>);


<P> --QB1_irsr_reg[7] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] at LCFF_X22_Y7_N7
<P><A NAME="QB1_irsr_reg[7]">QB1_irsr_reg[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L100">QB1L100</A>, !<A HREF="#QB1L4">QB1L4</A>, <A HREF="#QB1L99">QB1L99</A>);


<P> --QB1L142 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 at LCCOMB_X21_Y8_N22
<P><A NAME="QB1L142">QB1L142</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#A1L149">A1L149</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#A1L151">A1L151</A>);


<P> --QB1_hub_mode_reg[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] at LCFF_X25_Y7_N1
<P><A NAME="QB1_hub_mode_reg[1]">QB1_hub_mode_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L45">QB1L45</A>, !<A HREF="#QB1L4">QB1L4</A>);


<P> --QB1L143 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 at LCCOMB_X24_Y8_N18
<P><A NAME="QB1L143">QB1L143</A> = AMPP_FUNCTION(<A HREF="#SB1_state[2]">SB1_state[2]</A>, <A HREF="#QB1L142">QB1L142</A>, <A HREF="#A1L151">A1L151</A>, <A HREF="#QB1_hub_mode_reg[1]">QB1_hub_mode_reg[1]</A>);


<P> --QB1_virtual_dr_scan_reg is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg at LCFF_X25_Y8_N13
<P><A NAME="QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L25">QB1L25</A>, <A HREF="#SB1L4">SB1L4</A>, <A HREF="#QB1L159">QB1L159</A>);


<P> --QB1L140 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 at LCCOMB_X21_Y8_N26
<P><A NAME="QB1L140">QB1L140</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#A1L151">A1L151</A>);


<P> --QB1L144 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 at LCCOMB_X24_Y8_N28
<P><A NAME="QB1L144">QB1L144</A> = AMPP_FUNCTION(<A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>, <A HREF="#SB1_state[15]">SB1_state[15]</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>, <A HREF="#QB1L140">QB1L140</A>);


<P> --QB1L141 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 at LCCOMB_X24_Y8_N14
<P><A NAME="QB1L141">QB1L141</A> = AMPP_FUNCTION(<A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_state[2]">SB1_state[2]</A>);


<P> --QB1L145 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 at LCCOMB_X24_Y8_N24
<P><A NAME="QB1L145">QB1L145</A> = AMPP_FUNCTION(<A HREF="#QB1L144">QB1L144</A>, <A HREF="#QB1L141">QB1L141</A>, <A HREF="#QB1L139Q">QB1L139Q</A>, <A HREF="#QB1L143">QB1L143</A>);


<P> --QB1_hub_mode_reg[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] at LCFF_X25_Y7_N23
<P><A NAME="QB1_hub_mode_reg[2]">QB1_hub_mode_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L49">QB1L49</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --QB1L2 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 at LCCOMB_X24_Y7_N16
<P><A NAME="QB1L2">QB1L2</A> = AMPP_FUNCTION(<A HREF="#SB1_state[1]">SB1_state[1]</A>, <A HREF="#QB1_hub_mode_reg[2]">QB1_hub_mode_reg[2]</A>);


<P> --QB1_jtag_ir_reg[9] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] at LCFF_X25_Y8_N19
<P><A NAME="QB1_jtag_ir_reg[9]">QB1_jtag_ir_reg[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#A1L149">A1L149</A>, <A HREF="#SB1L4">SB1L4</A>, GND, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1_jtag_ir_reg[8] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] at LCFF_X25_Y8_N27
<P><A NAME="QB1_jtag_ir_reg[8]">QB1_jtag_ir_reg[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L119">QB1L119</A>, <A HREF="#SB1L4">SB1L4</A>, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1_jtag_ir_reg[7] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] at LCFF_X25_Y8_N31
<P><A NAME="QB1_jtag_ir_reg[7]">QB1_jtag_ir_reg[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L117">QB1L117</A>, <A HREF="#SB1L4">SB1L4</A>, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1_jtag_ir_reg[6] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] at LCFF_X25_Y8_N3
<P><A NAME="QB1_jtag_ir_reg[6]">QB1_jtag_ir_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L115">QB1L115</A>, <A HREF="#SB1L4">SB1L4</A>, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1L23 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 at LCCOMB_X25_Y8_N6
<P><A NAME="QB1L23">QB1L23</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[8]">QB1_jtag_ir_reg[8]</A>, <A HREF="#QB1_jtag_ir_reg[7]">QB1_jtag_ir_reg[7]</A>, <A HREF="#QB1_jtag_ir_reg[6]">QB1_jtag_ir_reg[6]</A>, <A HREF="#QB1_jtag_ir_reg[9]">QB1_jtag_ir_reg[9]</A>);


<P> --QB1_jtag_ir_reg[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] at LCFF_X25_Y8_N1
<P><A NAME="QB1_jtag_ir_reg[3]">QB1_jtag_ir_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L110">QB1L110</A>, <A HREF="#SB1L4">SB1L4</A>, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1_jtag_ir_reg[5] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] at LCFF_X25_Y8_N21
<P><A NAME="QB1_jtag_ir_reg[5]">QB1_jtag_ir_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L113">QB1L113</A>, <A HREF="#SB1L4">SB1L4</A>, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1_jtag_ir_reg[4] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] at LCFF_X25_Y8_N23
<P><A NAME="QB1_jtag_ir_reg[4]">QB1_jtag_ir_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_jtag_ir_reg[5]">QB1_jtag_ir_reg[5]</A>, <A HREF="#SB1L4">SB1L4</A>, GND, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1_jtag_ir_reg[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] at LCFF_X25_Y8_N25
<P><A NAME="QB1_jtag_ir_reg[2]">QB1_jtag_ir_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L108">QB1L108</A>, <A HREF="#SB1L4">SB1L4</A>, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1L24 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 at LCCOMB_X25_Y8_N28
<P><A NAME="QB1L24">QB1L24</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[5]">QB1_jtag_ir_reg[5]</A>, <A HREF="#QB1_jtag_ir_reg[4]">QB1_jtag_ir_reg[4]</A>, <A HREF="#QB1_jtag_ir_reg[2]">QB1_jtag_ir_reg[2]</A>, <A HREF="#QB1_jtag_ir_reg[3]">QB1_jtag_ir_reg[3]</A>);


<P> --QB1_jtag_ir_reg[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] at LCFF_X25_Y8_N15
<P><A NAME="QB1_jtag_ir_reg[1]">QB1_jtag_ir_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_jtag_ir_reg[2]">QB1_jtag_ir_reg[2]</A>, <A HREF="#SB1L4">SB1L4</A>, GND, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1_jtag_ir_reg[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] at LCFF_X25_Y8_N11
<P><A NAME="QB1_jtag_ir_reg[0]">QB1_jtag_ir_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L105">QB1L105</A>, <A HREF="#SB1L4">SB1L4</A>, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --QB1L26 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 at LCCOMB_X25_Y8_N16
<P><A NAME="QB1L26">QB1L26</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[0]">QB1_jtag_ir_reg[0]</A>, <A HREF="#QB1L24">QB1L24</A>, <A HREF="#QB1_jtag_ir_reg[1]">QB1_jtag_ir_reg[1]</A>, <A HREF="#QB1L23">QB1L23</A>);


<P> --QB1L159 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 at LCCOMB_X24_Y8_N26
<P><A NAME="QB1L159">QB1L159</A> = AMPP_FUNCTION(<A HREF="#SB1_state[12]">SB1_state[12]</A>, <A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_state[14]">SB1_state[14]</A>);


<P> --SB1L22 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 at LCCOMB_X24_Y8_N16
<P><A NAME="SB1L22">SB1L22</A> = AMPP_FUNCTION(<A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_tms_cnt[2]">SB1_tms_cnt[2]</A>, <A HREF="#SB1_state[0]">SB1_state[0]</A>, <A HREF="#SB1_state[9]">SB1_state[9]</A>);


<P> --SB1L23 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 at LCCOMB_X24_Y8_N10
<P><A NAME="SB1L23">SB1L23</A> = AMPP_FUNCTION(<A HREF="#SB1_state[0]">SB1_state[0]</A>, <A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#SB1_state[1]">SB1_state[1]</A>, <A HREF="#SB1_state[15]">SB1_state[15]</A>);


<P> --SB1L24 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2 at LCCOMB_X24_Y8_N12
<P><A NAME="SB1L24">SB1L24</A> = AMPP_FUNCTION(<A HREF="#SB1_state[1]">SB1_state[1]</A>, <A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_state[15]">SB1_state[15]</A>);


<P> --SB1L25 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 at LCCOMB_X24_Y8_N6
<P><A NAME="SB1L25">SB1L25</A> = AMPP_FUNCTION(<A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_state[2]">SB1_state[2]</A>);


<P> --SB1L26 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4 at LCCOMB_X24_Y5_N14
<P><A NAME="SB1L26">SB1L26</A> = AMPP_FUNCTION(<A HREF="#SB1_state[7]">SB1_state[7]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --SB1L27 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5 at LCCOMB_X24_Y5_N10
<P><A NAME="SB1L27">SB1L27</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --SB1L28 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6 at LCCOMB_X24_Y5_N2
<P><A NAME="SB1L28">SB1L28</A> = AMPP_FUNCTION(<A HREF="#SB1_state[6]">SB1_state[6]</A>, <A HREF="#SB1_state[5]">SB1_state[5]</A>);


<P> --SB1L29 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7 at LCCOMB_X24_Y5_N4
<P><A NAME="SB1L29">SB1L29</A> = AMPP_FUNCTION(<A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_state[6]">SB1_state[6]</A>);


<P> --SB1L30 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8 at LCCOMB_X24_Y8_N22
<P><A NAME="SB1L30">SB1L30</A> = AMPP_FUNCTION(<A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_state[9]">SB1_state[9]</A>);


<P> --SB1L31 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9 at LCCOMB_X24_Y8_N30
<P><A NAME="SB1L31">SB1L31</A> = AMPP_FUNCTION(<A HREF="#SB1_state[10]">SB1_state[10]</A>, <A HREF="#SB1_state[11]">SB1_state[11]</A>, <A HREF="#SB1_state[14]">SB1_state[14]</A>);


<P> --SB1L32 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10 at LCCOMB_X24_Y8_N8
<P><A NAME="SB1L32">SB1L32</A> = AMPP_FUNCTION(<A HREF="#SB1_state[10]">SB1_state[10]</A>, <A HREF="#A1L151">A1L151</A>, <A HREF="#SB1_state[11]">SB1_state[11]</A>);


<P> --SB1L33 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11 at LCCOMB_X24_Y8_N20
<P><A NAME="SB1L33">SB1L33</A> = AMPP_FUNCTION(<A HREF="#SB1_state[12]">SB1_state[12]</A>, <A HREF="#SB1_state[13]">SB1_state[13]</A>);


<P> --SB1L34 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12 at LCCOMB_X24_Y8_N2
<P><A NAME="SB1L34">SB1L34</A> = AMPP_FUNCTION(<A HREF="#SB1_state[13]">SB1_state[13]</A>, <A HREF="#A1L151">A1L151</A>);


<P> --D1L20 is sld_hub:auto_hub|Mux3~0 at LCCOMB_X25_Y6_N30
<P><A NAME="D1L20">D1L20</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>, <A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>, <A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>);


<P> --QB1_identity_contrib_update_reg[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] at LCFF_X25_Y6_N23
<P><A NAME="QB1_identity_contrib_update_reg[0]">QB1_identity_contrib_update_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_identity_contrib_shift_reg[0]">QB1_identity_contrib_shift_reg[0]</A>, GND, <A HREF="#QB1L60">QB1L60</A>);


<P> --D1L21 is sld_hub:auto_hub|Mux3~1 at LCCOMB_X25_Y6_N22
<P><A NAME="D1L21">D1L21</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>, <A HREF="#QB1_identity_contrib_update_reg[0]">QB1_identity_contrib_update_reg[0]</A>, <A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>);


<P> --D1L22 is sld_hub:auto_hub|Mux3~2 at LCCOMB_X25_Y6_N2
<P><A NAME="D1L22">D1L22</A> = AMPP_FUNCTION(<A HREF="#D1L21">D1L21</A>, <A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>);


<P> --QB1L19 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 at LCCOMB_X24_Y6_N16
<P><A NAME="QB1L19">QB1L19</A> = AMPP_FUNCTION(<A HREF="#QB1_design_hash_reg[1]">QB1_design_hash_reg[1]</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>, <A HREF="#QB1_design_hash_reg[0]">QB1_design_hash_reg[0]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --QB1L5 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 at LCCOMB_X24_Y6_N28
<P><A NAME="QB1L5">QB1L5</A> = AMPP_FUNCTION(<A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>);


<P> --QB1L150 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 at LCCOMB_X24_Y6_N0
<P><A NAME="QB1L150">QB1L150</A> = AMPP_FUNCTION(<A HREF="#A1L149">A1L149</A>, <A HREF="#QB1_tdo_bypass_reg">QB1_tdo_bypass_reg</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --QB1L80 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~0 at LCCOMB_X22_Y7_N2
<P><A NAME="QB1L80">QB1L80</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[1]">QB1_irsr_reg[1]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#QB1_irf_reg[1][0]">QB1_irf_reg[1][0]</A>);


<P> --QB1_hub_mode_reg[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] at LCFF_X25_Y7_N17
<P><A NAME="QB1_hub_mode_reg[0]">QB1_hub_mode_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L41">QB1L41</A>, !<A HREF="#QB1L4">QB1L4</A>);


<P> --QB1L98 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~1 at LCCOMB_X22_Y7_N12
<P><A NAME="QB1L98">QB1L98</A> = AMPP_FUNCTION(<A HREF="#QB1_hub_mode_reg[0]">QB1_hub_mode_reg[0]</A>, <A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#QB1_irsr_reg[3]">QB1_irsr_reg[3]</A>);


<P> --QB1L99 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~2 at LCCOMB_X22_Y7_N28
<P><A NAME="QB1L99">QB1L99</A> = AMPP_FUNCTION(<A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#QB1L98">QB1L98</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --QB1_hub_minor_ver_reg[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] at LCFF_X21_Y8_N3
<P><A NAME="QB1_hub_minor_ver_reg[1]">QB1_hub_minor_ver_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L36">QB1L36</A>, <A HREF="#QB1L29">QB1L29</A>);


<P> --QB1L35 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 at LCCOMB_X21_Y8_N12
<P><A NAME="QB1L35">QB1L35</A> = AMPP_FUNCTION(<A HREF="#QB1_hub_minor_ver_reg[1]">QB1_hub_minor_ver_reg[1]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --QB1L84 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 at LCCOMB_X22_Y7_N14
<P><A NAME="QB1L84">QB1L84</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[3]">QB1_irsr_reg[3]</A>, <A HREF="#QB1_irf_reg[1][2]">QB1_irf_reg[1][2]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --R2_word_counter[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1] at LCFF_X25_Y5_N9
<P><A NAME="R2_word_counter[1]">R2_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R2L21">R2L21</A>, <A HREF="#R2L22">R2L22</A>);


<P> --R2L32 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~0 at LCCOMB_X25_Y5_N12
<P><A NAME="R2L32">R2L32</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>, <A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#R2_word_counter[1]">R2_word_counter[1]</A>);


<P> --R2_word_counter[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] at LCFF_X25_Y5_N1
<P><A NAME="R2_word_counter[0]">R2_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R2L23">R2L23</A>, <A HREF="#R2L22">R2L22</A>);


<P> --R2_word_counter[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] at LCFF_X25_Y5_N29
<P><A NAME="R2_word_counter[2]">R2_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R2L24">R2L24</A>, <A HREF="#R2L22">R2L22</A>);


<P> --R2_word_counter[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] at LCFF_X25_Y5_N15
<P><A NAME="R2_word_counter[3]">R2_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R2L25">R2L25</A>, <A HREF="#R2L22">R2L22</A>);


<P> --R2L33 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~1 at LCCOMB_X25_Y5_N4
<P><A NAME="R2L33">R2L33</A> = AMPP_FUNCTION(<A HREF="#R2L32">R2L32</A>, <A HREF="#R2_word_counter[0]">R2_word_counter[0]</A>, <A HREF="#R2_word_counter[3]">R2_word_counter[3]</A>, <A HREF="#R2_word_counter[2]">R2_word_counter[2]</A>);


<P> --R2_WORD_SR[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1] at LCFF_X24_Y5_N17
<P><A NAME="R2_WORD_SR[1]">R2_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R2L36">R2L36</A>, <A HREF="#R2L35">R2L35</A>);


<P> --R2_clear_signal is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal at LCCOMB_X24_Y5_N6
<P><A NAME="R2_clear_signal">R2_clear_signal</A> = AMPP_FUNCTION(<A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --R2L34 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~2 at LCCOMB_X24_Y5_N30
<P><A NAME="R2L34">R2L34</A> = AMPP_FUNCTION(<A HREF="#R2_clear_signal">R2_clear_signal</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#R2_WORD_SR[1]">R2_WORD_SR[1]</A>, <A HREF="#R2L33">R2L33</A>);


<P> --R2L35 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~3 at LCCOMB_X24_Y5_N8
<P><A NAME="R2L35">R2L35</A> = AMPP_FUNCTION(<A HREF="#R2_clear_signal">R2_clear_signal</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --QB1L102 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 at LCCOMB_X21_Y8_N16
<P><A NAME="QB1L102">QB1L102</A> = AMPP_FUNCTION(<A HREF="#A1L149">A1L149</A>, <A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --QB1L82 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~5 at LCCOMB_X22_Y7_N20
<P><A NAME="QB1L82">QB1L82</A> = AMPP_FUNCTION(<A HREF="#QB1_irf_reg[1][1]">QB1_irf_reg[1][1]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#QB1_irsr_reg[2]">QB1_irsr_reg[2]</A>);


<P> --QB1L86 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 at LCCOMB_X22_Y7_N30
<P><A NAME="QB1L86">QB1L86</A> = AMPP_FUNCTION(<A HREF="#QB1_irf_reg[1][3]">QB1_irf_reg[1][3]</A>, <A HREF="#QB1L98">QB1L98</A>, <A HREF="#QB1_irsr_reg[4]">QB1_irsr_reg[4]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --QB1L87 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 at LCCOMB_X22_Y7_N22
<P><A NAME="QB1L87">QB1L87</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#QB1_hub_mode_reg[0]">QB1_hub_mode_reg[0]</A>);


<P> --QB1L88 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 at LCCOMB_X21_Y7_N16
<P><A NAME="QB1L88">QB1L88</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[3]">QB1_irsr_reg[3]</A>, <A HREF="#QB1L87">QB1L87</A>, <A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --QB1L89 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 at LCCOMB_X21_Y7_N24
<P><A NAME="QB1L89">QB1L89</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[3]">QB1_irsr_reg[3]</A>, <A HREF="#QB1L86">QB1L86</A>, <A HREF="#QB1L88">QB1L88</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --QB1L92 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10 at LCCOMB_X22_Y7_N24
<P><A NAME="QB1L92">QB1L92</A> = AMPP_FUNCTION(<A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#QB1_irsr_reg[5]">QB1_irsr_reg[5]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --QB1L94 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11 at LCCOMB_X22_Y7_N8
<P><A NAME="QB1L94">QB1L94</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[6]">QB1_irsr_reg[6]</A>, <A HREF="#QB1_irf_reg[1][5]">QB1_irf_reg[1][5]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --QB1L96 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12 at LCCOMB_X22_Y7_N18
<P><A NAME="QB1L96">QB1L96</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[7]">QB1_irsr_reg[7]</A>, <A HREF="#QB1_irf_reg[1][6]">QB1_irf_reg[1][6]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --QB1L100 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~13 at LCCOMB_X22_Y7_N6
<P><A NAME="QB1L100">QB1L100</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --QB1L47 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~0 at LCCOMB_X25_Y7_N14
<P><A NAME="QB1L47">QB1L47</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[2]">QB1_irsr_reg[2]</A>, <A HREF="#QB1_irsr_reg[0]">QB1_irsr_reg[0]</A>, <A HREF="#QB1_irsr_reg[1]">QB1_irsr_reg[1]</A>);


<P> --QB1L43 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 at LCCOMB_X25_Y7_N12
<P><A NAME="QB1L43">QB1L43</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>, <A HREF="#QB1L64">QB1L64</A>);


<P> --QB1L44 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 at LCCOMB_X25_Y7_N18
<P><A NAME="QB1L44">QB1L44</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[2]">QB1_irsr_reg[2]</A>, <A HREF="#QB1_irsr_reg[1]">QB1_irsr_reg[1]</A>, <A HREF="#QB1_irsr_reg[0]">QB1_irsr_reg[0]</A>, <A HREF="#QB1_hub_mode_reg[1]">QB1_hub_mode_reg[1]</A>);


<P> --QB1L45 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 at LCCOMB_X25_Y7_N0
<P><A NAME="QB1L45">QB1L45</A> = AMPP_FUNCTION(<A HREF="#QB1L43">QB1L43</A>, <A HREF="#QB1L47">QB1L47</A>, <A HREF="#QB1_hub_mode_reg[1]">QB1_hub_mode_reg[1]</A>, <A HREF="#QB1L44">QB1L44</A>);


<P> --QB1L25 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 at LCCOMB_X25_Y8_N12
<P><A NAME="QB1L25">QB1L25</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[0]">QB1_jtag_ir_reg[0]</A>, <A HREF="#QB1L24">QB1L24</A>, <A HREF="#QB1_jtag_ir_reg[1]">QB1_jtag_ir_reg[1]</A>, <A HREF="#QB1L23">QB1L23</A>);


<P> --QB1L48 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 at LCCOMB_X25_Y7_N10
<P><A NAME="QB1L48">QB1L48</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#QB1_hub_mode_reg[1]">QB1_hub_mode_reg[1]</A>);


<P> --QB1_reset_ena_reg is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg at LCFF_X24_Y7_N19
<P><A NAME="QB1_reset_ena_reg">QB1_reset_ena_reg</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L147">QB1L147</A>, GND);


<P> --QB1L49 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 at LCCOMB_X25_Y7_N22
<P><A NAME="QB1L49">QB1L49</A> = AMPP_FUNCTION(<A HREF="#QB1L48">QB1L48</A>, <A HREF="#QB1L47">QB1L47</A>, <A HREF="#QB1_hub_mode_reg[2]">QB1_hub_mode_reg[2]</A>, <A HREF="#QB1_reset_ena_reg">QB1_reset_ena_reg</A>);


<P> --SB1_tms_cnt[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at LCFF_X18_Y8_N3
<P><A NAME="SB1_tms_cnt[0]">SB1_tms_cnt[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#SB1L40">SB1L40</A>);


<P> --SB1L39 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LCCOMB_X18_Y8_N20
<P><A NAME="SB1L39">SB1L39</A> = AMPP_FUNCTION(<A HREF="#SB1_tms_cnt[1]">SB1_tms_cnt[1]</A>, <A HREF="#SB1_tms_cnt[2]">SB1_tms_cnt[2]</A>, <A HREF="#SB1_tms_cnt[0]">SB1_tms_cnt[0]</A>);


<P> --QB1L28 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal7~0 at LCCOMB_X26_Y6_N30
<P><A NAME="QB1L28">QB1L28</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>, <A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>, <A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>);


<P> --QB1L137 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~7 at LCCOMB_X25_Y6_N14
<P><A NAME="QB1L137">QB1L137</A> = AMPP_FUNCTION(<A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#QB1L28">QB1L28</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>, <A HREF="#QB1_mixer_addr_reg[4]">QB1_mixer_addr_reg[4]</A>);


<P> --QB1L138 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~8 at LCCOMB_X24_Y6_N2
<P><A NAME="QB1L138">QB1L138</A> = AMPP_FUNCTION(<A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --QB1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] at LCFF_X25_Y6_N5
<P><A NAME="QB1_identity_contrib_shift_reg[0]">QB1_identity_contrib_shift_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_identity_contrib_shift_reg[1]">QB1_identity_contrib_shift_reg[1]</A>, GND, <A HREF="#QB1L53">QB1L53</A>);


<P> --QB1L52 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 at LCCOMB_X25_Y7_N4
<P><A NAME="QB1L52">QB1L52</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[2]">QB1_irsr_reg[2]</A>, <A HREF="#QB1_irsr_reg[0]">QB1_irsr_reg[0]</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>, <A HREF="#QB1_irsr_reg[1]">QB1_irsr_reg[1]</A>);


<P> --QB1L60 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 at LCCOMB_X25_Y7_N28
<P><A NAME="QB1L60">QB1L60</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#QB1L52">QB1L52</A>, <A HREF="#SB1_state[8]">SB1_state[8]</A>);


<P> --D1L18 is sld_hub:auto_hub|Mux2~0 at LCCOMB_X25_Y6_N8
<P><A NAME="D1L18">D1L18</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>, <A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>, <A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>);


<P> --D1L14 is sld_hub:auto_hub|Mux1~0 at LCCOMB_X25_Y6_N20
<P><A NAME="D1L14">D1L14</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>, <A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>);


<P> --QB1_identity_contrib_update_reg[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] at LCFF_X25_Y6_N19
<P><A NAME="QB1_identity_contrib_update_reg[1]">QB1_identity_contrib_update_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_identity_contrib_shift_reg[1]">QB1_identity_contrib_shift_reg[1]</A>, GND, <A HREF="#QB1L60">QB1L60</A>);


<P> --D1L19 is sld_hub:auto_hub|Mux2~1 at LCCOMB_X25_Y6_N18
<P><A NAME="D1L19">D1L19</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>, <A HREF="#QB1_identity_contrib_update_reg[1]">QB1_identity_contrib_update_reg[1]</A>, <A HREF="#D1L14">D1L14</A>);


<P> --QB1L20 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 at LCCOMB_X24_Y6_N8
<P><A NAME="QB1L20">QB1L20</A> = AMPP_FUNCTION(<A HREF="#QB1_design_hash_reg[1]">QB1_design_hash_reg[1]</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>, <A HREF="#QB1_design_hash_reg[2]">QB1_design_hash_reg[2]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --QB1L27 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 at LCCOMB_X25_Y7_N6
<P><A NAME="QB1L27">QB1L27</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[0]">QB1_irsr_reg[0]</A>, <A HREF="#QB1_irsr_reg[2]">QB1_irsr_reg[2]</A>, <A HREF="#QB1_irsr_reg[1]">QB1_irsr_reg[1]</A>);


<P> --QB1L147 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 at LCCOMB_X24_Y5_N26
<P><A NAME="QB1L147">QB1L147</A> = AMPP_FUNCTION(<A HREF="#SB1_state[5]">SB1_state[5]</A>, <A HREF="#SB1_state[7]">SB1_state[7]</A>, <A HREF="#A1L151">A1L151</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --QB1L41 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 at LCCOMB_X25_Y7_N16
<P><A NAME="QB1L41">QB1L41</A> = AMPP_FUNCTION(<A HREF="#QB1L147">QB1L147</A>, <A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>, <A HREF="#QB1_hub_mode_reg[0]">QB1_hub_mode_reg[0]</A>, <A HREF="#QB1L27">QB1L27</A>);


<P> --QB1_hub_minor_ver_reg[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] at LCFF_X21_Y8_N11
<P><A NAME="QB1_hub_minor_ver_reg[2]">QB1_hub_minor_ver_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L37">QB1L37</A>, <A HREF="#QB1L29">QB1L29</A>);


<P> --QB1L36 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 at LCCOMB_X21_Y8_N2
<P><A NAME="QB1L36">QB1L36</A> = AMPP_FUNCTION(<A HREF="#QB1_hub_minor_ver_reg[2]">QB1_hub_minor_ver_reg[2]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --R2L21 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter~0 at LCCOMB_X25_Y5_N8
<P><A NAME="R2L21">R2L21</A> = AMPP_FUNCTION(<A HREF="#R2L3">R2L3</A>, <A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --R2L22 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter~1 at LCCOMB_X24_Y5_N18
<P><A NAME="R2L22">R2L22</A> = AMPP_FUNCTION(<A HREF="#R2_clear_signal">R2_clear_signal</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --R2_word_counter[4] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] at LCFF_X25_Y5_N3
<P><A NAME="R2_word_counter[4]">R2_word_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R2L26">R2L26</A>, <A HREF="#R2L22">R2L22</A>);


<P> --R2L12 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Equal0~0 at LCCOMB_X25_Y5_N6
<P><A NAME="R2L12">R2L12</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[1]">R2_word_counter[1]</A>, <A HREF="#R2_word_counter[0]">R2_word_counter[0]</A>, <A HREF="#R2_word_counter[3]">R2_word_counter[3]</A>, <A HREF="#R2_word_counter[2]">R2_word_counter[2]</A>);


<P> --R2L23 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter~2 at LCCOMB_X25_Y5_N0
<P><A NAME="R2L23">R2L23</A> = AMPP_FUNCTION(<A HREF="#R2L12">R2L12</A>, <A HREF="#R2_clear_signal">R2_clear_signal</A>, <A HREF="#R2L1">R2L1</A>, <A HREF="#R2_word_counter[4]">R2_word_counter[4]</A>);


<P> --R2L24 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter~3 at LCCOMB_X25_Y5_N28
<P><A NAME="R2L24">R2L24</A> = AMPP_FUNCTION(<A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#R2L5">R2L5</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --R2L25 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter~4 at LCCOMB_X25_Y5_N14
<P><A NAME="R2L25">R2L25</A> = AMPP_FUNCTION(<A HREF="#R2L7">R2L7</A>, <A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --R2_WORD_SR[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2] at LCFF_X24_Y5_N29
<P><A NAME="R2_WORD_SR[2]">R2_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R2L38">R2L38</A>, <A HREF="#R2L35">R2L35</A>);


<P> --R2L14 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Mux2~0 at LCCOMB_X25_Y5_N10
<P><A NAME="R2L14">R2L14</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[1]">R2_word_counter[1]</A>, <A HREF="#R2_word_counter[0]">R2_word_counter[0]</A>, <A HREF="#R2_word_counter[3]">R2_word_counter[3]</A>, <A HREF="#R2_word_counter[2]">R2_word_counter[2]</A>);


<P> --R2L36 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4 at LCCOMB_X24_Y5_N16
<P><A NAME="R2L36">R2L36</A> = AMPP_FUNCTION(<A HREF="#R2_clear_signal">R2_clear_signal</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#R2L14">R2L14</A>, <A HREF="#R2_WORD_SR[2]">R2_WORD_SR[2]</A>);


<P> --SB1L40 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LCCOMB_X18_Y8_N2
<P><A NAME="SB1L40">SB1L40</A> = AMPP_FUNCTION(<A HREF="#SB1_tms_cnt[0]">SB1_tms_cnt[0]</A>, <A HREF="#A1L151">A1L151</A>);


<P> --SB1L41 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LCCOMB_X18_Y8_N6
<P><A NAME="SB1L41">SB1L41</A> = AMPP_FUNCTION(<A HREF="#SB1_tms_cnt[1]">SB1_tms_cnt[1]</A>, <A HREF="#SB1_tms_cnt[0]">SB1_tms_cnt[0]</A>);


<P> --QB1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] at LCFF_X25_Y6_N21
<P><A NAME="QB1_identity_contrib_shift_reg[1]">QB1_identity_contrib_shift_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_identity_contrib_shift_reg[2]">QB1_identity_contrib_shift_reg[2]</A>, GND, <A HREF="#QB1L53">QB1L53</A>);


<P> --QB1L53 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 at LCCOMB_X25_Y7_N20
<P><A NAME="QB1L53">QB1L53</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#QB1L52">QB1L52</A>, <A HREF="#QB1_irsr_reg[8]">QB1_irsr_reg[8]</A>);


<P> --D1L15 is sld_hub:auto_hub|Mux1~1 at LCCOMB_X25_Y6_N26
<P><A NAME="D1L15">D1L15</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>, <A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>, <A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>);


<P> --QB1_identity_contrib_update_reg[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] at LCFF_X25_Y6_N29
<P><A NAME="QB1_identity_contrib_update_reg[2]">QB1_identity_contrib_update_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_identity_contrib_shift_reg[2]">QB1_identity_contrib_shift_reg[2]</A>, GND, <A HREF="#QB1L60">QB1L60</A>);


<P> --D1L16 is sld_hub:auto_hub|Mux1~2 at LCCOMB_X25_Y6_N28
<P><A NAME="D1L16">D1L16</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>, <A HREF="#QB1_identity_contrib_update_reg[2]">QB1_identity_contrib_update_reg[2]</A>, <A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>);


<P> --D1L17 is sld_hub:auto_hub|Mux1~3 at LCCOMB_X25_Y6_N12
<P><A NAME="D1L17">D1L17</A> = AMPP_FUNCTION(<A HREF="#D1L16">D1L16</A>, <A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>);


<P> --QB1L21 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 at LCCOMB_X24_Y6_N14
<P><A NAME="QB1L21">QB1L21</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#QB1_design_hash_reg[3]">QB1_design_hash_reg[3]</A>, <A HREF="#QB1_design_hash_reg[2]">QB1_design_hash_reg[2]</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>);


<P> --QB1_hub_minor_ver_reg[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] at LCFF_X21_Y8_N25
<P><A NAME="QB1_hub_minor_ver_reg[3]">QB1_hub_minor_ver_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L38">QB1L38</A>, <A HREF="#QB1L29">QB1L29</A>);


<P> --QB1L37 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 at LCCOMB_X21_Y8_N10
<P><A NAME="QB1L37">QB1L37</A> = AMPP_FUNCTION(<A HREF="#QB1_hub_minor_ver_reg[3]">QB1_hub_minor_ver_reg[3]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --R2L26 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter~5 at LCCOMB_X25_Y5_N2
<P><A NAME="R2L26">R2L26</A> = AMPP_FUNCTION(<A HREF="#R2L9">R2L9</A>, <A HREF="#R2_clear_signal">R2_clear_signal</A>, <A HREF="#R2_word_counter[4]">R2_word_counter[4]</A>, <A HREF="#R2L12">R2L12</A>);


<P> --R2_WORD_SR[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] at LCFF_X24_Y5_N21
<P><A NAME="R2_WORD_SR[3]">R2_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R2L40">R2L40</A>, <A HREF="#R2L35">R2L35</A>);


<P> --R2L37 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~5 at LCCOMB_X24_Y5_N22
<P><A NAME="R2L37">R2L37</A> = AMPP_FUNCTION(<A HREF="#R2_WORD_SR[3]">R2_WORD_SR[3]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#R2_word_counter[1]">R2_word_counter[1]</A>, <A HREF="#R2_word_counter[2]">R2_word_counter[2]</A>);


<P> --R2L38 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6 at LCCOMB_X24_Y5_N28
<P><A NAME="R2L38">R2L38</A> = AMPP_FUNCTION(<A HREF="#R2L37">R2L37</A>, <A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --QB1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] at LCFF_X25_Y6_N17
<P><A NAME="QB1_identity_contrib_shift_reg[2]">QB1_identity_contrib_shift_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_identity_contrib_shift_reg[3]">QB1_identity_contrib_shift_reg[3]</A>, GND, <A HREF="#QB1L53">QB1L53</A>);


<P> --D1L11 is sld_hub:auto_hub|Mux0~0 at LCCOMB_X25_Y6_N6
<P><A NAME="D1L11">D1L11</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>, <A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>, <A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>);


<P> --QB1_identity_contrib_update_reg[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] at LCFF_X25_Y6_N11
<P><A NAME="QB1_identity_contrib_update_reg[3]">QB1_identity_contrib_update_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1_identity_contrib_shift_reg[3]">QB1_identity_contrib_shift_reg[3]</A>, GND, <A HREF="#QB1L60">QB1L60</A>);


<P> --D1L12 is sld_hub:auto_hub|Mux0~1 at LCCOMB_X25_Y6_N10
<P><A NAME="D1L12">D1L12</A> = AMPP_FUNCTION(<A HREF="#QB1_mixer_addr_reg[3]">QB1_mixer_addr_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[2]">QB1_mixer_addr_reg[2]</A>, <A HREF="#QB1_identity_contrib_update_reg[3]">QB1_identity_contrib_update_reg[3]</A>, <A HREF="#QB1_mixer_addr_reg[0]">QB1_mixer_addr_reg[0]</A>);


<P> --D1L13 is sld_hub:auto_hub|Mux0~2 at LCCOMB_X25_Y6_N0
<P><A NAME="D1L13">D1L13</A> = AMPP_FUNCTION(<A HREF="#D1L12">D1L12</A>, <A HREF="#QB1_mixer_addr_reg[1]">QB1_mixer_addr_reg[1]</A>);


<P> --QB1L22 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 at LCCOMB_X24_Y6_N4
<P><A NAME="QB1L22">QB1L22</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#QB1_design_hash_reg[3]">QB1_design_hash_reg[3]</A>, <A HREF="#A1L149">A1L149</A>, <A HREF="#QB1_virtual_dr_scan_reg">QB1_virtual_dr_scan_reg</A>);


<P> --QB1L38 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 at LCCOMB_X21_Y8_N24
<P><A NAME="QB1L38">QB1L38</A> = AMPP_FUNCTION(<A HREF="#A1L149">A1L149</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --R2L13 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|Mux0~0 at LCCOMB_X25_Y5_N26
<P><A NAME="R2L13">R2L13</A> = AMPP_FUNCTION(<A HREF="#R2_word_counter[1]">R2_word_counter[1]</A>, <A HREF="#R2_word_counter[0]">R2_word_counter[0]</A>, <A HREF="#R2_word_counter[3]">R2_word_counter[3]</A>, <A HREF="#R2_word_counter[2]">R2_word_counter[2]</A>);


<P> --R2L39 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7 at LCCOMB_X25_Y5_N30
<P><A NAME="R2L39">R2L39</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#R2L13">R2L13</A>, <A HREF="#R2_clear_signal">R2_clear_signal</A>, <A HREF="#R2_word_counter[4]">R2_word_counter[4]</A>);


<P> --R2L40 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8 at LCCOMB_X24_Y5_N20
<P><A NAME="R2L40">R2L40</A> = AMPP_FUNCTION(<A HREF="#R2_clear_signal">R2_clear_signal</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#A1L149">A1L149</A>, <A HREF="#R2L39">R2L39</A>);


<P> --QB1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] at LCFF_X25_Y6_N25
<P><A NAME="QB1_identity_contrib_shift_reg[3]">QB1_identity_contrib_shift_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#QB1L57">QB1L57</A>, <A HREF="#QB1L53">QB1L53</A>);


<P> --QB1L108 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 at LCCOMB_X25_Y8_N24
<P><A NAME="QB1L108">QB1L108</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[3]">QB1_jtag_ir_reg[3]</A>);


<P> --QB1L105 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 at LCCOMB_X25_Y8_N10
<P><A NAME="QB1L105">QB1L105</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[1]">QB1_jtag_ir_reg[1]</A>);





<P> --QB1L157 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell at LCCOMB_X14_Y10_N22
<P><A NAME="QB1L157">QB1L157</A> = AMPP_FUNCTION(<A HREF="#QB1_tdo">QB1_tdo</A>);


<P> --Z1_safe_q[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[0] at LCFF_X20_Y3_N15
<P><A NAME="Z1_safe_q[0]">Z1_safe_q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Z1_counter_comb_bita0">Z1_counter_comb_bita0</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#Z1L19">Z1L19</A>);


<P> --Z1_safe_q[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[2] at LCFF_X20_Y3_N19
<P><A NAME="Z1_safe_q[2]">Z1_safe_q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Z1_counter_comb_bita2">Z1_counter_comb_bita2</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#Z1L19">Z1L19</A>);


<P> --Z1_safe_q[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[4] at LCFF_X20_Y3_N23
<P><A NAME="Z1_safe_q[4]">Z1_safe_q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Z1_counter_comb_bita4">Z1_counter_comb_bita4</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#Z1L19">Z1L19</A>);


<P> --Z1_safe_q[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[3] at LCFF_X20_Y3_N21
<P><A NAME="Z1_safe_q[3]">Z1_safe_q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Z1_counter_comb_bita3">Z1_counter_comb_bita3</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#Z1L19">Z1L19</A>);


<P> --Z1_safe_q[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[1] at LCFF_X20_Y3_N17
<P><A NAME="Z1_safe_q[1]">Z1_safe_q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Z1_counter_comb_bita1">Z1_counter_comb_bita1</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#Z1L19">Z1L19</A>);


<P> --U1_modified_post_count[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] at LCFF_X19_Y6_N9
<P><A NAME="U1_modified_post_count[1]">U1_modified_post_count[1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L143">U1L143</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] at LCFF_X19_Y6_N11
<P><A NAME="U1_modified_post_count[2]">U1_modified_post_count[2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L146">U1L146</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] at LCFF_X19_Y6_N13
<P><A NAME="U1_modified_post_count[3]">U1_modified_post_count[3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L149">U1L149</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] at LCFF_X19_Y6_N15
<P><A NAME="U1_modified_post_count[4]">U1_modified_post_count[4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L152">U1L152</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] at LCFF_X19_Y6_N17
<P><A NAME="U1_modified_post_count[5]">U1_modified_post_count[5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L155">U1L155</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] at LCFF_X19_Y6_N19
<P><A NAME="U1_modified_post_count[6]">U1_modified_post_count[6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L158">U1L158</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] at LCFF_X19_Y6_N21
<P><A NAME="U1_modified_post_count[7]">U1_modified_post_count[7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L161">U1L161</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] at LCFF_X19_Y6_N23
<P><A NAME="U1_modified_post_count[8]">U1_modified_post_count[8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L164">U1L164</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] at LCFF_X19_Y6_N25
<P><A NAME="U1_modified_post_count[9]">U1_modified_post_count[9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L167">U1L167</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] at LCFF_X19_Y6_N27
<P><A NAME="U1_modified_post_count[10]">U1_modified_post_count[10]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L170">U1L170</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --Z1_counter_comb_bita0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita0 at LCCOMB_X20_Y3_N14
<P><A NAME="Z1_counter_comb_bita0">Z1_counter_comb_bita0</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[0]">Z1_safe_q[0]</A>, GND);

<P> --Z1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita0~COUT at LCCOMB_X20_Y3_N14
<P><A NAME="Z1L2">Z1L2</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[0]">Z1_safe_q[0]</A>);


<P> --Z1_counter_comb_bita1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita1 at LCCOMB_X20_Y3_N16
<P><A NAME="Z1_counter_comb_bita1">Z1_counter_comb_bita1</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[1]">Z1_safe_q[1]</A>, GND, <A HREF="#Z1L2">Z1L2</A>);

<P> --Z1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita1~COUT at LCCOMB_X20_Y3_N16
<P><A NAME="Z1L4">Z1L4</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[1]">Z1_safe_q[1]</A>, <A HREF="#Z1L2">Z1L2</A>);


<P> --Z1_counter_comb_bita2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita2 at LCCOMB_X20_Y3_N18
<P><A NAME="Z1_counter_comb_bita2">Z1_counter_comb_bita2</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[2]">Z1_safe_q[2]</A>, GND, <A HREF="#Z1L4">Z1L4</A>);

<P> --Z1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita2~COUT at LCCOMB_X20_Y3_N18
<P><A NAME="Z1L6">Z1L6</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[2]">Z1_safe_q[2]</A>, <A HREF="#Z1L4">Z1L4</A>);


<P> --Z1_counter_comb_bita3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita3 at LCCOMB_X20_Y3_N20
<P><A NAME="Z1_counter_comb_bita3">Z1_counter_comb_bita3</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[3]">Z1_safe_q[3]</A>, GND, <A HREF="#Z1L6">Z1L6</A>);

<P> --Z1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita3~COUT at LCCOMB_X20_Y3_N20
<P><A NAME="Z1L8">Z1L8</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[3]">Z1_safe_q[3]</A>, <A HREF="#Z1L6">Z1L6</A>);


<P> --Z1_counter_comb_bita4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita4 at LCCOMB_X20_Y3_N22
<P><A NAME="Z1_counter_comb_bita4">Z1_counter_comb_bita4</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[4]">Z1_safe_q[4]</A>, GND, <A HREF="#Z1L8">Z1L8</A>);

<P> --Z1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita4~COUT at LCCOMB_X20_Y3_N22
<P><A NAME="Z1L12">Z1L12</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[4]">Z1_safe_q[4]</A>, <A HREF="#Z1L8">Z1L8</A>);


<P> --Z1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_comb_bita4~0 at LCCOMB_X20_Y3_N24
<P><A NAME="Z1L10">Z1L10</A> = AMPP_FUNCTION(<A HREF="#Z1L12">Z1L12</A>);


<P> --U1L51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~0 at LCCOMB_X17_Y6_N4
<P><A NAME="U1L51">U1L51</A> = AMPP_FUNCTION(<A HREF="#U1_counter[0]">U1_counter[0]</A>, GND);

<P> --U1L52 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~1 at LCCOMB_X17_Y6_N4
<P><A NAME="U1L52">U1L52</A> = AMPP_FUNCTION(<A HREF="#U1_counter[0]">U1_counter[0]</A>);


<P> --U1L53 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2 at LCCOMB_X17_Y6_N6
<P><A NAME="U1L53">U1L53</A> = AMPP_FUNCTION(<A HREF="#U1_counter[1]">U1_counter[1]</A>, GND, <A HREF="#U1L52">U1L52</A>);

<P> --U1L54 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~3 at LCCOMB_X17_Y6_N6
<P><A NAME="U1L54">U1L54</A> = AMPP_FUNCTION(<A HREF="#U1_counter[1]">U1_counter[1]</A>, <A HREF="#U1L52">U1L52</A>);


<P> --U1L55 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~4 at LCCOMB_X17_Y6_N8
<P><A NAME="U1L55">U1L55</A> = AMPP_FUNCTION(<A HREF="#U1_counter[2]">U1_counter[2]</A>, GND, <A HREF="#U1L54">U1L54</A>);

<P> --U1L56 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~5 at LCCOMB_X17_Y6_N8
<P><A NAME="U1L56">U1L56</A> = AMPP_FUNCTION(<A HREF="#U1_counter[2]">U1_counter[2]</A>, <A HREF="#U1L54">U1L54</A>);


<P> --U1L57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~6 at LCCOMB_X17_Y6_N10
<P><A NAME="U1L57">U1L57</A> = AMPP_FUNCTION(<A HREF="#U1_counter[3]">U1_counter[3]</A>, GND, <A HREF="#U1L56">U1L56</A>);

<P> --U1L58 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~7 at LCCOMB_X17_Y6_N10
<P><A NAME="U1L58">U1L58</A> = AMPP_FUNCTION(<A HREF="#U1_counter[3]">U1_counter[3]</A>, <A HREF="#U1L56">U1L56</A>);


<P> --U1L59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~8 at LCCOMB_X17_Y6_N12
<P><A NAME="U1L59">U1L59</A> = AMPP_FUNCTION(<A HREF="#U1_counter[4]">U1_counter[4]</A>, GND, <A HREF="#U1L58">U1L58</A>);

<P> --U1L60 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~9 at LCCOMB_X17_Y6_N12
<P><A NAME="U1L60">U1L60</A> = AMPP_FUNCTION(<A HREF="#U1_counter[4]">U1_counter[4]</A>, <A HREF="#U1L58">U1L58</A>);


<P> --U1L61 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~10 at LCCOMB_X17_Y6_N14
<P><A NAME="U1L61">U1L61</A> = AMPP_FUNCTION(<A HREF="#U1_counter[5]">U1_counter[5]</A>, GND, <A HREF="#U1L60">U1L60</A>);

<P> --U1L62 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~11 at LCCOMB_X17_Y6_N14
<P><A NAME="U1L62">U1L62</A> = AMPP_FUNCTION(<A HREF="#U1_counter[5]">U1_counter[5]</A>, <A HREF="#U1L60">U1L60</A>);


<P> --U1L63 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~12 at LCCOMB_X17_Y6_N16
<P><A NAME="U1L63">U1L63</A> = AMPP_FUNCTION(<A HREF="#U1_counter[6]">U1_counter[6]</A>, GND, <A HREF="#U1L62">U1L62</A>);

<P> --U1L64 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~13 at LCCOMB_X17_Y6_N16
<P><A NAME="U1L64">U1L64</A> = AMPP_FUNCTION(<A HREF="#U1_counter[6]">U1_counter[6]</A>, <A HREF="#U1L62">U1L62</A>);


<P> --U1L65 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~14 at LCCOMB_X17_Y6_N18
<P><A NAME="U1L65">U1L65</A> = AMPP_FUNCTION(<A HREF="#U1_counter[7]">U1_counter[7]</A>, GND, <A HREF="#U1L64">U1L64</A>);

<P> --U1L66 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~15 at LCCOMB_X17_Y6_N18
<P><A NAME="U1L66">U1L66</A> = AMPP_FUNCTION(<A HREF="#U1_counter[7]">U1_counter[7]</A>, <A HREF="#U1L64">U1L64</A>);


<P> --U1L67 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~16 at LCCOMB_X17_Y6_N20
<P><A NAME="U1L67">U1L67</A> = AMPP_FUNCTION(<A HREF="#U1_counter[8]">U1_counter[8]</A>, GND, <A HREF="#U1L66">U1L66</A>);

<P> --U1L68 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~17 at LCCOMB_X17_Y6_N20
<P><A NAME="U1L68">U1L68</A> = AMPP_FUNCTION(<A HREF="#U1_counter[8]">U1_counter[8]</A>, <A HREF="#U1L66">U1L66</A>);


<P> --U1L69 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~18 at LCCOMB_X17_Y6_N22
<P><A NAME="U1L69">U1L69</A> = AMPP_FUNCTION(<A HREF="#U1_counter[9]">U1_counter[9]</A>, GND, <A HREF="#U1L68">U1L68</A>);

<P> --U1L70 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~19 at LCCOMB_X17_Y6_N22
<P><A NAME="U1L70">U1L70</A> = AMPP_FUNCTION(<A HREF="#U1_counter[9]">U1_counter[9]</A>, <A HREF="#U1L68">U1L68</A>);


<P> --U1L71 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~20 at LCCOMB_X17_Y6_N24
<P><A NAME="U1L71">U1L71</A> = AMPP_FUNCTION(<A HREF="#U1_counter[10]">U1_counter[10]</A>, <A HREF="#U1L70">U1L70</A>);


<P> --U1L143 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~10 at LCCOMB_X19_Y6_N8
<P><A NAME="U1L143">U1L143</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[0]">T4_dffs[0]</A>, <A HREF="#T4_dffs[1]">T4_dffs[1]</A>, GND);

<P> --U1L144 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~11 at LCCOMB_X19_Y6_N8
<P><A NAME="U1L144">U1L144</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[0]">T4_dffs[0]</A>, <A HREF="#T4_dffs[1]">T4_dffs[1]</A>);


<P> --U1L146 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]~12 at LCCOMB_X19_Y6_N10
<P><A NAME="U1L146">U1L146</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[2]">T4_dffs[2]</A>, GND, <A HREF="#U1L144">U1L144</A>);

<P> --U1L147 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]~13 at LCCOMB_X19_Y6_N10
<P><A NAME="U1L147">U1L147</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[2]">T4_dffs[2]</A>, <A HREF="#U1L144">U1L144</A>);


<P> --U1L149 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]~14 at LCCOMB_X19_Y6_N12
<P><A NAME="U1L149">U1L149</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[3]">T4_dffs[3]</A>, GND, <A HREF="#U1L147">U1L147</A>);

<P> --U1L150 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]~15 at LCCOMB_X19_Y6_N12
<P><A NAME="U1L150">U1L150</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[3]">T4_dffs[3]</A>, <A HREF="#U1L147">U1L147</A>);


<P> --U1L152 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~16 at LCCOMB_X19_Y6_N14
<P><A NAME="U1L152">U1L152</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[4]">T4_dffs[4]</A>, GND, <A HREF="#U1L150">U1L150</A>);

<P> --U1L153 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~17 at LCCOMB_X19_Y6_N14
<P><A NAME="U1L153">U1L153</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[4]">T4_dffs[4]</A>, <A HREF="#U1L150">U1L150</A>);


<P> --U1L155 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~18 at LCCOMB_X19_Y6_N16
<P><A NAME="U1L155">U1L155</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[5]">T4_dffs[5]</A>, GND, <A HREF="#U1L153">U1L153</A>);

<P> --U1L156 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~19 at LCCOMB_X19_Y6_N16
<P><A NAME="U1L156">U1L156</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[5]">T4_dffs[5]</A>, <A HREF="#U1L153">U1L153</A>);


<P> --U1L158 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]~20 at LCCOMB_X19_Y6_N18
<P><A NAME="U1L158">U1L158</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[6]">T4_dffs[6]</A>, GND, <A HREF="#U1L156">U1L156</A>);

<P> --U1L159 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]~21 at LCCOMB_X19_Y6_N18
<P><A NAME="U1L159">U1L159</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[6]">T4_dffs[6]</A>, <A HREF="#U1L156">U1L156</A>);


<P> --U1L161 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]~22 at LCCOMB_X19_Y6_N20
<P><A NAME="U1L161">U1L161</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[7]">T4_dffs[7]</A>, GND, <A HREF="#U1L159">U1L159</A>);

<P> --U1L162 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]~23 at LCCOMB_X19_Y6_N20
<P><A NAME="U1L162">U1L162</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[7]">T4_dffs[7]</A>, <A HREF="#U1L159">U1L159</A>);


<P> --U1L164 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]~24 at LCCOMB_X19_Y6_N22
<P><A NAME="U1L164">U1L164</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[8]">T4_dffs[8]</A>, GND, <A HREF="#U1L162">U1L162</A>);

<P> --U1L165 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]~25 at LCCOMB_X19_Y6_N22
<P><A NAME="U1L165">U1L165</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[8]">T4_dffs[8]</A>, <A HREF="#U1L162">U1L162</A>);


<P> --U1L167 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]~26 at LCCOMB_X19_Y6_N24
<P><A NAME="U1L167">U1L167</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[9]">T4_dffs[9]</A>, GND, <A HREF="#U1L165">U1L165</A>);

<P> --U1L168 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]~27 at LCCOMB_X19_Y6_N24
<P><A NAME="U1L168">U1L168</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[9]">T4_dffs[9]</A>, <A HREF="#U1L165">U1L165</A>);


<P> --U1L170 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]~28 at LCCOMB_X19_Y6_N26
<P><A NAME="U1L170">U1L170</A> = AMPP_FUNCTION(<A HREF="#U1L168">U1L168</A>);


<P> --BB1_safe_q[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] at LCFF_X21_Y7_N21
<P><A NAME="BB1_safe_q[0]">BB1_safe_q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#BB1_counter_comb_bita0">BB1_counter_comb_bita0</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#BB1L8">BB1L8</A>, <A HREF="#N1L5">N1L5</A>);


<P> --U1L31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0 at LCCOMB_X18_Y5_N10
<P><A NAME="U1L31">U1L31</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[0]">U1_\buffer_manager:next_address[0]</A>, GND);

<P> --U1L32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~1 at LCCOMB_X18_Y5_N10
<P><A NAME="U1L32">U1L32</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[0]">U1_\buffer_manager:next_address[0]</A>);


<P> --BB1_counter_comb_bita0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_comb_bita0 at LCCOMB_X21_Y7_N20
<P><A NAME="BB1_counter_comb_bita0">BB1_counter_comb_bita0</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[0]">BB1_safe_q[0]</A>, GND);

<P> --BB1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_comb_bita0~COUT at LCCOMB_X21_Y7_N20
<P><A NAME="BB1L4">BB1L4</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[0]">BB1_safe_q[0]</A>);


<P> --BB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_comb_bita0~0 at LCCOMB_X21_Y7_N22
<P><A NAME="BB1L2">BB1L2</A> = AMPP_FUNCTION(<A HREF="#BB1L4">BB1L4</A>);


<P> --U1L33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2 at LCCOMB_X18_Y5_N12
<P><A NAME="U1L33">U1L33</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[1]">U1_\buffer_manager:next_address[1]</A>, GND, <A HREF="#U1L32">U1L32</A>);

<P> --U1L34 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~3 at LCCOMB_X18_Y5_N12
<P><A NAME="U1L34">U1L34</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[1]">U1_\buffer_manager:next_address[1]</A>, <A HREF="#U1L32">U1L32</A>);


<P> --U1L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4 at LCCOMB_X18_Y5_N14
<P><A NAME="U1L35">U1L35</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[2]">U1_\buffer_manager:next_address[2]</A>, GND, <A HREF="#U1L34">U1L34</A>);

<P> --U1L36 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~5 at LCCOMB_X18_Y5_N14
<P><A NAME="U1L36">U1L36</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[2]">U1_\buffer_manager:next_address[2]</A>, <A HREF="#U1L34">U1L34</A>);


<P> --U1L37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6 at LCCOMB_X18_Y5_N16
<P><A NAME="U1L37">U1L37</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[3]">U1_\buffer_manager:next_address[3]</A>, GND, <A HREF="#U1L36">U1L36</A>);

<P> --U1L38 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~7 at LCCOMB_X18_Y5_N16
<P><A NAME="U1L38">U1L38</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[3]">U1_\buffer_manager:next_address[3]</A>, <A HREF="#U1L36">U1L36</A>);


<P> --U1L39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8 at LCCOMB_X18_Y5_N18
<P><A NAME="U1L39">U1L39</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[4]">U1_\buffer_manager:next_address[4]</A>, GND, <A HREF="#U1L38">U1L38</A>);

<P> --U1L40 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~9 at LCCOMB_X18_Y5_N18
<P><A NAME="U1L40">U1L40</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[4]">U1_\buffer_manager:next_address[4]</A>, <A HREF="#U1L38">U1L38</A>);


<P> --U1L41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10 at LCCOMB_X18_Y5_N20
<P><A NAME="U1L41">U1L41</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[5]">U1_\buffer_manager:next_address[5]</A>, GND, <A HREF="#U1L40">U1L40</A>);

<P> --U1L42 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~11 at LCCOMB_X18_Y5_N20
<P><A NAME="U1L42">U1L42</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[5]">U1_\buffer_manager:next_address[5]</A>, <A HREF="#U1L40">U1L40</A>);


<P> --U1L43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12 at LCCOMB_X18_Y5_N22
<P><A NAME="U1L43">U1L43</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[6]">U1_\buffer_manager:next_address[6]</A>, GND, <A HREF="#U1L42">U1L42</A>);

<P> --U1L44 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~13 at LCCOMB_X18_Y5_N22
<P><A NAME="U1L44">U1L44</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[6]">U1_\buffer_manager:next_address[6]</A>, <A HREF="#U1L42">U1L42</A>);


<P> --U1L45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14 at LCCOMB_X18_Y5_N24
<P><A NAME="U1L45">U1L45</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[7]">U1_\buffer_manager:next_address[7]</A>, GND, <A HREF="#U1L44">U1L44</A>);

<P> --U1L46 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~15 at LCCOMB_X18_Y5_N24
<P><A NAME="U1L46">U1L46</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[7]">U1_\buffer_manager:next_address[7]</A>, <A HREF="#U1L44">U1L44</A>);


<P> --U1L47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16 at LCCOMB_X18_Y5_N26
<P><A NAME="U1L47">U1L47</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[8]">U1_\buffer_manager:next_address[8]</A>, GND, <A HREF="#U1L46">U1L46</A>);

<P> --U1L48 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~17 at LCCOMB_X18_Y5_N26
<P><A NAME="U1L48">U1L48</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[8]">U1_\buffer_manager:next_address[8]</A>, <A HREF="#U1L46">U1L46</A>);


<P> --U1L49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18 at LCCOMB_X18_Y5_N28
<P><A NAME="U1L49">U1L49</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[9]">U1_\buffer_manager:next_address[9]</A>, <A HREF="#U1L48">U1L48</A>);


<P> --JB1_ram_block2a0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0 at M4K_X23_Y6
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a0">JB1_ram_block2a0</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][0]">M1_acq_data_in_pipe_reg[3][0]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][1]">M1_acq_data_in_pipe_reg[3][1]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][2]">M1_acq_data_in_pipe_reg[3][2]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][3]">M1_acq_data_in_pipe_reg[3][3]</A>);

<P> --JB1_ram_block2a3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3 at M4K_X23_Y6
<P><A NAME="JB1_ram_block2a3">JB1_ram_block2a3</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][0]">M1_acq_data_in_pipe_reg[3][0]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][1]">M1_acq_data_in_pipe_reg[3][1]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][2]">M1_acq_data_in_pipe_reg[3][2]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][3]">M1_acq_data_in_pipe_reg[3][3]</A>);

<P> --JB1_ram_block2a2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2 at M4K_X23_Y6
<P><A NAME="JB1_ram_block2a2">JB1_ram_block2a2</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][0]">M1_acq_data_in_pipe_reg[3][0]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][1]">M1_acq_data_in_pipe_reg[3][1]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][2]">M1_acq_data_in_pipe_reg[3][2]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][3]">M1_acq_data_in_pipe_reg[3][3]</A>);

<P> --JB1_ram_block2a1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1 at M4K_X23_Y6
<P><A NAME="JB1_ram_block2a1">JB1_ram_block2a1</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][0]">M1_acq_data_in_pipe_reg[3][0]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][1]">M1_acq_data_in_pipe_reg[3][1]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][2]">M1_acq_data_in_pipe_reg[3][2]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][3]">M1_acq_data_in_pipe_reg[3][3]</A>);


<P> --W1_safe_q[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|safe_q[0] at LCFF_X20_Y1_N15
<P><A NAME="W1_safe_q[0]">W1_safe_q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#W1_counter_comb_bita0">W1_counter_comb_bita0</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#W1L25">W1L25</A>);


<P> --W1_safe_q[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|safe_q[6] at LCFF_X20_Y1_N27
<P><A NAME="W1_safe_q[6]">W1_safe_q[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#W1_counter_comb_bita6">W1_counter_comb_bita6</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#W1L25">W1L25</A>);


<P> --W1_safe_q[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|safe_q[3] at LCFF_X20_Y1_N21
<P><A NAME="W1_safe_q[3]">W1_safe_q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#W1_counter_comb_bita3">W1_counter_comb_bita3</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#W1L25">W1L25</A>);


<P> --W1_safe_q[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|safe_q[5] at LCFF_X20_Y1_N25
<P><A NAME="W1_safe_q[5]">W1_safe_q[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#W1_counter_comb_bita5">W1_counter_comb_bita5</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#W1L25">W1L25</A>);


<P> --W1_safe_q[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|safe_q[4] at LCFF_X20_Y1_N23
<P><A NAME="W1_safe_q[4]">W1_safe_q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#W1_counter_comb_bita4">W1_counter_comb_bita4</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#W1L25">W1L25</A>);


<P> --W1_safe_q[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|safe_q[2] at LCFF_X20_Y1_N19
<P><A NAME="W1_safe_q[2]">W1_safe_q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#W1_counter_comb_bita2">W1_counter_comb_bita2</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#W1L25">W1L25</A>);


<P> --W1_safe_q[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|safe_q[1] at LCFF_X20_Y1_N17
<P><A NAME="W1_safe_q[1]">W1_safe_q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#W1_counter_comb_bita1">W1_counter_comb_bita1</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#W1L25">W1L25</A>);


<P> --Y1_safe_q[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[0] at LCFF_X21_Y1_N13
<P><A NAME="Y1_safe_q[0]">Y1_safe_q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita0">Y1_counter_comb_bita0</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --Y1_safe_q[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] at LCFF_X21_Y1_N15
<P><A NAME="Y1_safe_q[1]">Y1_safe_q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita1">Y1_counter_comb_bita1</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --Y1_safe_q[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[2] at LCFF_X21_Y1_N17
<P><A NAME="Y1_safe_q[2]">Y1_safe_q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita2">Y1_counter_comb_bita2</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --Y1_safe_q[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] at LCFF_X21_Y1_N19
<P><A NAME="Y1_safe_q[3]">Y1_safe_q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita3">Y1_counter_comb_bita3</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --Y1_safe_q[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] at LCFF_X21_Y1_N21
<P><A NAME="Y1_safe_q[4]">Y1_safe_q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita4">Y1_counter_comb_bita4</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --Y1_safe_q[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] at LCFF_X21_Y1_N23
<P><A NAME="Y1_safe_q[5]">Y1_safe_q[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita5">Y1_counter_comb_bita5</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --Y1_safe_q[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] at LCFF_X21_Y1_N25
<P><A NAME="Y1_safe_q[6]">Y1_safe_q[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita6">Y1_counter_comb_bita6</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --Y1_safe_q[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] at LCFF_X21_Y1_N27
<P><A NAME="Y1_safe_q[7]">Y1_safe_q[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita7">Y1_counter_comb_bita7</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --Y1_safe_q[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] at LCFF_X21_Y1_N29
<P><A NAME="Y1_safe_q[8]">Y1_safe_q[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita8">Y1_counter_comb_bita8</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --Y1_safe_q[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] at LCFF_X21_Y1_N31
<P><A NAME="Y1_safe_q[9]">Y1_safe_q[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#Y1_counter_comb_bita9">Y1_counter_comb_bita9</A>, <A HREF="#B1L664">B1L664</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A>);


<P> --W1_counter_comb_bita0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita0 at LCCOMB_X20_Y1_N14
<P><A NAME="W1_counter_comb_bita0">W1_counter_comb_bita0</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[0]">W1_safe_q[0]</A>, GND);

<P> --W1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita0~COUT at LCCOMB_X20_Y1_N14
<P><A NAME="W1L2">W1L2</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[0]">W1_safe_q[0]</A>);


<P> --W1_counter_comb_bita1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita1 at LCCOMB_X20_Y1_N16
<P><A NAME="W1_counter_comb_bita1">W1_counter_comb_bita1</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[1]">W1_safe_q[1]</A>, GND, <A HREF="#W1L2">W1L2</A>);

<P> --W1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita1~COUT at LCCOMB_X20_Y1_N16
<P><A NAME="W1L4">W1L4</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[1]">W1_safe_q[1]</A>, <A HREF="#W1L2">W1L2</A>);


<P> --W1_counter_comb_bita2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita2 at LCCOMB_X20_Y1_N18
<P><A NAME="W1_counter_comb_bita2">W1_counter_comb_bita2</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[2]">W1_safe_q[2]</A>, GND, <A HREF="#W1L4">W1L4</A>);

<P> --W1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita2~COUT at LCCOMB_X20_Y1_N18
<P><A NAME="W1L6">W1L6</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[2]">W1_safe_q[2]</A>, <A HREF="#W1L4">W1L4</A>);


<P> --W1_counter_comb_bita3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita3 at LCCOMB_X20_Y1_N20
<P><A NAME="W1_counter_comb_bita3">W1_counter_comb_bita3</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[3]">W1_safe_q[3]</A>, GND, <A HREF="#W1L6">W1L6</A>);

<P> --W1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita3~COUT at LCCOMB_X20_Y1_N20
<P><A NAME="W1L8">W1L8</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[3]">W1_safe_q[3]</A>, <A HREF="#W1L6">W1L6</A>);


<P> --W1_counter_comb_bita4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita4 at LCCOMB_X20_Y1_N22
<P><A NAME="W1_counter_comb_bita4">W1_counter_comb_bita4</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[4]">W1_safe_q[4]</A>, GND, <A HREF="#W1L8">W1L8</A>);

<P> --W1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita4~COUT at LCCOMB_X20_Y1_N22
<P><A NAME="W1L10">W1L10</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[4]">W1_safe_q[4]</A>, <A HREF="#W1L8">W1L8</A>);


<P> --W1_counter_comb_bita5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita5 at LCCOMB_X20_Y1_N24
<P><A NAME="W1_counter_comb_bita5">W1_counter_comb_bita5</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[5]">W1_safe_q[5]</A>, GND, <A HREF="#W1L10">W1L10</A>);

<P> --W1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita5~COUT at LCCOMB_X20_Y1_N24
<P><A NAME="W1L12">W1L12</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[5]">W1_safe_q[5]</A>, <A HREF="#W1L10">W1L10</A>);


<P> --W1_counter_comb_bita6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita6 at LCCOMB_X20_Y1_N26
<P><A NAME="W1_counter_comb_bita6">W1_counter_comb_bita6</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[6]">W1_safe_q[6]</A>, GND, <A HREF="#W1L12">W1L12</A>);

<P> --W1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita6~COUT at LCCOMB_X20_Y1_N26
<P><A NAME="W1L16">W1L16</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[6]">W1_safe_q[6]</A>, <A HREF="#W1L12">W1L12</A>);


<P> --W1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_comb_bita6~0 at LCCOMB_X20_Y1_N28
<P><A NAME="W1L14">W1L14</A> = AMPP_FUNCTION(<A HREF="#W1L16">W1L16</A>);


<P> --Y1_counter_comb_bita0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita0 at LCCOMB_X21_Y1_N12
<P><A NAME="Y1_counter_comb_bita0">Y1_counter_comb_bita0</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, GND);

<P> --Y1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita0~COUT at LCCOMB_X21_Y1_N12
<P><A NAME="Y1L2">Y1L2</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>);


<P> --Y1_counter_comb_bita1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita1 at LCCOMB_X21_Y1_N14
<P><A NAME="Y1_counter_comb_bita1">Y1_counter_comb_bita1</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, GND, <A HREF="#Y1L2">Y1L2</A>);

<P> --Y1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita1~COUT at LCCOMB_X21_Y1_N14
<P><A NAME="Y1L4">Y1L4</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1L2">Y1L2</A>);


<P> --Y1_counter_comb_bita2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita2 at LCCOMB_X21_Y1_N16
<P><A NAME="Y1_counter_comb_bita2">Y1_counter_comb_bita2</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, GND, <A HREF="#Y1L4">Y1L4</A>);

<P> --Y1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita2~COUT at LCCOMB_X21_Y1_N16
<P><A NAME="Y1L6">Y1L6</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1L4">Y1L4</A>);


<P> --Y1_counter_comb_bita3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita3 at LCCOMB_X21_Y1_N18
<P><A NAME="Y1_counter_comb_bita3">Y1_counter_comb_bita3</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, GND, <A HREF="#Y1L6">Y1L6</A>);

<P> --Y1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita3~COUT at LCCOMB_X21_Y1_N18
<P><A NAME="Y1L8">Y1L8</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1L6">Y1L6</A>);


<P> --Y1_counter_comb_bita4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita4 at LCCOMB_X21_Y1_N20
<P><A NAME="Y1_counter_comb_bita4">Y1_counter_comb_bita4</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, GND, <A HREF="#Y1L8">Y1L8</A>);

<P> --Y1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita4~COUT at LCCOMB_X21_Y1_N20
<P><A NAME="Y1L10">Y1L10</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1L8">Y1L8</A>);


<P> --Y1_counter_comb_bita5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita5 at LCCOMB_X21_Y1_N22
<P><A NAME="Y1_counter_comb_bita5">Y1_counter_comb_bita5</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, GND, <A HREF="#Y1L10">Y1L10</A>);

<P> --Y1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita5~COUT at LCCOMB_X21_Y1_N22
<P><A NAME="Y1L12">Y1L12</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1L10">Y1L10</A>);


<P> --Y1_counter_comb_bita6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita6 at LCCOMB_X21_Y1_N24
<P><A NAME="Y1_counter_comb_bita6">Y1_counter_comb_bita6</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, GND, <A HREF="#Y1L12">Y1L12</A>);

<P> --Y1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita6~COUT at LCCOMB_X21_Y1_N24
<P><A NAME="Y1L14">Y1L14</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1L12">Y1L12</A>);


<P> --Y1_counter_comb_bita7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita7 at LCCOMB_X21_Y1_N26
<P><A NAME="Y1_counter_comb_bita7">Y1_counter_comb_bita7</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, GND, <A HREF="#Y1L14">Y1L14</A>);

<P> --Y1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita7~COUT at LCCOMB_X21_Y1_N26
<P><A NAME="Y1L16">Y1L16</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1L14">Y1L14</A>);


<P> --Y1_counter_comb_bita8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita8 at LCCOMB_X21_Y1_N28
<P><A NAME="Y1_counter_comb_bita8">Y1_counter_comb_bita8</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, GND, <A HREF="#Y1L16">Y1L16</A>);

<P> --Y1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita8~COUT at LCCOMB_X21_Y1_N28
<P><A NAME="Y1L18">Y1L18</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1L16">Y1L16</A>);


<P> --Y1_counter_comb_bita9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|counter_comb_bita9 at LCCOMB_X21_Y1_N30
<P><A NAME="Y1_counter_comb_bita9">Y1_counter_comb_bita9</A> = AMPP_FUNCTION(<A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#Y1L18">Y1L18</A>);


<P> --JB1_ram_block2a4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a4 at M4K_X23_Y7
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a4">JB1_ram_block2a4</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][4]">M1_acq_data_in_pipe_reg[3][4]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][5]">M1_acq_data_in_pipe_reg[3][5]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][6]">M1_acq_data_in_pipe_reg[3][6]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][7]">M1_acq_data_in_pipe_reg[3][7]</A>);

<P> --JB1_ram_block2a7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a7 at M4K_X23_Y7
<P><A NAME="JB1_ram_block2a7">JB1_ram_block2a7</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][4]">M1_acq_data_in_pipe_reg[3][4]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][5]">M1_acq_data_in_pipe_reg[3][5]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][6]">M1_acq_data_in_pipe_reg[3][6]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][7]">M1_acq_data_in_pipe_reg[3][7]</A>);

<P> --JB1_ram_block2a6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a6 at M4K_X23_Y7
<P><A NAME="JB1_ram_block2a6">JB1_ram_block2a6</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][4]">M1_acq_data_in_pipe_reg[3][4]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][5]">M1_acq_data_in_pipe_reg[3][5]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][6]">M1_acq_data_in_pipe_reg[3][6]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][7]">M1_acq_data_in_pipe_reg[3][7]</A>);

<P> --JB1_ram_block2a5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a5 at M4K_X23_Y7
<P><A NAME="JB1_ram_block2a5">JB1_ram_block2a5</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][4]">M1_acq_data_in_pipe_reg[3][4]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][5]">M1_acq_data_in_pipe_reg[3][5]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][6]">M1_acq_data_in_pipe_reg[3][6]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][7]">M1_acq_data_in_pipe_reg[3][7]</A>);


<P> --JB1_ram_block2a8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8 at M4K_X23_Y10
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a8">JB1_ram_block2a8</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][8]">M1_acq_data_in_pipe_reg[3][8]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][9]">M1_acq_data_in_pipe_reg[3][9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][10]">M1_acq_data_in_pipe_reg[3][10]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][11]">M1_acq_data_in_pipe_reg[3][11]</A>);

<P> --JB1_ram_block2a11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a11 at M4K_X23_Y10
<P><A NAME="JB1_ram_block2a11">JB1_ram_block2a11</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][8]">M1_acq_data_in_pipe_reg[3][8]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][9]">M1_acq_data_in_pipe_reg[3][9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][10]">M1_acq_data_in_pipe_reg[3][10]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][11]">M1_acq_data_in_pipe_reg[3][11]</A>);

<P> --JB1_ram_block2a10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a10 at M4K_X23_Y10
<P><A NAME="JB1_ram_block2a10">JB1_ram_block2a10</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][8]">M1_acq_data_in_pipe_reg[3][8]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][9]">M1_acq_data_in_pipe_reg[3][9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][10]">M1_acq_data_in_pipe_reg[3][10]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][11]">M1_acq_data_in_pipe_reg[3][11]</A>);

<P> --JB1_ram_block2a9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a9 at M4K_X23_Y10
<P><A NAME="JB1_ram_block2a9">JB1_ram_block2a9</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][8]">M1_acq_data_in_pipe_reg[3][8]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][9]">M1_acq_data_in_pipe_reg[3][9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][10]">M1_acq_data_in_pipe_reg[3][10]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][11]">M1_acq_data_in_pipe_reg[3][11]</A>);


<P> --JB1_ram_block2a12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12 at M4K_X23_Y9
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a12">JB1_ram_block2a12</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][12]">M1_acq_data_in_pipe_reg[3][12]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][13]">M1_acq_data_in_pipe_reg[3][13]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][14]">M1_acq_data_in_pipe_reg[3][14]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][15]">M1_acq_data_in_pipe_reg[3][15]</A>);

<P> --JB1_ram_block2a15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15 at M4K_X23_Y9
<P><A NAME="JB1_ram_block2a15">JB1_ram_block2a15</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][12]">M1_acq_data_in_pipe_reg[3][12]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][13]">M1_acq_data_in_pipe_reg[3][13]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][14]">M1_acq_data_in_pipe_reg[3][14]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][15]">M1_acq_data_in_pipe_reg[3][15]</A>);

<P> --JB1_ram_block2a14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a14 at M4K_X23_Y9
<P><A NAME="JB1_ram_block2a14">JB1_ram_block2a14</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][12]">M1_acq_data_in_pipe_reg[3][12]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][13]">M1_acq_data_in_pipe_reg[3][13]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][14]">M1_acq_data_in_pipe_reg[3][14]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][15]">M1_acq_data_in_pipe_reg[3][15]</A>);

<P> --JB1_ram_block2a13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13 at M4K_X23_Y9
<P><A NAME="JB1_ram_block2a13">JB1_ram_block2a13</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][12]">M1_acq_data_in_pipe_reg[3][12]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][13]">M1_acq_data_in_pipe_reg[3][13]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][14]">M1_acq_data_in_pipe_reg[3][14]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][15]">M1_acq_data_in_pipe_reg[3][15]</A>);


<P> --JB1_ram_block2a16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16 at M4K_X11_Y7
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a16">JB1_ram_block2a16</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][16]">M1_acq_data_in_pipe_reg[3][16]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][17]">M1_acq_data_in_pipe_reg[3][17]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][18]">M1_acq_data_in_pipe_reg[3][18]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][19]">M1_acq_data_in_pipe_reg[3][19]</A>);

<P> --JB1_ram_block2a19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19 at M4K_X11_Y7
<P><A NAME="JB1_ram_block2a19">JB1_ram_block2a19</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][16]">M1_acq_data_in_pipe_reg[3][16]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][17]">M1_acq_data_in_pipe_reg[3][17]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][18]">M1_acq_data_in_pipe_reg[3][18]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][19]">M1_acq_data_in_pipe_reg[3][19]</A>);

<P> --JB1_ram_block2a18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a18 at M4K_X11_Y7
<P><A NAME="JB1_ram_block2a18">JB1_ram_block2a18</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][16]">M1_acq_data_in_pipe_reg[3][16]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][17]">M1_acq_data_in_pipe_reg[3][17]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][18]">M1_acq_data_in_pipe_reg[3][18]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][19]">M1_acq_data_in_pipe_reg[3][19]</A>);

<P> --JB1_ram_block2a17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17 at M4K_X11_Y7
<P><A NAME="JB1_ram_block2a17">JB1_ram_block2a17</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][16]">M1_acq_data_in_pipe_reg[3][16]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][17]">M1_acq_data_in_pipe_reg[3][17]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][18]">M1_acq_data_in_pipe_reg[3][18]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][19]">M1_acq_data_in_pipe_reg[3][19]</A>);


<P> --JB1_ram_block2a20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a20 at M4K_X11_Y6
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a20">JB1_ram_block2a20</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][20]">M1_acq_data_in_pipe_reg[3][20]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][21]">M1_acq_data_in_pipe_reg[3][21]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][22]">M1_acq_data_in_pipe_reg[3][22]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][23]">M1_acq_data_in_pipe_reg[3][23]</A>);

<P> --JB1_ram_block2a23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a23 at M4K_X11_Y6
<P><A NAME="JB1_ram_block2a23">JB1_ram_block2a23</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][20]">M1_acq_data_in_pipe_reg[3][20]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][21]">M1_acq_data_in_pipe_reg[3][21]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][22]">M1_acq_data_in_pipe_reg[3][22]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][23]">M1_acq_data_in_pipe_reg[3][23]</A>);

<P> --JB1_ram_block2a22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22 at M4K_X11_Y6
<P><A NAME="JB1_ram_block2a22">JB1_ram_block2a22</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][20]">M1_acq_data_in_pipe_reg[3][20]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][21]">M1_acq_data_in_pipe_reg[3][21]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][22]">M1_acq_data_in_pipe_reg[3][22]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][23]">M1_acq_data_in_pipe_reg[3][23]</A>);

<P> --JB1_ram_block2a21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21 at M4K_X11_Y6
<P><A NAME="JB1_ram_block2a21">JB1_ram_block2a21</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][20]">M1_acq_data_in_pipe_reg[3][20]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][21]">M1_acq_data_in_pipe_reg[3][21]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][22]">M1_acq_data_in_pipe_reg[3][22]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][23]">M1_acq_data_in_pipe_reg[3][23]</A>);


<P> --JB1_ram_block2a24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a24 at M4K_X11_Y3
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a24">JB1_ram_block2a24</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][24]">M1_acq_data_in_pipe_reg[3][24]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][25]">M1_acq_data_in_pipe_reg[3][25]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][26]">M1_acq_data_in_pipe_reg[3][26]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][27]">M1_acq_data_in_pipe_reg[3][27]</A>);

<P> --JB1_ram_block2a27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a27 at M4K_X11_Y3
<P><A NAME="JB1_ram_block2a27">JB1_ram_block2a27</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][24]">M1_acq_data_in_pipe_reg[3][24]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][25]">M1_acq_data_in_pipe_reg[3][25]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][26]">M1_acq_data_in_pipe_reg[3][26]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][27]">M1_acq_data_in_pipe_reg[3][27]</A>);

<P> --JB1_ram_block2a26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a26 at M4K_X11_Y3
<P><A NAME="JB1_ram_block2a26">JB1_ram_block2a26</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][24]">M1_acq_data_in_pipe_reg[3][24]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][25]">M1_acq_data_in_pipe_reg[3][25]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][26]">M1_acq_data_in_pipe_reg[3][26]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][27]">M1_acq_data_in_pipe_reg[3][27]</A>);

<P> --JB1_ram_block2a25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a25 at M4K_X11_Y3
<P><A NAME="JB1_ram_block2a25">JB1_ram_block2a25</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][24]">M1_acq_data_in_pipe_reg[3][24]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][25]">M1_acq_data_in_pipe_reg[3][25]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][26]">M1_acq_data_in_pipe_reg[3][26]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][27]">M1_acq_data_in_pipe_reg[3][27]</A>);


<P> --JB1_ram_block2a28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a28 at M4K_X11_Y5
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a28">JB1_ram_block2a28</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][28]">M1_acq_data_in_pipe_reg[3][28]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][29]">M1_acq_data_in_pipe_reg[3][29]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][30]">M1_acq_data_in_pipe_reg[3][30]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][31]">M1_acq_data_in_pipe_reg[3][31]</A>);

<P> --JB1_ram_block2a31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a31 at M4K_X11_Y5
<P><A NAME="JB1_ram_block2a31">JB1_ram_block2a31</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][28]">M1_acq_data_in_pipe_reg[3][28]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][29]">M1_acq_data_in_pipe_reg[3][29]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][30]">M1_acq_data_in_pipe_reg[3][30]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][31]">M1_acq_data_in_pipe_reg[3][31]</A>);

<P> --JB1_ram_block2a30 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a30 at M4K_X11_Y5
<P><A NAME="JB1_ram_block2a30">JB1_ram_block2a30</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][28]">M1_acq_data_in_pipe_reg[3][28]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][29]">M1_acq_data_in_pipe_reg[3][29]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][30]">M1_acq_data_in_pipe_reg[3][30]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][31]">M1_acq_data_in_pipe_reg[3][31]</A>);

<P> --JB1_ram_block2a29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29 at M4K_X11_Y5
<P><A NAME="JB1_ram_block2a29">JB1_ram_block2a29</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][28]">M1_acq_data_in_pipe_reg[3][28]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][29]">M1_acq_data_in_pipe_reg[3][29]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][30]">M1_acq_data_in_pipe_reg[3][30]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][31]">M1_acq_data_in_pipe_reg[3][31]</A>);


<P> --JB1_ram_block2a32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a32 at M4K_X11_Y8
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a32">JB1_ram_block2a32</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][32]">M1_acq_data_in_pipe_reg[3][32]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][33]">M1_acq_data_in_pipe_reg[3][33]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][34]">M1_acq_data_in_pipe_reg[3][34]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][35]">M1_acq_data_in_pipe_reg[3][35]</A>);

<P> --JB1_ram_block2a35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a35 at M4K_X11_Y8
<P><A NAME="JB1_ram_block2a35">JB1_ram_block2a35</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][32]">M1_acq_data_in_pipe_reg[3][32]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][33]">M1_acq_data_in_pipe_reg[3][33]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][34]">M1_acq_data_in_pipe_reg[3][34]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][35]">M1_acq_data_in_pipe_reg[3][35]</A>);

<P> --JB1_ram_block2a34 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a34 at M4K_X11_Y8
<P><A NAME="JB1_ram_block2a34">JB1_ram_block2a34</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][32]">M1_acq_data_in_pipe_reg[3][32]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][33]">M1_acq_data_in_pipe_reg[3][33]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][34]">M1_acq_data_in_pipe_reg[3][34]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][35]">M1_acq_data_in_pipe_reg[3][35]</A>);

<P> --JB1_ram_block2a33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a33 at M4K_X11_Y8
<P><A NAME="JB1_ram_block2a33">JB1_ram_block2a33</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][32]">M1_acq_data_in_pipe_reg[3][32]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][33]">M1_acq_data_in_pipe_reg[3][33]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][34]">M1_acq_data_in_pipe_reg[3][34]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][35]">M1_acq_data_in_pipe_reg[3][35]</A>);


<P> --JB1_ram_block2a36 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a36 at M4K_X11_Y9
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a36">JB1_ram_block2a36</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][36]">M1_acq_data_in_pipe_reg[3][36]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][37]">M1_acq_data_in_pipe_reg[3][37]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][38]">M1_acq_data_in_pipe_reg[3][38]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][39]">M1_acq_data_in_pipe_reg[3][39]</A>);

<P> --JB1_ram_block2a39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a39 at M4K_X11_Y9
<P><A NAME="JB1_ram_block2a39">JB1_ram_block2a39</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][36]">M1_acq_data_in_pipe_reg[3][36]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][37]">M1_acq_data_in_pipe_reg[3][37]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][38]">M1_acq_data_in_pipe_reg[3][38]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][39]">M1_acq_data_in_pipe_reg[3][39]</A>);

<P> --JB1_ram_block2a38 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a38 at M4K_X11_Y9
<P><A NAME="JB1_ram_block2a38">JB1_ram_block2a38</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][36]">M1_acq_data_in_pipe_reg[3][36]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][37]">M1_acq_data_in_pipe_reg[3][37]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][38]">M1_acq_data_in_pipe_reg[3][38]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][39]">M1_acq_data_in_pipe_reg[3][39]</A>);

<P> --JB1_ram_block2a37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a37 at M4K_X11_Y9
<P><A NAME="JB1_ram_block2a37">JB1_ram_block2a37</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][36]">M1_acq_data_in_pipe_reg[3][36]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][37]">M1_acq_data_in_pipe_reg[3][37]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][38]">M1_acq_data_in_pipe_reg[3][38]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][39]">M1_acq_data_in_pipe_reg[3][39]</A>);


<P> --JB1_ram_block2a40 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a40 at M4K_X11_Y10
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a40">JB1_ram_block2a40</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][40]">M1_acq_data_in_pipe_reg[3][40]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][41]">M1_acq_data_in_pipe_reg[3][41]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][42]">M1_acq_data_in_pipe_reg[3][42]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][43]">M1_acq_data_in_pipe_reg[3][43]</A>);

<P> --JB1_ram_block2a43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a43 at M4K_X11_Y10
<P><A NAME="JB1_ram_block2a43">JB1_ram_block2a43</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][40]">M1_acq_data_in_pipe_reg[3][40]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][41]">M1_acq_data_in_pipe_reg[3][41]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][42]">M1_acq_data_in_pipe_reg[3][42]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][43]">M1_acq_data_in_pipe_reg[3][43]</A>);

<P> --JB1_ram_block2a42 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a42 at M4K_X11_Y10
<P><A NAME="JB1_ram_block2a42">JB1_ram_block2a42</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][40]">M1_acq_data_in_pipe_reg[3][40]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][41]">M1_acq_data_in_pipe_reg[3][41]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][42]">M1_acq_data_in_pipe_reg[3][42]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][43]">M1_acq_data_in_pipe_reg[3][43]</A>);

<P> --JB1_ram_block2a41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a41 at M4K_X11_Y10
<P><A NAME="JB1_ram_block2a41">JB1_ram_block2a41</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][40]">M1_acq_data_in_pipe_reg[3][40]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][41]">M1_acq_data_in_pipe_reg[3][41]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][42]">M1_acq_data_in_pipe_reg[3][42]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][43]">M1_acq_data_in_pipe_reg[3][43]</A>);


<P> --JB1_ram_block2a44 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a44 at M4K_X23_Y8
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a44">JB1_ram_block2a44</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][44]">M1_acq_data_in_pipe_reg[3][44]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][45]">M1_acq_data_in_pipe_reg[3][45]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][46]">M1_acq_data_in_pipe_reg[3][46]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][47]">M1_acq_data_in_pipe_reg[3][47]</A>);

<P> --JB1_ram_block2a47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a47 at M4K_X23_Y8
<P><A NAME="JB1_ram_block2a47">JB1_ram_block2a47</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][44]">M1_acq_data_in_pipe_reg[3][44]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][45]">M1_acq_data_in_pipe_reg[3][45]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][46]">M1_acq_data_in_pipe_reg[3][46]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][47]">M1_acq_data_in_pipe_reg[3][47]</A>);

<P> --JB1_ram_block2a46 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a46 at M4K_X23_Y8
<P><A NAME="JB1_ram_block2a46">JB1_ram_block2a46</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][44]">M1_acq_data_in_pipe_reg[3][44]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][45]">M1_acq_data_in_pipe_reg[3][45]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][46]">M1_acq_data_in_pipe_reg[3][46]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][47]">M1_acq_data_in_pipe_reg[3][47]</A>);

<P> --JB1_ram_block2a45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a45 at M4K_X23_Y8
<P><A NAME="JB1_ram_block2a45">JB1_ram_block2a45</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][44]">M1_acq_data_in_pipe_reg[3][44]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][45]">M1_acq_data_in_pipe_reg[3][45]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][46]">M1_acq_data_in_pipe_reg[3][46]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][47]">M1_acq_data_in_pipe_reg[3][47]</A>);


<P> --JB1_ram_block2a48 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48 at M4K_X11_Y2
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a48">JB1_ram_block2a48</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][48]">M1_acq_data_in_pipe_reg[3][48]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][49]">M1_acq_data_in_pipe_reg[3][49]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][50]">M1_acq_data_in_pipe_reg[3][50]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][51]">M1_acq_data_in_pipe_reg[3][51]</A>);

<P> --JB1_ram_block2a51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a51 at M4K_X11_Y2
<P><A NAME="JB1_ram_block2a51">JB1_ram_block2a51</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][48]">M1_acq_data_in_pipe_reg[3][48]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][49]">M1_acq_data_in_pipe_reg[3][49]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][50]">M1_acq_data_in_pipe_reg[3][50]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][51]">M1_acq_data_in_pipe_reg[3][51]</A>);

<P> --JB1_ram_block2a50 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a50 at M4K_X11_Y2
<P><A NAME="JB1_ram_block2a50">JB1_ram_block2a50</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][48]">M1_acq_data_in_pipe_reg[3][48]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][49]">M1_acq_data_in_pipe_reg[3][49]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][50]">M1_acq_data_in_pipe_reg[3][50]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][51]">M1_acq_data_in_pipe_reg[3][51]</A>);

<P> --JB1_ram_block2a49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a49 at M4K_X11_Y2
<P><A NAME="JB1_ram_block2a49">JB1_ram_block2a49</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][48]">M1_acq_data_in_pipe_reg[3][48]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][49]">M1_acq_data_in_pipe_reg[3][49]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][50]">M1_acq_data_in_pipe_reg[3][50]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][51]">M1_acq_data_in_pipe_reg[3][51]</A>);


<P> --JB1_ram_block2a52 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a52 at M4K_X11_Y1
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a52">JB1_ram_block2a52</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][52]">M1_acq_data_in_pipe_reg[3][52]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][53]">M1_acq_data_in_pipe_reg[3][53]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][54]">M1_acq_data_in_pipe_reg[3][54]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][55]">M1_acq_data_in_pipe_reg[3][55]</A>);

<P> --JB1_ram_block2a55 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a55 at M4K_X11_Y1
<P><A NAME="JB1_ram_block2a55">JB1_ram_block2a55</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][52]">M1_acq_data_in_pipe_reg[3][52]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][53]">M1_acq_data_in_pipe_reg[3][53]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][54]">M1_acq_data_in_pipe_reg[3][54]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][55]">M1_acq_data_in_pipe_reg[3][55]</A>);

<P> --JB1_ram_block2a54 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a54 at M4K_X11_Y1
<P><A NAME="JB1_ram_block2a54">JB1_ram_block2a54</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][52]">M1_acq_data_in_pipe_reg[3][52]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][53]">M1_acq_data_in_pipe_reg[3][53]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][54]">M1_acq_data_in_pipe_reg[3][54]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][55]">M1_acq_data_in_pipe_reg[3][55]</A>);

<P> --JB1_ram_block2a53 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a53 at M4K_X11_Y1
<P><A NAME="JB1_ram_block2a53">JB1_ram_block2a53</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][52]">M1_acq_data_in_pipe_reg[3][52]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][53]">M1_acq_data_in_pipe_reg[3][53]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][54]">M1_acq_data_in_pipe_reg[3][54]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][55]">M1_acq_data_in_pipe_reg[3][55]</A>);


<P> --JB1_ram_block2a56 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56 at M4K_X11_Y4
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a56">JB1_ram_block2a56</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][56]">M1_acq_data_in_pipe_reg[3][56]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][57]">M1_acq_data_in_pipe_reg[3][57]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][58]">M1_acq_data_in_pipe_reg[3][58]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][59]">M1_acq_data_in_pipe_reg[3][59]</A>);

<P> --JB1_ram_block2a59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a59 at M4K_X11_Y4
<P><A NAME="JB1_ram_block2a59">JB1_ram_block2a59</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][56]">M1_acq_data_in_pipe_reg[3][56]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][57]">M1_acq_data_in_pipe_reg[3][57]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][58]">M1_acq_data_in_pipe_reg[3][58]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][59]">M1_acq_data_in_pipe_reg[3][59]</A>);

<P> --JB1_ram_block2a58 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a58 at M4K_X11_Y4
<P><A NAME="JB1_ram_block2a58">JB1_ram_block2a58</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][56]">M1_acq_data_in_pipe_reg[3][56]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][57]">M1_acq_data_in_pipe_reg[3][57]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][58]">M1_acq_data_in_pipe_reg[3][58]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][59]">M1_acq_data_in_pipe_reg[3][59]</A>);

<P> --JB1_ram_block2a57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a57 at M4K_X11_Y4
<P><A NAME="JB1_ram_block2a57">JB1_ram_block2a57</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][56]">M1_acq_data_in_pipe_reg[3][56]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][57]">M1_acq_data_in_pipe_reg[3][57]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][58]">M1_acq_data_in_pipe_reg[3][58]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][59]">M1_acq_data_in_pipe_reg[3][59]</A>);


<P> --JB1_ram_block2a60 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a60 at M4K_X23_Y5
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a60">JB1_ram_block2a60</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][60]">M1_acq_data_in_pipe_reg[3][60]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][61]">M1_acq_data_in_pipe_reg[3][61]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][62]">M1_acq_data_in_pipe_reg[3][62]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][63]">M1_acq_data_in_pipe_reg[3][63]</A>);

<P> --JB1_ram_block2a63 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a63 at M4K_X23_Y5
<P><A NAME="JB1_ram_block2a63">JB1_ram_block2a63</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][60]">M1_acq_data_in_pipe_reg[3][60]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][61]">M1_acq_data_in_pipe_reg[3][61]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][62]">M1_acq_data_in_pipe_reg[3][62]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][63]">M1_acq_data_in_pipe_reg[3][63]</A>);

<P> --JB1_ram_block2a62 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a62 at M4K_X23_Y5
<P><A NAME="JB1_ram_block2a62">JB1_ram_block2a62</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][60]">M1_acq_data_in_pipe_reg[3][60]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][61]">M1_acq_data_in_pipe_reg[3][61]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][62]">M1_acq_data_in_pipe_reg[3][62]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][63]">M1_acq_data_in_pipe_reg[3][63]</A>);

<P> --JB1_ram_block2a61 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a61 at M4K_X23_Y5
<P><A NAME="JB1_ram_block2a61">JB1_ram_block2a61</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][60]">M1_acq_data_in_pipe_reg[3][60]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][61]">M1_acq_data_in_pipe_reg[3][61]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][62]">M1_acq_data_in_pipe_reg[3][62]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][63]">M1_acq_data_in_pipe_reg[3][63]</A>);


<P> --JB1_ram_block2a64 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64 at M4K_X23_Y3
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a64">JB1_ram_block2a64</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][64]">M1_acq_data_in_pipe_reg[3][64]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][65]">M1_acq_data_in_pipe_reg[3][65]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][66]">M1_acq_data_in_pipe_reg[3][66]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][67]">M1_acq_data_in_pipe_reg[3][67]</A>);

<P> --JB1_ram_block2a67 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a67 at M4K_X23_Y3
<P><A NAME="JB1_ram_block2a67">JB1_ram_block2a67</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][64]">M1_acq_data_in_pipe_reg[3][64]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][65]">M1_acq_data_in_pipe_reg[3][65]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][66]">M1_acq_data_in_pipe_reg[3][66]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][67]">M1_acq_data_in_pipe_reg[3][67]</A>);

<P> --JB1_ram_block2a66 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a66 at M4K_X23_Y3
<P><A NAME="JB1_ram_block2a66">JB1_ram_block2a66</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][64]">M1_acq_data_in_pipe_reg[3][64]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][65]">M1_acq_data_in_pipe_reg[3][65]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][66]">M1_acq_data_in_pipe_reg[3][66]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][67]">M1_acq_data_in_pipe_reg[3][67]</A>);

<P> --JB1_ram_block2a65 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a65 at M4K_X23_Y3
<P><A NAME="JB1_ram_block2a65">JB1_ram_block2a65</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][64]">M1_acq_data_in_pipe_reg[3][64]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][65]">M1_acq_data_in_pipe_reg[3][65]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][66]">M1_acq_data_in_pipe_reg[3][66]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][67]">M1_acq_data_in_pipe_reg[3][67]</A>);


<P> --JB1_ram_block2a68 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68 at M4K_X23_Y2
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a68">JB1_ram_block2a68</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][68]">M1_acq_data_in_pipe_reg[3][68]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][69]">M1_acq_data_in_pipe_reg[3][69]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][70]">M1_acq_data_in_pipe_reg[3][70]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][71]">M1_acq_data_in_pipe_reg[3][71]</A>);

<P> --JB1_ram_block2a71 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a71 at M4K_X23_Y2
<P><A NAME="JB1_ram_block2a71">JB1_ram_block2a71</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][68]">M1_acq_data_in_pipe_reg[3][68]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][69]">M1_acq_data_in_pipe_reg[3][69]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][70]">M1_acq_data_in_pipe_reg[3][70]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][71]">M1_acq_data_in_pipe_reg[3][71]</A>);

<P> --JB1_ram_block2a70 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a70 at M4K_X23_Y2
<P><A NAME="JB1_ram_block2a70">JB1_ram_block2a70</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][68]">M1_acq_data_in_pipe_reg[3][68]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][69]">M1_acq_data_in_pipe_reg[3][69]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][70]">M1_acq_data_in_pipe_reg[3][70]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][71]">M1_acq_data_in_pipe_reg[3][71]</A>);

<P> --JB1_ram_block2a69 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a69 at M4K_X23_Y2
<P><A NAME="JB1_ram_block2a69">JB1_ram_block2a69</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][68]">M1_acq_data_in_pipe_reg[3][68]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][69]">M1_acq_data_in_pipe_reg[3][69]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][70]">M1_acq_data_in_pipe_reg[3][70]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][71]">M1_acq_data_in_pipe_reg[3][71]</A>);


<P> --JB1_ram_block2a72 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72 at M4K_X23_Y4
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a72">JB1_ram_block2a72</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][72]">M1_acq_data_in_pipe_reg[3][72]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][73]">M1_acq_data_in_pipe_reg[3][73]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][74]">M1_acq_data_in_pipe_reg[3][74]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][75]">M1_acq_data_in_pipe_reg[3][75]</A>);

<P> --JB1_ram_block2a75 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a75 at M4K_X23_Y4
<P><A NAME="JB1_ram_block2a75">JB1_ram_block2a75</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][72]">M1_acq_data_in_pipe_reg[3][72]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][73]">M1_acq_data_in_pipe_reg[3][73]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][74]">M1_acq_data_in_pipe_reg[3][74]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][75]">M1_acq_data_in_pipe_reg[3][75]</A>);

<P> --JB1_ram_block2a74 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a74 at M4K_X23_Y4
<P><A NAME="JB1_ram_block2a74">JB1_ram_block2a74</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][72]">M1_acq_data_in_pipe_reg[3][72]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][73]">M1_acq_data_in_pipe_reg[3][73]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][74]">M1_acq_data_in_pipe_reg[3][74]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][75]">M1_acq_data_in_pipe_reg[3][75]</A>);

<P> --JB1_ram_block2a73 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a73 at M4K_X23_Y4
<P><A NAME="JB1_ram_block2a73">JB1_ram_block2a73</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][72]">M1_acq_data_in_pipe_reg[3][72]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, GND, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][73]">M1_acq_data_in_pipe_reg[3][73]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][74]">M1_acq_data_in_pipe_reg[3][74]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][75]">M1_acq_data_in_pipe_reg[3][75]</A>);


<P> --JB1_ram_block2a76 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a76 at M4K_X23_Y1
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 1024, Port A Width: 2, Port B Depth: 1024, Port B Width: 2
<P> --Port A Logical Depth: 1024, Port A Logical Width: 78, Port B Logical Depth: 1024, Port B Logical Width: 78
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JB1_ram_block2a76">JB1_ram_block2a76</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][76]">M1_acq_data_in_pipe_reg[3][76]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][77]">M1_acq_data_in_pipe_reg[3][77]</A>);

<P> --JB1_ram_block2a77 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a77 at M4K_X23_Y1
<P><A NAME="JB1_ram_block2a77">JB1_ram_block2a77</A> = AMPP_FUNCTION(VCC, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#A1L148">A1L148</A>, <A HREF="#A1L115">A1L115</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, GND, <A HREF="#Y1_safe_q[0]">Y1_safe_q[0]</A>, <A HREF="#Y1_safe_q[1]">Y1_safe_q[1]</A>, <A HREF="#Y1_safe_q[2]">Y1_safe_q[2]</A>, <A HREF="#Y1_safe_q[3]">Y1_safe_q[3]</A>, <A HREF="#Y1_safe_q[4]">Y1_safe_q[4]</A>, <A HREF="#Y1_safe_q[5]">Y1_safe_q[5]</A>, <A HREF="#Y1_safe_q[6]">Y1_safe_q[6]</A>, <A HREF="#Y1_safe_q[7]">Y1_safe_q[7]</A>, <A HREF="#Y1_safe_q[8]">Y1_safe_q[8]</A>, <A HREF="#Y1_safe_q[9]">Y1_safe_q[9]</A>, <A HREF="#M1_acq_data_in_pipe_reg[3][76]">M1_acq_data_in_pipe_reg[3][76]</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, <A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, <A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, <A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, <A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>, <A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>, GND, <A HREF="#M1_acq_data_in_pipe_reg[3][77]">M1_acq_data_in_pipe_reg[3][77]</A>);


<P> --M1L618 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~0 at LCCOMB_X20_Y7_N18
<P><A NAME="M1L618">M1L618</A> = AMPP_FUNCTION(<A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#QB1_irf_reg[1][3]">QB1_irf_reg[1][3]</A>, <A HREF="#QB1_irf_reg[1][5]">QB1_irf_reg[1][5]</A>);


<P> --T8_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0] at LCFF_X20_Y7_N17
<P><A NAME="T8_dffs[0]">T8_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L1">T8L1</A>, <A HREF="#M1L617">M1L617</A>);


<P> --M1_bypass_reg_out is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out at LCFF_X21_Y7_N15
<P><A NAME="M1_bypass_reg_out">M1_bypass_reg_out</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#M1L573">M1L573</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --M1L616 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0 at LCCOMB_X21_Y7_N30
<P><A NAME="M1L616">M1L616</A> = AMPP_FUNCTION(<A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#QB1L139Q">QB1L139Q</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --M1_power_up_mode_source_reg is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg at LCFF_X19_Y7_N21
<P><A NAME="M1_power_up_mode_source_reg">M1_power_up_mode_source_reg</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L604">M1L604</A>);


<P> --M1L617 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1 at LCCOMB_X20_Y7_N0
<P><A NAME="M1L617">M1L617</A> = AMPP_FUNCTION(<A HREF="#M1_power_up_mode_source_reg">M1_power_up_mode_source_reg</A>, <A HREF="#QB1_irf_reg[1][1]">QB1_irf_reg[1][1]</A>, <A HREF="#QB1_irf_reg[1][6]">QB1_irf_reg[1][6]</A>, <A HREF="#M1L616">M1L616</A>);


<P> --M1L619 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~1 at LCCOMB_X20_Y7_N28
<P><A NAME="M1L619">M1L619</A> = AMPP_FUNCTION(<A HREF="#T8_dffs[0]">T8_dffs[0]</A>, <A HREF="#M1L618">M1L618</A>, <A HREF="#M1_bypass_reg_out">M1_bypass_reg_out</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T7_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] at LCFF_X18_Y2_N1
<P><A NAME="T7_dffs[0]">T7_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L1">T7L1</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at LCFF_X20_Y5_N23
<P><A NAME="T6_dffs[0]">T6_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L1">T6L1</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --R1_WORD_SR[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] at LCFF_X21_Y6_N23
<P><A NAME="R1_WORD_SR[0]">R1_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R1L25">R1L25</A>, <A HREF="#R1L26">R1L26</A>);


<P> --M1L620 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~2 at LCCOMB_X20_Y7_N6
<P><A NAME="M1L620">M1L620</A> = AMPP_FUNCTION(<A HREF="#R1_WORD_SR[0]">R1_WORD_SR[0]</A>, <A HREF="#T6_dffs[0]">T6_dffs[0]</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#QB1_irf_reg[1][5]">QB1_irf_reg[1][5]</A>);


<P> --M1L621 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~3 at LCCOMB_X20_Y7_N12
<P><A NAME="M1L621">M1L621</A> = AMPP_FUNCTION(<A HREF="#M1L620">M1L620</A>, <A HREF="#QB1_irf_reg[1][3]">QB1_irf_reg[1][3]</A>, <A HREF="#T7_dffs[0]">T7_dffs[0]</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T4_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0] at LCFF_X20_Y6_N3
<P><A NAME="T4_dffs[0]">T4_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T4L3">T4L3</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --M1L622 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~4 at LCCOMB_X20_Y7_N2
<P><A NAME="M1L622">M1L622</A> = AMPP_FUNCTION(<A HREF="#M1L621">M1L621</A>, <A HREF="#QB1_irf_reg[1][3]">QB1_irf_reg[1][3]</A>, <A HREF="#T4_dffs[0]">T4_dffs[0]</A>, <A HREF="#M1L619">M1L619</A>);


<P> --B1_acq_data_in_reg[0] is sld_signaltap:ReSDMAC|acq_data_in_reg[0] at LCFF_X24_Y9_N11
<P><A NAME="B1_acq_data_in_reg[0]">B1_acq_data_in_reg[0]</A> = DFFEAS(<A HREF="#B1L83">B1L83</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[1] is sld_signaltap:ReSDMAC|acq_data_in_reg[1] at LCFF_X24_Y9_N3
<P><A NAME="B1_acq_data_in_reg[1]">B1_acq_data_in_reg[1]</A> = DFFEAS(<A HREF="#B1L85">B1L85</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[2] is sld_signaltap:ReSDMAC|acq_data_in_reg[2] at LCFF_X24_Y10_N11
<P><A NAME="B1_acq_data_in_reg[2]">B1_acq_data_in_reg[2]</A> = DFFEAS(<A HREF="#B1L87">B1L87</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[3] is sld_signaltap:ReSDMAC|acq_data_in_reg[3] at LCFF_X24_Y10_N3
<P><A NAME="B1_acq_data_in_reg[3]">B1_acq_data_in_reg[3]</A> = DFFEAS(<A HREF="#B1L89">B1L89</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[4] is sld_signaltap:ReSDMAC|acq_data_in_reg[4] at LCFF_X22_Y10_N19
<P><A NAME="B1_acq_data_in_reg[4]">B1_acq_data_in_reg[4]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#ADDR[6]">ADDR[6]</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[5] is sld_signaltap:ReSDMAC|acq_data_in_reg[5] at LCFF_X19_Y9_N1
<P><A NAME="B1_acq_data_in_reg[5]">B1_acq_data_in_reg[5]</A> = DFFEAS(<A HREF="#B1L92">B1L92</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[6] is sld_signaltap:ReSDMAC|acq_data_in_reg[6] at LCFF_X19_Y10_N21
<P><A NAME="B1_acq_data_in_reg[6]">B1_acq_data_in_reg[6]</A> = DFFEAS(<A HREF="#B1L94">B1L94</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[7] is sld_signaltap:ReSDMAC|acq_data_in_reg[7] at LCFF_X18_Y10_N13
<P><A NAME="B1_acq_data_in_reg[7]">B1_acq_data_in_reg[7]</A> = DFFEAS(<A HREF="#B1L96">B1L96</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[8] is sld_signaltap:ReSDMAC|acq_data_in_reg[8] at LCFF_X18_Y10_N19
<P><A NAME="B1_acq_data_in_reg[8]">B1_acq_data_in_reg[8]</A> = DFFEAS(<A HREF="#B1L98">B1L98</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[9] is sld_signaltap:ReSDMAC|acq_data_in_reg[9] at LCFF_X20_Y10_N13
<P><A NAME="B1_acq_data_in_reg[9]">B1_acq_data_in_reg[9]</A> = DFFEAS(<A HREF="#B1L100">B1L100</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[10] is sld_signaltap:ReSDMAC|acq_data_in_reg[10] at LCFF_X22_Y11_N1
<P><A NAME="B1_acq_data_in_reg[10]">B1_acq_data_in_reg[10]</A> = DFFEAS(<A HREF="#B1L102">B1L102</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[11] is sld_signaltap:ReSDMAC|acq_data_in_reg[11] at LCFF_X21_Y10_N3
<P><A NAME="B1_acq_data_in_reg[11]">B1_acq_data_in_reg[11]</A> = DFFEAS(<A HREF="#B1L104">B1L104</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[12] is sld_signaltap:ReSDMAC|acq_data_in_reg[12] at LCFF_X19_Y9_N13
<P><A NAME="B1_acq_data_in_reg[12]">B1_acq_data_in_reg[12]</A> = DFFEAS(<A HREF="#B1L106">B1L106</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[13] is sld_signaltap:ReSDMAC|acq_data_in_reg[13] at LCFF_X20_Y9_N1
<P><A NAME="B1_acq_data_in_reg[13]">B1_acq_data_in_reg[13]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L36">A1L36</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[14] is sld_signaltap:ReSDMAC|acq_data_in_reg[14] at LCFF_X20_Y9_N17
<P><A NAME="B1_acq_data_in_reg[14]">B1_acq_data_in_reg[14]</A> = DFFEAS(<A HREF="#B1L109">B1L109</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[15] is sld_signaltap:ReSDMAC|acq_data_in_reg[15] at LCFF_X22_Y9_N29
<P><A NAME="B1_acq_data_in_reg[15]">B1_acq_data_in_reg[15]</A> = DFFEAS(<A HREF="#B1L111">B1L111</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[16] is sld_signaltap:ReSDMAC|acq_data_in_reg[16] at LCFF_X10_Y7_N27
<P><A NAME="B1_acq_data_in_reg[16]">B1_acq_data_in_reg[16]</A> = DFFEAS(<A HREF="#B1L113">B1L113</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[17] is sld_signaltap:ReSDMAC|acq_data_in_reg[17] at LCFF_X12_Y7_N1
<P><A NAME="B1_acq_data_in_reg[17]">B1_acq_data_in_reg[17]</A> = DFFEAS(<A HREF="#B1L115">B1L115</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[18] is sld_signaltap:ReSDMAC|acq_data_in_reg[18] at LCFF_X10_Y7_N29
<P><A NAME="B1_acq_data_in_reg[18]">B1_acq_data_in_reg[18]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L44">A1L44</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[19] is sld_signaltap:ReSDMAC|acq_data_in_reg[19] at LCFF_X12_Y7_N23
<P><A NAME="B1_acq_data_in_reg[19]">B1_acq_data_in_reg[19]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L46">A1L46</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[20] is sld_signaltap:ReSDMAC|acq_data_in_reg[20] at LCFF_X12_Y6_N23
<P><A NAME="B1_acq_data_in_reg[20]">B1_acq_data_in_reg[20]</A> = DFFEAS(<A HREF="#B1L119">B1L119</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[21] is sld_signaltap:ReSDMAC|acq_data_in_reg[21] at LCFF_X12_Y6_N27
<P><A NAME="B1_acq_data_in_reg[21]">B1_acq_data_in_reg[21]</A> = DFFEAS(<A HREF="#B1L121">B1L121</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[22] is sld_signaltap:ReSDMAC|acq_data_in_reg[22] at LCFF_X12_Y5_N7
<P><A NAME="B1_acq_data_in_reg[22]">B1_acq_data_in_reg[22]</A> = DFFEAS(<A HREF="#B1L123">B1L123</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[23] is sld_signaltap:ReSDMAC|acq_data_in_reg[23] at LCFF_X13_Y6_N15
<P><A NAME="B1_acq_data_in_reg[23]">B1_acq_data_in_reg[23]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L53">A1L53</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[24] is sld_signaltap:ReSDMAC|acq_data_in_reg[24] at LCFF_X10_Y3_N27
<P><A NAME="B1_acq_data_in_reg[24]">B1_acq_data_in_reg[24]</A> = DFFEAS(<A HREF="#B1L126">B1L126</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[25] is sld_signaltap:ReSDMAC|acq_data_in_reg[25] at LCFF_X10_Y3_N13
<P><A NAME="B1_acq_data_in_reg[25]">B1_acq_data_in_reg[25]</A> = DFFEAS(<A HREF="#B1L128">B1L128</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[26] is sld_signaltap:ReSDMAC|acq_data_in_reg[26] at LCFF_X10_Y3_N5
<P><A NAME="B1_acq_data_in_reg[26]">B1_acq_data_in_reg[26]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#DATA_IO[28]">DATA_IO[28]</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[27] is sld_signaltap:ReSDMAC|acq_data_in_reg[27] at LCFF_X9_Y4_N19
<P><A NAME="B1_acq_data_in_reg[27]">B1_acq_data_in_reg[27]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#DATA_IO[29]">DATA_IO[29]</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[28] is sld_signaltap:ReSDMAC|acq_data_in_reg[28] at LCFF_X9_Y3_N9
<P><A NAME="B1_acq_data_in_reg[28]">B1_acq_data_in_reg[28]</A> = DFFEAS(<A HREF="#B1L132">B1L132</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[29] is sld_signaltap:ReSDMAC|acq_data_in_reg[29] at LCFF_X9_Y5_N19
<P><A NAME="B1_acq_data_in_reg[29]">B1_acq_data_in_reg[29]</A> = DFFEAS(<A HREF="#B1L134">B1L134</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[30] is sld_signaltap:ReSDMAC|acq_data_in_reg[30] at LCFF_X8_Y5_N3
<P><A NAME="B1_acq_data_in_reg[30]">B1_acq_data_in_reg[30]</A> = DFFEAS(<A HREF="#B1L136">B1L136</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[31] is sld_signaltap:ReSDMAC|acq_data_in_reg[31] at LCFF_X10_Y5_N15
<P><A NAME="B1_acq_data_in_reg[31]">B1_acq_data_in_reg[31]</A> = DFFEAS(<A HREF="#B1L138">B1L138</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[32] is sld_signaltap:ReSDMAC|acq_data_in_reg[32] at LCFF_X6_Y12_N3
<P><A NAME="B1_acq_data_in_reg[32]">B1_acq_data_in_reg[32]</A> = DFFEAS(<A HREF="#B1L140">B1L140</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[33] is sld_signaltap:ReSDMAC|acq_data_in_reg[33] at LCFF_X10_Y12_N31
<P><A NAME="B1_acq_data_in_reg[33]">B1_acq_data_in_reg[33]</A> = DFFEAS(<A HREF="#B1L142">B1L142</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[34] is sld_signaltap:ReSDMAC|acq_data_in_reg[34] at LCFF_X9_Y12_N19
<P><A NAME="B1_acq_data_in_reg[34]">B1_acq_data_in_reg[34]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L24">A1L24</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[35] is sld_signaltap:ReSDMAC|acq_data_in_reg[35] at LCFF_X10_Y12_N21
<P><A NAME="B1_acq_data_in_reg[35]">B1_acq_data_in_reg[35]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L26">A1L26</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[36] is sld_signaltap:ReSDMAC|acq_data_in_reg[36] at LCFF_X12_Y12_N9
<P><A NAME="B1_acq_data_in_reg[36]">B1_acq_data_in_reg[36]</A> = DFFEAS(<A HREF="#B1L146">B1L146</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[37] is sld_signaltap:ReSDMAC|acq_data_in_reg[37] at LCFF_X12_Y9_N7
<P><A NAME="B1_acq_data_in_reg[37]">B1_acq_data_in_reg[37]</A> = DFFEAS(<A HREF="#B1L148">B1L148</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[38] is sld_signaltap:ReSDMAC|acq_data_in_reg[38] at LCFF_X14_Y7_N1
<P><A NAME="B1_acq_data_in_reg[38]">B1_acq_data_in_reg[38]</A> = DFFEAS(<A HREF="#B1L150">B1L150</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[39] is sld_signaltap:ReSDMAC|acq_data_in_reg[39] at LCFF_X14_Y7_N29
<P><A NAME="B1_acq_data_in_reg[39]">B1_acq_data_in_reg[39]</A> = DFFEAS(<A HREF="#B1L152">B1L152</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[40] is sld_signaltap:ReSDMAC|acq_data_in_reg[40] at LCFF_X15_Y10_N23
<P><A NAME="B1_acq_data_in_reg[40]">B1_acq_data_in_reg[40]</A> = DFFEAS(<A HREF="#B1L154">B1L154</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[41] is sld_signaltap:ReSDMAC|acq_data_in_reg[41] at LCFF_X14_Y10_N15
<P><A NAME="B1_acq_data_in_reg[41]">B1_acq_data_in_reg[41]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L70">A1L70</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[42] is sld_signaltap:ReSDMAC|acq_data_in_reg[42] at LCFF_X14_Y10_N7
<P><A NAME="B1_acq_data_in_reg[42]">B1_acq_data_in_reg[42]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L70">A1L70</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[43] is sld_signaltap:ReSDMAC|acq_data_in_reg[43] at LCFF_X14_Y10_N3
<P><A NAME="B1_acq_data_in_reg[43]">B1_acq_data_in_reg[43]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#SC1_INT">SC1_INT</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[44] is sld_signaltap:ReSDMAC|acq_data_in_reg[44] at LCFF_X22_Y8_N19
<P><A NAME="B1_acq_data_in_reg[44]">B1_acq_data_in_reg[44]</A> = DFFEAS(<A HREF="#B1L159">B1L159</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[45] is sld_signaltap:ReSDMAC|acq_data_in_reg[45] at LCFF_X15_Y8_N11
<P><A NAME="B1_acq_data_in_reg[45]">B1_acq_data_in_reg[45]</A> = DFFEAS(<A HREF="#B1L161">B1L161</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[46] is sld_signaltap:ReSDMAC|acq_data_in_reg[46] at LCFF_X20_Y9_N7
<P><A NAME="B1_acq_data_in_reg[46]">B1_acq_data_in_reg[46]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L85">A1L85</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[47] is sld_signaltap:ReSDMAC|acq_data_in_reg[47] at LCFF_X14_Y8_N25
<P><A NAME="B1_acq_data_in_reg[47]">B1_acq_data_in_reg[47]</A> = DFFEAS(<A HREF="#B1L164">B1L164</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[48] is sld_signaltap:ReSDMAC|acq_data_in_reg[48] at LCFF_X10_Y2_N15
<P><A NAME="B1_acq_data_in_reg[48]">B1_acq_data_in_reg[48]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#PD_PORT[10]">PD_PORT[10]</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[49] is sld_signaltap:ReSDMAC|acq_data_in_reg[49] at LCFF_X7_Y2_N11
<P><A NAME="B1_acq_data_in_reg[49]">B1_acq_data_in_reg[49]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#PD_PORT[11]">PD_PORT[11]</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[50] is sld_signaltap:ReSDMAC|acq_data_in_reg[50] at LCFF_X10_Y2_N11
<P><A NAME="B1_acq_data_in_reg[50]">B1_acq_data_in_reg[50]</A> = DFFEAS(<A HREF="#B1L168">B1L168</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[51] is sld_signaltap:ReSDMAC|acq_data_in_reg[51] at LCFF_X10_Y2_N27
<P><A NAME="B1_acq_data_in_reg[51]">B1_acq_data_in_reg[51]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#PD_PORT[13]">PD_PORT[13]</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[52] is sld_signaltap:ReSDMAC|acq_data_in_reg[52] at LCFF_X13_Y1_N31
<P><A NAME="B1_acq_data_in_reg[52]">B1_acq_data_in_reg[52]</A> = DFFEAS(<A HREF="#B1L171">B1L171</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[53] is sld_signaltap:ReSDMAC|acq_data_in_reg[53] at LCFF_X10_Y1_N19
<P><A NAME="B1_acq_data_in_reg[53]">B1_acq_data_in_reg[53]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#PD_PORT[15]">PD_PORT[15]</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[54] is sld_signaltap:ReSDMAC|acq_data_in_reg[54] at LCFF_X10_Y1_N23
<P><A NAME="B1_acq_data_in_reg[54]">B1_acq_data_in_reg[54]</A> = DFFEAS(<A HREF="#B1L174">B1L174</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[55] is sld_signaltap:ReSDMAC|acq_data_in_reg[55] at LCFF_X10_Y1_N9
<P><A NAME="B1_acq_data_in_reg[55]">B1_acq_data_in_reg[55]</A> = DFFEAS(<A HREF="#B1L176">B1L176</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[56] is sld_signaltap:ReSDMAC|acq_data_in_reg[56] at LCFF_X13_Y6_N1
<P><A NAME="B1_acq_data_in_reg[56]">B1_acq_data_in_reg[56]</A> = DFFEAS(<A HREF="#B1L178">B1L178</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[57] is sld_signaltap:ReSDMAC|acq_data_in_reg[57] at LCFF_X10_Y4_N7
<P><A NAME="B1_acq_data_in_reg[57]">B1_acq_data_in_reg[57]</A> = DFFEAS(<A HREF="#B1L180">B1L180</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[58] is sld_signaltap:ReSDMAC|acq_data_in_reg[58] at LCFF_X13_Y6_N19
<P><A NAME="B1_acq_data_in_reg[58]">B1_acq_data_in_reg[58]</A> = DFFEAS(<A HREF="#B1L182">B1L182</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[59] is sld_signaltap:ReSDMAC|acq_data_in_reg[59] at LCFF_X10_Y4_N19
<P><A NAME="B1_acq_data_in_reg[59]">B1_acq_data_in_reg[59]</A> = DFFEAS(<A HREF="#B1L184">B1L184</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[60] is sld_signaltap:ReSDMAC|acq_data_in_reg[60] at LCFF_X14_Y6_N17
<P><A NAME="B1_acq_data_in_reg[60]">B1_acq_data_in_reg[60]</A> = DFFEAS(<A HREF="#B1L186">B1L186</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[61] is sld_signaltap:ReSDMAC|acq_data_in_reg[61] at LCFF_X25_Y4_N13
<P><A NAME="B1_acq_data_in_reg[61]">B1_acq_data_in_reg[61]</A> = DFFEAS(<A HREF="#B1L188">B1L188</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[62] is sld_signaltap:ReSDMAC|acq_data_in_reg[62] at LCFF_X21_Y2_N3
<P><A NAME="B1_acq_data_in_reg[62]">B1_acq_data_in_reg[62]</A> = DFFEAS(<A HREF="#B1L190">B1L190</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[63] is sld_signaltap:ReSDMAC|acq_data_in_reg[63] at LCFF_X15_Y10_N29
<P><A NAME="B1_acq_data_in_reg[63]">B1_acq_data_in_reg[63]</A> = DFFEAS(<A HREF="#B1L192">B1L192</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[64] is sld_signaltap:ReSDMAC|acq_data_in_reg[64] at LCFF_X24_Y3_N25
<P><A NAME="B1_acq_data_in_reg[64]">B1_acq_data_in_reg[64]</A> = DFFEAS(<A HREF="#B1L194">B1L194</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[65] is sld_signaltap:ReSDMAC|acq_data_in_reg[65] at LCFF_X14_Y5_N13
<P><A NAME="B1_acq_data_in_reg[65]">B1_acq_data_in_reg[65]</A> = DFFEAS(<A HREF="#B1L196">B1L196</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[66] is sld_signaltap:ReSDMAC|acq_data_in_reg[66] at LCFF_X15_Y6_N31
<P><A NAME="B1_acq_data_in_reg[66]">B1_acq_data_in_reg[66]</A> = DFFEAS(<A HREF="#B1L198">B1L198</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[67] is sld_signaltap:ReSDMAC|acq_data_in_reg[67] at LCFF_X24_Y3_N3
<P><A NAME="B1_acq_data_in_reg[67]">B1_acq_data_in_reg[67]</A> = DFFEAS(<A HREF="#B1L200">B1L200</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[68] is sld_signaltap:ReSDMAC|acq_data_in_reg[68] at LCFF_X24_Y4_N11
<P><A NAME="B1_acq_data_in_reg[68]">B1_acq_data_in_reg[68]</A> = DFFEAS(<A HREF="#B1L202">B1L202</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[69] is sld_signaltap:ReSDMAC|acq_data_in_reg[69] at LCFF_X20_Y9_N19
<P><A NAME="B1_acq_data_in_reg[69]">B1_acq_data_in_reg[69]</A> = DFFEAS(<A HREF="#B1L204">B1L204</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[70] is sld_signaltap:ReSDMAC|acq_data_in_reg[70] at LCFF_X25_Y4_N21
<P><A NAME="B1_acq_data_in_reg[70]">B1_acq_data_in_reg[70]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#H1L7">H1L7</A>,  ,  , VCC);


<P> --B1_acq_data_in_reg[71] is sld_signaltap:ReSDMAC|acq_data_in_reg[71] at LCFF_X25_Y4_N17
<P><A NAME="B1_acq_data_in_reg[71]">B1_acq_data_in_reg[71]</A> = DFFEAS(<A HREF="#B1L207">B1L207</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[72] is sld_signaltap:ReSDMAC|acq_data_in_reg[72] at LCFF_X22_Y4_N3
<P><A NAME="B1_acq_data_in_reg[72]">B1_acq_data_in_reg[72]</A> = DFFEAS(<A HREF="#B1L209">B1L209</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[73] is sld_signaltap:ReSDMAC|acq_data_in_reg[73] at LCFF_X20_Y11_N15
<P><A NAME="B1_acq_data_in_reg[73]">B1_acq_data_in_reg[73]</A> = DFFEAS(<A HREF="#B1L211">B1L211</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[74] is sld_signaltap:ReSDMAC|acq_data_in_reg[74] at LCFF_X22_Y4_N31
<P><A NAME="B1_acq_data_in_reg[74]">B1_acq_data_in_reg[74]</A> = DFFEAS(<A HREF="#B1L213">B1L213</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[75] is sld_signaltap:ReSDMAC|acq_data_in_reg[75] at LCFF_X14_Y6_N19
<P><A NAME="B1_acq_data_in_reg[75]">B1_acq_data_in_reg[75]</A> = DFFEAS(<A HREF="#B1L215">B1L215</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[76] is sld_signaltap:ReSDMAC|acq_data_in_reg[76] at LCFF_X15_Y8_N25
<P><A NAME="B1_acq_data_in_reg[76]">B1_acq_data_in_reg[76]</A> = DFFEAS(<A HREF="#B1L217">B1L217</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[77] is sld_signaltap:ReSDMAC|acq_data_in_reg[77] at LCFF_X24_Y4_N5
<P><A NAME="B1_acq_data_in_reg[77]">B1_acq_data_in_reg[77]</A> = DFFEAS(<A HREF="#B1L219">B1L219</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[0] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[0] at LCFF_X17_Y10_N5
<P><A NAME="B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A> = DFFEAS(<A HREF="#B1L379">B1L379</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[1] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[1] at LCFF_X17_Y10_N25
<P><A NAME="B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A> = DFFEAS(<A HREF="#B1L381">B1L381</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[2] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[2] at LCFF_X17_Y9_N25
<P><A NAME="B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A> = DFFEAS(<A HREF="#B1L383">B1L383</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[3] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[3] at LCFF_X17_Y9_N5
<P><A NAME="B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A> = DFFEAS(<A HREF="#B1L385">B1L385</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[4] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[4] at LCFF_X17_Y9_N17
<P><A NAME="B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A> = DFFEAS(<A HREF="#B1L387">B1L387</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[5] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[5] at LCFF_X19_Y9_N25
<P><A NAME="B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A> = DFFEAS(<A HREF="#B1L389">B1L389</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[6] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[6] at LCFF_X19_Y9_N21
<P><A NAME="B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A> = DFFEAS(<A HREF="#B1L391">B1L391</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[7] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[7] at LCFF_X18_Y10_N25
<P><A NAME="B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A> = DFFEAS(<A HREF="#B1L393">B1L393</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[8] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[8] at LCFF_X18_Y10_N21
<P><A NAME="B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A> = DFFEAS(<A HREF="#B1L395">B1L395</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[9] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[9] at LCFF_X20_Y10_N15
<P><A NAME="B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A> = DFFEAS(<A HREF="#B1L397">B1L397</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[10] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[10] at LCFF_X20_Y10_N5
<P><A NAME="B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A> = DFFEAS(<A HREF="#B1L399">B1L399</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[11] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[11] at LCFF_X21_Y10_N17
<P><A NAME="B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A> = DFFEAS(<A HREF="#B1L401">B1L401</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[12] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[12] at LCFF_X19_Y9_N17
<P><A NAME="B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A> = DFFEAS(<A HREF="#B1L403">B1L403</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[13] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[13] at LCFF_X14_Y9_N9
<P><A NAME="B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L36">A1L36</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[14] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[14] at LCFF_X14_Y8_N15
<P><A NAME="B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A> = DFFEAS(<A HREF="#B1L406">B1L406</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[15] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[15] at LCFF_X14_Y8_N9
<P><A NAME="B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A> = DFFEAS(<A HREF="#B1L408">B1L408</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[16] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[16] at LCFF_X14_Y8_N27
<P><A NAME="B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A> = DFFEAS(<A HREF="#B1L410">B1L410</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[17] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[17] at LCFF_X9_Y5_N27
<P><A NAME="B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A> = DFFEAS(<A HREF="#B1L412">B1L412</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[18] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[18] at LCFF_X8_Y5_N31
<P><A NAME="B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L44">A1L44</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[19] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[19] at LCFF_X9_Y5_N9
<P><A NAME="B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A> = DFFEAS(<A HREF="#B1L415">B1L415</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[20] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[20] at LCFF_X13_Y5_N21
<P><A NAME="B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A> = DFFEAS(<A HREF="#B1L417">B1L417</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[21] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[21] at LCFF_X13_Y5_N17
<P><A NAME="B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A> = DFFEAS(<A HREF="#B1L419">B1L419</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[22] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[22] at LCFF_X12_Y5_N31
<P><A NAME="B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A> = DFFEAS(<A HREF="#B1L421">B1L421</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[23] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[23] at LCFF_X7_Y5_N15
<P><A NAME="B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A> = DFFEAS(<A HREF="#B1L423">B1L423</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[24] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[24] at LCFF_X10_Y3_N25
<P><A NAME="B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A> = DFFEAS(<A HREF="#B1L425">B1L425</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[25] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[25] at LCFF_X7_Y5_N5
<P><A NAME="B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A> = DFFEAS(<A HREF="#B1L427">B1L427</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[26] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[26] at LCFF_X10_Y4_N15
<P><A NAME="B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A> = DFFEAS(<A HREF="#B1L429">B1L429</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[27] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[27] at LCFF_X9_Y4_N17
<P><A NAME="B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#DATA_IO[29]">DATA_IO[29]</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[28] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[28] at LCFF_X9_Y12_N25
<P><A NAME="B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A> = DFFEAS(<A HREF="#B1L432">B1L432</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[29] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[29] at LCFF_X7_Y12_N15
<P><A NAME="B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A> = DFFEAS(<A HREF="#B1L434">B1L434</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[30] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[30] at LCFF_X8_Y5_N9
<P><A NAME="B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A> = DFFEAS(<A HREF="#B1L436">B1L436</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[31] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[31] at LCFF_X7_Y12_N25
<P><A NAME="B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A> = DFFEAS(<A HREF="#B1L438">B1L438</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[32] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[32] at LCFF_X8_Y12_N5
<P><A NAME="B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A> = DFFEAS(<A HREF="#B1L440">B1L440</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[33] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[33] at LCFF_X8_Y12_N21
<P><A NAME="B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A> = DFFEAS(<A HREF="#B1L442">B1L442</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[34] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[34] at LCFF_X9_Y12_N15
<P><A NAME="B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L24">A1L24</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[35] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[35] at LCFF_X10_Y12_N15
<P><A NAME="B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L26">A1L26</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[36] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[36] at LCFF_X12_Y12_N5
<P><A NAME="B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A> = DFFEAS(<A HREF="#B1L446">B1L446</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[37] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[37] at LCFF_X12_Y12_N25
<P><A NAME="B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A> = DFFEAS(<A HREF="#B1L448">B1L448</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[38] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[38] at LCFF_X13_Y12_N31
<P><A NAME="B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A> = DFFEAS(<A HREF="#B1L450">B1L450</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[39] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[39] at LCFF_X13_Y12_N23
<P><A NAME="B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A> = DFFEAS(<A HREF="#B1L452">B1L452</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[40] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[40] at LCFF_X15_Y10_N31
<P><A NAME="B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A> = DFFEAS(<A HREF="#B1L454">B1L454</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[41] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[41] at LCFF_X13_Y12_N25
<P><A NAME="B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L70">A1L70</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[42] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[42] at LCFF_X13_Y12_N9
<P><A NAME="B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L70">A1L70</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[43] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[43] at LCFF_X15_Y9_N5
<P><A NAME="B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A> = DFFEAS(<A HREF="#B1L458">B1L458</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[44] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[44] at LCFF_X15_Y9_N17
<P><A NAME="B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A> = DFFEAS(<A HREF="#B1L460">B1L460</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[45] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[45] at LCFF_X15_Y9_N13
<P><A NAME="B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A> = DFFEAS(<A HREF="#B1L462">B1L462</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[46] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[46] at LCFF_X14_Y9_N25
<P><A NAME="B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L85">A1L85</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[47] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[47] at LCFF_X9_Y2_N15
<P><A NAME="B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A> = DFFEAS(<A HREF="#B1L465">B1L465</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[48] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[48] at LCFF_X9_Y2_N21
<P><A NAME="B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A> = DFFEAS(<A HREF="#B1L467">B1L467</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[49] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[49] at LCFF_X7_Y2_N31
<P><A NAME="B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#PD_PORT[11]">PD_PORT[11]</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[50] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[50] at LCFF_X8_Y2_N15
<P><A NAME="B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#PD_PORT[12]">PD_PORT[12]</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[51] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[51] at LCFF_X10_Y2_N9
<P><A NAME="B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#PD_PORT[13]">PD_PORT[13]</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[52] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[52] at LCFF_X15_Y3_N9
<P><A NAME="B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A> = DFFEAS(<A HREF="#B1L472">B1L472</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[53] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[53] at LCFF_X14_Y3_N7
<P><A NAME="B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#PD_PORT[15]">PD_PORT[15]</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[54] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[54] at LCFF_X9_Y3_N13
<P><A NAME="B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A> = DFFEAS(<A HREF="#B1L475">B1L475</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[55] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[55] at LCFF_X14_Y3_N17
<P><A NAME="B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A> = DFFEAS(<A HREF="#B1L477">B1L477</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[56] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[56] at LCFF_X13_Y3_N7
<P><A NAME="B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A> = DFFEAS(<A HREF="#B1L479">B1L479</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[57] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[57] at LCFF_X13_Y3_N31
<P><A NAME="B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A> = DFFEAS(<A HREF="#B1L481">B1L481</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[58] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[58] at LCFF_X14_Y4_N5
<P><A NAME="B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L98">A1L98</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[59] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[59] at LCFF_X12_Y2_N17
<P><A NAME="B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A> = DFFEAS(<A HREF="#B1L484">B1L484</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[60] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[60] at LCFF_X12_Y2_N21
<P><A NAME="B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A> = DFFEAS(<A HREF="#B1L486">B1L486</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[61] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[61] at LCFF_X13_Y2_N17
<P><A NAME="B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A> = DFFEAS(<A HREF="#B1L488">B1L488</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[62] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[62] at LCFF_X13_Y2_N21
<P><A NAME="B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A> = DFFEAS(<A HREF="#B1L490">B1L490</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[63] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[63] at LCFF_X13_Y2_N25
<P><A NAME="B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A> = DFFEAS(<A HREF="#B1L492">B1L492</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[64] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[64] at LCFF_X13_Y4_N21
<P><A NAME="B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A> = DFFEAS(<A HREF="#B1L494">B1L494</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[65] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[65] at LCFF_X13_Y4_N13
<P><A NAME="B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A> = DFFEAS(<A HREF="#B1L496">B1L496</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[66] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[66] at LCFF_X15_Y6_N23
<P><A NAME="B1_acq_trigger_in_reg[66]">B1_acq_trigger_in_reg[66]</A> = DFFEAS(<A HREF="#B1L498">B1L498</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[67] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[67] at LCFF_X15_Y4_N15
<P><A NAME="B1_acq_trigger_in_reg[67]">B1_acq_trigger_in_reg[67]</A> = DFFEAS(<A HREF="#B1L500">B1L500</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[68] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[68] at LCFF_X14_Y4_N29
<P><A NAME="B1_acq_trigger_in_reg[68]">B1_acq_trigger_in_reg[68]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#_CS">_CS</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[69] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[69] at LCFF_X20_Y9_N13
<P><A NAME="B1_acq_trigger_in_reg[69]">B1_acq_trigger_in_reg[69]</A> = DFFEAS(<A HREF="#B1L503">B1L503</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[70] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[70] at LCFF_X21_Y5_N5
<P><A NAME="B1_acq_trigger_in_reg[70]">B1_acq_trigger_in_reg[70]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#H1L7">H1L7</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[71] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[71] at LCFF_X17_Y4_N17
<P><A NAME="B1_acq_trigger_in_reg[71]">B1_acq_trigger_in_reg[71]</A> = DFFEAS(<A HREF="#B1L506">B1L506</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[72] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[72] at LCFF_X22_Y4_N5
<P><A NAME="B1_acq_trigger_in_reg[72]">B1_acq_trigger_in_reg[72]</A> = DFFEAS(<A HREF="#B1L508">B1L508</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[73] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[73] at LCFF_X17_Y4_N23
<P><A NAME="B1_acq_trigger_in_reg[73]">B1_acq_trigger_in_reg[73]</A> = DFFEAS(<A HREF="#B1L510">B1L510</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[74] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[74] at LCFF_X22_Y4_N15
<P><A NAME="B1_acq_trigger_in_reg[74]">B1_acq_trigger_in_reg[74]</A> = DFFEAS(<A HREF="#B1L512">B1L512</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[75] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[75] at LCFF_X21_Y4_N25
<P><A NAME="B1_acq_trigger_in_reg[75]">B1_acq_trigger_in_reg[75]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#_RST">_RST</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[76] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[76] at LCFF_X20_Y4_N21
<P><A NAME="B1_acq_trigger_in_reg[76]">B1_acq_trigger_in_reg[76]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  , <A HREF="#A1L141">A1L141</A>,  ,  , VCC);


<P> --B1_acq_trigger_in_reg[77] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[77] at LCFF_X15_Y5_N5
<P><A NAME="B1_acq_trigger_in_reg[77]">B1_acq_trigger_in_reg[77]</A> = DFFEAS(<A HREF="#B1L516">B1L516</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --M1_trigger_out_ff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff at LCFF_X19_Y7_N25
<P><A NAME="M1_trigger_out_ff">M1_trigger_out_ff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L625">M1L625</A>);


<P> --M1_run is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run at LCFF_X19_Y7_N7
<P><A NAME="M1_run">M1_run</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L611">M1L611</A>);


<P> --U1_\buffer_manager:collecting_post_data_var is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var at LCFF_X18_Y7_N7
<P><A NAME="U1_\buffer_manager:collecting_post_data_var">U1_\buffer_manager:collecting_post_data_var</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L74">U1L74</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --T8_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1] at LCFF_X20_Y7_N25
<P><A NAME="T8_dffs[1]">T8_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L3">T8L3</A>, <A HREF="#M1L617">M1L617</A>);


<P> --M1L612 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0 at LCCOMB_X21_Y5_N12
<P><A NAME="M1L612">M1L612</A> = AMPP_FUNCTION(<A HREF="#QB1L139Q">QB1L139Q</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --M1L606 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_3~0 at LCCOMB_X19_Y7_N18
<P><A NAME="M1L606">M1L606</A> = AMPP_FUNCTION(<A HREF="#QB1_irf_reg[1][1]">QB1_irf_reg[1][1]</A>, <A HREF="#M1_power_up_mode_source_reg">M1_power_up_mode_source_reg</A>);


<P> --M1L615 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0 at LCCOMB_X20_Y7_N26
<P><A NAME="M1L615">M1L615</A> = AMPP_FUNCTION(<A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#QB1_irf_reg[1][6]">QB1_irf_reg[1][6]</A>, <A HREF="#M1L606">M1L606</A>);


<P> --T8L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~0 at LCCOMB_X20_Y7_N16
<P><A NAME="T8L1">T8L1</A> = AMPP_FUNCTION(<A HREF="#T8_dffs[1]">T8_dffs[1]</A>, <A HREF="#U1_\buffer_manager:collecting_post_data_var">U1_\buffer_manager:collecting_post_data_var</A>, <A HREF="#M1_run">M1_run</A>, <A HREF="#M1L615">M1L615</A>);


<P> --M1L573 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out~0 at LCCOMB_X21_Y7_N14
<P><A NAME="M1L573">M1L573</A> = AMPP_FUNCTION(<A HREF="#A1L149">A1L149</A>, <A HREF="#M1_bypass_reg_out">M1_bypass_reg_out</A>, <A HREF="#QB1L139Q">QB1L139Q</A>);


<P> --M1_reset_all is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all at LCFF_X21_Y7_N5
<P><A NAME="M1_reset_all">M1_reset_all</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#M1L608">M1L608</A>);


<P> --M1L603 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg~0 at LCCOMB_X19_Y7_N2
<P><A NAME="M1L603">M1L603</A> = AMPP_FUNCTION(<A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --M1L604 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg~1 at LCCOMB_X19_Y7_N20
<P><A NAME="M1L604">M1L604</A> = AMPP_FUNCTION(<A HREF="#M1_run">M1_run</A>, <A HREF="#M1L603">M1L603</A>, <A HREF="#M1_power_up_mode_source_reg">M1_power_up_mode_source_reg</A>, <A HREF="#QB1_irf_reg[1][2]">QB1_irf_reg[1][2]</A>);


<P> --T7_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] at LCFF_X18_Y2_N23
<P><A NAME="T7_dffs[1]">T7_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L2">T7L2</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] at LCFF_X18_Y2_N29
<P><A NAME="P1_xq[0]">P1_xq[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L1">FB1L1</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --M1L613 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~1 at LCCOMB_X21_Y5_N20
<P><A NAME="M1L613">M1L613</A> = AMPP_FUNCTION(<A HREF="#QB1L139Q">QB1L139Q</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --N1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 at LCCOMB_X20_Y3_N2
<P><A NAME="N1L6">N1L6</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[3]">Z1_safe_q[3]</A>, <A HREF="#Z1_safe_q[4]">Z1_safe_q[4]</A>, <A HREF="#Z1_safe_q[1]">Z1_safe_q[1]</A>, <A HREF="#Z1_safe_q[2]">Z1_safe_q[2]</A>);


<P> --N1L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 at LCCOMB_X20_Y3_N0
<P><A NAME="N1L9">N1L9</A> = AMPP_FUNCTION(<A HREF="#M1L613">M1L613</A>, <A HREF="#N1L6">N1L6</A>, <A HREF="#Z1_safe_q[0]">Z1_safe_q[0]</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~0 at LCCOMB_X18_Y2_N0
<P><A NAME="T7L1">T7L1</A> = AMPP_FUNCTION(<A HREF="#P1_xq[0]">P1_xq[0]</A>, <A HREF="#N1L9">N1L9</A>, <A HREF="#T7_dffs[1]">T7_dffs[1]</A>);


<P> --T6_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at LCFF_X20_Y5_N31
<P><A NAME="T6_dffs[1]">T6_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L2">T6L2</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_is_buffer_wrapped_once_sig is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig at LCFF_X18_Y7_N3
<P><A NAME="U1_is_buffer_wrapped_once_sig">U1_is_buffer_wrapped_once_sig</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L118">U1L118</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~0 at LCCOMB_X20_Y5_N22
<P><A NAME="T6L1">T6L1</A> = AMPP_FUNCTION(<A HREF="#U1_is_buffer_wrapped_once_sig">U1_is_buffer_wrapped_once_sig</A>, <A HREF="#T6_dffs[1]">T6_dffs[1]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --R1_WORD_SR[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1] at LCFF_X21_Y6_N1
<P><A NAME="R1_WORD_SR[1]">R1_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R1L27">R1L27</A>, <A HREF="#R1L26">R1L26</A>);


<P> --R1_word_counter[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] at LCFF_X21_Y6_N3
<P><A NAME="R1_word_counter[0]">R1_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R1L15">R1L15</A>);


<P> --R1_word_counter[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1] at LCFF_X21_Y6_N25
<P><A NAME="R1_word_counter[1]">R1_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R1L16">R1L16</A>);


<P> --R1_word_counter[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2] at LCFF_X21_Y6_N27
<P><A NAME="R1_word_counter[2]">R1_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R1L17">R1L17</A>);


<P> --R1_word_counter[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3] at LCFF_X21_Y6_N11
<P><A NAME="R1_word_counter[3]">R1_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R1L19">R1L19</A>);


<P> --R1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Mux3~0 at LCCOMB_X21_Y6_N14
<P><A NAME="R1L8">R1L8</A> = AMPP_FUNCTION(<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, <A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, <A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, <A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>);


<P> --R1_clear_signal is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal at LCCOMB_X24_Y5_N0
<P><A NAME="R1_clear_signal">R1_clear_signal</A> = AMPP_FUNCTION(<A HREF="#SB1_state[8]">SB1_state[8]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --R1L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~0 at LCCOMB_X21_Y6_N22
<P><A NAME="R1L25">R1L25</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#R1_WORD_SR[1]">R1_WORD_SR[1]</A>, <A HREF="#R1L8">R1L8</A>, <A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --R1L26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~1 at LCCOMB_X21_Y5_N0
<P><A NAME="R1L26">R1L26</A> = AMPP_FUNCTION(<A HREF="#M1L612">M1L612</A>, <A HREF="#R1_clear_signal">R1_clear_signal</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#SB1_state[3]">SB1_state[3]</A>);


<P> --T4_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1] at LCFF_X20_Y6_N9
<P><A NAME="T4_dffs[1]">T4_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T4L5">T4L5</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --M1_trigger_setup_ena is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena at LCCOMB_X21_Y7_N0
<P><A NAME="M1_trigger_setup_ena">M1_trigger_setup_ena</A> = AMPP_FUNCTION(<A HREF="#QB1_irf_reg[1][3]">QB1_irf_reg[1][3]</A>, <A HREF="#QB1L139Q">QB1L139Q</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --LB1_last_level_delayed is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed at LCFF_X17_Y7_N11
<P><A NAME="LB1_last_level_delayed">LB1_last_level_delayed</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#LB1L28">LB1L28</A>, !<A HREF="#M1L609">M1L609</A>, GND);


<P> --T3_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] at LCFF_X17_Y7_N27
<P><A NAME="T3_dffs[0]">T3_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T3_dffs[1]">T3_dffs[1]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --M1L605 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0 at LCCOMB_X18_Y7_N16
<P><A NAME="M1L605">M1L605</A> = AMPP_FUNCTION(<A HREF="#LB1_last_level_delayed">LB1_last_level_delayed</A>, <A HREF="#T3_dffs[0]">T3_dffs[0]</A>);


<P> --M1_trigger_out_mode_ff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff at LCFF_X19_Y7_N17
<P><A NAME="M1_trigger_out_mode_ff">M1_trigger_out_mode_ff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L627">M1L627</A>);


<P> --M1L624 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff~0 at LCCOMB_X19_Y7_N22
<P><A NAME="M1L624">M1L624</A> = AMPP_FUNCTION(<A HREF="#M1_trigger_out_ff">M1_trigger_out_ff</A>, <A HREF="#M1L605">M1L605</A>, <A HREF="#M1_trigger_out_mode_ff">M1_trigger_out_mode_ff</A>, <A HREF="#M1_run">M1_run</A>);


<P> --U1_\buffer_manager:done is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done at LCFF_X18_Y7_N5
<P><A NAME="U1_\buffer_manager:done">U1_\buffer_manager:done</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L100">U1L100</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_counter[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] at LCFF_X18_Y7_N1
<P><A NAME="U1_counter[0]">U1_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L88">U1L88</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_counter[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1] at LCFF_X18_Y6_N31
<P><A NAME="U1_counter[1]">U1_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L90">U1L90</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_counter[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] at LCFF_X18_Y6_N13
<P><A NAME="U1_counter[2]">U1_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L91">U1L91</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_counter[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3] at LCFF_X17_Y6_N1
<P><A NAME="U1_counter[3]">U1_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L92">U1L92</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L102 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0 at LCCOMB_X18_Y6_N0
<P><A NAME="U1L102">U1L102</A> = AMPP_FUNCTION(<A HREF="#U1_counter[2]">U1_counter[2]</A>, <A HREF="#U1_counter[3]">U1_counter[3]</A>, <A HREF="#U1_counter[0]">U1_counter[0]</A>, <A HREF="#U1_counter[1]">U1_counter[1]</A>);


<P> --U1_counter[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] at LCFF_X17_Y6_N3
<P><A NAME="U1_counter[4]">U1_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L93">U1L93</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_counter[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5] at LCFF_X17_Y6_N29
<P><A NAME="U1_counter[5]">U1_counter[5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L94">U1L94</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_counter[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] at LCFF_X18_Y6_N27
<P><A NAME="U1_counter[6]">U1_counter[6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L95">U1L95</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_counter[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7] at LCFF_X18_Y6_N17
<P><A NAME="U1_counter[7]">U1_counter[7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L96">U1L96</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L103 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 at LCCOMB_X18_Y6_N10
<P><A NAME="U1L103">U1L103</A> = AMPP_FUNCTION(<A HREF="#U1_counter[4]">U1_counter[4]</A>, <A HREF="#U1_counter[5]">U1_counter[5]</A>, <A HREF="#U1_counter[7]">U1_counter[7]</A>, <A HREF="#U1_counter[6]">U1_counter[6]</A>);


<P> --U1_counter[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] at LCFF_X18_Y6_N19
<P><A NAME="U1_counter[10]">U1_counter[10]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L97">U1L97</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_counter[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9] at LCFF_X17_Y6_N31
<P><A NAME="U1_counter[9]">U1_counter[9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L98">U1L98</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L104 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 at LCCOMB_X18_Y6_N14
<P><A NAME="U1L104">U1L104</A> = AMPP_FUNCTION(<A HREF="#U1_counter[9]">U1_counter[9]</A>, <A HREF="#U1_counter[10]">U1_counter[10]</A>);


<P> --U1_counter[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8] at LCFF_X17_Y6_N27
<P><A NAME="U1_counter[8]">U1_counter[8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L99">U1L99</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L105 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3 at LCCOMB_X18_Y6_N6
<P><A NAME="U1L105">U1L105</A> = AMPP_FUNCTION(<A HREF="#U1L103">U1L103</A>, <A HREF="#U1_counter[8]">U1_counter[8]</A>, <A HREF="#U1L104">U1L104</A>, <A HREF="#U1L102">U1L102</A>);


<P> --U1_final_trigger_set is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set at LCFF_X19_Y6_N5
<P><A NAME="U1_final_trigger_set">U1_final_trigger_set</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L115">U1L115</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1_modified_post_count[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] at LCFF_X19_Y6_N3
<P><A NAME="U1_modified_post_count[0]">U1_modified_post_count[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L141">U1L141</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --U1L106 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~0 at LCCOMB_X18_Y6_N22
<P><A NAME="U1L106">U1L106</A> = AMPP_FUNCTION(<A HREF="#U1_modified_post_count[0]">U1_modified_post_count[0]</A>, <A HREF="#U1_modified_post_count[1]">U1_modified_post_count[1]</A>, <A HREF="#U1_counter[0]">U1_counter[0]</A>, <A HREF="#U1_counter[1]">U1_counter[1]</A>);


<P> --U1L107 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~1 at LCCOMB_X18_Y6_N24
<P><A NAME="U1L107">U1L107</A> = AMPP_FUNCTION(<A HREF="#U1_modified_post_count[2]">U1_modified_post_count[2]</A>, <A HREF="#U1_modified_post_count[3]">U1_modified_post_count[3]</A>, <A HREF="#U1_counter[3]">U1_counter[3]</A>, <A HREF="#U1_counter[2]">U1_counter[2]</A>);


<P> --U1L108 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~2 at LCCOMB_X18_Y6_N8
<P><A NAME="U1L108">U1L108</A> = AMPP_FUNCTION(<A HREF="#U1_modified_post_count[5]">U1_modified_post_count[5]</A>, <A HREF="#U1_counter[5]">U1_counter[5]</A>, <A HREF="#U1_modified_post_count[4]">U1_modified_post_count[4]</A>, <A HREF="#U1_counter[4]">U1_counter[4]</A>);


<P> --U1L109 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~3 at LCCOMB_X18_Y6_N4
<P><A NAME="U1L109">U1L109</A> = AMPP_FUNCTION(<A HREF="#U1_modified_post_count[7]">U1_modified_post_count[7]</A>, <A HREF="#U1_counter[6]">U1_counter[6]</A>, <A HREF="#U1_counter[7]">U1_counter[7]</A>, <A HREF="#U1_modified_post_count[6]">U1_modified_post_count[6]</A>);


<P> --U1L110 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4 at LCCOMB_X18_Y6_N20
<P><A NAME="U1L110">U1L110</A> = AMPP_FUNCTION(<A HREF="#U1L107">U1L107</A>, <A HREF="#U1L109">U1L109</A>, <A HREF="#U1L108">U1L108</A>, <A HREF="#U1L106">U1L106</A>);


<P> --U1L111 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5 at LCCOMB_X18_Y6_N2
<P><A NAME="U1L111">U1L111</A> = AMPP_FUNCTION(<A HREF="#U1_modified_post_count[8]">U1_modified_post_count[8]</A>, <A HREF="#U1_modified_post_count[9]">U1_modified_post_count[9]</A>, <A HREF="#U1_counter[9]">U1_counter[9]</A>, <A HREF="#U1_counter[8]">U1_counter[8]</A>);


<P> --U1L112 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6 at LCCOMB_X18_Y6_N28
<P><A NAME="U1L112">U1L112</A> = AMPP_FUNCTION(<A HREF="#U1L110">U1L110</A>, <A HREF="#U1L111">U1L111</A>, <A HREF="#U1_modified_post_count[10]">U1_modified_post_count[10]</A>, <A HREF="#U1_counter[10]">U1_counter[10]</A>);


<P> --U1L74 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|collecting_post_data_var~0 at LCCOMB_X18_Y7_N6
<P><A NAME="U1L74">U1L74</A> = AMPP_FUNCTION(<A HREF="#U1L112">U1L112</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1_\buffer_manager:done">U1_\buffer_manager:done</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>);


<P> --M1_condition_delay_reg[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3] at LCFF_X19_Y7_N3
<P><A NAME="M1_condition_delay_reg[3]">M1_condition_delay_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_condition_delay_reg[2]">M1_condition_delay_reg[2]</A>, GND);


<P> --M1_collect_data is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data at LCCOMB_X19_Y7_N4
<P><A NAME="M1_collect_data">M1_collect_data</A> = AMPP_FUNCTION(<A HREF="#M1_condition_delay_reg[3]">M1_condition_delay_reg[3]</A>, <A HREF="#M1_run">M1_run</A>);


<P> --M1_buffer_write_enable_delayed is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed at LCFF_X18_Y7_N21
<P><A NAME="M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L571">M1L571</A>);


<P> --T8L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~1 at LCCOMB_X19_Y7_N8
<P><A NAME="T8L2">T8L2</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#U1_\buffer_manager:done">U1_\buffer_manager:done</A>);


<P> --T8_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2] at LCFF_X20_Y7_N21
<P><A NAME="T8_dffs[2]">T8_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L4">T8L4</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~2 at LCCOMB_X20_Y7_N24
<P><A NAME="T8L3">T8L3</A> = AMPP_FUNCTION(<A HREF="#T8L2">T8L2</A>, <A HREF="#M1_run">M1_run</A>, <A HREF="#T8_dffs[2]">T8_dffs[2]</A>, <A HREF="#M1L615">M1L615</A>);


<P> --M1L608 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 at LCCOMB_X21_Y7_N4
<P><A NAME="M1L608">M1L608</A> = AMPP_FUNCTION(<A HREF="#QB1_clr_reg">QB1_clr_reg</A>, <A HREF="#QB1_irf_reg[1][0]">QB1_irf_reg[1][0]</A>, <A HREF="#M1_power_up_mode_source_reg">M1_power_up_mode_source_reg</A>);


<P> --T7_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] at LCFF_X18_Y2_N11
<P><A NAME="T7_dffs[2]">T7_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L3">T7L3</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] at LCFF_X18_Y2_N31
<P><A NAME="P1_xq[1]">P1_xq[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L2">FB1L2</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~1 at LCCOMB_X18_Y2_N22
<P><A NAME="T7L2">T7L2</A> = AMPP_FUNCTION(<A HREF="#P1_xq[1]">P1_xq[1]</A>, <A HREF="#N1L9">N1L9</A>, <A HREF="#T7_dffs[2]">T7_dffs[2]</A>);


<P> --P1_cells[1][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] at LCFF_X19_Y2_N31
<P><A NAME="P1_cells[1][0]">P1_cells[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_segment_wrapped_delayed">M1_segment_wrapped_delayed</A>, GND, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] at LCFF_X19_Y2_N1
<P><A NAME="P1_cells[0][0]">P1_cells[0][0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_segment_wrapped_delayed">M1_segment_wrapped_delayed</A>, GND, <A HREF="#GB1L1">GB1L1</A>);


<P> --P1_xraddr[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] at LCFF_X18_Y3_N17
<P><A NAME="P1_xraddr[0]">P1_xraddr[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#P1L99">P1L99</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --FB1L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[0]~0 at LCCOMB_X18_Y2_N28
<P><A NAME="FB1L1">FB1L1</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][0]">P1_cells[0][0]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][0]">P1_cells[1][0]</A>);


<P> --Z1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_reg_bit1a[4]~0 at LCCOMB_X20_Y3_N6
<P><A NAME="Z1L19">Z1L19</A> = AMPP_FUNCTION(<A HREF="#Z1L10">Z1L10</A>, <A HREF="#N1L9">N1L9</A>);


<P> --T6_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at LCFF_X20_Y5_N21
<P><A NAME="T6_dffs[2]">T6_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L3">T6L3</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] at LCFF_X19_Y5_N3
<P><A NAME="U1_last_buffer_write_address_sig[0]">U1_last_buffer_write_address_sig[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L126">U1L126</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L125">U1L125</A>);


<P> --T6L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~1 at LCCOMB_X20_Y5_N30
<P><A NAME="T6L2">T6L2</A> = AMPP_FUNCTION(<A HREF="#U1_last_buffer_write_address_sig[0]">U1_last_buffer_write_address_sig[0]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#T6_dffs[2]">T6_dffs[2]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --U1L184 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0 at LCCOMB_X18_Y7_N10
<P><A NAME="U1L184">U1L184</A> = AMPP_FUNCTION(<A HREF="#LB1_last_level_delayed">LB1_last_level_delayed</A>, <A HREF="#T3_dffs[0]">T3_dffs[0]</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>);


<P> --U1L117 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 at LCCOMB_X18_Y7_N30
<P><A NAME="U1L117">U1L117</A> = AMPP_FUNCTION(<A HREF="#U1L184">U1L184</A>, <A HREF="#U1L112">U1L112</A>, <A HREF="#U1_\buffer_manager:done">U1_\buffer_manager:done</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>);


<P> --U1L182 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 at LCCOMB_X18_Y7_N12
<P><A NAME="U1L182">U1L182</A> = AMPP_FUNCTION(<A HREF="#M1L605">M1L605</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1L112">U1L112</A>);


<P> --U1_\buffer_manager:base_address[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0] at LCFF_X18_Y7_N17
<P><A NAME="U1_\buffer_manager:base_address[0]">U1_\buffer_manager:base_address[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L73">U1L73</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L73 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 at LCCOMB_X18_Y7_N26
<P><A NAME="U1L73">U1L73</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:base_address[0]">U1_\buffer_manager:base_address[0]</A>, <A HREF="#U1L182">U1L182</A>);


<P> --U1L118 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 at LCCOMB_X18_Y7_N2
<P><A NAME="U1L118">U1L118</A> = AMPP_FUNCTION(<A HREF="#M1_collect_data">M1_collect_data</A>, <A HREF="#U1L73">U1L73</A>, <A HREF="#U1_is_buffer_wrapped_once_sig">U1_is_buffer_wrapped_once_sig</A>, <A HREF="#U1L117">U1L117</A>);


<P> --R1_WORD_SR[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2] at LCFF_X21_Y6_N29
<P><A NAME="R1_WORD_SR[2]">R1_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R1L28">R1L28</A>, <A HREF="#R1L26">R1L26</A>);


<P> --R1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Mux2~0 at LCCOMB_X21_Y6_N4
<P><A NAME="R1L7">R1L7</A> = AMPP_FUNCTION(<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, <A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, <A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, <A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>);


<P> --R1L27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2 at LCCOMB_X21_Y6_N0
<P><A NAME="R1L27">R1L27</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#R1_WORD_SR[2]">R1_WORD_SR[2]</A>, <A HREF="#R1L7">R1L7</A>, <A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --R1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Equal0~0 at LCCOMB_X21_Y6_N12
<P><A NAME="R1L4">R1L4</A> = AMPP_FUNCTION(<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, <A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, <A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, <A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>);


<P> --R1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~0 at LCCOMB_X21_Y7_N10
<P><A NAME="R1L14">R1L14</A> = AMPP_FUNCTION(<A HREF="#SB1_state[3]">SB1_state[3]</A>, <A HREF="#QB1L139Q">QB1L139Q</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#QB1_virtual_ir_scan_reg">QB1_virtual_ir_scan_reg</A>);


<P> --R1L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~1 at LCCOMB_X21_Y6_N2
<P><A NAME="R1L15">R1L15</A> = AMPP_FUNCTION(<A HREF="#R1L4">R1L4</A>, <A HREF="#R1L14">R1L14</A>, <A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, <A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --R1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~2 at LCCOMB_X21_Y6_N24
<P><A NAME="R1L16">R1L16</A> = AMPP_FUNCTION(<A HREF="#R1_clear_signal">R1_clear_signal</A>, <A HREF="#R1L14">R1L14</A>, <A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, <A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>);


<P> --R1L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Add0~0 at LCCOMB_X21_Y6_N16
<P><A NAME="R1L1">R1L1</A> = AMPP_FUNCTION(<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, <A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>);


<P> --R1L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~3 at LCCOMB_X21_Y6_N26
<P><A NAME="R1L17">R1L17</A> = AMPP_FUNCTION(<A HREF="#R1L1">R1L1</A>, <A HREF="#R1L14">R1L14</A>, <A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>, <A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --R1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Add0~1 at LCCOMB_X21_Y6_N8
<P><A NAME="R1L2">R1L2</A> = AMPP_FUNCTION(<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, <A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, <A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, <A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>);


<P> --R1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~4 at LCCOMB_X21_Y6_N6
<P><A NAME="R1L18">R1L18</A> = AMPP_FUNCTION(<A HREF="#R1L4">R1L4</A>, <A HREF="#R1L14">R1L14</A>, <A HREF="#R1L2">R1L2</A>, <A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --R1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~5 at LCCOMB_X21_Y6_N10
<P><A NAME="R1L19">R1L19</A> = AMPP_FUNCTION(<A HREF="#R1L18">R1L18</A>, <A HREF="#R1L14">R1L14</A>, <A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, <A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --T4_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2] at LCFF_X20_Y6_N15
<P><A NAME="T4_dffs[2]">T4_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T4_dffs[3]">T4_dffs[3]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB64_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff at LCFF_X14_Y8_N1
<P><A NAME="NB64_regoutff">NB64_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB64L5">NB64L5</A>);


<P> --NB65_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff at LCFF_X18_Y9_N3
<P><A NAME="NB65_regoutff">NB65_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB65L5">NB65L5</A>);


<P> --NB66_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff at LCFF_X18_Y9_N19
<P><A NAME="NB66_regoutff">NB66_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB66L3">NB66L3</A>, GND);


<P> --NB67_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff at LCFF_X18_Y9_N27
<P><A NAME="NB67_regoutff">NB67_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB67L3">NB67L3</A>, GND);


<P> --LB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 at LCCOMB_X18_Y9_N26
<P><A NAME="LB1L2">LB1L2</A> = AMPP_FUNCTION(<A HREF="#NB64_regoutff">NB64_regoutff</A>, <A HREF="#NB66_regoutff">NB66_regoutff</A>, <A HREF="#NB67_regoutff">NB67_regoutff</A>, <A HREF="#NB65_regoutff">NB65_regoutff</A>);


<P> --NB68_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff at LCFF_X19_Y10_N7
<P><A NAME="NB68_regoutff">NB68_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB68L5">NB68L5</A>);


<P> --NB69_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff at LCFF_X19_Y10_N1
<P><A NAME="NB69_regoutff">NB69_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB69L5">NB69L5</A>);


<P> --NB70_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff at LCFF_X18_Y10_N29
<P><A NAME="NB70_regoutff">NB70_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB70L5">NB70L5</A>);


<P> --NB71_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff at LCFF_X18_Y10_N17
<P><A NAME="NB71_regoutff">NB71_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB71L3">NB71L3</A>, GND);


<P> --LB1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 at LCCOMB_X18_Y10_N16
<P><A NAME="LB1L3">LB1L3</A> = AMPP_FUNCTION(<A HREF="#NB68_regoutff">NB68_regoutff</A>, <A HREF="#NB69_regoutff">NB69_regoutff</A>, <A HREF="#NB71_regoutff">NB71_regoutff</A>, <A HREF="#NB70_regoutff">NB70_regoutff</A>);


<P> --NB72_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff at LCFF_X19_Y9_N5
<P><A NAME="NB72_regoutff">NB72_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB72L3">NB72L3</A>, GND);


<P> --NB73_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff at LCFF_X19_Y9_N31
<P><A NAME="NB73_regoutff">NB73_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB73L5">NB73L5</A>);


<P> --NB74_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff at LCFF_X18_Y9_N11
<P><A NAME="NB74_regoutff">NB74_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB74L3">NB74L3</A>, GND);


<P> --NB75_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff at LCFF_X18_Y9_N29
<P><A NAME="NB75_regoutff">NB75_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB75L3">NB75L3</A>, GND);


<P> --LB1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 at LCCOMB_X18_Y9_N10
<P><A NAME="LB1L4">LB1L4</A> = AMPP_FUNCTION(<A HREF="#NB72_regoutff">NB72_regoutff</A>, <A HREF="#NB75_regoutff">NB75_regoutff</A>, <A HREF="#NB74_regoutff">NB74_regoutff</A>, <A HREF="#NB73_regoutff">NB73_regoutff</A>);


<P> --NB76_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff at LCFF_X17_Y10_N29
<P><A NAME="NB76_regoutff">NB76_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB76L5">NB76L5</A>);


<P> --NB77_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff at LCFF_X17_Y10_N15
<P><A NAME="NB77_regoutff">NB77_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB77L3">NB77L3</A>, GND);


<P> --NB78_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff at LCFF_X17_Y10_N1
<P><A NAME="NB78_regoutff">NB78_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB78L3">NB78L3</A>, GND);


<P> --LB1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 at LCCOMB_X17_Y10_N14
<P><A NAME="LB1L5">LB1L5</A> = AMPP_FUNCTION(<A HREF="#NB76_regoutff">NB76_regoutff</A>, <A HREF="#NB77_regoutff">NB77_regoutff</A>, <A HREF="#NB78_regoutff">NB78_regoutff</A>);


<P> --LB1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 at LCCOMB_X18_Y9_N24
<P><A NAME="LB1L6">LB1L6</A> = AMPP_FUNCTION(<A HREF="#LB1L5">LB1L5</A>, <A HREF="#LB1L2">LB1L2</A>, <A HREF="#LB1L3">LB1L3</A>, <A HREF="#LB1L4">LB1L4</A>);


<P> --S1_run is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run at LCFF_X18_Y7_N19
<P><A NAME="S1_run">S1_run</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#S1L3">S1L3</A>, !<A HREF="#M1L609">M1L609</A>, GND);


<P> --NB1_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff at LCFF_X17_Y7_N25
<P><A NAME="NB1_regoutff">NB1_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB1L5">NB1L5</A>);


<P> --NB2_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff at LCFF_X17_Y7_N17
<P><A NAME="NB2_regoutff">NB2_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB2L3">NB2L3</A>, GND);


<P> --NB3_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|regoutff at LCFF_X17_Y7_N23
<P><A NAME="NB3_regoutff">NB3_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB3L3">NB3L3</A>, GND);


<P> --LB1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 at LCCOMB_X17_Y7_N16
<P><A NAME="LB1L7">LB1L7</A> = AMPP_FUNCTION(<A HREF="#NB1_regoutff">NB1_regoutff</A>, <A HREF="#NB3_regoutff">NB3_regoutff</A>, <A HREF="#NB2_regoutff">NB2_regoutff</A>, <A HREF="#S1_run">S1_run</A>);


<P> --NB4_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff at LCFF_X15_Y4_N11
<P><A NAME="NB4_regoutff">NB4_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB4L5">NB4L5</A>);


<P> --NB5_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff at LCFF_X15_Y4_N25
<P><A NAME="NB5_regoutff">NB5_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB5L5">NB5L5</A>);


<P> --NB6_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff at LCFF_X15_Y4_N29
<P><A NAME="NB6_regoutff">NB6_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB6L5">NB6L5</A>);


<P> --NB7_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff at LCFF_X15_Y4_N9
<P><A NAME="NB7_regoutff">NB7_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB7L3">NB7L3</A>, GND);


<P> --LB1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 at LCCOMB_X15_Y4_N8
<P><A NAME="LB1L8">LB1L8</A> = AMPP_FUNCTION(<A HREF="#NB5_regoutff">NB5_regoutff</A>, <A HREF="#NB6_regoutff">NB6_regoutff</A>, <A HREF="#NB7_regoutff">NB7_regoutff</A>, <A HREF="#NB4_regoutff">NB4_regoutff</A>);


<P> --NB8_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff at LCFF_X15_Y4_N23
<P><A NAME="NB8_regoutff">NB8_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB8L5">NB8L5</A>);


<P> --NB9_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff at LCFF_X15_Y4_N3
<P><A NAME="NB9_regoutff">NB9_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB9L3">NB9L3</A>, GND);


<P> --NB10_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff at LCFF_X15_Y4_N27
<P><A NAME="NB10_regoutff">NB10_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB10L3">NB10L3</A>, GND);


<P> --NB11_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff at LCFF_X15_Y4_N7
<P><A NAME="NB11_regoutff">NB11_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB11L5">NB11L5</A>);


<P> --LB1L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 at LCCOMB_X15_Y4_N26
<P><A NAME="LB1L9">LB1L9</A> = AMPP_FUNCTION(<A HREF="#NB11_regoutff">NB11_regoutff</A>, <A HREF="#NB9_regoutff">NB9_regoutff</A>, <A HREF="#NB10_regoutff">NB10_regoutff</A>, <A HREF="#NB8_regoutff">NB8_regoutff</A>);


<P> --NB12_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff at LCFF_X14_Y4_N7
<P><A NAME="NB12_regoutff">NB12_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB12L5">NB12L5</A>);


<P> --NB13_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff at LCFF_X14_Y4_N23
<P><A NAME="NB13_regoutff">NB13_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB13L5">NB13L5</A>);


<P> --NB14_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff at LCFF_X14_Y4_N15
<P><A NAME="NB14_regoutff">NB14_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB14L3">NB14L3</A>, GND);


<P> --NB15_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff at LCFF_X14_Y2_N1
<P><A NAME="NB15_regoutff">NB15_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB15L5">NB15L5</A>);


<P> --LB1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 at LCCOMB_X14_Y4_N14
<P><A NAME="LB1L10">LB1L10</A> = AMPP_FUNCTION(<A HREF="#NB12_regoutff">NB12_regoutff</A>, <A HREF="#NB15_regoutff">NB15_regoutff</A>, <A HREF="#NB14_regoutff">NB14_regoutff</A>, <A HREF="#NB13_regoutff">NB13_regoutff</A>);


<P> --LB1L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 at LCCOMB_X15_Y4_N0
<P><A NAME="LB1L11">LB1L11</A> = AMPP_FUNCTION(<A HREF="#LB1L10">LB1L10</A>, <A HREF="#LB1L9">LB1L9</A>, <A HREF="#LB1L8">LB1L8</A>, <A HREF="#LB1L7">LB1L7</A>);


<P> --NB16_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff at LCFF_X12_Y2_N13
<P><A NAME="NB16_regoutff">NB16_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB16L5">NB16L5</A>);


<P> --NB17_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff at LCFF_X12_Y2_N1
<P><A NAME="NB17_regoutff">NB17_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB17L3">NB17L3</A>, GND);


<P> --NB18_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff at LCFF_X12_Y2_N11
<P><A NAME="NB18_regoutff">NB18_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB18L3">NB18L3</A>, GND);


<P> --NB19_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff at LCFF_X12_Y2_N27
<P><A NAME="NB19_regoutff">NB19_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB19L5">NB19L5</A>);


<P> --LB1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 at LCCOMB_X12_Y2_N10
<P><A NAME="LB1L12">LB1L12</A> = AMPP_FUNCTION(<A HREF="#NB16_regoutff">NB16_regoutff</A>, <A HREF="#NB17_regoutff">NB17_regoutff</A>, <A HREF="#NB18_regoutff">NB18_regoutff</A>, <A HREF="#NB19_regoutff">NB19_regoutff</A>);


<P> --NB20_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff at LCFF_X13_Y3_N15
<P><A NAME="NB20_regoutff">NB20_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB20L3">NB20L3</A>, GND);


<P> --NB21_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff at LCFF_X13_Y3_N13
<P><A NAME="NB21_regoutff">NB21_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB21L5">NB21L5</A>);


<P> --NB22_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff at LCFF_X13_Y3_N11
<P><A NAME="NB22_regoutff">NB22_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB22L3">NB22L3</A>, GND);


<P> --NB23_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff at LCFF_X13_Y3_N3
<P><A NAME="NB23_regoutff">NB23_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB23L3">NB23L3</A>, GND);


<P> --LB1L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 at LCCOMB_X13_Y3_N10
<P><A NAME="LB1L13">LB1L13</A> = AMPP_FUNCTION(<A HREF="#NB21_regoutff">NB21_regoutff</A>, <A HREF="#NB20_regoutff">NB20_regoutff</A>, <A HREF="#NB22_regoutff">NB22_regoutff</A>, <A HREF="#NB23_regoutff">NB23_regoutff</A>);


<P> --NB24_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff at LCFF_X15_Y3_N29
<P><A NAME="NB24_regoutff">NB24_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB24L3">NB24L3</A>, GND);


<P> --NB25_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff at LCFF_X14_Y3_N13
<P><A NAME="NB25_regoutff">NB25_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB25L5">NB25L5</A>);


<P> --NB26_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff at LCFF_X14_Y3_N29
<P><A NAME="NB26_regoutff">NB26_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB26L3">NB26L3</A>, GND);


<P> --NB27_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff at LCFF_X9_Y2_N3
<P><A NAME="NB27_regoutff">NB27_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB27L5">NB27L5</A>);


<P> --LB1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12 at LCCOMB_X14_Y3_N28
<P><A NAME="LB1L14">LB1L14</A> = AMPP_FUNCTION(<A HREF="#NB25_regoutff">NB25_regoutff</A>, <A HREF="#NB27_regoutff">NB27_regoutff</A>, <A HREF="#NB26_regoutff">NB26_regoutff</A>, <A HREF="#NB24_regoutff">NB24_regoutff</A>);


<P> --NB28_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff at LCFF_X9_Y2_N27
<P><A NAME="NB28_regoutff">NB28_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB28L5">NB28L5</A>);


<P> --NB29_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff at LCFF_X8_Y2_N9
<P><A NAME="NB29_regoutff">NB29_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB29L3">NB29L3</A>, GND);


<P> --NB30_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff at LCFF_X9_Y2_N1
<P><A NAME="NB30_regoutff">NB30_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB30L3">NB30L3</A>, GND);


<P> --NB31_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff at LCFF_X9_Y2_N7
<P><A NAME="NB31_regoutff">NB31_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB31L3">NB31L3</A>, GND);


<P> --LB1L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13 at LCCOMB_X9_Y2_N6
<P><A NAME="LB1L15">LB1L15</A> = AMPP_FUNCTION(<A HREF="#NB29_regoutff">NB29_regoutff</A>, <A HREF="#NB28_regoutff">NB28_regoutff</A>, <A HREF="#NB31_regoutff">NB31_regoutff</A>, <A HREF="#NB30_regoutff">NB30_regoutff</A>);


<P> --LB1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14 at LCCOMB_X13_Y3_N26
<P><A NAME="LB1L16">LB1L16</A> = AMPP_FUNCTION(<A HREF="#LB1L12">LB1L12</A>, <A HREF="#LB1L14">LB1L14</A>, <A HREF="#LB1L15">LB1L15</A>, <A HREF="#LB1L13">LB1L13</A>);


<P> --NB32_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff at LCFF_X15_Y9_N11
<P><A NAME="NB32_regoutff">NB32_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB32L5">NB32L5</A>);


<P> --NB33_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff at LCFF_X15_Y9_N27
<P><A NAME="NB33_regoutff">NB33_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB33L5">NB33L5</A>);


<P> --NB34_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff at LCFF_X15_Y9_N25
<P><A NAME="NB34_regoutff">NB34_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB34L3">NB34L3</A>, GND);


<P> --NB35_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff at LCFF_X15_Y9_N29
<P><A NAME="NB35_regoutff">NB35_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB35L3">NB35L3</A>, GND);


<P> --LB1L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15 at LCCOMB_X15_Y9_N24
<P><A NAME="LB1L17">LB1L17</A> = AMPP_FUNCTION(<A HREF="#NB32_regoutff">NB32_regoutff</A>, <A HREF="#NB35_regoutff">NB35_regoutff</A>, <A HREF="#NB34_regoutff">NB34_regoutff</A>, <A HREF="#NB33_regoutff">NB33_regoutff</A>);


<P> --NB36_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff at LCFF_X13_Y12_N13
<P><A NAME="NB36_regoutff">NB36_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB36L5">NB36L5</A>);


<P> --NB37_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff at LCFF_X13_Y12_N11
<P><A NAME="NB37_regoutff">NB37_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB37L5">NB37L5</A>);


<P> --NB38_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff at LCFF_X13_Y12_N15
<P><A NAME="NB38_regoutff">NB38_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB38L3">NB38L3</A>, GND);


<P> --NB39_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff at LCFF_X13_Y12_N1
<P><A NAME="NB39_regoutff">NB39_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB39L4">NB39L4</A>, GND);


<P> --LB1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16 at LCCOMB_X13_Y12_N14
<P><A NAME="LB1L18">LB1L18</A> = AMPP_FUNCTION(<A HREF="#NB36_regoutff">NB36_regoutff</A>, <A HREF="#NB39_regoutff">NB39_regoutff</A>, <A HREF="#NB38_regoutff">NB38_regoutff</A>, <A HREF="#NB37_regoutff">NB37_regoutff</A>);


<P> --NB40_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff at LCFF_X13_Y12_N3
<P><A NAME="NB40_regoutff">NB40_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB40L5">NB40L5</A>);


<P> --NB41_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff at LCFF_X12_Y12_N31
<P><A NAME="NB41_regoutff">NB41_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB41L5">NB41L5</A>);


<P> --NB42_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff at LCFF_X12_Y12_N1
<P><A NAME="NB42_regoutff">NB42_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB42L5">NB42L5</A>);


<P> --NB43_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff at LCFF_X12_Y12_N19
<P><A NAME="NB43_regoutff">NB43_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB43L3">NB43L3</A>, GND);


<P> --LB1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17 at LCCOMB_X12_Y12_N18
<P><A NAME="LB1L19">LB1L19</A> = AMPP_FUNCTION(<A HREF="#NB40_regoutff">NB40_regoutff</A>, <A HREF="#NB42_regoutff">NB42_regoutff</A>, <A HREF="#NB43_regoutff">NB43_regoutff</A>, <A HREF="#NB41_regoutff">NB41_regoutff</A>);


<P> --NB44_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff at LCFF_X8_Y12_N25
<P><A NAME="NB44_regoutff">NB44_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB44L3">NB44L3</A>, GND);


<P> --NB45_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff at LCFF_X8_Y12_N19
<P><A NAME="NB45_regoutff">NB45_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB45L5">NB45L5</A>);


<P> --NB46_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff at LCFF_X8_Y12_N31
<P><A NAME="NB46_regoutff">NB46_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB46L5">NB46L5</A>);


<P> --NB47_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff at LCFF_X8_Y12_N29
<P><A NAME="NB47_regoutff">NB47_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB47L3">NB47L3</A>, GND);


<P> --LB1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18 at LCCOMB_X8_Y12_N28
<P><A NAME="LB1L20">LB1L20</A> = AMPP_FUNCTION(<A HREF="#NB44_regoutff">NB44_regoutff</A>, <A HREF="#NB45_regoutff">NB45_regoutff</A>, <A HREF="#NB47_regoutff">NB47_regoutff</A>, <A HREF="#NB46_regoutff">NB46_regoutff</A>);


<P> --LB1L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19 at LCCOMB_X12_Y12_N28
<P><A NAME="LB1L21">LB1L21</A> = AMPP_FUNCTION(<A HREF="#LB1L20">LB1L20</A>, <A HREF="#LB1L19">LB1L19</A>, <A HREF="#LB1L18">LB1L18</A>, <A HREF="#LB1L17">LB1L17</A>);


<P> --NB48_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff at LCFF_X8_Y5_N23
<P><A NAME="NB48_regoutff">NB48_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB48L5">NB48L5</A>);


<P> --NB49_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff at LCFF_X8_Y5_N19
<P><A NAME="NB49_regoutff">NB49_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB49L5">NB49L5</A>);


<P> --NB50_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff at LCFF_X8_Y5_N25
<P><A NAME="NB50_regoutff">NB50_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB50L3">NB50L3</A>, GND);


<P> --NB51_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff at LCFF_X8_Y5_N7
<P><A NAME="NB51_regoutff">NB51_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB51L5">NB51L5</A>);


<P> --LB1L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~20 at LCCOMB_X8_Y5_N24
<P><A NAME="LB1L22">LB1L22</A> = AMPP_FUNCTION(<A HREF="#NB51_regoutff">NB51_regoutff</A>, <A HREF="#NB48_regoutff">NB48_regoutff</A>, <A HREF="#NB50_regoutff">NB50_regoutff</A>, <A HREF="#NB49_regoutff">NB49_regoutff</A>);


<P> --NB52_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff at LCFF_X9_Y5_N29
<P><A NAME="NB52_regoutff">NB52_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB52L5">NB52L5</A>);


<P> --NB53_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff at LCFF_X8_Y5_N13
<P><A NAME="NB53_regoutff">NB53_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB53L5">NB53L5</A>);


<P> --NB54_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff at LCFF_X8_Y5_N29
<P><A NAME="NB54_regoutff">NB54_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB54L3">NB54L3</A>, GND);


<P> --NB55_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff at LCFF_X8_Y5_N5
<P><A NAME="NB55_regoutff">NB55_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB55L5">NB55L5</A>);


<P> --LB1L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~21 at LCCOMB_X8_Y5_N28
<P><A NAME="LB1L23">LB1L23</A> = AMPP_FUNCTION(<A HREF="#NB53_regoutff">NB53_regoutff</A>, <A HREF="#NB55_regoutff">NB55_regoutff</A>, <A HREF="#NB54_regoutff">NB54_regoutff</A>, <A HREF="#NB52_regoutff">NB52_regoutff</A>);


<P> --NB56_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff at LCFF_X12_Y5_N11
<P><A NAME="NB56_regoutff">NB56_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB56L5">NB56L5</A>);


<P> --NB57_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff at LCFF_X12_Y5_N23
<P><A NAME="NB57_regoutff">NB57_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB57L5">NB57L5</A>);


<P> --NB58_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff at LCFF_X12_Y5_N29
<P><A NAME="NB58_regoutff">NB58_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB58L3">NB58L3</A>, GND);


<P> --NB59_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff at LCFF_X12_Y5_N15
<P><A NAME="NB59_regoutff">NB59_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB59L3">NB59L3</A>, GND);


<P> --LB1L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~22 at LCCOMB_X12_Y5_N14
<P><A NAME="LB1L24">LB1L24</A> = AMPP_FUNCTION(<A HREF="#NB56_regoutff">NB56_regoutff</A>, <A HREF="#NB58_regoutff">NB58_regoutff</A>, <A HREF="#NB59_regoutff">NB59_regoutff</A>, <A HREF="#NB57_regoutff">NB57_regoutff</A>);


<P> --NB60_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff at LCFF_X8_Y5_N1
<P><A NAME="NB60_regoutff">NB60_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB60L5">NB60L5</A>);


<P> --NB61_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff at LCFF_X8_Y5_N11
<P><A NAME="NB61_regoutff">NB61_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB61L3">NB61L3</A>, GND);


<P> --NB62_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff at LCFF_X8_Y5_N27
<P><A NAME="NB62_regoutff">NB62_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB62L3">NB62L3</A>, GND);


<P> --NB63_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff at LCFF_X12_Y5_N9
<P><A NAME="NB63_regoutff">NB63_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB63L5">NB63L5</A>);


<P> --LB1L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~23 at LCCOMB_X8_Y5_N26
<P><A NAME="LB1L25">LB1L25</A> = AMPP_FUNCTION(<A HREF="#NB61_regoutff">NB61_regoutff</A>, <A HREF="#NB60_regoutff">NB60_regoutff</A>, <A HREF="#NB62_regoutff">NB62_regoutff</A>, <A HREF="#NB63_regoutff">NB63_regoutff</A>);


<P> --LB1L26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~24 at LCCOMB_X8_Y5_N14
<P><A NAME="LB1L26">LB1L26</A> = AMPP_FUNCTION(<A HREF="#LB1L24">LB1L24</A>, <A HREF="#LB1L23">LB1L23</A>, <A HREF="#LB1L22">LB1L22</A>, <A HREF="#LB1L25">LB1L25</A>);


<P> --LB1L27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~25 at LCCOMB_X13_Y7_N18
<P><A NAME="LB1L27">LB1L27</A> = AMPP_FUNCTION(<A HREF="#LB1L21">LB1L21</A>, <A HREF="#LB1L11">LB1L11</A>, <A HREF="#LB1L26">LB1L26</A>, <A HREF="#LB1L16">LB1L16</A>);


<P> --LB1L28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~26 at LCCOMB_X17_Y7_N4
<P><A NAME="LB1L28">LB1L28</A> = AMPP_FUNCTION(<A HREF="#LB1_last_level_delayed">LB1_last_level_delayed</A>, <A HREF="#S1_run">S1_run</A>, <A HREF="#LB1L6">LB1L6</A>, <A HREF="#LB1L27">LB1L27</A>);


<P> --T3_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] at LCFF_X17_Y7_N9
<P><A NAME="T3_dffs[1]">T3_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T3L4">T3L4</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T1_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0] at LCFF_X20_Y6_N21
<P><A NAME="T1_dffs[0]">T1_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T1L3">T1L3</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --M1L627 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff~0 at LCCOMB_X19_Y7_N16
<P><A NAME="M1L627">M1L627</A> = AMPP_FUNCTION(<A HREF="#T1_dffs[0]">T1_dffs[0]</A>, <A HREF="#QB1_irf_reg[1][1]">QB1_irf_reg[1][1]</A>, <A HREF="#M1_trigger_out_mode_ff">M1_trigger_out_mode_ff</A>, <A HREF="#M1_power_up_mode_source_reg">M1_power_up_mode_source_reg</A>);


<P> --U1L100 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0 at LCCOMB_X18_Y7_N4
<P><A NAME="U1L100">U1L100</A> = AMPP_FUNCTION(<A HREF="#U1L112">U1L112</A>, <A HREF="#U1_\buffer_manager:done">U1_\buffer_manager:done</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>);


<P> --U1L87 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~0 at LCCOMB_X18_Y7_N24
<P><A NAME="U1L87">U1L87</A> = AMPP_FUNCTION(<A HREF="#M1L605">M1L605</A>, <A HREF="#U1L51">U1L51</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>);


<P> --U1L183 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 at LCCOMB_X18_Y7_N0
<P><A NAME="U1L183">U1L183</A> = AMPP_FUNCTION(<A HREF="#LB1_last_level_delayed">LB1_last_level_delayed</A>, <A HREF="#T3_dffs[0]">T3_dffs[0]</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>);


<P> --U1L88 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~1 at LCCOMB_X17_Y7_N30
<P><A NAME="U1L88">U1L88</A> = AMPP_FUNCTION(<A HREF="#U1L105">U1L105</A>, <A HREF="#U1L183">U1L183</A>, <A HREF="#U1L112">U1L112</A>, <A HREF="#U1L87">U1L87</A>);


<P> --U1L89 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~2 at LCCOMB_X18_Y7_N28
<P><A NAME="U1L89">U1L89</A> = AMPP_FUNCTION(<A HREF="#M1L605">M1L605</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1L112">U1L112</A>);


<P> --U1L90 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~3 at LCCOMB_X18_Y6_N30
<P><A NAME="U1L90">U1L90</A> = AMPP_FUNCTION(<A HREF="#U1L89">U1L89</A>, <A HREF="#U1L53">U1L53</A>);


<P> --U1L91 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~4 at LCCOMB_X18_Y6_N12
<P><A NAME="U1L91">U1L91</A> = AMPP_FUNCTION(<A HREF="#U1L55">U1L55</A>, <A HREF="#U1L89">U1L89</A>);


<P> --U1L92 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~5 at LCCOMB_X17_Y6_N0
<P><A NAME="U1L92">U1L92</A> = AMPP_FUNCTION(<A HREF="#U1L57">U1L57</A>, <A HREF="#U1L89">U1L89</A>);


<P> --U1L93 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~6 at LCCOMB_X17_Y6_N2
<P><A NAME="U1L93">U1L93</A> = AMPP_FUNCTION(<A HREF="#U1L59">U1L59</A>, <A HREF="#U1L89">U1L89</A>);


<P> --U1L94 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~7 at LCCOMB_X17_Y6_N28
<P><A NAME="U1L94">U1L94</A> = AMPP_FUNCTION(<A HREF="#U1L61">U1L61</A>, <A HREF="#U1L89">U1L89</A>);


<P> --U1L95 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~8 at LCCOMB_X18_Y6_N26
<P><A NAME="U1L95">U1L95</A> = AMPP_FUNCTION(<A HREF="#U1L63">U1L63</A>, <A HREF="#U1L89">U1L89</A>);


<P> --U1L96 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~9 at LCCOMB_X18_Y6_N16
<P><A NAME="U1L96">U1L96</A> = AMPP_FUNCTION(<A HREF="#U1L89">U1L89</A>, <A HREF="#U1L65">U1L65</A>);


<P> --U1L97 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~10 at LCCOMB_X18_Y6_N18
<P><A NAME="U1L97">U1L97</A> = AMPP_FUNCTION(<A HREF="#U1L71">U1L71</A>, <A HREF="#U1L89">U1L89</A>);


<P> --U1L98 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~11 at LCCOMB_X17_Y6_N30
<P><A NAME="U1L98">U1L98</A> = AMPP_FUNCTION(<A HREF="#U1L69">U1L69</A>, <A HREF="#U1L89">U1L89</A>);


<P> --U1L99 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~12 at LCCOMB_X17_Y6_N26
<P><A NAME="U1L99">U1L99</A> = AMPP_FUNCTION(<A HREF="#U1L67">U1L67</A>, <A HREF="#U1L89">U1L89</A>);


<P> --U1L114 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0 at LCCOMB_X18_Y7_N8
<P><A NAME="U1L114">U1L114</A> = AMPP_FUNCTION(<A HREF="#LB1_last_level_delayed">LB1_last_level_delayed</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>, <A HREF="#M1_collect_data">M1_collect_data</A>, <A HREF="#T3_dffs[0]">T3_dffs[0]</A>);


<P> --T4_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3] at LCFF_X20_Y6_N27
<P><A NAME="T4_dffs[3]">T4_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T4L8">T4L8</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T4_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4] at LCFF_X20_Y6_N19
<P><A NAME="T4_dffs[4]">T4_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T4L10">T4L10</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T4_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5] at LCFF_X20_Y6_N31
<P><A NAME="T4_dffs[5]">T4_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T4L12">T4L12</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T4_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6] at LCFF_X20_Y6_N17
<P><A NAME="T4_dffs[6]">T4_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T4_dffs[7]">T4_dffs[7]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T4_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7] at LCFF_X20_Y6_N23
<P><A NAME="T4_dffs[7]">T4_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T4L15">T4L15</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T4_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8] at LCFF_X20_Y6_N29
<P><A NAME="T4_dffs[8]">T4_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T4_dffs[9]">T4_dffs[9]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T4_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9] at LCFF_X20_Y6_N11
<P><A NAME="T4_dffs[9]">T4_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T1_dffs[0]">T1_dffs[0]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --M1_condition_delay_reg[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2] at LCFF_X19_Y7_N9
<P><A NAME="M1_condition_delay_reg[2]">M1_condition_delay_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_condition_delay_reg[1]">M1_condition_delay_reg[1]</A>, GND);


<P> --T8_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3] at LCFF_X20_Y7_N11
<P><A NAME="T8_dffs[3]">T8_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L5">T8L5</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~3 at LCCOMB_X20_Y7_N20
<P><A NAME="T8L4">T8L4</A> = AMPP_FUNCTION(<A HREF="#T8_dffs[3]">T8_dffs[3]</A>, <A HREF="#M1_run">M1_run</A>, <A HREF="#M1L615">M1L615</A>);


<P> --T7_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] at LCFF_X18_Y2_N25
<P><A NAME="T7_dffs[3]">T7_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L4">T7L4</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] at LCFF_X18_Y2_N27
<P><A NAME="P1_xq[2]">P1_xq[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L3">FB1L3</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~2 at LCCOMB_X18_Y2_N10
<P><A NAME="T7L3">T7L3</A> = AMPP_FUNCTION(<A HREF="#T7_dffs[3]">T7_dffs[3]</A>, <A HREF="#N1L9">N1L9</A>, <A HREF="#P1_xq[2]">P1_xq[2]</A>);


<P> --P1_cells[1][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] at LCFF_X19_Y2_N21
<P><A NAME="P1_cells[1][1]">P1_cells[1][1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L41">P1L41</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] at LCFF_X19_Y2_N19
<P><A NAME="P1_cells[0][1]">P1_cells[0][1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L4">P1L4</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[1]~1 at LCCOMB_X18_Y2_N30
<P><A NAME="FB1L2">FB1L2</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][1]">P1_cells[0][1]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][1]">P1_cells[1][1]</A>);


<P> --M1_segment_wrapped_delayed is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed at LCFF_X19_Y7_N19
<P><A NAME="M1_segment_wrapped_delayed">M1_segment_wrapped_delayed</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1_\buffer_manager:is_buffer_wrapped">U1_\buffer_manager:is_buffer_wrapped</A>, GND);


<P> --M1_current_segment_delayed[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0] at LCFF_X19_Y7_N13
<P><A NAME="M1_current_segment_delayed[0]">M1_current_segment_delayed[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1_\buffer_manager:base_address[0]">U1_\buffer_manager:base_address[0]</A>, GND);


<P> --U1_\buffer_manager:segment_shift_var is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var at LCFF_X18_Y7_N23
<P><A NAME="U1_\buffer_manager:segment_shift_var">U1_\buffer_manager:segment_shift_var</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L185">U1L185</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --GB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[1]~0 at LCCOMB_X19_Y7_N12
<P><A NAME="GB1L2">GB1L2</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#QB1_irf_reg[1][2]">QB1_irf_reg[1][2]</A>, <A HREF="#M1_current_segment_delayed[0]">M1_current_segment_delayed[0]</A>, <A HREF="#U1_\buffer_manager:segment_shift_var">U1_\buffer_manager:segment_shift_var</A>);


<P> --GB1L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[0]~1 at LCCOMB_X19_Y7_N28
<P><A NAME="GB1L1">GB1L1</A> = AMPP_FUNCTION(<A HREF="#M1_current_segment_delayed[0]">M1_current_segment_delayed[0]</A>, <A HREF="#U1_\buffer_manager:segment_shift_var">U1_\buffer_manager:segment_shift_var</A>, <A HREF="#M1_buffer_write_enable_delayed">M1_buffer_write_enable_delayed</A>, <A HREF="#QB1_irf_reg[1][2]">QB1_irf_reg[1][2]</A>);


<P> --T6_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at LCFF_X20_Y5_N5
<P><A NAME="T6_dffs[3]">T6_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L4">T6L4</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] at LCFF_X19_Y5_N11
<P><A NAME="U1_last_buffer_write_address_sig[1]">U1_last_buffer_write_address_sig[1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L128">U1L128</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L125">U1L125</A>);


<P> --T6L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~2 at LCCOMB_X20_Y5_N20
<P><A NAME="T6L3">T6L3</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#T6_dffs[3]">T6_dffs[3]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#U1_last_buffer_write_address_sig[1]">U1_last_buffer_write_address_sig[1]</A>);


<P> --U1_\buffer_manager:next_address[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] at LCFF_X17_Y5_N15
<P><A NAME="U1_\buffer_manager:next_address[0]">U1_\buffer_manager:next_address[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L20">U1L20</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L172 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0 at LCCOMB_X17_Y5_N12
<P><A NAME="U1L172">U1L172</A> = AMPP_FUNCTION(<A HREF="#U1L183">U1L183</A>, <A HREF="#U1L112">U1L112</A>, <A HREF="#U1L31">U1L31</A>, <A HREF="#U1L105">U1L105</A>);


<P> --U1L125 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 at LCCOMB_X19_Y7_N26
<P><A NAME="U1L125">U1L125</A> = AMPP_FUNCTION(<A HREF="#M1_condition_delay_reg[3]">M1_condition_delay_reg[3]</A>, <A HREF="#U1_\buffer_manager:done">U1_\buffer_manager:done</A>, <A HREF="#M1_run">M1_run</A>);


<P> --R1_WORD_SR[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] at LCFF_X21_Y6_N31
<P><A NAME="R1_WORD_SR[3]">R1_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#R1L29">R1L29</A>, <A HREF="#R1L26">R1L26</A>);


<P> --R1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Mux1~0 at LCCOMB_X21_Y6_N20
<P><A NAME="R1L6">R1L6</A> = AMPP_FUNCTION(<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, <A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, <A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, <A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>);


<P> --R1L28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~3 at LCCOMB_X21_Y6_N28
<P><A NAME="R1L28">R1L28</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#R1_WORD_SR[3]">R1_WORD_SR[3]</A>, <A HREF="#R1L6">R1L6</A>, <A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --T2_dffs[42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] at LCFF_X13_Y8_N11
<P><A NAME="T2_dffs[42]">T2_dffs[42]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L79">T2L79</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] at LCFF_X13_Y8_N13
<P><A NAME="T2_dffs[43]">T2_dffs[43]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L81">T2L81</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB64_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff at LCFF_X13_Y8_N3
<P><A NAME="NB64_holdff">NB64_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A>, GND);


<P> --T2_dffs[44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] at LCFF_X13_Y8_N23
<P><A NAME="T2_dffs[44]">T2_dffs[44]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L83">T2L83</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] at LCFF_X14_Y9_N11
<P><A NAME="T2_dffs[39]">T2_dffs[39]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L74">T2L74</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] at LCFF_X14_Y9_N27
<P><A NAME="T2_dffs[40]">T2_dffs[40]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[41]">T2_dffs[41]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB65_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff at LCFF_X14_Y9_N29
<P><A NAME="NB65_holdff">NB65_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A>, GND);


<P> --T2_dffs[41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] at LCFF_X14_Y9_N5
<P><A NAME="T2_dffs[41]">T2_dffs[41]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L77">T2L77</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] at LCFF_X18_Y9_N21
<P><A NAME="T2_dffs[36]">T2_dffs[36]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[37]">T2_dffs[37]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] at LCFF_X18_Y9_N23
<P><A NAME="T2_dffs[37]">T2_dffs[37]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L70">T2L70</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB66_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff at LCFF_X18_Y9_N15
<P><A NAME="NB66_holdff">NB66_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A>, GND);


<P> --T2_dffs[38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] at LCFF_X18_Y9_N13
<P><A NAME="T2_dffs[38]">T2_dffs[38]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L72">T2L72</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] at LCFF_X18_Y9_N1
<P><A NAME="T2_dffs[33]">T2_dffs[33]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[34]">T2_dffs[34]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] at LCFF_X18_Y9_N9
<P><A NAME="T2_dffs[34]">T2_dffs[34]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L66">T2L66</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB67_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff at LCFF_X18_Y9_N7
<P><A NAME="NB67_holdff">NB67_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A>, GND);


<P> --T2_dffs[35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] at LCFF_X18_Y9_N17
<P><A NAME="T2_dffs[35]">T2_dffs[35]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[36]">T2_dffs[36]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] at LCFF_X20_Y10_N7
<P><A NAME="T2_dffs[30]">T2_dffs[30]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L59">T2L59</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] at LCFF_X20_Y10_N19
<P><A NAME="T2_dffs[31]">T2_dffs[31]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L61">T2L61</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB68_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff at LCFF_X20_Y10_N9
<P><A NAME="NB68_holdff">NB68_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A>, GND);


<P> --T2_dffs[32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] at LCFF_X19_Y10_N15
<P><A NAME="T2_dffs[32]">T2_dffs[32]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L63">T2L63</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] at LCFF_X20_Y10_N23
<P><A NAME="T2_dffs[27]">T2_dffs[27]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L53">T2L53</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] at LCFF_X20_Y10_N1
<P><A NAME="T2_dffs[28]">T2_dffs[28]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L55">T2L55</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB69_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff at LCFF_X20_Y10_N27
<P><A NAME="NB69_holdff">NB69_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A>, GND);


<P> --T2_dffs[29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] at LCFF_X20_Y10_N11
<P><A NAME="T2_dffs[29]">T2_dffs[29]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L57">T2L57</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] at LCFF_X18_Y10_N7
<P><A NAME="T2_dffs[24]">T2_dffs[24]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L47">T2L47</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] at LCFF_X18_Y10_N27
<P><A NAME="T2_dffs[25]">T2_dffs[25]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L49">T2L49</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB70_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff at LCFF_X18_Y10_N3
<P><A NAME="NB70_holdff">NB70_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A>, GND);


<P> --T2_dffs[26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] at LCFF_X19_Y10_N3
<P><A NAME="T2_dffs[26]">T2_dffs[26]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L51">T2L51</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] at LCFF_X18_Y10_N15
<P><A NAME="T2_dffs[21]">T2_dffs[21]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L41">T2L41</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] at LCFF_X18_Y10_N31
<P><A NAME="T2_dffs[22]">T2_dffs[22]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L43">T2L43</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB71_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff at LCFF_X18_Y10_N9
<P><A NAME="NB71_holdff">NB71_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A>, GND);


<P> --T2_dffs[23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] at LCFF_X18_Y10_N11
<P><A NAME="T2_dffs[23]">T2_dffs[23]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L45">T2L45</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] at LCFF_X19_Y9_N29
<P><A NAME="T2_dffs[18]">T2_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[19]">T2_dffs[19]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] at LCFF_X19_Y9_N9
<P><A NAME="T2_dffs[19]">T2_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[20]">T2_dffs[20]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB72_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff at LCFF_X19_Y9_N11
<P><A NAME="NB72_holdff">NB72_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A>, GND);


<P> --T2_dffs[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] at LCFF_X19_Y10_N17
<P><A NAME="T2_dffs[20]">T2_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L39">T2L39</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] at LCFF_X19_Y9_N23
<P><A NAME="T2_dffs[15]">T2_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L31">T2L31</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] at LCFF_X19_Y9_N7
<P><A NAME="T2_dffs[16]">T2_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L33">T2L33</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB73_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff at LCFF_X19_Y9_N19
<P><A NAME="NB73_holdff">NB73_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A>, GND);


<P> --T2_dffs[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] at LCFF_X19_Y9_N3
<P><A NAME="T2_dffs[17]">T2_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L35">T2L35</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] at LCFF_X17_Y9_N19
<P><A NAME="T2_dffs[12]">T2_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L25">T2L25</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] at LCFF_X17_Y9_N7
<P><A NAME="T2_dffs[13]">T2_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L27">T2L27</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB74_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff at LCFF_X17_Y9_N9
<P><A NAME="NB74_holdff">NB74_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A>, GND);


<P> --T2_dffs[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] at LCFF_X18_Y9_N31
<P><A NAME="T2_dffs[14]">T2_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L29">T2L29</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9] at LCFF_X17_Y9_N3
<P><A NAME="T2_dffs[9]">T2_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[10]">T2_dffs[10]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] at LCFF_X17_Y9_N29
<P><A NAME="T2_dffs[10]">T2_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L21">T2L21</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB75_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff at LCFF_X17_Y9_N15
<P><A NAME="NB75_holdff">NB75_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A>, GND);


<P> --T2_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] at LCFF_X17_Y9_N13
<P><A NAME="T2_dffs[11]">T2_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L23">T2L23</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] at LCFF_X17_Y9_N1
<P><A NAME="T2_dffs[6]">T2_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L15">T2L15</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] at LCFF_X17_Y9_N11
<P><A NAME="T2_dffs[7]">T2_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L17">T2L17</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB76_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff at LCFF_X17_Y9_N27
<P><A NAME="NB76_holdff">NB76_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A>, GND);


<P> --T2_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] at LCFF_X17_Y9_N23
<P><A NAME="T2_dffs[8]">T2_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[9]">T2_dffs[9]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] at LCFF_X17_Y10_N27
<P><A NAME="T2_dffs[3]">T2_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L9">T2L9</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] at LCFF_X17_Y10_N31
<P><A NAME="T2_dffs[4]">T2_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L11">T2L11</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB77_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff at LCFF_X17_Y10_N19
<P><A NAME="NB77_holdff">NB77_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A>, GND);


<P> --T2_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] at LCFF_X17_Y10_N3
<P><A NAME="T2_dffs[5]">T2_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L13">T2L13</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] at LCFF_X17_Y10_N17
<P><A NAME="T2_dffs[0]">T2_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L3">T2L3</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] at LCFF_X17_Y10_N11
<P><A NAME="T2_dffs[1]">T2_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L5">T2L5</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB78_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff at LCFF_X17_Y10_N7
<P><A NAME="NB78_holdff">NB78_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A>, GND);


<P> --T2_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] at LCFF_X17_Y10_N13
<P><A NAME="T2_dffs[2]">T2_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L7">T2L7</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --U1_\buffer_manager:is_buffer_wrapped is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped at LCFF_X18_Y7_N15
<P><A NAME="U1_\buffer_manager:is_buffer_wrapped">U1_\buffer_manager:is_buffer_wrapped</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L122">U1L122</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --S1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run~0 at LCCOMB_X19_Y7_N10
<P><A NAME="S1L2">S1L2</A> = AMPP_FUNCTION(<A HREF="#M1_condition_delay_reg[3]">M1_condition_delay_reg[3]</A>, <A HREF="#QB1_irf_reg[1][1]">QB1_irf_reg[1][1]</A>, <A HREF="#U1_\buffer_manager:is_buffer_wrapped">U1_\buffer_manager:is_buffer_wrapped</A>);


<P> --S1_trig_mod_match_out is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out at LCFF_X19_Y7_N31
<P><A NAME="S1_trig_mod_match_out">S1_trig_mod_match_out</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#S1L6">S1L6</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --NB79_regoutff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff at LCFF_X19_Y6_N1
<P><A NAME="NB79_regoutff">NB79_regoutff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB79L5">NB79L5</A>);


<P> --S1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run~1 at LCCOMB_X19_Y7_N14
<P><A NAME="S1L3">S1L3</A> = AMPP_FUNCTION(<A HREF="#S1L2">S1L2</A>, <A HREF="#S1_trig_mod_match_out">S1_trig_mod_match_out</A>, <A HREF="#NB79_regoutff">NB79_regoutff</A>, <A HREF="#M1_power_up_mode_source_reg">M1_power_up_mode_source_reg</A>);


<P> --T2_dffs[231] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] at LCFF_X15_Y5_N17
<P><A NAME="T2_dffs[231]">T2_dffs[231]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L395">T2L395</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[232] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] at LCFF_X15_Y5_N29
<P><A NAME="T2_dffs[232]">T2_dffs[232]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L397">T2L397</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB1_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff at LCFF_X15_Y5_N27
<P><A NAME="NB1_holdff">NB1_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[77]">B1_acq_trigger_in_reg[77]</A>, GND);


<P> --T2_dffs[233] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] at LCFF_X15_Y5_N7
<P><A NAME="T2_dffs[233]">T2_dffs[233]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L399">T2L399</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[228] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] at LCFF_X21_Y4_N31
<P><A NAME="T2_dffs[228]">T2_dffs[228]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L389">T2L389</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[229] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] at LCFF_X21_Y4_N11
<P><A NAME="T2_dffs[229]">T2_dffs[229]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L391">T2L391</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB2_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff at LCFF_X21_Y4_N9
<P><A NAME="NB2_holdff">NB2_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[76]">B1_acq_trigger_in_reg[76]</A>, GND);


<P> --T2_dffs[230] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] at LCFF_X21_Y4_N7
<P><A NAME="T2_dffs[230]">T2_dffs[230]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L393">T2L393</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[225] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] at LCFF_X21_Y4_N19
<P><A NAME="T2_dffs[225]">T2_dffs[225]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L383">T2L383</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[226] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] at LCFF_X21_Y4_N27
<P><A NAME="T2_dffs[226]">T2_dffs[226]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L385">T2L385</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB3_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff at LCFF_X21_Y4_N5
<P><A NAME="NB3_holdff">NB3_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[75]">B1_acq_trigger_in_reg[75]</A>, GND);


<P> --T2_dffs[227] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] at LCFF_X21_Y4_N29
<P><A NAME="T2_dffs[227]">T2_dffs[227]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L387">T2L387</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[222] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] at LCFF_X21_Y4_N21
<P><A NAME="T2_dffs[222]">T2_dffs[222]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L377">T2L377</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[223] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] at LCFF_X21_Y4_N1
<P><A NAME="T2_dffs[223]">T2_dffs[223]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L379">T2L379</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB4_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff at LCFF_X21_Y4_N17
<P><A NAME="NB4_holdff">NB4_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[74]">B1_acq_trigger_in_reg[74]</A>, GND);


<P> --T2_dffs[224] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] at LCFF_X21_Y4_N13
<P><A NAME="T2_dffs[224]">T2_dffs[224]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L381">T2L381</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[219] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] at LCFF_X17_Y4_N29
<P><A NAME="T2_dffs[219]">T2_dffs[219]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L371">T2L371</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[220] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] at LCFF_X17_Y4_N11
<P><A NAME="T2_dffs[220]">T2_dffs[220]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L373">T2L373</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB5_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff at LCFF_X17_Y4_N27
<P><A NAME="NB5_holdff">NB5_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[73]">B1_acq_trigger_in_reg[73]</A>, GND);


<P> --T2_dffs[221] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] at LCFF_X17_Y4_N31
<P><A NAME="T2_dffs[221]">T2_dffs[221]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L375">T2L375</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[216] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] at LCFF_X17_Y4_N21
<P><A NAME="T2_dffs[216]">T2_dffs[216]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L365">T2L365</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[217] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] at LCFF_X17_Y4_N7
<P><A NAME="T2_dffs[217]">T2_dffs[217]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L367">T2L367</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB6_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff at LCFF_X17_Y4_N13
<P><A NAME="NB6_holdff">NB6_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[72]">B1_acq_trigger_in_reg[72]</A>, GND);


<P> --T2_dffs[218] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] at LCFF_X17_Y4_N9
<P><A NAME="T2_dffs[218]">T2_dffs[218]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L369">T2L369</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[213] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] at LCFF_X17_Y4_N1
<P><A NAME="T2_dffs[213]">T2_dffs[213]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L361">T2L361</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[214] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] at LCFF_X17_Y4_N25
<P><A NAME="T2_dffs[214]">T2_dffs[214]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[215]">T2_dffs[215]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB7_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff at LCFF_X17_Y4_N19
<P><A NAME="NB7_holdff">NB7_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[71]">B1_acq_trigger_in_reg[71]</A>, GND);


<P> --T2_dffs[215] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] at LCFF_X17_Y4_N5
<P><A NAME="T2_dffs[215]">T2_dffs[215]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[216]">T2_dffs[216]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[210] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] at LCFF_X15_Y5_N3
<P><A NAME="T2_dffs[210]">T2_dffs[210]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L355">T2L355</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[211] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] at LCFF_X15_Y5_N19
<P><A NAME="T2_dffs[211]">T2_dffs[211]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L357">T2L357</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB8_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff at LCFF_X15_Y5_N13
<P><A NAME="NB8_holdff">NB8_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[70]">B1_acq_trigger_in_reg[70]</A>, GND);


<P> --T2_dffs[212] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] at LCFF_X15_Y5_N23
<P><A NAME="T2_dffs[212]">T2_dffs[212]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L359">T2L359</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[207] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] at LCFF_X15_Y5_N11
<P><A NAME="T2_dffs[207]">T2_dffs[207]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L350">T2L350</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[208] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] at LCFF_X15_Y5_N15
<P><A NAME="T2_dffs[208]">T2_dffs[208]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L352">T2L352</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB9_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff at LCFF_X15_Y5_N25
<P><A NAME="NB9_holdff">NB9_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[69]">B1_acq_trigger_in_reg[69]</A>, GND);


<P> --T2_dffs[209] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] at LCFF_X15_Y5_N31
<P><A NAME="T2_dffs[209]">T2_dffs[209]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[210]">T2_dffs[210]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[204] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] at LCFF_X14_Y4_N1
<P><A NAME="T2_dffs[204]">T2_dffs[204]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[205]">T2_dffs[205]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[205] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] at LCFF_X14_Y4_N9
<P><A NAME="T2_dffs[205]">T2_dffs[205]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L346">T2L346</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB10_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff at LCFF_X14_Y4_N3
<P><A NAME="NB10_holdff">NB10_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[68]">B1_acq_trigger_in_reg[68]</A>, GND);


<P> --T2_dffs[206] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] at LCFF_X15_Y4_N5
<P><A NAME="T2_dffs[206]">T2_dffs[206]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L348">T2L348</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[201] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] at LCFF_X14_Y4_N13
<P><A NAME="T2_dffs[201]">T2_dffs[201]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L340">T2L340</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[202] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] at LCFF_X14_Y4_N19
<P><A NAME="T2_dffs[202]">T2_dffs[202]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L342">T2L342</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB11_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff at LCFF_X14_Y4_N21
<P><A NAME="NB11_holdff">NB11_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[67]">B1_acq_trigger_in_reg[67]</A>, GND);


<P> --T2_dffs[203] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] at LCFF_X14_Y4_N11
<P><A NAME="T2_dffs[203]">T2_dffs[203]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[204]">T2_dffs[204]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[198] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] at LCFF_X13_Y4_N15
<P><A NAME="T2_dffs[198]">T2_dffs[198]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L335">T2L335</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[199] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] at LCFF_X13_Y4_N1
<P><A NAME="T2_dffs[199]">T2_dffs[199]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L337">T2L337</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB12_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff at LCFF_X13_Y4_N23
<P><A NAME="NB12_holdff">NB12_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[66]">B1_acq_trigger_in_reg[66]</A>, GND);


<P> --T2_dffs[200] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] at LCFF_X13_Y4_N7
<P><A NAME="T2_dffs[200]">T2_dffs[200]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[201]">T2_dffs[201]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[195] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] at LCFF_X13_Y4_N9
<P><A NAME="T2_dffs[195]">T2_dffs[195]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[196]">T2_dffs[196]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[196] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] at LCFF_X13_Y4_N17
<P><A NAME="T2_dffs[196]">T2_dffs[196]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L332">T2L332</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB13_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff at LCFF_X13_Y4_N5
<P><A NAME="NB13_holdff">NB13_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A>, GND);


<P> --T2_dffs[197] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] at LCFF_X13_Y4_N29
<P><A NAME="T2_dffs[197]">T2_dffs[197]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[198]">T2_dffs[198]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[192] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] at LCFF_X13_Y4_N25
<P><A NAME="T2_dffs[192]">T2_dffs[192]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L326">T2L326</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[193] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] at LCFF_X13_Y4_N31
<P><A NAME="T2_dffs[193]">T2_dffs[193]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L328">T2L328</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB14_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff at LCFF_X13_Y4_N19
<P><A NAME="NB14_holdff">NB14_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A>, GND);


<P> --T2_dffs[194] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] at LCFF_X13_Y4_N27
<P><A NAME="T2_dffs[194]">T2_dffs[194]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[195]">T2_dffs[195]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[189] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] at LCFF_X13_Y2_N29
<P><A NAME="T2_dffs[189]">T2_dffs[189]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L322">T2L322</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[190] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] at LCFF_X13_Y2_N23
<P><A NAME="T2_dffs[190]">T2_dffs[190]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[191]">T2_dffs[191]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB15_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff at LCFF_X13_Y2_N19
<P><A NAME="NB15_holdff">NB15_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A>, GND);


<P> --T2_dffs[191] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] at LCFF_X13_Y2_N15
<P><A NAME="T2_dffs[191]">T2_dffs[191]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[192]">T2_dffs[192]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[186] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] at LCFF_X13_Y2_N9
<P><A NAME="T2_dffs[186]">T2_dffs[186]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[187]">T2_dffs[187]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[187] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] at LCFF_X13_Y2_N27
<P><A NAME="T2_dffs[187]">T2_dffs[187]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L318">T2L318</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB16_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff at LCFF_X13_Y2_N7
<P><A NAME="NB16_holdff">NB16_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A>, GND);


<P> --T2_dffs[188] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] at LCFF_X13_Y2_N13
<P><A NAME="T2_dffs[188]">T2_dffs[188]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L320">T2L320</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[183] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] at LCFF_X13_Y2_N1
<P><A NAME="T2_dffs[183]">T2_dffs[183]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[184]">T2_dffs[184]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[184] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] at LCFF_X13_Y2_N5
<P><A NAME="T2_dffs[184]">T2_dffs[184]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L314">T2L314</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB17_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff at LCFF_X13_Y2_N3
<P><A NAME="NB17_holdff">NB17_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A>, GND);


<P> --T2_dffs[185] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] at LCFF_X13_Y2_N11
<P><A NAME="T2_dffs[185]">T2_dffs[185]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[186]">T2_dffs[186]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[180] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] at LCFF_X12_Y2_N31
<P><A NAME="T2_dffs[180]">T2_dffs[180]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L309">T2L309</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[181] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] at LCFF_X12_Y2_N3
<P><A NAME="T2_dffs[181]">T2_dffs[181]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[182]">T2_dffs[182]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB18_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff at LCFF_X12_Y2_N29
<P><A NAME="NB18_holdff">NB18_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A>, GND);


<P> --T2_dffs[182] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] at LCFF_X12_Y2_N9
<P><A NAME="T2_dffs[182]">T2_dffs[182]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[183]">T2_dffs[183]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[177] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] at LCFF_X12_Y2_N25
<P><A NAME="T2_dffs[177]">T2_dffs[177]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L303">T2L303</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[178] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] at LCFF_X12_Y2_N15
<P><A NAME="T2_dffs[178]">T2_dffs[178]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L305">T2L305</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB19_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff at LCFF_X12_Y2_N23
<P><A NAME="NB19_holdff">NB19_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A>, GND);


<P> --T2_dffs[179] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] at LCFF_X12_Y2_N19
<P><A NAME="T2_dffs[179]">T2_dffs[179]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L307">T2L307</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[174] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] at LCFF_X14_Y4_N17
<P><A NAME="T2_dffs[174]">T2_dffs[174]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L299">T2L299</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[175] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] at LCFF_X14_Y4_N31
<P><A NAME="T2_dffs[175]">T2_dffs[175]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[176]">T2_dffs[176]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB20_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff at LCFF_X14_Y4_N25
<P><A NAME="NB20_holdff">NB20_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A>, GND);


<P> --T2_dffs[176] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] at LCFF_X13_Y3_N1
<P><A NAME="T2_dffs[176]">T2_dffs[176]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[177]">T2_dffs[177]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[171] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] at LCFF_X14_Y3_N5
<P><A NAME="T2_dffs[171]">T2_dffs[171]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L294">T2L294</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[172] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] at LCFF_X14_Y3_N31
<P><A NAME="T2_dffs[172]">T2_dffs[172]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L296">T2L296</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB21_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff at LCFF_X14_Y3_N11
<P><A NAME="NB21_holdff">NB21_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A>, GND);


<P> --T2_dffs[173] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] at LCFF_X14_Y3_N23
<P><A NAME="T2_dffs[173]">T2_dffs[173]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[174]">T2_dffs[174]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[168] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] at LCFF_X14_Y3_N25
<P><A NAME="T2_dffs[168]">T2_dffs[168]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[169]">T2_dffs[169]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[169] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] at LCFF_X14_Y3_N27
<P><A NAME="T2_dffs[169]">T2_dffs[169]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[170]">T2_dffs[170]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB22_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff at LCFF_X14_Y3_N19
<P><A NAME="NB22_holdff">NB22_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A>, GND);


<P> --T2_dffs[170] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] at LCFF_X14_Y3_N9
<P><A NAME="T2_dffs[170]">T2_dffs[170]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[171]">T2_dffs[171]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[165] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] at LCFF_X14_Y3_N3
<P><A NAME="T2_dffs[165]">T2_dffs[165]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[166]">T2_dffs[166]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[166] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] at LCFF_X14_Y3_N21
<P><A NAME="T2_dffs[166]">T2_dffs[166]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L288">T2L288</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB23_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff at LCFF_X14_Y3_N15
<P><A NAME="NB23_holdff">NB23_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A>, GND);


<P> --T2_dffs[167] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] at LCFF_X14_Y3_N1
<P><A NAME="T2_dffs[167]">T2_dffs[167]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[168]">T2_dffs[168]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[162] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] at LCFF_X15_Y3_N1
<P><A NAME="T2_dffs[162]">T2_dffs[162]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L281">T2L281</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[163] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] at LCFF_X15_Y3_N27
<P><A NAME="T2_dffs[163]">T2_dffs[163]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L283">T2L283</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB24_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff at LCFF_X15_Y3_N3
<P><A NAME="NB24_holdff">NB24_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A>, GND);


<P> --T2_dffs[164] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] at LCFF_X15_Y3_N19
<P><A NAME="T2_dffs[164]">T2_dffs[164]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L285">T2L285</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[159] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] at LCFF_X15_Y3_N21
<P><A NAME="T2_dffs[159]">T2_dffs[159]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L276">T2L276</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[160] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] at LCFF_X15_Y3_N13
<P><A NAME="T2_dffs[160]">T2_dffs[160]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[161]">T2_dffs[161]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB25_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff at LCFF_X15_Y3_N11
<P><A NAME="NB25_holdff">NB25_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A>, GND);


<P> --T2_dffs[161] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] at LCFF_X15_Y3_N25
<P><A NAME="T2_dffs[161]">T2_dffs[161]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L279">T2L279</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[156] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] at LCFF_X15_Y3_N17
<P><A NAME="T2_dffs[156]">T2_dffs[156]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L272">T2L272</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[157] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] at LCFF_X15_Y3_N31
<P><A NAME="T2_dffs[157]">T2_dffs[157]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[158]">T2_dffs[158]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB26_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff at LCFF_X15_Y3_N7
<P><A NAME="NB26_holdff">NB26_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A>, GND);


<P> --T2_dffs[158] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] at LCFF_X15_Y3_N15
<P><A NAME="T2_dffs[158]">T2_dffs[158]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[159]">T2_dffs[159]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[153] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] at LCFF_X8_Y2_N29
<P><A NAME="T2_dffs[153]">T2_dffs[153]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L266">T2L266</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[154] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] at LCFF_X8_Y2_N27
<P><A NAME="T2_dffs[154]">T2_dffs[154]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L268">T2L268</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB27_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff at LCFF_X8_Y2_N25
<P><A NAME="NB27_holdff">NB27_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A>, GND);


<P> --T2_dffs[155] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] at LCFF_X8_Y2_N23
<P><A NAME="T2_dffs[155]">T2_dffs[155]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L270">T2L270</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[150] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] at LCFF_X8_Y2_N5
<P><A NAME="T2_dffs[150]">T2_dffs[150]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L260">T2L260</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[151] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] at LCFF_X8_Y2_N7
<P><A NAME="T2_dffs[151]">T2_dffs[151]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L262">T2L262</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB28_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff at LCFF_X8_Y2_N21
<P><A NAME="NB28_holdff">NB28_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A>, GND);


<P> --T2_dffs[152] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] at LCFF_X8_Y2_N1
<P><A NAME="T2_dffs[152]">T2_dffs[152]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L264">T2L264</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[147] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] at LCFF_X8_Y2_N19
<P><A NAME="T2_dffs[147]">T2_dffs[147]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L255">T2L255</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[148] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] at LCFF_X8_Y2_N13
<P><A NAME="T2_dffs[148]">T2_dffs[148]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L257">T2L257</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB29_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff at LCFF_X8_Y2_N31
<P><A NAME="NB29_holdff">NB29_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A>, GND);


<P> --T2_dffs[149] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] at LCFF_X8_Y2_N17
<P><A NAME="T2_dffs[149]">T2_dffs[149]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[150]">T2_dffs[150]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[144] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] at LCFF_X9_Y2_N31
<P><A NAME="T2_dffs[144]">T2_dffs[144]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L249">T2L249</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[145] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] at LCFF_X9_Y2_N11
<P><A NAME="T2_dffs[145]">T2_dffs[145]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L251">T2L251</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB30_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff at LCFF_X9_Y2_N19
<P><A NAME="NB30_holdff">NB30_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A>, GND);


<P> --T2_dffs[146] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] at LCFF_X9_Y2_N25
<P><A NAME="T2_dffs[146]">T2_dffs[146]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L253">T2L253</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[141] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] at LCFF_X9_Y2_N13
<P><A NAME="T2_dffs[141]">T2_dffs[141]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L243">T2L243</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[142] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] at LCFF_X9_Y2_N29
<P><A NAME="T2_dffs[142]">T2_dffs[142]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L245">T2L245</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB31_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff at LCFF_X9_Y2_N5
<P><A NAME="NB31_holdff">NB31_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A>, GND);


<P> --T2_dffs[143] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] at LCFF_X9_Y2_N23
<P><A NAME="T2_dffs[143]">T2_dffs[143]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L247">T2L247</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[138] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] at LCFF_X14_Y9_N15
<P><A NAME="T2_dffs[138]">T2_dffs[138]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[139]">T2_dffs[139]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[139] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] at LCFF_X14_Y9_N17
<P><A NAME="T2_dffs[139]">T2_dffs[139]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L239">T2L239</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB32_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff at LCFF_X14_Y9_N31
<P><A NAME="NB32_holdff">NB32_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A>, GND);


<P> --T2_dffs[140] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] at LCFF_X14_Y9_N13
<P><A NAME="T2_dffs[140]">T2_dffs[140]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L241">T2L241</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[135] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] at LCFF_X14_Y9_N7
<P><A NAME="T2_dffs[135]">T2_dffs[135]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L233">T2L233</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[136] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] at LCFF_X14_Y9_N19
<P><A NAME="T2_dffs[136]">T2_dffs[136]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L235">T2L235</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB33_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff at LCFF_X14_Y9_N3
<P><A NAME="NB33_holdff">NB33_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A>, GND);


<P> --T2_dffs[137] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] at LCFF_X14_Y9_N23
<P><A NAME="T2_dffs[137]">T2_dffs[137]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[138]">T2_dffs[138]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[132] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] at LCFF_X15_Y9_N1
<P><A NAME="T2_dffs[132]">T2_dffs[132]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L228">T2L228</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[133] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] at LCFF_X15_Y9_N21
<P><A NAME="T2_dffs[133]">T2_dffs[133]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L230">T2L230</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB34_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff at LCFF_X15_Y9_N9
<P><A NAME="NB34_holdff">NB34_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A>, GND);


<P> --T2_dffs[134] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] at LCFF_X15_Y9_N3
<P><A NAME="T2_dffs[134]">T2_dffs[134]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[135]">T2_dffs[135]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[129] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] at LCFF_X15_Y9_N7
<P><A NAME="T2_dffs[129]">T2_dffs[129]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[130]">T2_dffs[130]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[130] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] at LCFF_X15_Y9_N15
<P><A NAME="T2_dffs[130]">T2_dffs[130]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L224">T2L224</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB35_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff at LCFF_X15_Y9_N31
<P><A NAME="NB35_holdff">NB35_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A>, GND);


<P> --T2_dffs[131] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] at LCFF_X15_Y9_N19
<P><A NAME="T2_dffs[131]">T2_dffs[131]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L226">T2L226</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[126] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] at LCFF_X14_Y12_N29
<P><A NAME="T2_dffs[126]">T2_dffs[126]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L217">T2L217</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[127] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] at LCFF_X13_Y12_N27
<P><A NAME="T2_dffs[127]">T2_dffs[127]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L219">T2L219</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB36_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff at LCFF_X13_Y12_N17
<P><A NAME="NB36_holdff">NB36_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A>, GND);


<P> --T2_dffs[128] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] at LCFF_X13_Y12_N29
<P><A NAME="T2_dffs[128]">T2_dffs[128]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L221">T2L221</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[123] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] at LCFF_X14_Y12_N9
<P><A NAME="T2_dffs[123]">T2_dffs[123]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L213">T2L213</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[124] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] at LCFF_X14_Y12_N7
<P><A NAME="T2_dffs[124]">T2_dffs[124]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[125]">T2_dffs[125]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB37_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff at LCFF_X13_Y12_N7
<P><A NAME="NB37_holdff">NB37_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A>, GND);


<P> --T2_dffs[125] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] at LCFF_X14_Y12_N21
<P><A NAME="T2_dffs[125]">T2_dffs[125]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[126]">T2_dffs[126]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[120] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] at LCFF_X14_Y12_N25
<P><A NAME="T2_dffs[120]">T2_dffs[120]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L209">T2L209</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[121] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] at LCFF_X14_Y12_N3
<P><A NAME="T2_dffs[121]">T2_dffs[121]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[122]">T2_dffs[122]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB38_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff at LCFF_X14_Y12_N23
<P><A NAME="NB38_holdff">NB38_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A>, GND);


<P> --T2_dffs[122] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] at LCFF_X14_Y12_N15
<P><A NAME="T2_dffs[122]">T2_dffs[122]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[123]">T2_dffs[123]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[117] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] at LCFF_X14_Y12_N13
<P><A NAME="T2_dffs[117]">T2_dffs[117]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[118]">T2_dffs[118]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[118] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] at LCFF_X14_Y12_N1
<P><A NAME="T2_dffs[118]">T2_dffs[118]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[119]">T2_dffs[119]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB39_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff at LCFF_X13_Y12_N21
<P><A NAME="NB39_holdff">NB39_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#NB39L2">NB39L2</A>);


<P> --T2_dffs[119] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] at LCFF_X14_Y12_N5
<P><A NAME="T2_dffs[119]">T2_dffs[119]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L207">T2L207</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[114] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] at LCFF_X14_Y12_N27
<P><A NAME="T2_dffs[114]">T2_dffs[114]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L200">T2L200</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[115] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] at LCFF_X14_Y12_N31
<P><A NAME="T2_dffs[115]">T2_dffs[115]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L202">T2L202</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB40_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff at LCFF_X14_Y12_N11
<P><A NAME="NB40_holdff">NB40_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A>, GND);


<P> --T2_dffs[116] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] at LCFF_X14_Y12_N19
<P><A NAME="T2_dffs[116]">T2_dffs[116]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[117]">T2_dffs[117]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[111] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] at LCFF_X12_Y12_N27
<P><A NAME="T2_dffs[111]">T2_dffs[111]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L195">T2L195</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[112] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] at LCFF_X12_Y12_N7
<P><A NAME="T2_dffs[112]">T2_dffs[112]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L197">T2L197</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB41_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff at LCFF_X12_Y12_N17
<P><A NAME="NB41_holdff">NB41_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A>, GND);


<P> --T2_dffs[113] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] at LCFF_X13_Y12_N5
<P><A NAME="T2_dffs[113]">T2_dffs[113]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[114]">T2_dffs[114]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[108] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] at LCFF_X12_Y12_N21
<P><A NAME="T2_dffs[108]">T2_dffs[108]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L189">T2L189</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[109] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] at LCFF_X12_Y12_N11
<P><A NAME="T2_dffs[109]">T2_dffs[109]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L191">T2L191</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB42_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff at LCFF_X12_Y12_N15
<P><A NAME="NB42_holdff">NB42_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A>, GND);


<P> --T2_dffs[110] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] at LCFF_X12_Y12_N3
<P><A NAME="T2_dffs[110]">T2_dffs[110]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L193">T2L193</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[105] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] at LCFF_X9_Y12_N13
<P><A NAME="T2_dffs[105]">T2_dffs[105]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L183">T2L183</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[106] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] at LCFF_X9_Y12_N17
<P><A NAME="T2_dffs[106]">T2_dffs[106]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L185">T2L185</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB43_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff at LCFF_X9_Y12_N9
<P><A NAME="NB43_holdff">NB43_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A>, GND);


<P> --T2_dffs[107] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] at LCFF_X9_Y12_N1
<P><A NAME="T2_dffs[107]">T2_dffs[107]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L187">T2L187</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[102] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] at LCFF_X9_Y12_N31
<P><A NAME="T2_dffs[102]">T2_dffs[102]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L178">T2L178</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[103] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] at LCFF_X9_Y12_N23
<P><A NAME="T2_dffs[103]">T2_dffs[103]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[104]">T2_dffs[104]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB44_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff at LCFF_X9_Y12_N27
<P><A NAME="NB44_holdff">NB44_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A>, GND);


<P> --T2_dffs[104] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] at LCFF_X9_Y12_N21
<P><A NAME="T2_dffs[104]">T2_dffs[104]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L181">T2L181</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[99] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99] at LCFF_X8_Y12_N9
<P><A NAME="T2_dffs[99]">T2_dffs[99]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L172">T2L172</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[100] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] at LCFF_X8_Y12_N11
<P><A NAME="T2_dffs[100]">T2_dffs[100]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L174">T2L174</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB45_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff at LCFF_X8_Y12_N23
<P><A NAME="NB45_holdff">NB45_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A>, GND);


<P> --T2_dffs[101] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] at LCFF_X8_Y12_N3
<P><A NAME="T2_dffs[101]">T2_dffs[101]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L176">T2L176</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[96] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96] at LCFF_X8_Y12_N15
<P><A NAME="T2_dffs[96]">T2_dffs[96]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L167">T2L167</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[97] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97] at LCFF_X8_Y12_N1
<P><A NAME="T2_dffs[97]">T2_dffs[97]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[98]">T2_dffs[98]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB46_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff at LCFF_X8_Y12_N13
<P><A NAME="NB46_holdff">NB46_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A>, GND);


<P> --T2_dffs[98] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98] at LCFF_X8_Y12_N17
<P><A NAME="T2_dffs[98]">T2_dffs[98]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L170">T2L170</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[93] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93] at LCFF_X7_Y12_N9
<P><A NAME="T2_dffs[93]">T2_dffs[93]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[94]">T2_dffs[94]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[94] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94] at LCFF_X7_Y12_N21
<P><A NAME="T2_dffs[94]">T2_dffs[94]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L164">T2L164</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB47_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff at LCFF_X7_Y12_N19
<P><A NAME="NB47_holdff">NB47_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A>, GND);


<P> --T2_dffs[95] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95] at LCFF_X7_Y12_N31
<P><A NAME="T2_dffs[95]">T2_dffs[95]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[96]">T2_dffs[96]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[90] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90] at LCFF_X7_Y12_N29
<P><A NAME="T2_dffs[90]">T2_dffs[90]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L159">T2L159</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[91] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91] at LCFF_X7_Y12_N7
<P><A NAME="T2_dffs[91]">T2_dffs[91]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[92]">T2_dffs[92]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB48_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff at LCFF_X7_Y12_N23
<P><A NAME="NB48_holdff">NB48_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A>, GND);


<P> --T2_dffs[92] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92] at LCFF_X7_Y12_N17
<P><A NAME="T2_dffs[92]">T2_dffs[92]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[93]">T2_dffs[93]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[87] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87] at LCFF_X7_Y12_N3
<P><A NAME="T2_dffs[87]">T2_dffs[87]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[88]">T2_dffs[88]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[88] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88] at LCFF_X7_Y12_N5
<P><A NAME="T2_dffs[88]">T2_dffs[88]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L155">T2L155</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB49_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff at LCFF_X7_Y12_N11
<P><A NAME="NB49_holdff">NB49_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A>, GND);


<P> --T2_dffs[89] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89] at LCFF_X7_Y12_N27
<P><A NAME="T2_dffs[89]">T2_dffs[89]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L157">T2L157</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[84] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] at LCFF_X9_Y12_N5
<P><A NAME="T2_dffs[84]">T2_dffs[84]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L149">T2L149</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[85] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] at LCFF_X9_Y12_N7
<P><A NAME="T2_dffs[85]">T2_dffs[85]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L151">T2L151</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB50_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff at LCFF_X9_Y12_N11
<P><A NAME="NB50_holdff">NB50_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A>, GND);


<P> --T2_dffs[86] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] at LCFF_X9_Y12_N29
<P><A NAME="T2_dffs[86]">T2_dffs[86]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[87]">T2_dffs[87]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[81] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] at LCFF_X9_Y4_N15
<P><A NAME="T2_dffs[81]">T2_dffs[81]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L145">T2L145</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[82] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] at LCFF_X9_Y4_N27
<P><A NAME="T2_dffs[82]">T2_dffs[82]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[83]">T2_dffs[83]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB51_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff at LCFF_X9_Y4_N7
<P><A NAME="NB51_holdff">NB51_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A>, GND);


<P> --T2_dffs[83] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] at LCFF_X9_Y4_N23
<P><A NAME="T2_dffs[83]">T2_dffs[83]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[84]">T2_dffs[84]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[78] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] at LCFF_X9_Y4_N29
<P><A NAME="T2_dffs[78]">T2_dffs[78]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[79]">T2_dffs[79]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[79] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] at LCFF_X9_Y4_N13
<P><A NAME="T2_dffs[79]">T2_dffs[79]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L142">T2L142</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB52_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff at LCFF_X9_Y4_N9
<P><A NAME="NB52_holdff">NB52_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A>, GND);


<P> --T2_dffs[80] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] at LCFF_X9_Y4_N3
<P><A NAME="T2_dffs[80]">T2_dffs[80]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[81]">T2_dffs[81]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[75] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] at LCFF_X7_Y5_N3
<P><A NAME="T2_dffs[75]">T2_dffs[75]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L135">T2L135</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[76] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] at LCFF_X7_Y5_N1
<P><A NAME="T2_dffs[76]">T2_dffs[76]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L137">T2L137</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB53_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff at LCFF_X7_Y5_N9
<P><A NAME="NB53_holdff">NB53_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A>, GND);


<P> --T2_dffs[77] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] at LCFF_X8_Y4_N5
<P><A NAME="T2_dffs[77]">T2_dffs[77]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L139">T2L139</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[72] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] at LCFF_X7_Y5_N25
<P><A NAME="T2_dffs[72]">T2_dffs[72]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L129">T2L129</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[73] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] at LCFF_X7_Y5_N31
<P><A NAME="T2_dffs[73]">T2_dffs[73]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L131">T2L131</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB54_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff at LCFF_X7_Y5_N11
<P><A NAME="NB54_holdff">NB54_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A>, GND);


<P> --T2_dffs[74] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] at LCFF_X7_Y5_N23
<P><A NAME="T2_dffs[74]">T2_dffs[74]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L133">T2L133</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[69] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] at LCFF_X7_Y5_N13
<P><A NAME="T2_dffs[69]">T2_dffs[69]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L123">T2L123</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[70] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] at LCFF_X7_Y5_N29
<P><A NAME="T2_dffs[70]">T2_dffs[70]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L125">T2L125</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB55_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff at LCFF_X7_Y5_N21
<P><A NAME="NB55_holdff">NB55_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A>, GND);


<P> --T2_dffs[71] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] at LCFF_X7_Y5_N27
<P><A NAME="T2_dffs[71]">T2_dffs[71]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L127">T2L127</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[66] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] at LCFF_X13_Y5_N9
<P><A NAME="T2_dffs[66]">T2_dffs[66]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L117">T2L117</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[67] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] at LCFF_X13_Y5_N7
<P><A NAME="T2_dffs[67]">T2_dffs[67]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L119">T2L119</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB56_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff at LCFF_X13_Y5_N23
<P><A NAME="NB56_holdff">NB56_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A>, GND);


<P> --T2_dffs[68] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] at LCFF_X13_Y5_N13
<P><A NAME="T2_dffs[68]">T2_dffs[68]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L121">T2L121</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] at LCFF_X13_Y5_N1
<P><A NAME="T2_dffs[63]">T2_dffs[63]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L112">T2L112</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] at LCFF_X13_Y5_N29
<P><A NAME="T2_dffs[64]">T2_dffs[64]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[65]">T2_dffs[65]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB57_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff at LCFF_X13_Y5_N25
<P><A NAME="NB57_holdff">NB57_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A>, GND);


<P> --T2_dffs[65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] at LCFF_X13_Y5_N15
<P><A NAME="T2_dffs[65]">T2_dffs[65]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L115">T2L115</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] at LCFF_X13_Y5_N31
<P><A NAME="T2_dffs[60]">T2_dffs[60]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L107">T2L107</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] at LCFF_X13_Y5_N11
<P><A NAME="T2_dffs[61]">T2_dffs[61]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L109">T2L109</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB58_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff at LCFF_X13_Y5_N5
<P><A NAME="NB58_holdff">NB58_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A>, GND);


<P> --T2_dffs[62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] at LCFF_X13_Y5_N27
<P><A NAME="T2_dffs[62]">T2_dffs[62]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[63]">T2_dffs[63]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] at LCFF_X9_Y5_N5
<P><A NAME="T2_dffs[57]">T2_dffs[57]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[58]">T2_dffs[58]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] at LCFF_X9_Y5_N15
<P><A NAME="T2_dffs[58]">T2_dffs[58]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L103">T2L103</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB59_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff at LCFF_X9_Y5_N1
<P><A NAME="NB59_holdff">NB59_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A>, GND);


<P> --T2_dffs[59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] at LCFF_X12_Y5_N25
<P><A NAME="T2_dffs[59]">T2_dffs[59]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L105">T2L105</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] at LCFF_X9_Y5_N25
<P><A NAME="T2_dffs[54]">T2_dffs[54]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[55]">T2_dffs[55]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] at LCFF_X9_Y5_N17
<P><A NAME="T2_dffs[55]">T2_dffs[55]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L99">T2L99</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB60_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff at LCFF_X9_Y5_N13
<P><A NAME="NB60_holdff">NB60_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A>, GND);


<P> --T2_dffs[56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] at LCFF_X9_Y5_N31
<P><A NAME="T2_dffs[56]">T2_dffs[56]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[57]">T2_dffs[57]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] at LCFF_X9_Y5_N3
<P><A NAME="T2_dffs[51]">T2_dffs[51]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[52]">T2_dffs[52]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] at LCFF_X9_Y5_N23
<P><A NAME="T2_dffs[52]">T2_dffs[52]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L95">T2L95</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB61_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff at LCFF_X9_Y5_N7
<P><A NAME="NB61_holdff">NB61_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A>, GND);


<P> --T2_dffs[53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] at LCFF_X9_Y5_N11
<P><A NAME="T2_dffs[53]">T2_dffs[53]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[54]">T2_dffs[54]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] at LCFF_X13_Y8_N25
<P><A NAME="T2_dffs[48]">T2_dffs[48]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L89">T2L89</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] at LCFF_X13_Y8_N31
<P><A NAME="T2_dffs[49]">T2_dffs[49]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[50]">T2_dffs[50]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB62_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff at LCFF_X13_Y8_N15
<P><A NAME="NB62_holdff">NB62_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>, GND);


<P> --T2_dffs[50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] at LCFF_X13_Y8_N9
<P><A NAME="T2_dffs[50]">T2_dffs[50]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L92">T2L92</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] at LCFF_X13_Y8_N1
<P><A NAME="T2_dffs[45]">T2_dffs[45]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[46]">T2_dffs[46]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T2_dffs[46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] at LCFF_X13_Y8_N17
<P><A NAME="T2_dffs[46]">T2_dffs[46]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2L86">T2L86</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --NB63_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff at LCFF_X13_Y8_N21
<P><A NAME="NB63_holdff">NB63_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A>, GND);


<P> --T2_dffs[47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] at LCFF_X13_Y8_N29
<P><A NAME="T2_dffs[47]">T2_dffs[47]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[48]">T2_dffs[48]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T3_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] at LCFF_X17_Y7_N29
<P><A NAME="T3_dffs[2]">T3_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T3L6">T3L6</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T1_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1] at LCFF_X20_Y6_N13
<P><A NAME="T1_dffs[1]">T1_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T1L5">T1L5</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --M1_condition_delay_reg[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1] at LCFF_X19_Y7_N5
<P><A NAME="M1_condition_delay_reg[1]">M1_condition_delay_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_condition_delay_reg[0]">M1_condition_delay_reg[0]</A>, GND);


<P> --T8_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4] at LCFF_X20_Y7_N31
<P><A NAME="T8_dffs[4]">T8_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L6">T8L6</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~4 at LCCOMB_X20_Y7_N10
<P><A NAME="T8L5">T8L5</A> = AMPP_FUNCTION(<A HREF="#T8_dffs[4]">T8_dffs[4]</A>, <A HREF="#M1_power_up_mode_source_reg">M1_power_up_mode_source_reg</A>, <A HREF="#M1L615">M1L615</A>);


<P> --T7_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] at LCFF_X18_Y2_N7
<P><A NAME="T7_dffs[4]">T7_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L5">T7L5</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] at LCFF_X18_Y2_N17
<P><A NAME="P1_xq[3]">P1_xq[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L4">FB1L4</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~3 at LCCOMB_X18_Y2_N24
<P><A NAME="T7L4">T7L4</A> = AMPP_FUNCTION(<A HREF="#P1_xq[3]">P1_xq[3]</A>, <A HREF="#N1L9">N1L9</A>, <A HREF="#T7_dffs[4]">T7_dffs[4]</A>);


<P> --P1_cells[1][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] at LCFF_X19_Y2_N17
<P><A NAME="P1_cells[1][2]">P1_cells[1][2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L43">P1L43</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] at LCFF_X19_Y2_N29
<P><A NAME="P1_cells[0][2]">P1_cells[0][2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L6">P1L6</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[2]~2 at LCCOMB_X18_Y2_N26
<P><A NAME="FB1L3">FB1L3</A> = AMPP_FUNCTION(<A HREF="#P1_cells[1][2]">P1_cells[1][2]</A>, <A HREF="#P1_cells[0][2]">P1_cells[0][2]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>);


<P> --M1_last_trigger_address_delayed[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0] at LCFF_X20_Y5_N29
<P><A NAME="M1_last_trigger_address_delayed[0]">M1_last_trigger_address_delayed[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L585">M1L585</A>);


<P> --U1L185 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 at LCCOMB_X18_Y7_N22
<P><A NAME="U1L185">U1L185</A> = AMPP_FUNCTION(<A HREF="#M1L605">M1L605</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1L112">U1L112</A>);


<P> --BB1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~0 at LCCOMB_X21_Y7_N6
<P><A NAME="BB1L7">BB1L7</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[0]">BB1_safe_q[0]</A>, <A HREF="#BB1L2">BB1L2</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --BB1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~1 at LCCOMB_X21_Y7_N8
<P><A NAME="BB1L8">BB1L8</A> = AMPP_FUNCTION(<A HREF="#BB1L7">BB1L7</A>, <A HREF="#M1L616">M1L616</A>, <A HREF="#M1_reset_all">M1_reset_all</A>, <A HREF="#QB1_irf_reg[1][1]">QB1_irf_reg[1][1]</A>);


<P> --N1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 at LCCOMB_X20_Y3_N10
<P><A NAME="N1L4">N1L4</A> = AMPP_FUNCTION(<A HREF="#Z1_safe_q[3]">Z1_safe_q[3]</A>, <A HREF="#Z1_safe_q[1]">Z1_safe_q[1]</A>);


<P> --N1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 at LCCOMB_X20_Y3_N26
<P><A NAME="N1L5">N1L5</A> = AMPP_FUNCTION(<A HREF="#N1L4">N1L4</A>, <A HREF="#Z1_safe_q[4]">Z1_safe_q[4]</A>, <A HREF="#Z1_safe_q[0]">Z1_safe_q[0]</A>, <A HREF="#Z1_safe_q[2]">Z1_safe_q[2]</A>);


<P> --T6_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at LCFF_X20_Y5_N13
<P><A NAME="T6_dffs[4]">T6_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L5">T6L5</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] at LCFF_X19_Y5_N17
<P><A NAME="U1_last_buffer_write_address_sig[2]">U1_last_buffer_write_address_sig[2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L130">U1L130</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L125">U1L125</A>);


<P> --T6L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~3 at LCCOMB_X20_Y5_N4
<P><A NAME="T6L4">T6L4</A> = AMPP_FUNCTION(<A HREF="#T6_dffs[4]">T6_dffs[4]</A>, <A HREF="#U1_last_buffer_write_address_sig[2]">U1_last_buffer_write_address_sig[2]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --U1_\buffer_manager:next_address[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] at LCFF_X18_Y5_N13
<P><A NAME="U1_\buffer_manager:next_address[1]">U1_\buffer_manager:next_address[1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L173">U1L173</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L173 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1 at LCCOMB_X19_Y5_N12
<P><A NAME="U1L173">U1L173</A> = AMPP_FUNCTION(<A HREF="#U1L112">U1L112</A>, <A HREF="#U1L183">U1L183</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1L33">U1L33</A>);


<P> --R1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Mux0~0 at LCCOMB_X21_Y6_N18
<P><A NAME="R1L5">R1L5</A> = AMPP_FUNCTION(<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, <A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, <A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, <A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>);


<P> --R1L29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4 at LCCOMB_X21_Y6_N30
<P><A NAME="R1L29">R1L29</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#R1L5">R1L5</A>, <A HREF="#A1L149">A1L149</A>, <A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --U1_\buffer_manager:next_address[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] at LCFF_X18_Y5_N15
<P><A NAME="U1_\buffer_manager:next_address[2]">U1_\buffer_manager:next_address[2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L174">U1L174</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_\buffer_manager:next_address[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] at LCFF_X18_Y5_N17
<P><A NAME="U1_\buffer_manager:next_address[3]">U1_\buffer_manager:next_address[3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L175">U1L175</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L119 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~0 at LCCOMB_X18_Y5_N30
<P><A NAME="U1L119">U1L119</A> = AMPP_FUNCTION(<A HREF="#U1L31">U1L31</A>, <A HREF="#U1L37">U1L37</A>, <A HREF="#U1L35">U1L35</A>, <A HREF="#U1L33">U1L33</A>);


<P> --U1_\buffer_manager:next_address[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] at LCFF_X18_Y5_N19
<P><A NAME="U1_\buffer_manager:next_address[4]">U1_\buffer_manager:next_address[4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L176">U1L176</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_\buffer_manager:next_address[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] at LCFF_X18_Y5_N21
<P><A NAME="U1_\buffer_manager:next_address[5]">U1_\buffer_manager:next_address[5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L177">U1L177</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_\buffer_manager:next_address[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] at LCFF_X18_Y5_N23
<P><A NAME="U1_\buffer_manager:next_address[6]">U1_\buffer_manager:next_address[6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L178">U1L178</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_\buffer_manager:next_address[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] at LCFF_X18_Y5_N25
<P><A NAME="U1_\buffer_manager:next_address[7]">U1_\buffer_manager:next_address[7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L179">U1L179</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L120 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 at LCCOMB_X18_Y5_N6
<P><A NAME="U1L120">U1L120</A> = AMPP_FUNCTION(<A HREF="#U1L41">U1L41</A>, <A HREF="#U1L39">U1L39</A>, <A HREF="#U1L45">U1L45</A>, <A HREF="#U1L43">U1L43</A>);


<P> --U1_\buffer_manager:next_address[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] at LCFF_X18_Y5_N27
<P><A NAME="U1_\buffer_manager:next_address[8]">U1_\buffer_manager:next_address[8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L180">U1L180</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1_\buffer_manager:next_address[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] at LCFF_X18_Y5_N29
<P><A NAME="U1_\buffer_manager:next_address[9]">U1_\buffer_manager:next_address[9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L181">U1L181</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_collect_data">M1_collect_data</A>);


<P> --U1L121 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2 at LCCOMB_X18_Y5_N4
<P><A NAME="U1L121">U1L121</A> = AMPP_FUNCTION(<A HREF="#U1L120">U1L120</A>, <A HREF="#U1L47">U1L47</A>, <A HREF="#U1L49">U1L49</A>, <A HREF="#U1L119">U1L119</A>);


<P> --U1L101 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~1 at LCCOMB_X18_Y7_N18
<P><A NAME="U1L101">U1L101</A> = AMPP_FUNCTION(<A HREF="#U1L112">U1L112</A>, <A HREF="#U1_final_trigger_set">U1_final_trigger_set</A>);


<P> --U1L122 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~3 at LCCOMB_X18_Y7_N14
<P><A NAME="U1L122">U1L122</A> = AMPP_FUNCTION(<A HREF="#U1L182">U1L182</A>, <A HREF="#U1L101">U1L101</A>, <A HREF="#U1_\buffer_manager:is_buffer_wrapped">U1_\buffer_manager:is_buffer_wrapped</A>, <A HREF="#U1L121">U1L121</A>);


<P> --S1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out~0 at LCCOMB_X19_Y7_N0
<P><A NAME="S1L5">S1L5</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:is_buffer_wrapped">U1_\buffer_manager:is_buffer_wrapped</A>, <A HREF="#M1_condition_delay_reg[3]">M1_condition_delay_reg[3]</A>, <A HREF="#QB1_irf_reg[1][1]">QB1_irf_reg[1][1]</A>, <A HREF="#M1_power_up_mode_source_reg">M1_power_up_mode_source_reg</A>);


<P> --S1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out~1 at LCCOMB_X19_Y7_N30
<P><A NAME="S1L6">S1L6</A> = AMPP_FUNCTION(<A HREF="#NB79_regoutff">NB79_regoutff</A>, <A HREF="#S1_trig_mod_match_out">S1_trig_mod_match_out</A>, <A HREF="#S1L5">S1L5</A>);


<P> --T1_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2] at LCFF_X20_Y6_N7
<P><A NAME="T1_dffs[2]">T1_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T1L7">T1L7</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --B1_trigger_in_reg is sld_signaltap:ReSDMAC|trigger_in_reg at LCFF_X1_Y6_N9
<P><A NAME="B1_trigger_in_reg">B1_trigger_in_reg</A> = DFFEAS(<A HREF="#B1L660">B1L660</A>, GLOBAL(<A HREF="#A1L115">A1L115</A>),  ,  ,  ,  ,  ,  ,  );


<P> --NB79_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff at LCFF_X20_Y6_N1
<P><A NAME="NB79_holdff">NB79_holdff</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_trigger_in_reg">B1_trigger_in_reg</A>, GND);


<P> --T1_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] at LCFF_X17_Y7_N15
<P><A NAME="T1_dffs[3]">T1_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T1L9">T1L9</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T3_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] at LCFF_X17_Y7_N13
<P><A NAME="T3_dffs[3]">T3_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T3L8">T3L8</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --M1_condition_delay_reg[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] at LCFF_X15_Y7_N23
<P><A NAME="M1_condition_delay_reg[0]">M1_condition_delay_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L577">M1L577</A>);


<P> --T8_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5] at LCFF_X20_Y7_N23
<P><A NAME="T8_dffs[5]">T8_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L7">T8L7</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~5 at LCCOMB_X20_Y7_N30
<P><A NAME="T8L6">T8L6</A> = AMPP_FUNCTION(<A HREF="#M1_current_segment_delayed[0]">M1_current_segment_delayed[0]</A>, <A HREF="#T8_dffs[5]">T8_dffs[5]</A>, <A HREF="#M1L615">M1L615</A>);


<P> --T7_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] at LCFF_X18_Y2_N15
<P><A NAME="T7_dffs[5]">T7_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L6">T7L6</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] at LCFF_X18_Y2_N13
<P><A NAME="P1_xq[4]">P1_xq[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L5">FB1L5</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~4 at LCCOMB_X18_Y2_N6
<P><A NAME="T7L5">T7L5</A> = AMPP_FUNCTION(<A HREF="#T7_dffs[5]">T7_dffs[5]</A>, <A HREF="#N1L9">N1L9</A>, <A HREF="#P1_xq[4]">P1_xq[4]</A>);


<P> --P1_cells[1][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] at LCFF_X19_Y2_N27
<P><A NAME="P1_cells[1][3]">P1_cells[1][3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L45">P1L45</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] at LCFF_X19_Y2_N13
<P><A NAME="P1_cells[0][3]">P1_cells[0][3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L8">P1L8</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[3]~3 at LCCOMB_X18_Y2_N16
<P><A NAME="FB1L4">FB1L4</A> = AMPP_FUNCTION(<A HREF="#P1_cells[1][3]">P1_cells[1][3]</A>, <A HREF="#P1_cells[0][3]">P1_cells[0][3]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>);


<P> --M1_last_trigger_address_delayed[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1] at LCFF_X20_Y2_N31
<P><A NAME="M1_last_trigger_address_delayed[1]">M1_last_trigger_address_delayed[1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L587">M1L587</A>);


<P> --U1_\buffer_manager:last_trigger_address_var[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] at LCFF_X19_Y5_N23
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[0]">U1_\buffer_manager:last_trigger_address_var[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L6">U1L6</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at LCFF_X20_Y5_N19
<P><A NAME="T6_dffs[5]">T6_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L6">T6L6</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3] at LCFF_X18_Y5_N3
<P><A NAME="U1_last_buffer_write_address_sig[3]">U1_last_buffer_write_address_sig[3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L175">U1L175</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L125">U1L125</A>);


<P> --T6L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~4 at LCCOMB_X20_Y5_N12
<P><A NAME="T6L5">T6L5</A> = AMPP_FUNCTION(<A HREF="#U1_last_buffer_write_address_sig[3]">U1_last_buffer_write_address_sig[3]</A>, <A HREF="#T6_dffs[5]">T6_dffs[5]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --U1L174 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2 at LCCOMB_X19_Y5_N26
<P><A NAME="U1L174">U1L174</A> = AMPP_FUNCTION(<A HREF="#U1L112">U1L112</A>, <A HREF="#U1L183">U1L183</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1L35">U1L35</A>);


<P> --U1L175 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3 at LCCOMB_X18_Y5_N2
<P><A NAME="U1L175">U1L175</A> = AMPP_FUNCTION(<A HREF="#U1L112">U1L112</A>, <A HREF="#U1L37">U1L37</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1L183">U1L183</A>);


<P> --U1L176 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4 at LCCOMB_X19_Y5_N4
<P><A NAME="U1L176">U1L176</A> = AMPP_FUNCTION(<A HREF="#U1L105">U1L105</A>, <A HREF="#U1L39">U1L39</A>, <A HREF="#U1L183">U1L183</A>, <A HREF="#U1L112">U1L112</A>);


<P> --U1L177 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5 at LCCOMB_X18_Y5_N8
<P><A NAME="U1L177">U1L177</A> = AMPP_FUNCTION(<A HREF="#U1L41">U1L41</A>, <A HREF="#U1L112">U1L112</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1L183">U1L183</A>);


<P> --U1L178 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6 at LCCOMB_X19_Y5_N0
<P><A NAME="U1L178">U1L178</A> = AMPP_FUNCTION(<A HREF="#U1L105">U1L105</A>, <A HREF="#U1L43">U1L43</A>, <A HREF="#U1L183">U1L183</A>, <A HREF="#U1L112">U1L112</A>);


<P> --U1L179 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7 at LCCOMB_X19_Y5_N14
<P><A NAME="U1L179">U1L179</A> = AMPP_FUNCTION(<A HREF="#U1L105">U1L105</A>, <A HREF="#U1L45">U1L45</A>, <A HREF="#U1L183">U1L183</A>, <A HREF="#U1L112">U1L112</A>);


<P> --U1L180 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8 at LCCOMB_X18_Y5_N0
<P><A NAME="U1L180">U1L180</A> = AMPP_FUNCTION(<A HREF="#U1L112">U1L112</A>, <A HREF="#U1L47">U1L47</A>, <A HREF="#U1L105">U1L105</A>, <A HREF="#U1L183">U1L183</A>);


<P> --U1L181 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9 at LCCOMB_X19_Y5_N8
<P><A NAME="U1L181">U1L181</A> = AMPP_FUNCTION(<A HREF="#U1L105">U1L105</A>, <A HREF="#U1L183">U1L183</A>, <A HREF="#U1L112">U1L112</A>, <A HREF="#U1L49">U1L49</A>);


<P> --T3_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] at LCFF_X17_Y7_N1
<P><A NAME="T3_dffs[4]">T3_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T3L10">T3L10</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T8_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6] at LCFF_X20_Y8_N17
<P><A NAME="T8_dffs[6]">T8_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L8">T8L8</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~6 at LCCOMB_X20_Y7_N22
<P><A NAME="T8L7">T8L7</A> = AMPP_FUNCTION(<A HREF="#T8_dffs[6]">T8_dffs[6]</A>, <A HREF="#M1L615">M1L615</A>);


<P> --T7_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] at LCFF_X18_Y2_N21
<P><A NAME="T7_dffs[6]">T7_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L7">T7L7</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] at LCFF_X18_Y2_N5
<P><A NAME="P1_xq[5]">P1_xq[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L6">FB1L6</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~5 at LCCOMB_X18_Y2_N14
<P><A NAME="T7L6">T7L6</A> = AMPP_FUNCTION(<A HREF="#T7_dffs[6]">T7_dffs[6]</A>, <A HREF="#P1_xq[5]">P1_xq[5]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] at LCFF_X19_Y2_N15
<P><A NAME="P1_cells[1][4]">P1_cells[1][4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L47">P1L47</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] at LCFF_X19_Y2_N23
<P><A NAME="P1_cells[0][4]">P1_cells[0][4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L10">P1L10</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[4]~4 at LCCOMB_X18_Y2_N12
<P><A NAME="FB1L5">FB1L5</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][4]">P1_cells[0][4]</A>, <A HREF="#P1_cells[1][4]">P1_cells[1][4]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>);


<P> --M1_last_trigger_address_delayed[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2] at LCFF_X20_Y5_N7
<P><A NAME="M1_last_trigger_address_delayed[2]">M1_last_trigger_address_delayed[2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L589">M1L589</A>);


<P> --U1_\buffer_manager:last_trigger_address_var[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] at LCFF_X19_Y5_N13
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[1]">U1_\buffer_manager:last_trigger_address_var[1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L173">U1L173</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at LCFF_X20_Y5_N3
<P><A NAME="T6_dffs[6]">T6_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L7">T6L7</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] at LCFF_X19_Y5_N19
<P><A NAME="U1_last_buffer_write_address_sig[4]">U1_last_buffer_write_address_sig[4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L176">U1L176</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#U1L125">U1L125</A>);


<P> --T6L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~5 at LCCOMB_X20_Y5_N18
<P><A NAME="T6L6">T6L6</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#U1_last_buffer_write_address_sig[4]">U1_last_buffer_write_address_sig[4]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#T6_dffs[6]">T6_dffs[6]</A>);


<P> --T3_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] at LCFF_X17_Y7_N3
<P><A NAME="T3_dffs[5]">T3_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T3L12">T3L12</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T8_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7] at LCFF_X20_Y8_N19
<P><A NAME="T8_dffs[7]">T8_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L9">T8L9</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~7 at LCCOMB_X20_Y8_N16
<P><A NAME="T8L8">T8L8</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[7]">T8_dffs[7]</A>);


<P> --T7_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] at LCFF_X18_Y2_N3
<P><A NAME="T7_dffs[7]">T7_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L8">T7L8</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] at LCFF_X18_Y2_N19
<P><A NAME="P1_xq[6]">P1_xq[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L7">FB1L7</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~6 at LCCOMB_X18_Y2_N20
<P><A NAME="T7L7">T7L7</A> = AMPP_FUNCTION(<A HREF="#T7_dffs[7]">T7_dffs[7]</A>, <A HREF="#N1L9">N1L9</A>, <A HREF="#P1_xq[6]">P1_xq[6]</A>);


<P> --P1_cells[1][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] at LCFF_X19_Y2_N5
<P><A NAME="P1_cells[1][5]">P1_cells[1][5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L49">P1L49</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] at LCFF_X19_Y2_N25
<P><A NAME="P1_cells[0][5]">P1_cells[0][5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L12">P1L12</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[5]~5 at LCCOMB_X18_Y2_N4
<P><A NAME="FB1L6">FB1L6</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][5]">P1_cells[0][5]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][5]">P1_cells[1][5]</A>);


<P> --M1_last_trigger_address_delayed[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3] at LCFF_X19_Y6_N29
<P><A NAME="M1_last_trigger_address_delayed[3]">M1_last_trigger_address_delayed[3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L591">M1L591</A>);


<P> --U1_\buffer_manager:last_trigger_address_var[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] at LCFF_X19_Y5_N27
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[2]">U1_\buffer_manager:last_trigger_address_var[2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L174">U1L174</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at LCFF_X20_Y5_N27
<P><A NAME="T6_dffs[7]">T6_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L8">T6L8</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] at LCFF_X18_Y5_N9
<P><A NAME="U1_last_buffer_write_address_sig[5]">U1_last_buffer_write_address_sig[5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L177">U1L177</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L125">U1L125</A>);


<P> --T6L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~6 at LCCOMB_X20_Y5_N2
<P><A NAME="T6L7">T6L7</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#U1_last_buffer_write_address_sig[5]">U1_last_buffer_write_address_sig[5]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#T6_dffs[7]">T6_dffs[7]</A>);


<P> --T3_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] at LCFF_X17_Y7_N7
<P><A NAME="T3_dffs[6]">T3_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T3_dffs[7]">T3_dffs[7]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T8_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8] at LCFF_X20_Y8_N31
<P><A NAME="T8_dffs[8]">T8_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L10">T8L10</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~8 at LCCOMB_X20_Y8_N18
<P><A NAME="T8L9">T8L9</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[8]">T8_dffs[8]</A>);


<P> --T7_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] at LCFF_X18_Y4_N11
<P><A NAME="T7_dffs[8]">T7_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L9">T7L9</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] at LCFF_X18_Y2_N9
<P><A NAME="P1_xq[7]">P1_xq[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L8">FB1L8</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~7 at LCCOMB_X18_Y2_N2
<P><A NAME="T7L8">T7L8</A> = AMPP_FUNCTION(<A HREF="#P1_xq[7]">P1_xq[7]</A>, <A HREF="#N1L9">N1L9</A>, <A HREF="#T7_dffs[8]">T7_dffs[8]</A>);


<P> --P1_cells[1][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] at LCFF_X19_Y2_N7
<P><A NAME="P1_cells[1][6]">P1_cells[1][6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L51">P1L51</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] at LCFF_X19_Y2_N9
<P><A NAME="P1_cells[0][6]">P1_cells[0][6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L14">P1L14</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[6]~6 at LCCOMB_X18_Y2_N18
<P><A NAME="FB1L7">FB1L7</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][6]">P1_cells[0][6]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][6]">P1_cells[1][6]</A>);


<P> --M1_last_trigger_address_delayed[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4] at LCFF_X21_Y5_N27
<P><A NAME="M1_last_trigger_address_delayed[4]">M1_last_trigger_address_delayed[4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1_\buffer_manager:last_trigger_address_var[4]">U1_\buffer_manager:last_trigger_address_var[4]</A>, GND);


<P> --U1_\buffer_manager:last_trigger_address_var[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] at LCFF_X19_Y6_N7
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[3]">U1_\buffer_manager:last_trigger_address_var[3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L10">U1L10</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at LCFF_X20_Y5_N1
<P><A NAME="T6_dffs[8]">T6_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L9">T6L9</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6] at LCFF_X19_Y5_N21
<P><A NAME="U1_last_buffer_write_address_sig[6]">U1_last_buffer_write_address_sig[6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L135">U1L135</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L125">U1L125</A>);


<P> --T6L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~7 at LCCOMB_X20_Y5_N26
<P><A NAME="T6L8">T6L8</A> = AMPP_FUNCTION(<A HREF="#U1_last_buffer_write_address_sig[6]">U1_last_buffer_write_address_sig[6]</A>, <A HREF="#T6_dffs[8]">T6_dffs[8]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --T3_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] at LCFF_X17_Y7_N21
<P><A NAME="T3_dffs[7]">T3_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T3L15">T3L15</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T8_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9] at LCFF_X20_Y8_N29
<P><A NAME="T8_dffs[9]">T8_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L11">T8L11</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~9 at LCCOMB_X20_Y8_N30
<P><A NAME="T8L10">T8L10</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[9]">T8_dffs[9]</A>);


<P> --T7_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9] at LCFF_X18_Y4_N23
<P><A NAME="T7_dffs[9]">T7_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L10">T7L10</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] at LCFF_X18_Y4_N25
<P><A NAME="P1_xq[8]">P1_xq[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L9">FB1L9</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~8 at LCCOMB_X18_Y4_N10
<P><A NAME="T7L9">T7L9</A> = AMPP_FUNCTION(<A HREF="#T7_dffs[9]">T7_dffs[9]</A>, <A HREF="#P1_xq[8]">P1_xq[8]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] at LCFF_X19_Y2_N3
<P><A NAME="P1_cells[1][7]">P1_cells[1][7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L53">P1L53</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] at LCFF_X19_Y2_N11
<P><A NAME="P1_cells[0][7]">P1_cells[0][7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L16">P1L16</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[7]~7 at LCCOMB_X18_Y2_N8
<P><A NAME="FB1L8">FB1L8</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][7]">P1_cells[0][7]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][7]">P1_cells[1][7]</A>);


<P> --M1_last_trigger_address_delayed[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5] at LCFF_X21_Y5_N29
<P><A NAME="M1_last_trigger_address_delayed[5]">M1_last_trigger_address_delayed[5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L594">M1L594</A>);


<P> --U1_\buffer_manager:last_trigger_address_var[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] at LCFF_X19_Y5_N5
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[4]">U1_\buffer_manager:last_trigger_address_var[4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L176">U1L176</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at LCFF_X21_Y5_N11
<P><A NAME="T6_dffs[9]">T6_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L10">T6L10</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] at LCFF_X19_Y5_N31
<P><A NAME="U1_last_buffer_write_address_sig[7]">U1_last_buffer_write_address_sig[7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L179">U1L179</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#U1L125">U1L125</A>);


<P> --T6L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~8 at LCCOMB_X20_Y5_N0
<P><A NAME="T6L9">T6L9</A> = AMPP_FUNCTION(<A HREF="#U1_last_buffer_write_address_sig[7]">U1_last_buffer_write_address_sig[7]</A>, <A HREF="#T6_dffs[9]">T6_dffs[9]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --T3_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] at LCFF_X17_Y7_N19
<P><A NAME="T3_dffs[8]">T3_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T3L17">T3L17</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T8_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10] at LCFF_X20_Y8_N27
<P><A NAME="T8_dffs[10]">T8_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L12">T8L12</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~10 at LCCOMB_X20_Y8_N28
<P><A NAME="T8L11">T8L11</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[10]">T8_dffs[10]</A>);


<P> --T7_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] at LCFF_X18_Y4_N17
<P><A NAME="T7_dffs[10]">T7_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L11">T7L11</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] at LCFF_X18_Y4_N7
<P><A NAME="P1_xq[9]">P1_xq[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L10">FB1L10</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~9 at LCCOMB_X18_Y4_N22
<P><A NAME="T7L10">T7L10</A> = AMPP_FUNCTION(<A HREF="#P1_xq[9]">P1_xq[9]</A>, <A HREF="#T7_dffs[10]">T7_dffs[10]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] at LCFF_X19_Y4_N31
<P><A NAME="P1_cells[1][8]">P1_cells[1][8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L55">P1L55</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] at LCFF_X19_Y4_N1
<P><A NAME="P1_cells[0][8]">P1_cells[0][8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L18">P1L18</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[8]~8 at LCCOMB_X18_Y4_N24
<P><A NAME="FB1L9">FB1L9</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][8]">P1_cells[0][8]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][8]">P1_cells[1][8]</A>);


<P> --M1_last_trigger_address_delayed[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6] at LCFF_X21_Y5_N23
<P><A NAME="M1_last_trigger_address_delayed[6]">M1_last_trigger_address_delayed[6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L596">M1L596</A>);


<P> --U1_\buffer_manager:last_trigger_address_var[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] at LCFF_X19_Y5_N29
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[5]">U1_\buffer_manager:last_trigger_address_var[5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L13">U1L13</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at LCFF_X20_Y5_N15
<P><A NAME="T6_dffs[10]">T6_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L11">T6L11</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8] at LCFF_X18_Y5_N1
<P><A NAME="U1_last_buffer_write_address_sig[8]">U1_last_buffer_write_address_sig[8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L180">U1L180</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L125">U1L125</A>);


<P> --T6L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~9 at LCCOMB_X21_Y5_N10
<P><A NAME="T6L10">T6L10</A> = AMPP_FUNCTION(<A HREF="#T6_dffs[10]">T6_dffs[10]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#U1_last_buffer_write_address_sig[8]">U1_last_buffer_write_address_sig[8]</A>, <A HREF="#M1L612">M1L612</A>);


<P> --T3_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] at LCFF_X17_Y10_N23
<P><A NAME="T3_dffs[9]">T3_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T2_dffs[0]">T2_dffs[0]</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#M1_trigger_setup_ena">M1_trigger_setup_ena</A>);


<P> --T8_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11] at LCFF_X20_Y8_N13
<P><A NAME="T8_dffs[11]">T8_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L13">T8L13</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~11 at LCCOMB_X20_Y8_N26
<P><A NAME="T8L12">T8L12</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[11]">T8_dffs[11]</A>);


<P> --T7_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] at LCFF_X18_Y4_N21
<P><A NAME="T7_dffs[11]">T7_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L12">T7L12</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] at LCFF_X18_Y4_N27
<P><A NAME="P1_xq[10]">P1_xq[10]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L11">FB1L11</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~10 at LCCOMB_X18_Y4_N16
<P><A NAME="T7L11">T7L11</A> = AMPP_FUNCTION(<A HREF="#P1_xq[10]">P1_xq[10]</A>, <A HREF="#T7_dffs[11]">T7_dffs[11]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] at LCFF_X19_Y4_N19
<P><A NAME="P1_cells[1][9]">P1_cells[1][9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L57">P1L57</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] at LCFF_X19_Y4_N29
<P><A NAME="P1_cells[0][9]">P1_cells[0][9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L20">P1L20</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[9]~9 at LCCOMB_X18_Y4_N6
<P><A NAME="FB1L10">FB1L10</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][9]">P1_cells[0][9]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][9]">P1_cells[1][9]</A>);


<P> --M1_last_trigger_address_delayed[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7] at LCFF_X20_Y4_N31
<P><A NAME="M1_last_trigger_address_delayed[7]">M1_last_trigger_address_delayed[7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1_\buffer_manager:last_trigger_address_var[7]">U1_\buffer_manager:last_trigger_address_var[7]</A>, GND);


<P> --U1_\buffer_manager:last_trigger_address_var[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] at LCFF_X19_Y5_N1
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[6]">U1_\buffer_manager:last_trigger_address_var[6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L178">U1L178</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at LCFF_X20_Y5_N9
<P><A NAME="T6_dffs[11]">T6_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L12">T6L12</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --U1_last_buffer_write_address_sig[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] at LCFF_X19_Y5_N9
<P><A NAME="U1_last_buffer_write_address_sig[9]">U1_last_buffer_write_address_sig[9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L181">U1L181</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L125">U1L125</A>);


<P> --T6L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~10 at LCCOMB_X20_Y5_N14
<P><A NAME="T6L11">T6L11</A> = AMPP_FUNCTION(<A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#T6_dffs[11]">T6_dffs[11]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#U1_last_buffer_write_address_sig[9]">U1_last_buffer_write_address_sig[9]</A>);


<P> --T8_dffs[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12] at LCFF_X20_Y8_N3
<P><A NAME="T8_dffs[12]">T8_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L14">T8L14</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~12 at LCCOMB_X20_Y8_N12
<P><A NAME="T8L13">T8L13</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[12]">T8_dffs[12]</A>);


<P> --T7_dffs[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] at LCFF_X18_Y4_N15
<P><A NAME="T7_dffs[12]">T7_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L13">T7L13</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] at LCFF_X18_Y4_N31
<P><A NAME="P1_xq[11]">P1_xq[11]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L12">FB1L12</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~11 at LCCOMB_X18_Y4_N20
<P><A NAME="T7L12">T7L12</A> = AMPP_FUNCTION(<A HREF="#P1_xq[11]">P1_xq[11]</A>, <A HREF="#T7_dffs[12]">T7_dffs[12]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] at LCFF_X19_Y4_N21
<P><A NAME="P1_cells[1][10]">P1_cells[1][10]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L59">P1L59</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] at LCFF_X19_Y4_N13
<P><A NAME="P1_cells[0][10]">P1_cells[0][10]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L22">P1L22</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[10]~10 at LCCOMB_X18_Y4_N26
<P><A NAME="FB1L11">FB1L11</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][10]">P1_cells[0][10]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][10]">P1_cells[1][10]</A>);


<P> --M1_last_trigger_address_delayed[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8] at LCFF_X20_Y4_N5
<P><A NAME="M1_last_trigger_address_delayed[8]">M1_last_trigger_address_delayed[8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L599">M1L599</A>);


<P> --U1_\buffer_manager:last_trigger_address_var[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7] at LCFF_X19_Y5_N15
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[7]">U1_\buffer_manager:last_trigger_address_var[7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L179">U1L179</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at LCFF_X20_Y5_N17
<P><A NAME="T6_dffs[12]">T6_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L13">T6L13</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~11 at LCCOMB_X20_Y5_N8
<P><A NAME="T6L12">T6L12</A> = AMPP_FUNCTION(<A HREF="#T6_dffs[12]">T6_dffs[12]</A>, <A HREF="#U1_\buffer_manager:last_trigger_address_var[0]">U1_\buffer_manager:last_trigger_address_var[0]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --T8_dffs[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13] at LCFF_X20_Y8_N1
<P><A NAME="T8_dffs[13]">T8_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L15">T8L15</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~13 at LCCOMB_X20_Y8_N2
<P><A NAME="T8L14">T8L14</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[13]">T8_dffs[13]</A>);


<P> --T7_dffs[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] at LCFF_X18_Y4_N5
<P><A NAME="T7_dffs[13]">T7_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L14">T7L14</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] at LCFF_X18_Y4_N3
<P><A NAME="P1_xq[12]">P1_xq[12]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L13">FB1L13</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~12 at LCCOMB_X18_Y4_N14
<P><A NAME="T7L13">T7L13</A> = AMPP_FUNCTION(<A HREF="#P1_xq[12]">P1_xq[12]</A>, <A HREF="#T7_dffs[13]">T7_dffs[13]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] at LCFF_X19_Y4_N17
<P><A NAME="P1_cells[1][11]">P1_cells[1][11]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, GND, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] at LCFF_X19_Y4_N23
<P><A NAME="P1_cells[0][11]">P1_cells[0][11]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A>, GND, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[11]~11 at LCCOMB_X18_Y4_N30
<P><A NAME="FB1L12">FB1L12</A> = AMPP_FUNCTION(<A HREF="#P1_cells[1][11]">P1_cells[1][11]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[0][11]">P1_cells[0][11]</A>);


<P> --M1_last_trigger_address_delayed[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9] at LCFF_X20_Y4_N7
<P><A NAME="M1_last_trigger_address_delayed[9]">M1_last_trigger_address_delayed[9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L601">M1L601</A>);


<P> --U1_\buffer_manager:last_trigger_address_var[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] at LCFF_X19_Y5_N7
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[8]">U1_\buffer_manager:last_trigger_address_var[8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L17">U1L17</A>, !<A HREF="#M1L609">M1L609</A>, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at LCFF_X20_Y5_N25
<P><A NAME="T6_dffs[13]">T6_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L14">T6L14</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~12 at LCCOMB_X20_Y5_N16
<P><A NAME="T6L13">T6L13</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[1]">U1_\buffer_manager:last_trigger_address_var[1]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#T6_dffs[13]">T6_dffs[13]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --T8_dffs[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14] at LCFF_X20_Y8_N23
<P><A NAME="T8_dffs[14]">T8_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L16">T8L16</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~14 at LCCOMB_X20_Y8_N0
<P><A NAME="T8L15">T8L15</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[14]">T8_dffs[14]</A>);


<P> --T7_dffs[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] at LCFF_X18_Y4_N1
<P><A NAME="T7_dffs[14]">T7_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L15">T7L15</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] at LCFF_X18_Y4_N19
<P><A NAME="P1_xq[13]">P1_xq[13]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L14">FB1L14</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~13 at LCCOMB_X18_Y4_N4
<P><A NAME="T7L14">T7L14</A> = AMPP_FUNCTION(<A HREF="#N1L9">N1L9</A>, <A HREF="#P1_xq[13]">P1_xq[13]</A>, <A HREF="#T7_dffs[14]">T7_dffs[14]</A>);


<P> --P1_cells[1][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] at LCFF_X19_Y4_N27
<P><A NAME="P1_cells[1][12]">P1_cells[1][12]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, GND, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] at LCFF_X19_Y4_N25
<P><A NAME="P1_cells[0][12]">P1_cells[0][12]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A>, GND, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[12]~12 at LCCOMB_X18_Y4_N2
<P><A NAME="FB1L13">FB1L13</A> = AMPP_FUNCTION(<A HREF="#P1_cells[1][12]">P1_cells[1][12]</A>, <A HREF="#P1_cells[0][12]">P1_cells[0][12]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>);


<P> --M1_buffer_write_address_delayed[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0] at LCFF_X17_Y5_N29
<P><A NAME="M1_buffer_write_address_delayed[0]">M1_buffer_write_address_delayed[0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1_\buffer_manager:next_address[0]">U1_\buffer_manager:next_address[0]</A>, GND);


<P> --U1_\buffer_manager:last_trigger_address_var[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] at LCFF_X19_Y5_N25
<P><A NAME="U1_\buffer_manager:last_trigger_address_var[9]">U1_\buffer_manager:last_trigger_address_var[9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1L181">U1L181</A>, !<A HREF="#M1L609">M1L609</A>, GND, <A HREF="#U1L114">U1L114</A>);


<P> --T6_dffs[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at LCFF_X20_Y5_N11
<P><A NAME="T6_dffs[14]">T6_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L15">T6L15</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~13 at LCCOMB_X20_Y5_N24
<P><A NAME="T6L14">T6L14</A> = AMPP_FUNCTION(<A HREF="#T6_dffs[14]">T6_dffs[14]</A>, <A HREF="#U1_\buffer_manager:last_trigger_address_var[2]">U1_\buffer_manager:last_trigger_address_var[2]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --T8_dffs[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15] at LCFF_X20_Y8_N11
<P><A NAME="T8_dffs[15]">T8_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L17">T8L17</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~15 at LCCOMB_X20_Y8_N22
<P><A NAME="T8L16">T8L16</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[15]">T8_dffs[15]</A>);


<P> --T7_dffs[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] at LCFF_X18_Y4_N29
<P><A NAME="T7_dffs[15]">T7_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L16">T7L16</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] at LCFF_X18_Y4_N9
<P><A NAME="P1_xq[14]">P1_xq[14]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L15">FB1L15</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~14 at LCCOMB_X18_Y4_N0
<P><A NAME="T7L15">T7L15</A> = AMPP_FUNCTION(<A HREF="#T7_dffs[15]">T7_dffs[15]</A>, <A HREF="#P1_xq[14]">P1_xq[14]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] at LCFF_X19_Y4_N7
<P><A NAME="P1_cells[1][13]">P1_cells[1][13]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L63">P1L63</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] at LCFF_X19_Y4_N11
<P><A NAME="P1_cells[0][13]">P1_cells[0][13]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L26">P1L26</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[13]~13 at LCCOMB_X18_Y4_N18
<P><A NAME="FB1L14">FB1L14</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][13]">P1_cells[0][13]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][13]">P1_cells[1][13]</A>);


<P> --M1_buffer_write_address_delayed[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1] at LCFF_X17_Y5_N1
<P><A NAME="M1_buffer_write_address_delayed[1]">M1_buffer_write_address_delayed[1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1_\buffer_manager:next_address[1]">U1_\buffer_manager:next_address[1]</A>, GND);


<P> --T6_dffs[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] at LCFF_X21_Y5_N15
<P><A NAME="T6_dffs[15]">T6_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L16">T6L16</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~14 at LCCOMB_X20_Y5_N10
<P><A NAME="T6L15">T6L15</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[3]">U1_\buffer_manager:last_trigger_address_var[3]</A>, <A HREF="#T6_dffs[15]">T6_dffs[15]</A>, <A HREF="#M1L612">M1L612</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>);


<P> --T8_dffs[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16] at LCFF_X20_Y8_N7
<P><A NAME="T8_dffs[16]">T8_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T8L18">T8L18</A>, <A HREF="#M1L617">M1L617</A>);


<P> --T8L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~16 at LCCOMB_X20_Y8_N10
<P><A NAME="T8L17">T8L17</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#T8_dffs[16]">T8_dffs[16]</A>);


<P> --T7_dffs[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] at LCFF_X18_Y3_N1
<P><A NAME="T7_dffs[16]">T7_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L17">T7L17</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] at LCFF_X18_Y4_N13
<P><A NAME="P1_xq[15]">P1_xq[15]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L16">FB1L16</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~15 at LCCOMB_X18_Y4_N28
<P><A NAME="T7L16">T7L16</A> = AMPP_FUNCTION(<A HREF="#P1_xq[15]">P1_xq[15]</A>, <A HREF="#T7_dffs[16]">T7_dffs[16]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] at LCFF_X19_Y4_N3
<P><A NAME="P1_cells[1][14]">P1_cells[1][14]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, GND, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] at LCFF_X19_Y4_N9
<P><A NAME="P1_cells[0][14]">P1_cells[0][14]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A>, GND, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[14]~14 at LCCOMB_X18_Y4_N8
<P><A NAME="FB1L15">FB1L15</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][14]">P1_cells[0][14]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][14]">P1_cells[1][14]</A>);


<P> --M1_buffer_write_address_delayed[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2] at LCFF_X17_Y5_N27
<P><A NAME="M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1_\buffer_manager:next_address[2]">U1_\buffer_manager:next_address[2]</A>, GND);


<P> --T6_dffs[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] at LCFF_X21_Y5_N31
<P><A NAME="T6_dffs[16]">T6_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L17">T6L17</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~15 at LCCOMB_X21_Y5_N14
<P><A NAME="T6L16">T6L16</A> = AMPP_FUNCTION(<A HREF="#M1L612">M1L612</A>, <A HREF="#U1_\buffer_manager:last_trigger_address_var[4]">U1_\buffer_manager:last_trigger_address_var[4]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#T6_dffs[16]">T6_dffs[16]</A>);


<P> --T8L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~17 at LCCOMB_X20_Y8_N6
<P><A NAME="T8L18">T8L18</A> = AMPP_FUNCTION(<A HREF="#M1L615">M1L615</A>, <A HREF="#A1L149">A1L149</A>);


<P> --T7_dffs[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] at LCFF_X18_Y3_N19
<P><A NAME="T7_dffs[17]">T7_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L18">T7L18</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] at LCFF_X18_Y3_N7
<P><A NAME="P1_xq[16]">P1_xq[16]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L17">FB1L17</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~16 at LCCOMB_X18_Y3_N0
<P><A NAME="T7L17">T7L17</A> = AMPP_FUNCTION(<A HREF="#P1_xq[16]">P1_xq[16]</A>, <A HREF="#N1L9">N1L9</A>, <A HREF="#T7_dffs[17]">T7_dffs[17]</A>);


<P> --P1_cells[1][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] at LCFF_X19_Y4_N5
<P><A NAME="P1_cells[1][15]">P1_cells[1][15]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L66">P1L66</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] at LCFF_X19_Y4_N15
<P><A NAME="P1_cells[0][15]">P1_cells[0][15]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L29">P1L29</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[15]~15 at LCCOMB_X18_Y4_N12
<P><A NAME="FB1L16">FB1L16</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][15]">P1_cells[0][15]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][15]">P1_cells[1][15]</A>);


<P> --M1_buffer_write_address_delayed[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3] at LCFF_X21_Y5_N7
<P><A NAME="M1_buffer_write_address_delayed[3]">M1_buffer_write_address_delayed[3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1_\buffer_manager:next_address[3]">U1_\buffer_manager:next_address[3]</A>, GND);


<P> --T6_dffs[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] at LCFF_X21_Y5_N25
<P><A NAME="T6_dffs[17]">T6_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L18">T6L18</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~16 at LCCOMB_X21_Y5_N30
<P><A NAME="T6L17">T6L17</A> = AMPP_FUNCTION(<A HREF="#M1L612">M1L612</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#T6_dffs[17]">T6_dffs[17]</A>, <A HREF="#U1_\buffer_manager:last_trigger_address_var[5]">U1_\buffer_manager:last_trigger_address_var[5]</A>);


<P> --T7_dffs[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] at LCFF_X18_Y3_N23
<P><A NAME="T7_dffs[18]">T7_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L19">T7L19</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] at LCFF_X18_Y3_N11
<P><A NAME="P1_xq[17]">P1_xq[17]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L18">FB1L18</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~17 at LCCOMB_X18_Y3_N18
<P><A NAME="T7L18">T7L18</A> = AMPP_FUNCTION(<A HREF="#P1_xq[17]">P1_xq[17]</A>, <A HREF="#T7_dffs[18]">T7_dffs[18]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] at LCFF_X19_Y3_N31
<P><A NAME="P1_cells[1][16]">P1_cells[1][16]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, GND, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] at LCFF_X19_Y3_N19
<P><A NAME="P1_cells[0][16]">P1_cells[0][16]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A>, GND, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[16]~16 at LCCOMB_X18_Y3_N6
<P><A NAME="FB1L17">FB1L17</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][16]">P1_cells[0][16]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][16]">P1_cells[1][16]</A>);


<P> --M1_buffer_write_address_delayed[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4] at LCFF_X17_Y3_N17
<P><A NAME="M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L560">M1L560</A>);


<P> --T6_dffs[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] at LCFF_X21_Y5_N9
<P><A NAME="T6_dffs[18]">T6_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L19">T6L19</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~17 at LCCOMB_X21_Y5_N24
<P><A NAME="T6L18">T6L18</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[6]">U1_\buffer_manager:last_trigger_address_var[6]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#T6_dffs[18]">T6_dffs[18]</A>, <A HREF="#M1L612">M1L612</A>);


<P> --T7_dffs[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] at LCFF_X18_Y3_N31
<P><A NAME="T7_dffs[19]">T7_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L20">T7L20</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] at LCFF_X18_Y3_N29
<P><A NAME="P1_xq[18]">P1_xq[18]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L19">FB1L19</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~18 at LCCOMB_X18_Y3_N22
<P><A NAME="T7L19">T7L19</A> = AMPP_FUNCTION(<A HREF="#P1_xq[18]">P1_xq[18]</A>, <A HREF="#N1L9">N1L9</A>, <A HREF="#T7_dffs[19]">T7_dffs[19]</A>);


<P> --P1_cells[1][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] at LCFF_X19_Y3_N29
<P><A NAME="P1_cells[1][17]">P1_cells[1][17]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L69">P1L69</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] at LCFF_X19_Y3_N13
<P><A NAME="P1_cells[0][17]">P1_cells[0][17]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L32">P1L32</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[17]~17 at LCCOMB_X18_Y3_N10
<P><A NAME="FB1L18">FB1L18</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][17]">P1_cells[0][17]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][17]">P1_cells[1][17]</A>);


<P> --M1_buffer_write_address_delayed[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5] at LCFF_X17_Y5_N11
<P><A NAME="M1_buffer_write_address_delayed[5]">M1_buffer_write_address_delayed[5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L562">M1L562</A>);


<P> --T6_dffs[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] at LCFF_X21_Y5_N3
<P><A NAME="T6_dffs[19]">T6_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L20">T6L20</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~18 at LCCOMB_X21_Y5_N8
<P><A NAME="T6L19">T6L19</A> = AMPP_FUNCTION(<A HREF="#M1L612">M1L612</A>, <A HREF="#T6_dffs[19]">T6_dffs[19]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#U1_\buffer_manager:last_trigger_address_var[7]">U1_\buffer_manager:last_trigger_address_var[7]</A>);


<P> --T7_dffs[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] at LCFF_X18_Y3_N3
<P><A NAME="T7_dffs[20]">T7_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T7L21">T7L21</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --P1_xq[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] at LCFF_X18_Y3_N13
<P><A NAME="P1_xq[19]">P1_xq[19]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L20">FB1L20</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~19 at LCCOMB_X18_Y3_N30
<P><A NAME="T7L20">T7L20</A> = AMPP_FUNCTION(<A HREF="#P1_xq[19]">P1_xq[19]</A>, <A HREF="#T7_dffs[20]">T7_dffs[20]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] at LCFF_X19_Y3_N23
<P><A NAME="P1_cells[1][18]">P1_cells[1][18]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, GND, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] at LCFF_X19_Y3_N25
<P><A NAME="P1_cells[0][18]">P1_cells[0][18]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A>, GND, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[18]~18 at LCCOMB_X18_Y3_N28
<P><A NAME="FB1L19">FB1L19</A> = AMPP_FUNCTION(<A HREF="#P1_cells[0][18]">P1_cells[0][18]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[1][18]">P1_cells[1][18]</A>);


<P> --M1_buffer_write_address_delayed[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6] at LCFF_X17_Y5_N23
<P><A NAME="M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#U1_\buffer_manager:next_address[6]">U1_\buffer_manager:next_address[6]</A>, GND);


<P> --T6_dffs[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20] at LCFF_X21_Y5_N19
<P><A NAME="T6_dffs[20]">T6_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T6L21">T6L21</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~19 at LCCOMB_X21_Y5_N2
<P><A NAME="T6L20">T6L20</A> = AMPP_FUNCTION(<A HREF="#M1L612">M1L612</A>, <A HREF="#T6_dffs[20]">T6_dffs[20]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#U1_\buffer_manager:last_trigger_address_var[8]">U1_\buffer_manager:last_trigger_address_var[8]</A>);


<P> --P1_xq[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] at LCFF_X18_Y3_N27
<P><A NAME="P1_xq[20]">P1_xq[20]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#FB1L21">FB1L21</A>, <A HREF="#QB1_irf_reg[1][7]">QB1_irf_reg[1][7]</A>);


<P> --T7L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~20 at LCCOMB_X18_Y3_N2
<P><A NAME="T7L21">T7L21</A> = AMPP_FUNCTION(<A HREF="#P1_xq[20]">P1_xq[20]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --P1_cells[1][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] at LCFF_X19_Y3_N11
<P><A NAME="P1_cells[1][19]">P1_cells[1][19]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L72">P1L72</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] at LCFF_X19_Y3_N5
<P><A NAME="P1_cells[0][19]">P1_cells[0][19]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L35">P1L35</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[19]~19 at LCCOMB_X18_Y3_N12
<P><A NAME="FB1L20">FB1L20</A> = AMPP_FUNCTION(<A HREF="#P1_cells[1][19]">P1_cells[1][19]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>, <A HREF="#P1_cells[0][19]">P1_cells[0][19]</A>);


<P> --M1_buffer_write_address_delayed[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7] at LCFF_X17_Y5_N5
<P><A NAME="M1_buffer_write_address_delayed[7]">M1_buffer_write_address_delayed[7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L565">M1L565</A>);


<P> --T5_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at LCFF_X22_Y6_N17
<P><A NAME="T5_dffs[0]">T5_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L1">T5L1</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T6L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~20 at LCCOMB_X21_Y5_N18
<P><A NAME="T6L21">T6L21</A> = AMPP_FUNCTION(<A HREF="#M1L612">M1L612</A>, <A HREF="#T5_dffs[0]">T5_dffs[0]</A>, <A HREF="#SB1_state[4]">SB1_state[4]</A>, <A HREF="#U1_\buffer_manager:last_trigger_address_var[9]">U1_\buffer_manager:last_trigger_address_var[9]</A>);


<P> --P1_cells[1][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] at LCFF_X19_Y3_N27
<P><A NAME="P1_cells[1][20]">P1_cells[1][20]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L74">P1L74</A>, <A HREF="#GB1L2">GB1L2</A>);


<P> --P1_cells[0][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] at LCFF_X19_Y3_N9
<P><A NAME="P1_cells[0][20]">P1_cells[0][20]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#P1L37">P1L37</A>, <A HREF="#GB1L1">GB1L1</A>);


<P> --FB1L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated|result_node[20]~20 at LCCOMB_X18_Y3_N26
<P><A NAME="FB1L21">FB1L21</A> = AMPP_FUNCTION(<A HREF="#P1_cells[1][20]">P1_cells[1][20]</A>, <A HREF="#P1_cells[0][20]">P1_cells[0][20]</A>, <A HREF="#P1_xraddr[0]">P1_xraddr[0]</A>);


<P> --M1_buffer_write_address_delayed[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8] at LCFF_X17_Y5_N9
<P><A NAME="M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L567">M1L567</A>);


<P> --T5_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at LCFF_X22_Y6_N1
<P><A NAME="T5_dffs[1]">T5_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L2">T5L2</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --N1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 at LCCOMB_X20_Y1_N10
<P><A NAME="N1L2">N1L2</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[5]">W1_safe_q[5]</A>, <A HREF="#W1_safe_q[4]">W1_safe_q[4]</A>, <A HREF="#W1_safe_q[3]">W1_safe_q[3]</A>, <A HREF="#W1_safe_q[6]">W1_safe_q[6]</A>);


<P> --N1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1 at LCCOMB_X20_Y1_N2
<P><A NAME="N1L3">N1L3</A> = AMPP_FUNCTION(<A HREF="#W1_safe_q[2]">W1_safe_q[2]</A>, <A HREF="#W1_safe_q[1]">W1_safe_q[1]</A>, <A HREF="#N1L2">N1L2</A>);


<P> --N1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 at LCCOMB_X20_Y1_N0
<P><A NAME="N1L7">N1L7</A> = AMPP_FUNCTION(<A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#N1L3">N1L3</A>, <A HREF="#W1_safe_q[0]">W1_safe_q[0]</A>, <A HREF="#M1L613">M1L613</A>);


<P> --T5L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0 at LCCOMB_X22_Y6_N16
<P><A NAME="T5L1">T5L1</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[1]">T5_dffs[1]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a0">JB1_ram_block2a0</A>);


<P> --M1_buffer_write_address_delayed[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9] at LCFF_X17_Y5_N19
<P><A NAME="M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L569">M1L569</A>);


<P> --T5_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at LCFF_X22_Y6_N29
<P><A NAME="T5_dffs[2]">T5_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L3">T5L3</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1 at LCCOMB_X22_Y6_N0
<P><A NAME="T5L2">T5L2</A> = AMPP_FUNCTION(<A HREF="#JB1_ram_block2a1">JB1_ram_block2a1</A>, <A HREF="#T5_dffs[2]">T5_dffs[2]</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0] at LCFF_X24_Y9_N7
<P><A NAME="M1_acq_data_in_pipe_reg[3][0]">M1_acq_data_in_pipe_reg[3][0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L412">M1L412</A>);


<P> --W1L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_reg_bit1a[6]~0 at LCCOMB_X20_Y1_N12
<P><A NAME="W1L25">W1L25</A> = AMPP_FUNCTION(<A HREF="#W1L14">W1L14</A>, <A HREF="#N1L7">N1L7</A>);


<P> --T5_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at LCFF_X22_Y6_N27
<P><A NAME="T5_dffs[3]">T5_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L4">T5L4</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2 at LCCOMB_X22_Y6_N28
<P><A NAME="T5L3">T5L3</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a2">JB1_ram_block2a2</A>, <A HREF="#T5_dffs[3]">T5_dffs[3]</A>);


<P> --M1_acq_data_in_pipe_reg[3][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1] at LCFF_X24_Y9_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][1]">M1_acq_data_in_pipe_reg[3][1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L414">M1L414</A>);


<P> --N1_acq_buf_read_reset is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset at LCCOMB_X21_Y7_N28
<P><A NAME="N1_acq_buf_read_reset">N1_acq_buf_read_reset</A> = AMPP_FUNCTION(<A HREF="#QB1_irf_reg[1][1]">QB1_irf_reg[1][1]</A>, <A HREF="#M1_reset_all">M1_reset_all</A>, <A HREF="#QB1_irf_reg[1][4]">QB1_irf_reg[1][4]</A>, <A HREF="#M1L616">M1L616</A>);


<P> --N1_read_pointer_counter_clk_ena is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena at LCCOMB_X21_Y1_N6
<P><A NAME="N1_read_pointer_counter_clk_ena">N1_read_pointer_counter_clk_ena</A> = AMPP_FUNCTION(<A HREF="#N1L3">N1L3</A>, <A HREF="#N1_acq_buf_read_reset">N1_acq_buf_read_reset</A>, <A HREF="#W1_safe_q[0]">W1_safe_q[0]</A>);


<P> --M1_acq_data_in_pipe_reg[2][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0] at LCFF_X24_Y9_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][0]">M1_acq_data_in_pipe_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L279">M1L279</A>);


<P> --T5_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at LCFF_X22_Y6_N7
<P><A NAME="T5_dffs[4]">T5_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L5">T5L5</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~3 at LCCOMB_X22_Y6_N26
<P><A NAME="T5L4">T5L4</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[4]">T5_dffs[4]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a3">JB1_ram_block2a3</A>);


<P> --M1_acq_data_in_pipe_reg[3][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2] at LCFF_X24_Y10_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][2]">M1_acq_data_in_pipe_reg[3][2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L416">M1L416</A>);


<P> --M1_acq_data_in_pipe_reg[2][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1] at LCFF_X24_Y9_N29
<P><A NAME="M1_acq_data_in_pipe_reg[2][1]">M1_acq_data_in_pipe_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L281">M1L281</A>);


<P> --M1_acq_data_in_pipe_reg[1][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0] at LCFF_X24_Y9_N27
<P><A NAME="M1_acq_data_in_pipe_reg[1][0]">M1_acq_data_in_pipe_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L145">M1L145</A>);


<P> --T5_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at LCFF_X22_Y6_N31
<P><A NAME="T5_dffs[5]">T5_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L6">T5L6</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~4 at LCCOMB_X22_Y6_N6
<P><A NAME="T5L5">T5L5</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[5]">T5_dffs[5]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a4">JB1_ram_block2a4</A>);


<P> --M1_acq_data_in_pipe_reg[3][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3] at LCFF_X24_Y10_N29
<P><A NAME="M1_acq_data_in_pipe_reg[3][3]">M1_acq_data_in_pipe_reg[3][3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L418">M1L418</A>);


<P> --M1_acq_data_in_pipe_reg[2][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2] at LCFF_X24_Y10_N7
<P><A NAME="M1_acq_data_in_pipe_reg[2][2]">M1_acq_data_in_pipe_reg[2][2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L283">M1L283</A>);


<P> --M1_acq_data_in_pipe_reg[1][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1] at LCFF_X24_Y9_N1
<P><A NAME="M1_acq_data_in_pipe_reg[1][1]">M1_acq_data_in_pipe_reg[1][1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][1]">M1_acq_data_in_pipe_reg[0][1]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0] at LCFF_X24_Y9_N23
<P><A NAME="M1_acq_data_in_pipe_reg[0][0]">M1_acq_data_in_pipe_reg[0][0]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L3">M1L3</A>);


<P> --T5_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at LCFF_X22_Y6_N11
<P><A NAME="T5_dffs[6]">T5_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L7">T5L7</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~5 at LCCOMB_X22_Y6_N30
<P><A NAME="T5L6">T5L6</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[6]">T5_dffs[6]</A>, <A HREF="#JB1_ram_block2a5">JB1_ram_block2a5</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4] at LCFF_X22_Y10_N31
<P><A NAME="M1_acq_data_in_pipe_reg[3][4]">M1_acq_data_in_pipe_reg[3][4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L420">M1L420</A>);


<P> --M1_acq_data_in_pipe_reg[2][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3] at LCFF_X24_Y10_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][3]">M1_acq_data_in_pipe_reg[2][3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][3]">M1_acq_data_in_pipe_reg[1][3]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2] at LCFF_X24_Y10_N27
<P><A NAME="M1_acq_data_in_pipe_reg[1][2]">M1_acq_data_in_pipe_reg[1][2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L148">M1L148</A>);


<P> --M1_acq_data_in_pipe_reg[0][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1] at LCFF_X24_Y9_N25
<P><A NAME="M1_acq_data_in_pipe_reg[0][1]">M1_acq_data_in_pipe_reg[0][1]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L5">M1L5</A>);


<P> --T5_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at LCFF_X22_Y6_N25
<P><A NAME="T5_dffs[7]">T5_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L8">T5L8</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~6 at LCCOMB_X22_Y6_N10
<P><A NAME="T5L7">T5L7</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[7]">T5_dffs[7]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a6">JB1_ram_block2a6</A>);


<P> --M1_acq_data_in_pipe_reg[3][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5] at LCFF_X19_Y10_N23
<P><A NAME="M1_acq_data_in_pipe_reg[3][5]">M1_acq_data_in_pipe_reg[3][5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L422">M1L422</A>);


<P> --M1_acq_data_in_pipe_reg[2][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4] at LCFF_X22_Y10_N27
<P><A NAME="M1_acq_data_in_pipe_reg[2][4]">M1_acq_data_in_pipe_reg[2][4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][4]">M1_acq_data_in_pipe_reg[1][4]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3] at LCFF_X24_Y10_N25
<P><A NAME="M1_acq_data_in_pipe_reg[1][3]">M1_acq_data_in_pipe_reg[1][3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L150">M1L150</A>);


<P> --M1_acq_data_in_pipe_reg[0][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2] at LCFF_X24_Y10_N23
<P><A NAME="M1_acq_data_in_pipe_reg[0][2]">M1_acq_data_in_pipe_reg[0][2]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L7">M1L7</A>);


<P> --T5_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8] at LCFF_X22_Y6_N9
<P><A NAME="T5_dffs[8]">T5_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L9">T5L9</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~7 at LCCOMB_X22_Y6_N24
<P><A NAME="T5L8">T5L8</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[8]">T5_dffs[8]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a7">JB1_ram_block2a7</A>);


<P> --M1_acq_data_in_pipe_reg[3][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6] at LCFF_X19_Y10_N19
<P><A NAME="M1_acq_data_in_pipe_reg[3][6]">M1_acq_data_in_pipe_reg[3][6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L424">M1L424</A>);


<P> --M1_acq_data_in_pipe_reg[2][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5] at LCFF_X19_Y10_N27
<P><A NAME="M1_acq_data_in_pipe_reg[2][5]">M1_acq_data_in_pipe_reg[2][5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L287">M1L287</A>);


<P> --M1_acq_data_in_pipe_reg[1][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4] at LCFF_X22_Y10_N21
<P><A NAME="M1_acq_data_in_pipe_reg[1][4]">M1_acq_data_in_pipe_reg[1][4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][4]">M1_acq_data_in_pipe_reg[0][4]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3] at LCFF_X24_Y10_N1
<P><A NAME="M1_acq_data_in_pipe_reg[0][3]">M1_acq_data_in_pipe_reg[0][3]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L9">M1L9</A>);


<P> --T5_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9] at LCFF_X22_Y6_N13
<P><A NAME="T5_dffs[9]">T5_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L10">T5L10</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~8 at LCCOMB_X22_Y6_N8
<P><A NAME="T5L9">T5L9</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[9]">T5_dffs[9]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a8">JB1_ram_block2a8</A>);


<P> --M1_acq_data_in_pipe_reg[3][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7] at LCFF_X22_Y10_N23
<P><A NAME="M1_acq_data_in_pipe_reg[3][7]">M1_acq_data_in_pipe_reg[3][7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][7]">M1_acq_data_in_pipe_reg[2][7]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6] at LCFF_X19_Y10_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][6]">M1_acq_data_in_pipe_reg[2][6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L289">M1L289</A>);


<P> --M1_acq_data_in_pipe_reg[1][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5] at LCFF_X19_Y10_N31
<P><A NAME="M1_acq_data_in_pipe_reg[1][5]">M1_acq_data_in_pipe_reg[1][5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L153">M1L153</A>);


<P> --M1_acq_data_in_pipe_reg[0][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4] at LCFF_X22_Y10_N17
<P><A NAME="M1_acq_data_in_pipe_reg[0][4]">M1_acq_data_in_pipe_reg[0][4]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L11">M1L11</A>);


<P> --T5_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] at LCFF_X22_Y6_N15
<P><A NAME="T5_dffs[10]">T5_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L11">T5L11</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~9 at LCCOMB_X22_Y6_N12
<P><A NAME="T5L10">T5L10</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[10]">T5_dffs[10]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a9">JB1_ram_block2a9</A>);


<P> --M1_acq_data_in_pipe_reg[3][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8] at LCFF_X22_Y10_N3
<P><A NAME="M1_acq_data_in_pipe_reg[3][8]">M1_acq_data_in_pipe_reg[3][8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L427">M1L427</A>);


<P> --M1_acq_data_in_pipe_reg[2][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7] at LCFF_X22_Y10_N5
<P><A NAME="M1_acq_data_in_pipe_reg[2][7]">M1_acq_data_in_pipe_reg[2][7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][7]">M1_acq_data_in_pipe_reg[1][7]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6] at LCFF_X19_Y10_N11
<P><A NAME="M1_acq_data_in_pipe_reg[1][6]">M1_acq_data_in_pipe_reg[1][6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][6]">M1_acq_data_in_pipe_reg[0][6]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5] at LCFF_X19_Y10_N29
<P><A NAME="M1_acq_data_in_pipe_reg[0][5]">M1_acq_data_in_pipe_reg[0][5]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L13">M1L13</A>);


<P> --T5_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] at LCFF_X22_Y6_N23
<P><A NAME="T5_dffs[11]">T5_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L12">T5L12</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~10 at LCCOMB_X22_Y6_N14
<P><A NAME="T5L11">T5L11</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a10">JB1_ram_block2a10</A>, <A HREF="#T5_dffs[11]">T5_dffs[11]</A>);


<P> --M1_acq_data_in_pipe_reg[3][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9] at LCFF_X20_Y10_N21
<P><A NAME="M1_acq_data_in_pipe_reg[3][9]">M1_acq_data_in_pipe_reg[3][9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L429">M1L429</A>);


<P> --M1_acq_data_in_pipe_reg[2][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8] at LCFF_X22_Y10_N11
<P><A NAME="M1_acq_data_in_pipe_reg[2][8]">M1_acq_data_in_pipe_reg[2][8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L292">M1L292</A>);


<P> --M1_acq_data_in_pipe_reg[1][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7] at LCFF_X22_Y10_N25
<P><A NAME="M1_acq_data_in_pipe_reg[1][7]">M1_acq_data_in_pipe_reg[1][7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L156">M1L156</A>);


<P> --M1_acq_data_in_pipe_reg[0][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6] at LCFF_X19_Y10_N25
<P><A NAME="M1_acq_data_in_pipe_reg[0][6]">M1_acq_data_in_pipe_reg[0][6]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[6]">B1_acq_data_in_reg[6]</A>, GND);


<P> --T5_dffs[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] at LCFF_X22_Y6_N19
<P><A NAME="T5_dffs[12]">T5_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L13">T5L13</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~11 at LCCOMB_X22_Y6_N22
<P><A NAME="T5L12">T5L12</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[12]">T5_dffs[12]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a11">JB1_ram_block2a11</A>);


<P> --M1_acq_data_in_pipe_reg[3][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10] at LCFF_X22_Y10_N7
<P><A NAME="M1_acq_data_in_pipe_reg[3][10]">M1_acq_data_in_pipe_reg[3][10]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][10]">M1_acq_data_in_pipe_reg[2][10]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9] at LCFF_X20_Y10_N3
<P><A NAME="M1_acq_data_in_pipe_reg[2][9]">M1_acq_data_in_pipe_reg[2][9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][9]">M1_acq_data_in_pipe_reg[1][9]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8] at LCFF_X22_Y10_N13
<P><A NAME="M1_acq_data_in_pipe_reg[1][8]">M1_acq_data_in_pipe_reg[1][8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L158">M1L158</A>);


<P> --M1_acq_data_in_pipe_reg[0][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7] at LCFF_X21_Y10_N15
<P><A NAME="M1_acq_data_in_pipe_reg[0][7]">M1_acq_data_in_pipe_reg[0][7]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L16">M1L16</A>);


<P> --T5_dffs[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] at LCFF_X22_Y6_N3
<P><A NAME="T5_dffs[13]">T5_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L14">T5L14</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~12 at LCCOMB_X22_Y6_N18
<P><A NAME="T5L13">T5L13</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a12">JB1_ram_block2a12</A>, <A HREF="#T5_dffs[13]">T5_dffs[13]</A>);


<P> --M1_acq_data_in_pipe_reg[3][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11] at LCFF_X22_Y10_N29
<P><A NAME="M1_acq_data_in_pipe_reg[3][11]">M1_acq_data_in_pipe_reg[3][11]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L432">M1L432</A>);


<P> --M1_acq_data_in_pipe_reg[2][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10] at LCFF_X22_Y10_N15
<P><A NAME="M1_acq_data_in_pipe_reg[2][10]">M1_acq_data_in_pipe_reg[2][10]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][10]">M1_acq_data_in_pipe_reg[1][10]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9] at LCFF_X20_Y10_N17
<P><A NAME="M1_acq_data_in_pipe_reg[1][9]">M1_acq_data_in_pipe_reg[1][9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L160">M1L160</A>);


<P> --M1_acq_data_in_pipe_reg[0][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8] at LCFF_X22_Y10_N1
<P><A NAME="M1_acq_data_in_pipe_reg[0][8]">M1_acq_data_in_pipe_reg[0][8]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L18">M1L18</A>);


<P> --T5_dffs[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] at LCFF_X22_Y6_N5
<P><A NAME="T5_dffs[14]">T5_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L15">T5L15</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~13 at LCCOMB_X22_Y6_N2
<P><A NAME="T5L14">T5L14</A> = AMPP_FUNCTION(<A HREF="#JB1_ram_block2a13">JB1_ram_block2a13</A>, <A HREF="#T5_dffs[14]">T5_dffs[14]</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12] at LCFF_X22_Y9_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][12]">M1_acq_data_in_pipe_reg[3][12]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L434">M1L434</A>);


<P> --M1_acq_data_in_pipe_reg[2][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11] at LCFF_X21_Y10_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][11]">M1_acq_data_in_pipe_reg[2][11]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L296">M1L296</A>);


<P> --M1_acq_data_in_pipe_reg[1][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10] at LCFF_X22_Y10_N9
<P><A NAME="M1_acq_data_in_pipe_reg[1][10]">M1_acq_data_in_pipe_reg[1][10]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][10]">M1_acq_data_in_pipe_reg[0][10]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9] at LCFF_X20_Y10_N31
<P><A NAME="M1_acq_data_in_pipe_reg[0][9]">M1_acq_data_in_pipe_reg[0][9]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L20">M1L20</A>);


<P> --T5_dffs[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] at LCFF_X22_Y6_N21
<P><A NAME="T5_dffs[15]">T5_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L16">T5L16</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~14 at LCCOMB_X22_Y6_N4
<P><A NAME="T5L15">T5L15</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[15]">T5_dffs[15]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a14">JB1_ram_block2a14</A>);


<P> --M1_acq_data_in_pipe_reg[3][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13] at LCFF_X20_Y9_N3
<P><A NAME="M1_acq_data_in_pipe_reg[3][13]">M1_acq_data_in_pipe_reg[3][13]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L436">M1L436</A>);


<P> --M1_acq_data_in_pipe_reg[2][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12] at LCFF_X22_Y9_N11
<P><A NAME="M1_acq_data_in_pipe_reg[2][12]">M1_acq_data_in_pipe_reg[2][12]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L298">M1L298</A>);


<P> --M1_acq_data_in_pipe_reg[1][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11] at LCFF_X21_Y10_N7
<P><A NAME="M1_acq_data_in_pipe_reg[1][11]">M1_acq_data_in_pipe_reg[1][11]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L163">M1L163</A>);


<P> --M1_acq_data_in_pipe_reg[0][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10] at LCFF_X22_Y11_N17
<P><A NAME="M1_acq_data_in_pipe_reg[0][10]">M1_acq_data_in_pipe_reg[0][10]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L22">M1L22</A>);


<P> --T5_dffs[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] at LCFF_X10_Y6_N17
<P><A NAME="T5_dffs[16]">T5_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L17">T5L17</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~15 at LCCOMB_X22_Y6_N20
<P><A NAME="T5L16">T5L16</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[16]">T5_dffs[16]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a15">JB1_ram_block2a15</A>);


<P> --M1_acq_data_in_pipe_reg[3][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14] at LCFF_X20_Y9_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][14]">M1_acq_data_in_pipe_reg[3][14]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L438">M1L438</A>);


<P> --M1_acq_data_in_pipe_reg[2][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13] at LCFF_X20_Y9_N31
<P><A NAME="M1_acq_data_in_pipe_reg[2][13]">M1_acq_data_in_pipe_reg[2][13]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L300">M1L300</A>);


<P> --M1_acq_data_in_pipe_reg[1][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12] at LCFF_X22_Y9_N27
<P><A NAME="M1_acq_data_in_pipe_reg[1][12]">M1_acq_data_in_pipe_reg[1][12]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L165">M1L165</A>);


<P> --M1_acq_data_in_pipe_reg[0][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11] at LCFF_X21_Y10_N11
<P><A NAME="M1_acq_data_in_pipe_reg[0][11]">M1_acq_data_in_pipe_reg[0][11]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L24">M1L24</A>);


<P> --T5_dffs[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] at LCFF_X10_Y6_N1
<P><A NAME="T5_dffs[17]">T5_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L18">T5L18</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~16 at LCCOMB_X10_Y6_N16
<P><A NAME="T5L17">T5L17</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[17]">T5_dffs[17]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a16">JB1_ram_block2a16</A>);


<P> --M1_acq_data_in_pipe_reg[3][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15] at LCFF_X22_Y9_N15
<P><A NAME="M1_acq_data_in_pipe_reg[3][15]">M1_acq_data_in_pipe_reg[3][15]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][15]">M1_acq_data_in_pipe_reg[2][15]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14] at LCFF_X20_Y9_N29
<P><A NAME="M1_acq_data_in_pipe_reg[2][14]">M1_acq_data_in_pipe_reg[2][14]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L302">M1L302</A>);


<P> --M1_acq_data_in_pipe_reg[1][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13] at LCFF_X20_Y9_N27
<P><A NAME="M1_acq_data_in_pipe_reg[1][13]">M1_acq_data_in_pipe_reg[1][13]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][13]">M1_acq_data_in_pipe_reg[0][13]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12] at LCFF_X22_Y9_N13
<P><A NAME="M1_acq_data_in_pipe_reg[0][12]">M1_acq_data_in_pipe_reg[0][12]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L26">M1L26</A>);


<P> --T5_dffs[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] at LCFF_X10_Y6_N15
<P><A NAME="T5_dffs[18]">T5_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L19">T5L19</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~17 at LCCOMB_X10_Y6_N0
<P><A NAME="T5L18">T5L18</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[18]">T5_dffs[18]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a17">JB1_ram_block2a17</A>);


<P> --M1_acq_data_in_pipe_reg[3][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16] at LCFF_X10_Y7_N21
<P><A NAME="M1_acq_data_in_pipe_reg[3][16]">M1_acq_data_in_pipe_reg[3][16]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L441">M1L441</A>);


<P> --M1_acq_data_in_pipe_reg[2][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15] at LCFF_X22_Y9_N25
<P><A NAME="M1_acq_data_in_pipe_reg[2][15]">M1_acq_data_in_pipe_reg[2][15]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L304">M1L304</A>);


<P> --M1_acq_data_in_pipe_reg[1][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14] at LCFF_X20_Y9_N11
<P><A NAME="M1_acq_data_in_pipe_reg[1][14]">M1_acq_data_in_pipe_reg[1][14]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L168">M1L168</A>);


<P> --M1_acq_data_in_pipe_reg[0][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13] at LCFF_X20_Y9_N21
<P><A NAME="M1_acq_data_in_pipe_reg[0][13]">M1_acq_data_in_pipe_reg[0][13]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L28">M1L28</A>);


<P> --T5_dffs[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] at LCFF_X10_Y6_N29
<P><A NAME="T5_dffs[19]">T5_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L20">T5L20</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~18 at LCCOMB_X10_Y6_N14
<P><A NAME="T5L19">T5L19</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[19]">T5_dffs[19]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a18">JB1_ram_block2a18</A>);


<P> --M1_acq_data_in_pipe_reg[3][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17] at LCFF_X12_Y7_N11
<P><A NAME="M1_acq_data_in_pipe_reg[3][17]">M1_acq_data_in_pipe_reg[3][17]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L443">M1L443</A>);


<P> --M1_acq_data_in_pipe_reg[2][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16] at LCFF_X10_Y7_N31
<P><A NAME="M1_acq_data_in_pipe_reg[2][16]">M1_acq_data_in_pipe_reg[2][16]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][16]">M1_acq_data_in_pipe_reg[1][16]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15] at LCFF_X22_Y9_N23
<P><A NAME="M1_acq_data_in_pipe_reg[1][15]">M1_acq_data_in_pipe_reg[1][15]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L170">M1L170</A>);


<P> --M1_acq_data_in_pipe_reg[0][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14] at LCFF_X20_Y9_N23
<P><A NAME="M1_acq_data_in_pipe_reg[0][14]">M1_acq_data_in_pipe_reg[0][14]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[14]">B1_acq_data_in_reg[14]</A>, GND);


<P> --T5_dffs[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] at LCFF_X10_Y6_N25
<P><A NAME="T5_dffs[20]">T5_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L21">T5L21</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~19 at LCCOMB_X10_Y6_N28
<P><A NAME="T5L20">T5L20</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[20]">T5_dffs[20]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a19">JB1_ram_block2a19</A>);


<P> --M1_acq_data_in_pipe_reg[3][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18] at LCFF_X10_Y7_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][18]">M1_acq_data_in_pipe_reg[3][18]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L445">M1L445</A>);


<P> --M1_acq_data_in_pipe_reg[2][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17] at LCFF_X12_Y7_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][17]">M1_acq_data_in_pipe_reg[2][17]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L307">M1L307</A>);


<P> --M1_acq_data_in_pipe_reg[1][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16] at LCFF_X10_Y7_N25
<P><A NAME="M1_acq_data_in_pipe_reg[1][16]">M1_acq_data_in_pipe_reg[1][16]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L172">M1L172</A>);


<P> --M1_acq_data_in_pipe_reg[0][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15] at LCFF_X22_Y9_N3
<P><A NAME="M1_acq_data_in_pipe_reg[0][15]">M1_acq_data_in_pipe_reg[0][15]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L31">M1L31</A>);


<P> --T5_dffs[21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] at LCFF_X10_Y6_N27
<P><A NAME="T5_dffs[21]">T5_dffs[21]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L22">T5L22</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~20 at LCCOMB_X10_Y6_N24
<P><A NAME="T5L21">T5L21</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[21]">T5_dffs[21]</A>, <A HREF="#JB1_ram_block2a20">JB1_ram_block2a20</A>);


<P> --M1_acq_data_in_pipe_reg[3][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19] at LCFF_X12_Y7_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][19]">M1_acq_data_in_pipe_reg[3][19]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][19]">M1_acq_data_in_pipe_reg[2][19]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18] at LCFF_X10_Y7_N11
<P><A NAME="M1_acq_data_in_pipe_reg[2][18]">M1_acq_data_in_pipe_reg[2][18]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L309">M1L309</A>);


<P> --M1_acq_data_in_pipe_reg[1][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17] at LCFF_X12_Y7_N29
<P><A NAME="M1_acq_data_in_pipe_reg[1][17]">M1_acq_data_in_pipe_reg[1][17]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L174">M1L174</A>);


<P> --M1_acq_data_in_pipe_reg[0][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16] at LCFF_X10_Y7_N19
<P><A NAME="M1_acq_data_in_pipe_reg[0][16]">M1_acq_data_in_pipe_reg[0][16]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L33">M1L33</A>);


<P> --T5_dffs[22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] at LCFF_X10_Y6_N23
<P><A NAME="T5_dffs[22]">T5_dffs[22]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L23">T5L23</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~21 at LCCOMB_X10_Y6_N26
<P><A NAME="T5L22">T5L22</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[22]">T5_dffs[22]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a21">JB1_ram_block2a21</A>);


<P> --M1_acq_data_in_pipe_reg[3][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20] at LCFF_X12_Y6_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][20]">M1_acq_data_in_pipe_reg[3][20]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][20]">M1_acq_data_in_pipe_reg[2][20]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19] at LCFF_X12_Y7_N25
<P><A NAME="M1_acq_data_in_pipe_reg[2][19]">M1_acq_data_in_pipe_reg[2][19]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L311">M1L311</A>);


<P> --M1_acq_data_in_pipe_reg[1][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18] at LCFF_X10_Y7_N23
<P><A NAME="M1_acq_data_in_pipe_reg[1][18]">M1_acq_data_in_pipe_reg[1][18]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L176">M1L176</A>);


<P> --M1_acq_data_in_pipe_reg[0][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17] at LCFF_X12_Y7_N27
<P><A NAME="M1_acq_data_in_pipe_reg[0][17]">M1_acq_data_in_pipe_reg[0][17]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L35">M1L35</A>);


<P> --T5_dffs[23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] at LCFF_X10_Y6_N31
<P><A NAME="T5_dffs[23]">T5_dffs[23]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L24">T5L24</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~22 at LCCOMB_X10_Y6_N22
<P><A NAME="T5L23">T5L23</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[23]">T5_dffs[23]</A>, <A HREF="#JB1_ram_block2a22">JB1_ram_block2a22</A>);


<P> --M1_acq_data_in_pipe_reg[3][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21] at LCFF_X12_Y6_N3
<P><A NAME="M1_acq_data_in_pipe_reg[3][21]">M1_acq_data_in_pipe_reg[3][21]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L449">M1L449</A>);


<P> --M1_acq_data_in_pipe_reg[2][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20] at LCFF_X12_Y6_N15
<P><A NAME="M1_acq_data_in_pipe_reg[2][20]">M1_acq_data_in_pipe_reg[2][20]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L313">M1L313</A>);


<P> --M1_acq_data_in_pipe_reg[1][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19] at LCFF_X12_Y7_N7
<P><A NAME="M1_acq_data_in_pipe_reg[1][19]">M1_acq_data_in_pipe_reg[1][19]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L178">M1L178</A>);


<P> --M1_acq_data_in_pipe_reg[0][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18] at LCFF_X10_Y7_N7
<P><A NAME="M1_acq_data_in_pipe_reg[0][18]">M1_acq_data_in_pipe_reg[0][18]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L37">M1L37</A>);


<P> --T5_dffs[24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] at LCFF_X10_Y6_N21
<P><A NAME="T5_dffs[24]">T5_dffs[24]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L25">T5L25</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~23 at LCCOMB_X10_Y6_N30
<P><A NAME="T5L24">T5L24</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[24]">T5_dffs[24]</A>, <A HREF="#JB1_ram_block2a23">JB1_ram_block2a23</A>);


<P> --M1_acq_data_in_pipe_reg[3][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22] at LCFF_X12_Y5_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][22]">M1_acq_data_in_pipe_reg[3][22]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L451">M1L451</A>);


<P> --M1_acq_data_in_pipe_reg[2][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21] at LCFF_X12_Y6_N7
<P><A NAME="M1_acq_data_in_pipe_reg[2][21]">M1_acq_data_in_pipe_reg[2][21]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L315">M1L315</A>);


<P> --M1_acq_data_in_pipe_reg[1][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20] at LCFF_X12_Y6_N31
<P><A NAME="M1_acq_data_in_pipe_reg[1][20]">M1_acq_data_in_pipe_reg[1][20]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][20]">M1_acq_data_in_pipe_reg[0][20]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19] at LCFF_X12_Y7_N3
<P><A NAME="M1_acq_data_in_pipe_reg[0][19]">M1_acq_data_in_pipe_reg[0][19]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L39">M1L39</A>);


<P> --T5_dffs[25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] at LCFF_X10_Y6_N7
<P><A NAME="T5_dffs[25]">T5_dffs[25]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L26">T5L26</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~24 at LCCOMB_X10_Y6_N20
<P><A NAME="T5L25">T5L25</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[25]">T5_dffs[25]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a24">JB1_ram_block2a24</A>);


<P> --M1_acq_data_in_pipe_reg[3][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23] at LCFF_X14_Y6_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][23]">M1_acq_data_in_pipe_reg[3][23]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L453">M1L453</A>);


<P> --M1_acq_data_in_pipe_reg[2][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22] at LCFF_X12_Y5_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][22]">M1_acq_data_in_pipe_reg[2][22]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L317">M1L317</A>);


<P> --M1_acq_data_in_pipe_reg[1][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21] at LCFF_X12_Y6_N11
<P><A NAME="M1_acq_data_in_pipe_reg[1][21]">M1_acq_data_in_pipe_reg[1][21]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L181">M1L181</A>);


<P> --M1_acq_data_in_pipe_reg[0][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20] at LCFF_X12_Y6_N25
<P><A NAME="M1_acq_data_in_pipe_reg[0][20]">M1_acq_data_in_pipe_reg[0][20]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L41">M1L41</A>);


<P> --T5_dffs[26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] at LCFF_X10_Y6_N3
<P><A NAME="T5_dffs[26]">T5_dffs[26]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L27">T5L27</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~25 at LCCOMB_X10_Y6_N6
<P><A NAME="T5L26">T5L26</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[26]">T5_dffs[26]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a25">JB1_ram_block2a25</A>);


<P> --M1_acq_data_in_pipe_reg[3][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24] at LCFF_X10_Y3_N21
<P><A NAME="M1_acq_data_in_pipe_reg[3][24]">M1_acq_data_in_pipe_reg[3][24]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][24]">M1_acq_data_in_pipe_reg[2][24]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23] at LCFF_X14_Y6_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][23]">M1_acq_data_in_pipe_reg[2][23]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L319">M1L319</A>);


<P> --M1_acq_data_in_pipe_reg[1][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22] at LCFF_X12_Y5_N3
<P><A NAME="M1_acq_data_in_pipe_reg[1][22]">M1_acq_data_in_pipe_reg[1][22]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L183">M1L183</A>);


<P> --M1_acq_data_in_pipe_reg[0][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21] at LCFF_X12_Y6_N19
<P><A NAME="M1_acq_data_in_pipe_reg[0][21]">M1_acq_data_in_pipe_reg[0][21]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L43">M1L43</A>);


<P> --T5_dffs[27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] at LCFF_X10_Y6_N11
<P><A NAME="T5_dffs[27]">T5_dffs[27]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L28">T5L28</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~26 at LCCOMB_X10_Y6_N2
<P><A NAME="T5L27">T5L27</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[27]">T5_dffs[27]</A>, <A HREF="#JB1_ram_block2a26">JB1_ram_block2a26</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25] at LCFF_X10_Y3_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][25]">M1_acq_data_in_pipe_reg[3][25]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L456">M1L456</A>);


<P> --M1_acq_data_in_pipe_reg[2][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24] at LCFF_X10_Y3_N9
<P><A NAME="M1_acq_data_in_pipe_reg[2][24]">M1_acq_data_in_pipe_reg[2][24]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L321">M1L321</A>);


<P> --M1_acq_data_in_pipe_reg[1][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23] at LCFF_X14_Y6_N11
<P><A NAME="M1_acq_data_in_pipe_reg[1][23]">M1_acq_data_in_pipe_reg[1][23]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L185">M1L185</A>);


<P> --M1_acq_data_in_pipe_reg[0][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22] at LCFF_X12_Y5_N27
<P><A NAME="M1_acq_data_in_pipe_reg[0][22]">M1_acq_data_in_pipe_reg[0][22]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L45">M1L45</A>);


<P> --T5_dffs[28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] at LCFF_X10_Y6_N19
<P><A NAME="T5_dffs[28]">T5_dffs[28]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L29">T5L29</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~27 at LCCOMB_X10_Y6_N10
<P><A NAME="T5L28">T5L28</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[28]">T5_dffs[28]</A>, <A HREF="#JB1_ram_block2a27">JB1_ram_block2a27</A>);


<P> --M1_acq_data_in_pipe_reg[3][26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26] at LCFF_X10_Y3_N3
<P><A NAME="M1_acq_data_in_pipe_reg[3][26]">M1_acq_data_in_pipe_reg[3][26]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L458">M1L458</A>);


<P> --M1_acq_data_in_pipe_reg[2][25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25] at LCFF_X10_Y3_N23
<P><A NAME="M1_acq_data_in_pipe_reg[2][25]">M1_acq_data_in_pipe_reg[2][25]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L323">M1L323</A>);


<P> --M1_acq_data_in_pipe_reg[1][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24] at LCFF_X10_Y3_N7
<P><A NAME="M1_acq_data_in_pipe_reg[1][24]">M1_acq_data_in_pipe_reg[1][24]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L187">M1L187</A>);


<P> --M1_acq_data_in_pipe_reg[0][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23] at LCFF_X14_Y6_N7
<P><A NAME="M1_acq_data_in_pipe_reg[0][23]">M1_acq_data_in_pipe_reg[0][23]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L47">M1L47</A>);


<P> --T5_dffs[29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] at LCFF_X10_Y6_N13
<P><A NAME="T5_dffs[29]">T5_dffs[29]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L30">T5L30</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~28 at LCCOMB_X10_Y6_N18
<P><A NAME="T5L29">T5L29</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[29]">T5_dffs[29]</A>, <A HREF="#JB1_ram_block2a28">JB1_ram_block2a28</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27] at LCFF_X10_Y4_N17
<P><A NAME="M1_acq_data_in_pipe_reg[3][27]">M1_acq_data_in_pipe_reg[3][27]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L460">M1L460</A>);


<P> --M1_acq_data_in_pipe_reg[2][26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26] at LCFF_X10_Y3_N19
<P><A NAME="M1_acq_data_in_pipe_reg[2][26]">M1_acq_data_in_pipe_reg[2][26]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L325">M1L325</A>);


<P> --M1_acq_data_in_pipe_reg[1][25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25] at LCFF_X10_Y3_N11
<P><A NAME="M1_acq_data_in_pipe_reg[1][25]">M1_acq_data_in_pipe_reg[1][25]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][25]">M1_acq_data_in_pipe_reg[0][25]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24] at LCFF_X10_Y3_N31
<P><A NAME="M1_acq_data_in_pipe_reg[0][24]">M1_acq_data_in_pipe_reg[0][24]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L49">M1L49</A>);


<P> --T5_dffs[30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] at LCFF_X10_Y6_N9
<P><A NAME="T5_dffs[30]">T5_dffs[30]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L31">T5L31</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L30 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~29 at LCCOMB_X10_Y6_N12
<P><A NAME="T5L30">T5L30</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[30]">T5_dffs[30]</A>, <A HREF="#JB1_ram_block2a29">JB1_ram_block2a29</A>);


<P> --M1_acq_data_in_pipe_reg[3][28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28] at LCFF_X10_Y5_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][28]">M1_acq_data_in_pipe_reg[3][28]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L462">M1L462</A>);


<P> --M1_acq_data_in_pipe_reg[2][27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27] at LCFF_X10_Y4_N11
<P><A NAME="M1_acq_data_in_pipe_reg[2][27]">M1_acq_data_in_pipe_reg[2][27]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L327">M1L327</A>);


<P> --M1_acq_data_in_pipe_reg[1][26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26] at LCFF_X10_Y3_N29
<P><A NAME="M1_acq_data_in_pipe_reg[1][26]">M1_acq_data_in_pipe_reg[1][26]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][26]">M1_acq_data_in_pipe_reg[0][26]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25] at LCFF_X10_Y3_N15
<P><A NAME="M1_acq_data_in_pipe_reg[0][25]">M1_acq_data_in_pipe_reg[0][25]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L51">M1L51</A>);


<P> --T5_dffs[31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] at LCFF_X10_Y6_N5
<P><A NAME="T5_dffs[31]">T5_dffs[31]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L32">T5L32</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~30 at LCCOMB_X10_Y6_N8
<P><A NAME="T5L31">T5L31</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[31]">T5_dffs[31]</A>, <A HREF="#JB1_ram_block2a30">JB1_ram_block2a30</A>);


<P> --M1_acq_data_in_pipe_reg[3][29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29] at LCFF_X10_Y5_N3
<P><A NAME="M1_acq_data_in_pipe_reg[3][29]">M1_acq_data_in_pipe_reg[3][29]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L464">M1L464</A>);


<P> --M1_acq_data_in_pipe_reg[2][28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28] at LCFF_X10_Y5_N11
<P><A NAME="M1_acq_data_in_pipe_reg[2][28]">M1_acq_data_in_pipe_reg[2][28]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L329">M1L329</A>);


<P> --M1_acq_data_in_pipe_reg[1][27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27] at LCFF_X10_Y4_N27
<P><A NAME="M1_acq_data_in_pipe_reg[1][27]">M1_acq_data_in_pipe_reg[1][27]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][27]">M1_acq_data_in_pipe_reg[0][27]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26] at LCFF_X10_Y3_N17
<P><A NAME="M1_acq_data_in_pipe_reg[0][26]">M1_acq_data_in_pipe_reg[0][26]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[26]">B1_acq_data_in_reg[26]</A>, GND);


<P> --T5_dffs[32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] at LCFF_X12_Y8_N21
<P><A NAME="T5_dffs[32]">T5_dffs[32]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L33">T5L33</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~31 at LCCOMB_X10_Y6_N4
<P><A NAME="T5L32">T5L32</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[32]">T5_dffs[32]</A>, <A HREF="#JB1_ram_block2a31">JB1_ram_block2a31</A>);


<P> --M1_acq_data_in_pipe_reg[3][30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30] at LCFF_X10_Y5_N7
<P><A NAME="M1_acq_data_in_pipe_reg[3][30]">M1_acq_data_in_pipe_reg[3][30]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][30]">M1_acq_data_in_pipe_reg[2][30]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29] at LCFF_X10_Y5_N27
<P><A NAME="M1_acq_data_in_pipe_reg[2][29]">M1_acq_data_in_pipe_reg[2][29]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L331">M1L331</A>);


<P> --M1_acq_data_in_pipe_reg[1][28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28] at LCFF_X9_Y3_N11
<P><A NAME="M1_acq_data_in_pipe_reg[1][28]">M1_acq_data_in_pipe_reg[1][28]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L192">M1L192</A>);


<P> --M1_acq_data_in_pipe_reg[0][27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27] at LCFF_X10_Y4_N21
<P><A NAME="M1_acq_data_in_pipe_reg[0][27]">M1_acq_data_in_pipe_reg[0][27]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L54">M1L54</A>);


<P> --T5_dffs[33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] at LCFF_X12_Y8_N31
<P><A NAME="T5_dffs[33]">T5_dffs[33]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L34">T5L34</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~32 at LCCOMB_X12_Y8_N20
<P><A NAME="T5L33">T5L33</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[33]">T5_dffs[33]</A>, <A HREF="#JB1_ram_block2a32">JB1_ram_block2a32</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31] at LCFF_X10_Y5_N19
<P><A NAME="M1_acq_data_in_pipe_reg[3][31]">M1_acq_data_in_pipe_reg[3][31]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L467">M1L467</A>);


<P> --M1_acq_data_in_pipe_reg[2][30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30] at LCFF_X10_Y5_N17
<P><A NAME="M1_acq_data_in_pipe_reg[2][30]">M1_acq_data_in_pipe_reg[2][30]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L333">M1L333</A>);


<P> --M1_acq_data_in_pipe_reg[1][29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29] at LCFF_X10_Y5_N29
<P><A NAME="M1_acq_data_in_pipe_reg[1][29]">M1_acq_data_in_pipe_reg[1][29]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L194">M1L194</A>);


<P> --M1_acq_data_in_pipe_reg[0][28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28] at LCFF_X9_Y3_N3
<P><A NAME="M1_acq_data_in_pipe_reg[0][28]">M1_acq_data_in_pipe_reg[0][28]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[28]">B1_acq_data_in_reg[28]</A>, GND);


<P> --T5_dffs[34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] at LCFF_X12_Y8_N19
<P><A NAME="T5_dffs[34]">T5_dffs[34]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L35">T5L35</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L34 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~33 at LCCOMB_X12_Y8_N30
<P><A NAME="T5L34">T5L34</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[34]">T5_dffs[34]</A>, <A HREF="#JB1_ram_block2a33">JB1_ram_block2a33</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32] at LCFF_X6_Y12_N23
<P><A NAME="M1_acq_data_in_pipe_reg[3][32]">M1_acq_data_in_pipe_reg[3][32]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L469">M1L469</A>);


<P> --M1_acq_data_in_pipe_reg[2][31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31] at LCFF_X10_Y5_N31
<P><A NAME="M1_acq_data_in_pipe_reg[2][31]">M1_acq_data_in_pipe_reg[2][31]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][31]">M1_acq_data_in_pipe_reg[1][31]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30] at LCFF_X10_Y5_N13
<P><A NAME="M1_acq_data_in_pipe_reg[1][30]">M1_acq_data_in_pipe_reg[1][30]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][30]">M1_acq_data_in_pipe_reg[0][30]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29] at LCFF_X10_Y5_N23
<P><A NAME="M1_acq_data_in_pipe_reg[0][29]">M1_acq_data_in_pipe_reg[0][29]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L57">M1L57</A>);


<P> --T5_dffs[35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] at LCFF_X12_Y8_N29
<P><A NAME="T5_dffs[35]">T5_dffs[35]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L36">T5L36</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~34 at LCCOMB_X12_Y8_N18
<P><A NAME="T5L35">T5L35</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[35]">T5_dffs[35]</A>, <A HREF="#JB1_ram_block2a34">JB1_ram_block2a34</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33] at LCFF_X10_Y12_N11
<P><A NAME="M1_acq_data_in_pipe_reg[3][33]">M1_acq_data_in_pipe_reg[3][33]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][33]">M1_acq_data_in_pipe_reg[2][33]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32] at LCFF_X6_Y12_N7
<P><A NAME="M1_acq_data_in_pipe_reg[2][32]">M1_acq_data_in_pipe_reg[2][32]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L336">M1L336</A>);


<P> --M1_acq_data_in_pipe_reg[1][31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31] at LCFF_X10_Y5_N21
<P><A NAME="M1_acq_data_in_pipe_reg[1][31]">M1_acq_data_in_pipe_reg[1][31]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][31]">M1_acq_data_in_pipe_reg[0][31]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30] at LCFF_X10_Y5_N9
<P><A NAME="M1_acq_data_in_pipe_reg[0][30]">M1_acq_data_in_pipe_reg[0][30]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L59">M1L59</A>);


<P> --T5_dffs[36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] at LCFF_X12_Y8_N23
<P><A NAME="T5_dffs[36]">T5_dffs[36]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L37">T5L37</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L36 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~35 at LCCOMB_X12_Y8_N28
<P><A NAME="T5L36">T5L36</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[36]">T5_dffs[36]</A>, <A HREF="#JB1_ram_block2a35">JB1_ram_block2a35</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34] at LCFF_X10_Y12_N13
<P><A NAME="M1_acq_data_in_pipe_reg[3][34]">M1_acq_data_in_pipe_reg[3][34]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L472">M1L472</A>);


<P> --M1_acq_data_in_pipe_reg[2][33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33] at LCFF_X10_Y12_N9
<P><A NAME="M1_acq_data_in_pipe_reg[2][33]">M1_acq_data_in_pipe_reg[2][33]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][33]">M1_acq_data_in_pipe_reg[1][33]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32] at LCFF_X6_Y12_N13
<P><A NAME="M1_acq_data_in_pipe_reg[1][32]">M1_acq_data_in_pipe_reg[1][32]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L198">M1L198</A>);


<P> --M1_acq_data_in_pipe_reg[0][31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31] at LCFF_X10_Y5_N25
<P><A NAME="M1_acq_data_in_pipe_reg[0][31]">M1_acq_data_in_pipe_reg[0][31]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[31]">B1_acq_data_in_reg[31]</A>, GND);


<P> --T5_dffs[37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] at LCFF_X12_Y8_N13
<P><A NAME="T5_dffs[37]">T5_dffs[37]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L38">T5L38</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~36 at LCCOMB_X12_Y8_N22
<P><A NAME="T5L37">T5L37</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[37]">T5_dffs[37]</A>, <A HREF="#JB1_ram_block2a36">JB1_ram_block2a36</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35] at LCFF_X10_Y12_N7
<P><A NAME="M1_acq_data_in_pipe_reg[3][35]">M1_acq_data_in_pipe_reg[3][35]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L474">M1L474</A>);


<P> --M1_acq_data_in_pipe_reg[2][34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34] at LCFF_X10_Y12_N29
<P><A NAME="M1_acq_data_in_pipe_reg[2][34]">M1_acq_data_in_pipe_reg[2][34]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][34]">M1_acq_data_in_pipe_reg[1][34]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33] at LCFF_X10_Y12_N25
<P><A NAME="M1_acq_data_in_pipe_reg[1][33]">M1_acq_data_in_pipe_reg[1][33]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L200">M1L200</A>);


<P> --M1_acq_data_in_pipe_reg[0][32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32] at LCFF_X6_Y12_N11
<P><A NAME="M1_acq_data_in_pipe_reg[0][32]">M1_acq_data_in_pipe_reg[0][32]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L62">M1L62</A>);


<P> --T5_dffs[38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] at LCFF_X12_Y8_N27
<P><A NAME="T5_dffs[38]">T5_dffs[38]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L39">T5L39</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L38 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~37 at LCCOMB_X12_Y8_N12
<P><A NAME="T5L38">T5L38</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[38]">T5_dffs[38]</A>, <A HREF="#JB1_ram_block2a37">JB1_ram_block2a37</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36] at LCFF_X12_Y9_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][36]">M1_acq_data_in_pipe_reg[3][36]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L476">M1L476</A>);


<P> --M1_acq_data_in_pipe_reg[2][35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35] at LCFF_X10_Y12_N3
<P><A NAME="M1_acq_data_in_pipe_reg[2][35]">M1_acq_data_in_pipe_reg[2][35]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L340">M1L340</A>);


<P> --M1_acq_data_in_pipe_reg[1][34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34] at LCFF_X10_Y12_N17
<P><A NAME="M1_acq_data_in_pipe_reg[1][34]">M1_acq_data_in_pipe_reg[1][34]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L202">M1L202</A>);


<P> --M1_acq_data_in_pipe_reg[0][33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33] at LCFF_X10_Y12_N19
<P><A NAME="M1_acq_data_in_pipe_reg[0][33]">M1_acq_data_in_pipe_reg[0][33]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L64">M1L64</A>);


<P> --T5_dffs[39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39] at LCFF_X12_Y8_N3
<P><A NAME="T5_dffs[39]">T5_dffs[39]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L40">T5L40</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~38 at LCCOMB_X12_Y8_N26
<P><A NAME="T5L39">T5L39</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[39]">T5_dffs[39]</A>, <A HREF="#JB1_ram_block2a38">JB1_ram_block2a38</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37] at LCFF_X12_Y9_N11
<P><A NAME="M1_acq_data_in_pipe_reg[3][37]">M1_acq_data_in_pipe_reg[3][37]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L478">M1L478</A>);


<P> --M1_acq_data_in_pipe_reg[2][36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36] at LCFF_X12_Y9_N27
<P><A NAME="M1_acq_data_in_pipe_reg[2][36]">M1_acq_data_in_pipe_reg[2][36]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][36]">M1_acq_data_in_pipe_reg[1][36]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35] at LCFF_X10_Y12_N1
<P><A NAME="M1_acq_data_in_pipe_reg[1][35]">M1_acq_data_in_pipe_reg[1][35]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L204">M1L204</A>);


<P> --M1_acq_data_in_pipe_reg[0][34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34] at LCFF_X10_Y12_N27
<P><A NAME="M1_acq_data_in_pipe_reg[0][34]">M1_acq_data_in_pipe_reg[0][34]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L66">M1L66</A>);


<P> --T5_dffs[40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40] at LCFF_X12_Y8_N11
<P><A NAME="T5_dffs[40]">T5_dffs[40]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L41">T5L41</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L40 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~39 at LCCOMB_X12_Y8_N2
<P><A NAME="T5L40">T5L40</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[40]">T5_dffs[40]</A>, <A HREF="#JB1_ram_block2a39">JB1_ram_block2a39</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38] at LCFF_X14_Y9_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][38]">M1_acq_data_in_pipe_reg[3][38]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L480">M1L480</A>);


<P> --M1_acq_data_in_pipe_reg[2][37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37] at LCFF_X12_Y9_N1
<P><A NAME="M1_acq_data_in_pipe_reg[2][37]">M1_acq_data_in_pipe_reg[2][37]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L343">M1L343</A>);


<P> --M1_acq_data_in_pipe_reg[1][36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36] at LCFF_X12_Y9_N25
<P><A NAME="M1_acq_data_in_pipe_reg[1][36]">M1_acq_data_in_pipe_reg[1][36]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L206">M1L206</A>);


<P> --M1_acq_data_in_pipe_reg[0][35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35] at LCFF_X10_Y12_N23
<P><A NAME="M1_acq_data_in_pipe_reg[0][35]">M1_acq_data_in_pipe_reg[0][35]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[35]">B1_acq_data_in_reg[35]</A>, GND);


<P> --T5_dffs[41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] at LCFF_X12_Y8_N7
<P><A NAME="T5_dffs[41]">T5_dffs[41]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L42">T5L42</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~40 at LCCOMB_X12_Y8_N10
<P><A NAME="T5L41">T5L41</A> = AMPP_FUNCTION(<A HREF="#JB1_ram_block2a40">JB1_ram_block2a40</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[41]">T5_dffs[41]</A>);


<P> --M1_acq_data_in_pipe_reg[3][39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39] at LCFF_X14_Y7_N25
<P><A NAME="M1_acq_data_in_pipe_reg[3][39]">M1_acq_data_in_pipe_reg[3][39]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L482">M1L482</A>);


<P> --M1_acq_data_in_pipe_reg[2][38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38] at LCFF_X14_Y7_N7
<P><A NAME="M1_acq_data_in_pipe_reg[2][38]">M1_acq_data_in_pipe_reg[2][38]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L345">M1L345</A>);


<P> --M1_acq_data_in_pipe_reg[1][37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37] at LCFF_X12_Y9_N23
<P><A NAME="M1_acq_data_in_pipe_reg[1][37]">M1_acq_data_in_pipe_reg[1][37]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L208">M1L208</A>);


<P> --M1_acq_data_in_pipe_reg[0][36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36] at LCFF_X12_Y9_N29
<P><A NAME="M1_acq_data_in_pipe_reg[0][36]">M1_acq_data_in_pipe_reg[0][36]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L69">M1L69</A>);


<P> --T5_dffs[42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] at LCFF_X12_Y8_N1
<P><A NAME="T5_dffs[42]">T5_dffs[42]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L43">T5L43</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L42 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~41 at LCCOMB_X12_Y8_N6
<P><A NAME="T5L42">T5L42</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[42]">T5_dffs[42]</A>, <A HREF="#JB1_ram_block2a41">JB1_ram_block2a41</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40] at LCFF_X15_Y10_N25
<P><A NAME="M1_acq_data_in_pipe_reg[3][40]">M1_acq_data_in_pipe_reg[3][40]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L484">M1L484</A>);


<P> --M1_acq_data_in_pipe_reg[2][39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39] at LCFF_X14_Y7_N27
<P><A NAME="M1_acq_data_in_pipe_reg[2][39]">M1_acq_data_in_pipe_reg[2][39]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L347">M1L347</A>);


<P> --M1_acq_data_in_pipe_reg[1][38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38] at LCFF_X14_Y7_N23
<P><A NAME="M1_acq_data_in_pipe_reg[1][38]">M1_acq_data_in_pipe_reg[1][38]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L210">M1L210</A>);


<P> --M1_acq_data_in_pipe_reg[0][37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37] at LCFF_X12_Y9_N3
<P><A NAME="M1_acq_data_in_pipe_reg[0][37]">M1_acq_data_in_pipe_reg[0][37]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L71">M1L71</A>);


<P> --T5_dffs[43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] at LCFF_X12_Y8_N25
<P><A NAME="T5_dffs[43]">T5_dffs[43]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L44">T5L44</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~42 at LCCOMB_X12_Y8_N0
<P><A NAME="T5L43">T5L43</A> = AMPP_FUNCTION(<A HREF="#JB1_ram_block2a42">JB1_ram_block2a42</A>, <A HREF="#T5_dffs[43]">T5_dffs[43]</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41] at LCFF_X14_Y10_N19
<P><A NAME="M1_acq_data_in_pipe_reg[3][41]">M1_acq_data_in_pipe_reg[3][41]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L486">M1L486</A>);


<P> --M1_acq_data_in_pipe_reg[2][40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40] at LCFF_X15_Y10_N27
<P><A NAME="M1_acq_data_in_pipe_reg[2][40]">M1_acq_data_in_pipe_reg[2][40]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][40]">M1_acq_data_in_pipe_reg[1][40]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39] at LCFF_X14_Y7_N13
<P><A NAME="M1_acq_data_in_pipe_reg[1][39]">M1_acq_data_in_pipe_reg[1][39]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L212">M1L212</A>);


<P> --M1_acq_data_in_pipe_reg[0][38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38] at LCFF_X14_Y7_N11
<P><A NAME="M1_acq_data_in_pipe_reg[0][38]">M1_acq_data_in_pipe_reg[0][38]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L73">M1L73</A>);


<P> --T5_dffs[44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] at LCFF_X19_Y8_N9
<P><A NAME="T5_dffs[44]">T5_dffs[44]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L45">T5L45</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L44 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~43 at LCCOMB_X12_Y8_N24
<P><A NAME="T5L44">T5L44</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[44]">T5_dffs[44]</A>, <A HREF="#JB1_ram_block2a43">JB1_ram_block2a43</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42] at LCFF_X14_Y10_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][42]">M1_acq_data_in_pipe_reg[3][42]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L488">M1L488</A>);


<P> --M1_acq_data_in_pipe_reg[2][41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41] at LCFF_X14_Y10_N11
<P><A NAME="M1_acq_data_in_pipe_reg[2][41]">M1_acq_data_in_pipe_reg[2][41]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L350">M1L350</A>);


<P> --M1_acq_data_in_pipe_reg[1][40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40] at LCFF_X15_Y10_N21
<P><A NAME="M1_acq_data_in_pipe_reg[1][40]">M1_acq_data_in_pipe_reg[1][40]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L214">M1L214</A>);


<P> --M1_acq_data_in_pipe_reg[0][39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39] at LCFF_X14_Y7_N3
<P><A NAME="M1_acq_data_in_pipe_reg[0][39]">M1_acq_data_in_pipe_reg[0][39]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L75">M1L75</A>);


<P> --T5_dffs[45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] at LCFF_X19_Y8_N11
<P><A NAME="T5_dffs[45]">T5_dffs[45]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L46">T5L46</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~44 at LCCOMB_X19_Y8_N8
<P><A NAME="T5L45">T5L45</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[45]">T5_dffs[45]</A>, <A HREF="#JB1_ram_block2a44">JB1_ram_block2a44</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43] at LCFF_X14_Y10_N31
<P><A NAME="M1_acq_data_in_pipe_reg[3][43]">M1_acq_data_in_pipe_reg[3][43]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L490">M1L490</A>);


<P> --M1_acq_data_in_pipe_reg[2][42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42] at LCFF_X14_Y10_N29
<P><A NAME="M1_acq_data_in_pipe_reg[2][42]">M1_acq_data_in_pipe_reg[2][42]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][42]">M1_acq_data_in_pipe_reg[1][42]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41] at LCFF_X14_Y10_N27
<P><A NAME="M1_acq_data_in_pipe_reg[1][41]">M1_acq_data_in_pipe_reg[1][41]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][41]">M1_acq_data_in_pipe_reg[0][41]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40] at LCFF_X15_Y10_N1
<P><A NAME="M1_acq_data_in_pipe_reg[0][40]">M1_acq_data_in_pipe_reg[0][40]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L77">M1L77</A>);


<P> --T5_dffs[46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] at LCFF_X19_Y8_N3
<P><A NAME="T5_dffs[46]">T5_dffs[46]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L47">T5L47</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L46 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~45 at LCCOMB_X19_Y8_N10
<P><A NAME="T5L46">T5L46</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[46]">T5_dffs[46]</A>, <A HREF="#JB1_ram_block2a45">JB1_ram_block2a45</A>);


<P> --M1_acq_data_in_pipe_reg[3][44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44] at LCFF_X22_Y8_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][44]">M1_acq_data_in_pipe_reg[3][44]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L492">M1L492</A>);


<P> --M1_acq_data_in_pipe_reg[2][43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43] at LCFF_X14_Y10_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][43]">M1_acq_data_in_pipe_reg[2][43]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][43]">M1_acq_data_in_pipe_reg[1][43]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42] at LCFF_X14_Y10_N17
<P><A NAME="M1_acq_data_in_pipe_reg[1][42]">M1_acq_data_in_pipe_reg[1][42]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][42]">M1_acq_data_in_pipe_reg[0][42]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41] at LCFF_X14_Y10_N5
<P><A NAME="M1_acq_data_in_pipe_reg[0][41]">M1_acq_data_in_pipe_reg[0][41]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[41]">B1_acq_data_in_reg[41]</A>, GND);


<P> --T5_dffs[47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] at LCFF_X19_Y8_N7
<P><A NAME="T5_dffs[47]">T5_dffs[47]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L48">T5L48</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~46 at LCCOMB_X19_Y8_N2
<P><A NAME="T5L47">T5L47</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[47]">T5_dffs[47]</A>, <A HREF="#JB1_ram_block2a46">JB1_ram_block2a46</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45] at LCFF_X19_Y8_N13
<P><A NAME="M1_acq_data_in_pipe_reg[3][45]">M1_acq_data_in_pipe_reg[3][45]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L494">M1L494</A>);


<P> --M1_acq_data_in_pipe_reg[2][44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44] at LCFF_X22_Y8_N23
<P><A NAME="M1_acq_data_in_pipe_reg[2][44]">M1_acq_data_in_pipe_reg[2][44]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L354">M1L354</A>);


<P> --M1_acq_data_in_pipe_reg[1][43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43] at LCFF_X14_Y10_N21
<P><A NAME="M1_acq_data_in_pipe_reg[1][43]">M1_acq_data_in_pipe_reg[1][43]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L218">M1L218</A>);


<P> --M1_acq_data_in_pipe_reg[0][42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42] at LCFF_X14_Y10_N25
<P><A NAME="M1_acq_data_in_pipe_reg[0][42]">M1_acq_data_in_pipe_reg[0][42]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L80">M1L80</A>);


<P> --T5_dffs[48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48] at LCFF_X12_Y4_N9
<P><A NAME="T5_dffs[48]">T5_dffs[48]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L49">T5L49</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L48 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~47 at LCCOMB_X19_Y8_N6
<P><A NAME="T5L48">T5L48</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[48]">T5_dffs[48]</A>, <A HREF="#JB1_ram_block2a47">JB1_ram_block2a47</A>);


<P> --M1_acq_data_in_pipe_reg[3][46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46] at LCFF_X22_Y9_N17
<P><A NAME="M1_acq_data_in_pipe_reg[3][46]">M1_acq_data_in_pipe_reg[3][46]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L496">M1L496</A>);


<P> --M1_acq_data_in_pipe_reg[2][45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45] at LCFF_X15_Y8_N17
<P><A NAME="M1_acq_data_in_pipe_reg[2][45]">M1_acq_data_in_pipe_reg[2][45]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L356">M1L356</A>);


<P> --M1_acq_data_in_pipe_reg[1][44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44] at LCFF_X22_Y8_N7
<P><A NAME="M1_acq_data_in_pipe_reg[1][44]">M1_acq_data_in_pipe_reg[1][44]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L220">M1L220</A>);


<P> --M1_acq_data_in_pipe_reg[0][43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43] at LCFF_X14_Y10_N1
<P><A NAME="M1_acq_data_in_pipe_reg[0][43]">M1_acq_data_in_pipe_reg[0][43]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L82">M1L82</A>);


<P> --T5_dffs[49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] at LCFF_X12_Y4_N3
<P><A NAME="T5_dffs[49]">T5_dffs[49]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L50">T5L50</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~48 at LCCOMB_X12_Y4_N8
<P><A NAME="T5L49">T5L49</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[49]">T5_dffs[49]</A>, <A HREF="#JB1_ram_block2a48">JB1_ram_block2a48</A>);


<P> --M1_acq_data_in_pipe_reg[3][47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47] at LCFF_X15_Y8_N29
<P><A NAME="M1_acq_data_in_pipe_reg[3][47]">M1_acq_data_in_pipe_reg[3][47]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L498">M1L498</A>);


<P> --M1_acq_data_in_pipe_reg[2][46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46] at LCFF_X22_Y9_N7
<P><A NAME="M1_acq_data_in_pipe_reg[2][46]">M1_acq_data_in_pipe_reg[2][46]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L358">M1L358</A>);


<P> --M1_acq_data_in_pipe_reg[1][45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45] at LCFF_X15_Y8_N3
<P><A NAME="M1_acq_data_in_pipe_reg[1][45]">M1_acq_data_in_pipe_reg[1][45]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L222">M1L222</A>);


<P> --M1_acq_data_in_pipe_reg[0][44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44] at LCFF_X22_Y8_N13
<P><A NAME="M1_acq_data_in_pipe_reg[0][44]">M1_acq_data_in_pipe_reg[0][44]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L84">M1L84</A>);


<P> --T5_dffs[50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50] at LCFF_X12_Y4_N27
<P><A NAME="T5_dffs[50]">T5_dffs[50]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L51">T5L51</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L50 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~49 at LCCOMB_X12_Y4_N2
<P><A NAME="T5L50">T5L50</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[50]">T5_dffs[50]</A>, <A HREF="#JB1_ram_block2a49">JB1_ram_block2a49</A>);


<P> --M1_acq_data_in_pipe_reg[3][48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48] at LCFF_X10_Y2_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][48]">M1_acq_data_in_pipe_reg[3][48]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L500">M1L500</A>);


<P> --M1_acq_data_in_pipe_reg[2][47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47] at LCFF_X15_Y8_N31
<P><A NAME="M1_acq_data_in_pipe_reg[2][47]">M1_acq_data_in_pipe_reg[2][47]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][47]">M1_acq_data_in_pipe_reg[1][47]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46] at LCFF_X21_Y9_N15
<P><A NAME="M1_acq_data_in_pipe_reg[1][46]">M1_acq_data_in_pipe_reg[1][46]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L224">M1L224</A>);


<P> --M1_acq_data_in_pipe_reg[0][45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45] at LCFF_X15_Y8_N27
<P><A NAME="M1_acq_data_in_pipe_reg[0][45]">M1_acq_data_in_pipe_reg[0][45]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L86">M1L86</A>);


<P> --T5_dffs[51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51] at LCFF_X12_Y4_N25
<P><A NAME="T5_dffs[51]">T5_dffs[51]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L52">T5L52</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~50 at LCCOMB_X12_Y4_N26
<P><A NAME="T5L51">T5L51</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[51]">T5_dffs[51]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a50">JB1_ram_block2a50</A>);


<P> --M1_acq_data_in_pipe_reg[3][49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49] at LCFF_X7_Y2_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][49]">M1_acq_data_in_pipe_reg[3][49]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L502">M1L502</A>);


<P> --M1_acq_data_in_pipe_reg[2][48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48] at LCFF_X10_Y2_N23
<P><A NAME="M1_acq_data_in_pipe_reg[2][48]">M1_acq_data_in_pipe_reg[2][48]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][48]">M1_acq_data_in_pipe_reg[1][48]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47] at LCFF_X15_Y8_N9
<P><A NAME="M1_acq_data_in_pipe_reg[1][47]">M1_acq_data_in_pipe_reg[1][47]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L226">M1L226</A>);


<P> --M1_acq_data_in_pipe_reg[0][46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46] at LCFF_X20_Y9_N15
<P><A NAME="M1_acq_data_in_pipe_reg[0][46]">M1_acq_data_in_pipe_reg[0][46]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L88">M1L88</A>);


<P> --T5_dffs[52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52] at LCFF_X12_Y4_N1
<P><A NAME="T5_dffs[52]">T5_dffs[52]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L53">T5L53</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L52 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~51 at LCCOMB_X12_Y4_N24
<P><A NAME="T5L52">T5L52</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[52]">T5_dffs[52]</A>, <A HREF="#JB1_ram_block2a51">JB1_ram_block2a51</A>);


<P> --M1_acq_data_in_pipe_reg[3][50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50] at LCFF_X10_Y2_N3
<P><A NAME="M1_acq_data_in_pipe_reg[3][50]">M1_acq_data_in_pipe_reg[3][50]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L504">M1L504</A>);


<P> --M1_acq_data_in_pipe_reg[2][49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49] at LCFF_X7_Y2_N7
<P><A NAME="M1_acq_data_in_pipe_reg[2][49]">M1_acq_data_in_pipe_reg[2][49]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L362">M1L362</A>);


<P> --M1_acq_data_in_pipe_reg[1][48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48] at LCFF_X10_Y2_N21
<P><A NAME="M1_acq_data_in_pipe_reg[1][48]">M1_acq_data_in_pipe_reg[1][48]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L228">M1L228</A>);


<P> --M1_acq_data_in_pipe_reg[0][47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47] at LCFF_X15_Y8_N13
<P><A NAME="M1_acq_data_in_pipe_reg[0][47]">M1_acq_data_in_pipe_reg[0][47]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L90">M1L90</A>);


<P> --T5_dffs[53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53] at LCFF_X12_Y4_N19
<P><A NAME="T5_dffs[53]">T5_dffs[53]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L54">T5L54</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L53 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~52 at LCCOMB_X12_Y4_N0
<P><A NAME="T5L53">T5L53</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[53]">T5_dffs[53]</A>, <A HREF="#JB1_ram_block2a52">JB1_ram_block2a52</A>);


<P> --M1_acq_data_in_pipe_reg[3][51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51] at LCFF_X10_Y2_N31
<P><A NAME="M1_acq_data_in_pipe_reg[3][51]">M1_acq_data_in_pipe_reg[3][51]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L506">M1L506</A>);


<P> --M1_acq_data_in_pipe_reg[2][50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50] at LCFF_X10_Y2_N29
<P><A NAME="M1_acq_data_in_pipe_reg[2][50]">M1_acq_data_in_pipe_reg[2][50]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][50]">M1_acq_data_in_pipe_reg[1][50]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49] at LCFF_X7_Y2_N3
<P><A NAME="M1_acq_data_in_pipe_reg[1][49]">M1_acq_data_in_pipe_reg[1][49]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L230">M1L230</A>);


<P> --M1_acq_data_in_pipe_reg[0][48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48] at LCFF_X10_Y2_N13
<P><A NAME="M1_acq_data_in_pipe_reg[0][48]">M1_acq_data_in_pipe_reg[0][48]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[48]">B1_acq_data_in_reg[48]</A>, GND);


<P> --T5_dffs[54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54] at LCFF_X12_Y4_N29
<P><A NAME="T5_dffs[54]">T5_dffs[54]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L55">T5L55</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L54 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~53 at LCCOMB_X12_Y4_N18
<P><A NAME="T5L54">T5L54</A> = AMPP_FUNCTION(<A HREF="#JB1_ram_block2a53">JB1_ram_block2a53</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[54]">T5_dffs[54]</A>);


<P> --M1_acq_data_in_pipe_reg[3][52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52] at LCFF_X12_Y1_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][52]">M1_acq_data_in_pipe_reg[3][52]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L508">M1L508</A>);


<P> --M1_acq_data_in_pipe_reg[2][51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51] at LCFF_X10_Y2_N19
<P><A NAME="M1_acq_data_in_pipe_reg[2][51]">M1_acq_data_in_pipe_reg[2][51]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L365">M1L365</A>);


<P> --M1_acq_data_in_pipe_reg[1][50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50] at LCFF_X10_Y2_N5
<P><A NAME="M1_acq_data_in_pipe_reg[1][50]">M1_acq_data_in_pipe_reg[1][50]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][50]">M1_acq_data_in_pipe_reg[0][50]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49] at LCFF_X7_Y2_N23
<P><A NAME="M1_acq_data_in_pipe_reg[0][49]">M1_acq_data_in_pipe_reg[0][49]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L93">M1L93</A>);


<P> --T5_dffs[55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55] at LCFF_X12_Y4_N13
<P><A NAME="T5_dffs[55]">T5_dffs[55]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L56">T5L56</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L55 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~54 at LCCOMB_X12_Y4_N28
<P><A NAME="T5L55">T5L55</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[55]">T5_dffs[55]</A>, <A HREF="#JB1_ram_block2a54">JB1_ram_block2a54</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53] at LCFF_X10_Y1_N15
<P><A NAME="M1_acq_data_in_pipe_reg[3][53]">M1_acq_data_in_pipe_reg[3][53]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L510">M1L510</A>);


<P> --M1_acq_data_in_pipe_reg[2][52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52] at LCFF_X12_Y1_N11
<P><A NAME="M1_acq_data_in_pipe_reg[2][52]">M1_acq_data_in_pipe_reg[2][52]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L367">M1L367</A>);


<P> --M1_acq_data_in_pipe_reg[1][51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51] at LCFF_X10_Y2_N7
<P><A NAME="M1_acq_data_in_pipe_reg[1][51]">M1_acq_data_in_pipe_reg[1][51]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][51]">M1_acq_data_in_pipe_reg[0][51]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50] at LCFF_X10_Y2_N17
<P><A NAME="M1_acq_data_in_pipe_reg[0][50]">M1_acq_data_in_pipe_reg[0][50]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L95">M1L95</A>);


<P> --T5_dffs[56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] at LCFF_X12_Y4_N23
<P><A NAME="T5_dffs[56]">T5_dffs[56]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L57">T5L57</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L56 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~55 at LCCOMB_X12_Y4_N12
<P><A NAME="T5L56">T5L56</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[56]">T5_dffs[56]</A>, <A HREF="#JB1_ram_block2a55">JB1_ram_block2a55</A>);


<P> --M1_acq_data_in_pipe_reg[3][54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54] at LCFF_X10_Y1_N31
<P><A NAME="M1_acq_data_in_pipe_reg[3][54]">M1_acq_data_in_pipe_reg[3][54]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][54]">M1_acq_data_in_pipe_reg[2][54]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53] at LCFF_X10_Y1_N11
<P><A NAME="M1_acq_data_in_pipe_reg[2][53]">M1_acq_data_in_pipe_reg[2][53]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L369">M1L369</A>);


<P> --M1_acq_data_in_pipe_reg[1][52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52] at LCFF_X12_Y1_N3
<P><A NAME="M1_acq_data_in_pipe_reg[1][52]">M1_acq_data_in_pipe_reg[1][52]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L234">M1L234</A>);


<P> --M1_acq_data_in_pipe_reg[0][51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51] at LCFF_X10_Y2_N25
<P><A NAME="M1_acq_data_in_pipe_reg[0][51]">M1_acq_data_in_pipe_reg[0][51]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L97">M1L97</A>);


<P> --T5_dffs[57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57] at LCFF_X12_Y4_N7
<P><A NAME="T5_dffs[57]">T5_dffs[57]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L58">T5L58</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~56 at LCCOMB_X12_Y4_N22
<P><A NAME="T5L57">T5L57</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[57]">T5_dffs[57]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a56">JB1_ram_block2a56</A>);


<P> --M1_acq_data_in_pipe_reg[3][55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55] at LCFF_X10_Y1_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][55]">M1_acq_data_in_pipe_reg[3][55]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L513">M1L513</A>);


<P> --M1_acq_data_in_pipe_reg[2][54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54] at LCFF_X10_Y1_N17
<P><A NAME="M1_acq_data_in_pipe_reg[2][54]">M1_acq_data_in_pipe_reg[2][54]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L371">M1L371</A>);


<P> --M1_acq_data_in_pipe_reg[1][53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53] at LCFF_X10_Y1_N27
<P><A NAME="M1_acq_data_in_pipe_reg[1][53]">M1_acq_data_in_pipe_reg[1][53]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][53]">M1_acq_data_in_pipe_reg[0][53]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52] at LCFF_X12_Y1_N7
<P><A NAME="M1_acq_data_in_pipe_reg[0][52]">M1_acq_data_in_pipe_reg[0][52]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L99">M1L99</A>);


<P> --T5_dffs[58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58] at LCFF_X12_Y4_N11
<P><A NAME="T5_dffs[58]">T5_dffs[58]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L59">T5L59</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L58 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~57 at LCCOMB_X12_Y4_N6
<P><A NAME="T5L58">T5L58</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[58]">T5_dffs[58]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a57">JB1_ram_block2a57</A>);


<P> --M1_acq_data_in_pipe_reg[3][56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56] at LCFF_X12_Y6_N13
<P><A NAME="M1_acq_data_in_pipe_reg[3][56]">M1_acq_data_in_pipe_reg[3][56]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][56]">M1_acq_data_in_pipe_reg[2][56]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55] at LCFF_X10_Y1_N7
<P><A NAME="M1_acq_data_in_pipe_reg[2][55]">M1_acq_data_in_pipe_reg[2][55]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L373">M1L373</A>);


<P> --M1_acq_data_in_pipe_reg[1][54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54] at LCFF_X10_Y1_N29
<P><A NAME="M1_acq_data_in_pipe_reg[1][54]">M1_acq_data_in_pipe_reg[1][54]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][54]">M1_acq_data_in_pipe_reg[0][54]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53] at LCFF_X10_Y1_N25
<P><A NAME="M1_acq_data_in_pipe_reg[0][53]">M1_acq_data_in_pipe_reg[0][53]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L101">M1L101</A>);


<P> --T5_dffs[59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59] at LCFF_X12_Y4_N31
<P><A NAME="T5_dffs[59]">T5_dffs[59]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L60">T5L60</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~58 at LCCOMB_X12_Y4_N10
<P><A NAME="T5L59">T5L59</A> = AMPP_FUNCTION(<A HREF="#JB1_ram_block2a58">JB1_ram_block2a58</A>, <A HREF="#T5_dffs[59]">T5_dffs[59]</A>, <A HREF="#N1L7">N1L7</A>);


<P> --M1_acq_data_in_pipe_reg[3][57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57] at LCFF_X10_Y4_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][57]">M1_acq_data_in_pipe_reg[3][57]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L516">M1L516</A>);


<P> --M1_acq_data_in_pipe_reg[2][56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56] at LCFF_X12_Y6_N17
<P><A NAME="M1_acq_data_in_pipe_reg[2][56]">M1_acq_data_in_pipe_reg[2][56]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][56]">M1_acq_data_in_pipe_reg[1][56]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55] at LCFF_X10_Y1_N13
<P><A NAME="M1_acq_data_in_pipe_reg[1][55]">M1_acq_data_in_pipe_reg[1][55]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L238">M1L238</A>);


<P> --M1_acq_data_in_pipe_reg[0][54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54] at LCFF_X10_Y1_N21
<P><A NAME="M1_acq_data_in_pipe_reg[0][54]">M1_acq_data_in_pipe_reg[0][54]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L103">M1L103</A>);


<P> --T5_dffs[60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] at LCFF_X20_Y4_N13
<P><A NAME="T5_dffs[60]">T5_dffs[60]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L61">T5L61</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L60 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~59 at LCCOMB_X12_Y4_N30
<P><A NAME="T5L60">T5L60</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a59">JB1_ram_block2a59</A>, <A HREF="#T5_dffs[60]">T5_dffs[60]</A>);


<P> --M1_acq_data_in_pipe_reg[3][58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58] at LCFF_X12_Y6_N29
<P><A NAME="M1_acq_data_in_pipe_reg[3][58]">M1_acq_data_in_pipe_reg[3][58]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L518">M1L518</A>);


<P> --M1_acq_data_in_pipe_reg[2][57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57] at LCFF_X10_Y4_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][57]">M1_acq_data_in_pipe_reg[2][57]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L376">M1L376</A>);


<P> --M1_acq_data_in_pipe_reg[1][56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56] at LCFF_X12_Y6_N5
<P><A NAME="M1_acq_data_in_pipe_reg[1][56]">M1_acq_data_in_pipe_reg[1][56]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L240">M1L240</A>);


<P> --M1_acq_data_in_pipe_reg[0][55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55] at LCFF_X10_Y1_N3
<P><A NAME="M1_acq_data_in_pipe_reg[0][55]">M1_acq_data_in_pipe_reg[0][55]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[55]">B1_acq_data_in_reg[55]</A>, GND);


<P> --T5_dffs[61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] at LCFF_X20_Y4_N11
<P><A NAME="T5_dffs[61]">T5_dffs[61]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L62">T5L62</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L61 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~60 at LCCOMB_X20_Y4_N12
<P><A NAME="T5L61">T5L61</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a60">JB1_ram_block2a60</A>, <A HREF="#T5_dffs[61]">T5_dffs[61]</A>);


<P> --M1_acq_data_in_pipe_reg[3][59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59] at LCFF_X10_Y4_N31
<P><A NAME="M1_acq_data_in_pipe_reg[3][59]">M1_acq_data_in_pipe_reg[3][59]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][59]">M1_acq_data_in_pipe_reg[2][59]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58] at LCFF_X12_Y6_N1
<P><A NAME="M1_acq_data_in_pipe_reg[2][58]">M1_acq_data_in_pipe_reg[2][58]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][58]">M1_acq_data_in_pipe_reg[1][58]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57] at LCFF_X10_Y4_N3
<P><A NAME="M1_acq_data_in_pipe_reg[1][57]">M1_acq_data_in_pipe_reg[1][57]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L242">M1L242</A>);


<P> --M1_acq_data_in_pipe_reg[0][56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56] at LCFF_X13_Y6_N31
<P><A NAME="M1_acq_data_in_pipe_reg[0][56]">M1_acq_data_in_pipe_reg[0][56]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L106">M1L106</A>);


<P> --T5_dffs[62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] at LCFF_X22_Y3_N1
<P><A NAME="T5_dffs[62]">T5_dffs[62]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L63">T5L63</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L62 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~61 at LCCOMB_X20_Y4_N10
<P><A NAME="T5L62">T5L62</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#T5_dffs[62]">T5_dffs[62]</A>, <A HREF="#JB1_ram_block2a61">JB1_ram_block2a61</A>);


<P> --M1_acq_data_in_pipe_reg[3][60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60] at LCFF_X22_Y5_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][60]">M1_acq_data_in_pipe_reg[3][60]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L521">M1L521</A>);


<P> --M1_acq_data_in_pipe_reg[2][59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59] at LCFF_X10_Y4_N25
<P><A NAME="M1_acq_data_in_pipe_reg[2][59]">M1_acq_data_in_pipe_reg[2][59]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L379">M1L379</A>);


<P> --M1_acq_data_in_pipe_reg[1][58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58] at LCFF_X12_Y6_N21
<P><A NAME="M1_acq_data_in_pipe_reg[1][58]">M1_acq_data_in_pipe_reg[1][58]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][58]">M1_acq_data_in_pipe_reg[0][58]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57] at LCFF_X10_Y4_N29
<P><A NAME="M1_acq_data_in_pipe_reg[0][57]">M1_acq_data_in_pipe_reg[0][57]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L108">M1L108</A>);


<P> --T5_dffs[63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] at LCFF_X22_Y3_N17
<P><A NAME="T5_dffs[63]">T5_dffs[63]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L64">T5L64</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L63 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~62 at LCCOMB_X22_Y3_N0
<P><A NAME="T5L63">T5L63</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[63]">T5_dffs[63]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a62">JB1_ram_block2a62</A>);


<P> --M1_acq_data_in_pipe_reg[3][61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61] at LCFF_X24_Y4_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][61]">M1_acq_data_in_pipe_reg[3][61]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L523">M1L523</A>);


<P> --M1_acq_data_in_pipe_reg[2][60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60] at LCFF_X14_Y5_N9
<P><A NAME="M1_acq_data_in_pipe_reg[2][60]">M1_acq_data_in_pipe_reg[2][60]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L381">M1L381</A>);


<P> --M1_acq_data_in_pipe_reg[1][59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59] at LCFF_X10_Y4_N23
<P><A NAME="M1_acq_data_in_pipe_reg[1][59]">M1_acq_data_in_pipe_reg[1][59]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][59]">M1_acq_data_in_pipe_reg[0][59]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58] at LCFF_X13_Y6_N13
<P><A NAME="M1_acq_data_in_pipe_reg[0][58]">M1_acq_data_in_pipe_reg[0][58]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L110">M1L110</A>);


<P> --T5_dffs[64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] at LCFF_X22_Y3_N7
<P><A NAME="T5_dffs[64]">T5_dffs[64]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L65">T5L65</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L64 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~63 at LCCOMB_X22_Y3_N16
<P><A NAME="T5L64">T5L64</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[64]">T5_dffs[64]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a63">JB1_ram_block2a63</A>);


<P> --M1_acq_data_in_pipe_reg[3][62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62] at LCFF_X24_Y4_N7
<P><A NAME="M1_acq_data_in_pipe_reg[3][62]">M1_acq_data_in_pipe_reg[3][62]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L525">M1L525</A>);


<P> --M1_acq_data_in_pipe_reg[2][61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61] at LCFF_X24_Y4_N19
<P><A NAME="M1_acq_data_in_pipe_reg[2][61]">M1_acq_data_in_pipe_reg[2][61]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][61]">M1_acq_data_in_pipe_reg[1][61]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60] at LCFF_X14_Y5_N11
<P><A NAME="M1_acq_data_in_pipe_reg[1][60]">M1_acq_data_in_pipe_reg[1][60]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L246">M1L246</A>);


<P> --M1_acq_data_in_pipe_reg[0][59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59] at LCFF_X10_Y4_N9
<P><A NAME="M1_acq_data_in_pipe_reg[0][59]">M1_acq_data_in_pipe_reg[0][59]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L112">M1L112</A>);


<P> --T5_dffs[65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65] at LCFF_X22_Y3_N31
<P><A NAME="T5_dffs[65]">T5_dffs[65]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L66">T5L66</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L65 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~64 at LCCOMB_X22_Y3_N6
<P><A NAME="T5L65">T5L65</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[65]">T5_dffs[65]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a64">JB1_ram_block2a64</A>);


<P> --M1_acq_data_in_pipe_reg[3][63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63] at LCFF_X15_Y10_N17
<P><A NAME="M1_acq_data_in_pipe_reg[3][63]">M1_acq_data_in_pipe_reg[3][63]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L527">M1L527</A>);


<P> --M1_acq_data_in_pipe_reg[2][62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62] at LCFF_X25_Y4_N31
<P><A NAME="M1_acq_data_in_pipe_reg[2][62]">M1_acq_data_in_pipe_reg[2][62]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][62]">M1_acq_data_in_pipe_reg[1][62]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61] at LCFF_X25_Y4_N1
<P><A NAME="M1_acq_data_in_pipe_reg[1][61]">M1_acq_data_in_pipe_reg[1][61]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L248">M1L248</A>);


<P> --M1_acq_data_in_pipe_reg[0][60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60] at LCFF_X14_Y5_N23
<P><A NAME="M1_acq_data_in_pipe_reg[0][60]">M1_acq_data_in_pipe_reg[0][60]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[60]">B1_acq_data_in_reg[60]</A>, GND);


<P> --T5_dffs[66] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66] at LCFF_X22_Y3_N15
<P><A NAME="T5_dffs[66]">T5_dffs[66]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L67">T5L67</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L66 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~65 at LCCOMB_X22_Y3_N30
<P><A NAME="T5L66">T5L66</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[66]">T5_dffs[66]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a65">JB1_ram_block2a65</A>);


<P> --M1_acq_data_in_pipe_reg[3][64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64] at LCFF_X24_Y3_N11
<P><A NAME="M1_acq_data_in_pipe_reg[3][64]">M1_acq_data_in_pipe_reg[3][64]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L529">M1L529</A>);


<P> --M1_acq_data_in_pipe_reg[2][63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63] at LCFF_X15_Y10_N11
<P><A NAME="M1_acq_data_in_pipe_reg[2][63]">M1_acq_data_in_pipe_reg[2][63]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L385">M1L385</A>);


<P> --M1_acq_data_in_pipe_reg[1][62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62] at LCFF_X25_Y4_N25
<P><A NAME="M1_acq_data_in_pipe_reg[1][62]">M1_acq_data_in_pipe_reg[1][62]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L250">M1L250</A>);


<P> --M1_acq_data_in_pipe_reg[0][61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61] at LCFF_X25_Y4_N7
<P><A NAME="M1_acq_data_in_pipe_reg[0][61]">M1_acq_data_in_pipe_reg[0][61]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L115">M1L115</A>);


<P> --T5_dffs[67] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67] at LCFF_X22_Y3_N21
<P><A NAME="T5_dffs[67]">T5_dffs[67]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L68">T5L68</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L67 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~66 at LCCOMB_X22_Y3_N14
<P><A NAME="T5L67">T5L67</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[67]">T5_dffs[67]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a66">JB1_ram_block2a66</A>);


<P> --M1_acq_data_in_pipe_reg[3][65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65] at LCFF_X14_Y5_N17
<P><A NAME="M1_acq_data_in_pipe_reg[3][65]">M1_acq_data_in_pipe_reg[3][65]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L531">M1L531</A>);


<P> --M1_acq_data_in_pipe_reg[2][64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64] at LCFF_X24_Y3_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][64]">M1_acq_data_in_pipe_reg[2][64]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L387">M1L387</A>);


<P> --M1_acq_data_in_pipe_reg[1][63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63] at LCFF_X15_Y10_N7
<P><A NAME="M1_acq_data_in_pipe_reg[1][63]">M1_acq_data_in_pipe_reg[1][63]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L252">M1L252</A>);


<P> --M1_acq_data_in_pipe_reg[0][62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62] at LCFF_X25_Y4_N27
<P><A NAME="M1_acq_data_in_pipe_reg[0][62]">M1_acq_data_in_pipe_reg[0][62]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L117">M1L117</A>);


<P> --T5_dffs[68] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68] at LCFF_X22_Y3_N29
<P><A NAME="T5_dffs[68]">T5_dffs[68]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L69">T5L69</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L68 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~67 at LCCOMB_X22_Y3_N20
<P><A NAME="T5L68">T5L68</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[68]">T5_dffs[68]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a67">JB1_ram_block2a67</A>);


<P> --M1_acq_data_in_pipe_reg[3][66] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66] at LCFF_X15_Y6_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][66]">M1_acq_data_in_pipe_reg[3][66]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L533">M1L533</A>);


<P> --M1_acq_data_in_pipe_reg[2][65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65] at LCFF_X14_Y5_N3
<P><A NAME="M1_acq_data_in_pipe_reg[2][65]">M1_acq_data_in_pipe_reg[2][65]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L389">M1L389</A>);


<P> --M1_acq_data_in_pipe_reg[1][64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64] at LCFF_X24_Y3_N29
<P><A NAME="M1_acq_data_in_pipe_reg[1][64]">M1_acq_data_in_pipe_reg[1][64]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L254">M1L254</A>);


<P> --M1_acq_data_in_pipe_reg[0][63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63] at LCFF_X15_Y10_N3
<P><A NAME="M1_acq_data_in_pipe_reg[0][63]">M1_acq_data_in_pipe_reg[0][63]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L119">M1L119</A>);


<P> --T5_dffs[69] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69] at LCFF_X22_Y3_N13
<P><A NAME="T5_dffs[69]">T5_dffs[69]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L70">T5L70</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L69 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~68 at LCCOMB_X22_Y3_N28
<P><A NAME="T5L69">T5L69</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[69]">T5_dffs[69]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a68">JB1_ram_block2a68</A>);


<P> --M1_acq_data_in_pipe_reg[3][67] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67] at LCFF_X24_Y3_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][67]">M1_acq_data_in_pipe_reg[3][67]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L535">M1L535</A>);


<P> --M1_acq_data_in_pipe_reg[2][66] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66] at LCFF_X15_Y6_N3
<P><A NAME="M1_acq_data_in_pipe_reg[2][66]">M1_acq_data_in_pipe_reg[2][66]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L391">M1L391</A>);


<P> --M1_acq_data_in_pipe_reg[1][65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65] at LCFF_X14_Y5_N7
<P><A NAME="M1_acq_data_in_pipe_reg[1][65]">M1_acq_data_in_pipe_reg[1][65]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L256">M1L256</A>);


<P> --M1_acq_data_in_pipe_reg[0][64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64] at LCFF_X24_Y3_N27
<P><A NAME="M1_acq_data_in_pipe_reg[0][64]">M1_acq_data_in_pipe_reg[0][64]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[64]">B1_acq_data_in_reg[64]</A>, GND);


<P> --T5_dffs[70] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70] at LCFF_X22_Y3_N19
<P><A NAME="T5_dffs[70]">T5_dffs[70]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L71">T5L71</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L70 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~69 at LCCOMB_X22_Y3_N12
<P><A NAME="T5L70">T5L70</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a69">JB1_ram_block2a69</A>, <A HREF="#T5_dffs[70]">T5_dffs[70]</A>);


<P> --M1_acq_data_in_pipe_reg[3][68] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68] at LCFF_X24_Y4_N3
<P><A NAME="M1_acq_data_in_pipe_reg[3][68]">M1_acq_data_in_pipe_reg[3][68]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L537">M1L537</A>);


<P> --M1_acq_data_in_pipe_reg[2][67] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67] at LCFF_X24_Y3_N1
<P><A NAME="M1_acq_data_in_pipe_reg[2][67]">M1_acq_data_in_pipe_reg[2][67]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L393">M1L393</A>);


<P> --M1_acq_data_in_pipe_reg[1][66] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66] at LCFF_X15_Y6_N7
<P><A NAME="M1_acq_data_in_pipe_reg[1][66]">M1_acq_data_in_pipe_reg[1][66]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L258">M1L258</A>);


<P> --M1_acq_data_in_pipe_reg[0][65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65] at LCFF_X14_Y5_N1
<P><A NAME="M1_acq_data_in_pipe_reg[0][65]">M1_acq_data_in_pipe_reg[0][65]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L122">M1L122</A>);


<P> --T5_dffs[71] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71] at LCFF_X22_Y3_N27
<P><A NAME="T5_dffs[71]">T5_dffs[71]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L72">T5L72</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L71 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~70 at LCCOMB_X22_Y3_N18
<P><A NAME="T5L71">T5L71</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a70">JB1_ram_block2a70</A>, <A HREF="#T5_dffs[71]">T5_dffs[71]</A>);


<P> --M1_acq_data_in_pipe_reg[3][69] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69] at LCFF_X22_Y9_N31
<P><A NAME="M1_acq_data_in_pipe_reg[3][69]">M1_acq_data_in_pipe_reg[3][69]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L539">M1L539</A>);


<P> --M1_acq_data_in_pipe_reg[2][68] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68] at LCFF_X24_Y4_N29
<P><A NAME="M1_acq_data_in_pipe_reg[2][68]">M1_acq_data_in_pipe_reg[2][68]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L395">M1L395</A>);


<P> --M1_acq_data_in_pipe_reg[1][67] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67] at LCFF_X24_Y3_N23
<P><A NAME="M1_acq_data_in_pipe_reg[1][67]">M1_acq_data_in_pipe_reg[1][67]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L260">M1L260</A>);


<P> --M1_acq_data_in_pipe_reg[0][66] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66] at LCFF_X15_Y6_N19
<P><A NAME="M1_acq_data_in_pipe_reg[0][66]">M1_acq_data_in_pipe_reg[0][66]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L124">M1L124</A>);


<P> --T5_dffs[72] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72] at LCFF_X22_Y3_N25
<P><A NAME="T5_dffs[72]">T5_dffs[72]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L73">T5L73</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L72 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~71 at LCCOMB_X22_Y3_N26
<P><A NAME="T5L72">T5L72</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[72]">T5_dffs[72]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a71">JB1_ram_block2a71</A>);


<P> --M1_acq_data_in_pipe_reg[3][70] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70] at LCFF_X24_Y4_N21
<P><A NAME="M1_acq_data_in_pipe_reg[3][70]">M1_acq_data_in_pipe_reg[3][70]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L541">M1L541</A>);


<P> --M1_acq_data_in_pipe_reg[2][69] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69] at LCFF_X22_Y9_N19
<P><A NAME="M1_acq_data_in_pipe_reg[2][69]">M1_acq_data_in_pipe_reg[2][69]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][69]">M1_acq_data_in_pipe_reg[1][69]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][68] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68] at LCFF_X24_Y4_N13
<P><A NAME="M1_acq_data_in_pipe_reg[1][68]">M1_acq_data_in_pipe_reg[1][68]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L262">M1L262</A>);


<P> --M1_acq_data_in_pipe_reg[0][67] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][67] at LCFF_X24_Y3_N7
<P><A NAME="M1_acq_data_in_pipe_reg[0][67]">M1_acq_data_in_pipe_reg[0][67]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L126">M1L126</A>);


<P> --T5_dffs[73] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73] at LCFF_X22_Y3_N3
<P><A NAME="T5_dffs[73]">T5_dffs[73]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L74">T5L74</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L73 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~72 at LCCOMB_X22_Y3_N24
<P><A NAME="T5L73">T5L73</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a72">JB1_ram_block2a72</A>, <A HREF="#T5_dffs[73]">T5_dffs[73]</A>);


<P> --M1_acq_data_in_pipe_reg[3][71] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71] at LCFF_X24_Y4_N31
<P><A NAME="M1_acq_data_in_pipe_reg[3][71]">M1_acq_data_in_pipe_reg[3][71]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L543">M1L543</A>);


<P> --M1_acq_data_in_pipe_reg[2][70] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70] at LCFF_X24_Y4_N27
<P><A NAME="M1_acq_data_in_pipe_reg[2][70]">M1_acq_data_in_pipe_reg[2][70]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L398">M1L398</A>);


<P> --M1_acq_data_in_pipe_reg[1][69] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69] at LCFF_X22_Y9_N21
<P><A NAME="M1_acq_data_in_pipe_reg[1][69]">M1_acq_data_in_pipe_reg[1][69]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][69]">M1_acq_data_in_pipe_reg[0][69]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][68] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68] at LCFF_X24_Y4_N23
<P><A NAME="M1_acq_data_in_pipe_reg[0][68]">M1_acq_data_in_pipe_reg[0][68]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L128">M1L128</A>);


<P> --T5_dffs[74] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74] at LCFF_X22_Y3_N5
<P><A NAME="T5_dffs[74]">T5_dffs[74]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L75">T5L75</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L74 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~73 at LCCOMB_X22_Y3_N2
<P><A NAME="T5L74">T5L74</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[74]">T5_dffs[74]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a73">JB1_ram_block2a73</A>);


<P> --M1_acq_data_in_pipe_reg[3][72] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72] at LCFF_X22_Y4_N1
<P><A NAME="M1_acq_data_in_pipe_reg[3][72]">M1_acq_data_in_pipe_reg[3][72]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L545">M1L545</A>);


<P> --M1_acq_data_in_pipe_reg[2][71] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71] at LCFF_X25_Y4_N3
<P><A NAME="M1_acq_data_in_pipe_reg[2][71]">M1_acq_data_in_pipe_reg[2][71]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L400">M1L400</A>);


<P> --M1_acq_data_in_pipe_reg[1][70] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70] at LCFF_X25_Y4_N29
<P><A NAME="M1_acq_data_in_pipe_reg[1][70]">M1_acq_data_in_pipe_reg[1][70]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L265">M1L265</A>);


<P> --M1_acq_data_in_pipe_reg[0][69] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69] at LCFF_X21_Y9_N5
<P><A NAME="M1_acq_data_in_pipe_reg[0][69]">M1_acq_data_in_pipe_reg[0][69]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L130">M1L130</A>);


<P> --T5_dffs[75] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75] at LCFF_X22_Y3_N9
<P><A NAME="T5_dffs[75]">T5_dffs[75]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L76">T5L76</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L75 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~74 at LCCOMB_X22_Y3_N4
<P><A NAME="T5L75">T5L75</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[75]">T5_dffs[75]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a74">JB1_ram_block2a74</A>);


<P> --M1_acq_data_in_pipe_reg[3][73] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73] at LCFF_X22_Y4_N21
<P><A NAME="M1_acq_data_in_pipe_reg[3][73]">M1_acq_data_in_pipe_reg[3][73]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L547">M1L547</A>);


<P> --M1_acq_data_in_pipe_reg[2][72] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][72] at LCFF_X22_Y4_N27
<P><A NAME="M1_acq_data_in_pipe_reg[2][72]">M1_acq_data_in_pipe_reg[2][72]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][72]">M1_acq_data_in_pipe_reg[1][72]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][71] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71] at LCFF_X25_Y4_N11
<P><A NAME="M1_acq_data_in_pipe_reg[1][71]">M1_acq_data_in_pipe_reg[1][71]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L267">M1L267</A>);


<P> --M1_acq_data_in_pipe_reg[0][70] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70] at LCFF_X25_Y4_N19
<P><A NAME="M1_acq_data_in_pipe_reg[0][70]">M1_acq_data_in_pipe_reg[0][70]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[70]">B1_acq_data_in_reg[70]</A>, GND);


<P> --T5_dffs[76] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76] at LCFF_X22_Y3_N11
<P><A NAME="T5_dffs[76]">T5_dffs[76]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L77">T5L77</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L76 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~75 at LCCOMB_X22_Y3_N8
<P><A NAME="T5L76">T5L76</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[76]">T5_dffs[76]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a75">JB1_ram_block2a75</A>);


<P> --M1_acq_data_in_pipe_reg[3][74] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74] at LCFF_X22_Y4_N7
<P><A NAME="M1_acq_data_in_pipe_reg[3][74]">M1_acq_data_in_pipe_reg[3][74]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][74]">M1_acq_data_in_pipe_reg[2][74]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][73] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73] at LCFF_X22_Y11_N29
<P><A NAME="M1_acq_data_in_pipe_reg[2][73]">M1_acq_data_in_pipe_reg[2][73]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L403">M1L403</A>);


<P> --M1_acq_data_in_pipe_reg[1][72] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72] at LCFF_X22_Y4_N25
<P><A NAME="M1_acq_data_in_pipe_reg[1][72]">M1_acq_data_in_pipe_reg[1][72]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][72]">M1_acq_data_in_pipe_reg[0][72]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][71] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][71] at LCFF_X25_Y4_N23
<P><A NAME="M1_acq_data_in_pipe_reg[0][71]">M1_acq_data_in_pipe_reg[0][71]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[71]">B1_acq_data_in_reg[71]</A>, GND);


<P> --T5_dffs[77] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] at LCFF_X22_Y3_N23
<P><A NAME="T5_dffs[77]">T5_dffs[77]</A> = AMPP_FUNCTION(<A HREF="#A1L148">A1L148</A>, <A HREF="#T5L78">T5L78</A>, !<A HREF="#M1L609">M1L609</A>);


<P> --T5L77 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~76 at LCCOMB_X22_Y3_N10
<P><A NAME="T5L77">T5L77</A> = AMPP_FUNCTION(<A HREF="#T5_dffs[77]">T5_dffs[77]</A>, <A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a76">JB1_ram_block2a76</A>);


<P> --M1_acq_data_in_pipe_reg[3][75] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75] at LCFF_X22_Y4_N29
<P><A NAME="M1_acq_data_in_pipe_reg[3][75]">M1_acq_data_in_pipe_reg[3][75]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L550">M1L550</A>);


<P> --M1_acq_data_in_pipe_reg[2][74] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][74] at LCFF_X22_Y4_N9
<P><A NAME="M1_acq_data_in_pipe_reg[2][74]">M1_acq_data_in_pipe_reg[2][74]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L405">M1L405</A>);


<P> --M1_acq_data_in_pipe_reg[1][73] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73] at LCFF_X22_Y11_N19
<P><A NAME="M1_acq_data_in_pipe_reg[1][73]">M1_acq_data_in_pipe_reg[1][73]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L270">M1L270</A>);


<P> --M1_acq_data_in_pipe_reg[0][72] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72] at LCFF_X22_Y4_N17
<P><A NAME="M1_acq_data_in_pipe_reg[0][72]">M1_acq_data_in_pipe_reg[0][72]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L134">M1L134</A>);


<P> --T5L78 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~77 at LCCOMB_X22_Y3_N22
<P><A NAME="T5L78">T5L78</A> = AMPP_FUNCTION(<A HREF="#N1L7">N1L7</A>, <A HREF="#JB1_ram_block2a77">JB1_ram_block2a77</A>);


<P> --M1_acq_data_in_pipe_reg[3][76] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76] at LCFF_X15_Y8_N23
<P><A NAME="M1_acq_data_in_pipe_reg[3][76]">M1_acq_data_in_pipe_reg[3][76]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L552">M1L552</A>);


<P> --M1_acq_data_in_pipe_reg[2][75] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][75] at LCFF_X22_Y4_N13
<P><A NAME="M1_acq_data_in_pipe_reg[2][75]">M1_acq_data_in_pipe_reg[2][75]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L407">M1L407</A>);


<P> --M1_acq_data_in_pipe_reg[1][74] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][74] at LCFF_X22_Y4_N23
<P><A NAME="M1_acq_data_in_pipe_reg[1][74]">M1_acq_data_in_pipe_reg[1][74]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L272">M1L272</A>);


<P> --M1_acq_data_in_pipe_reg[0][73] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73] at LCFF_X21_Y11_N15
<P><A NAME="M1_acq_data_in_pipe_reg[0][73]">M1_acq_data_in_pipe_reg[0][73]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L136">M1L136</A>);


<P> --M1_acq_data_in_pipe_reg[3][77] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77] at LCFF_X24_Y4_N9
<P><A NAME="M1_acq_data_in_pipe_reg[3][77]">M1_acq_data_in_pipe_reg[3][77]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[2][77]">M1_acq_data_in_pipe_reg[2][77]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[2][76] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][76] at LCFF_X15_Y8_N7
<P><A NAME="M1_acq_data_in_pipe_reg[2][76]">M1_acq_data_in_pipe_reg[2][76]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][76]">M1_acq_data_in_pipe_reg[1][76]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][75] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][75] at LCFF_X14_Y6_N23
<P><A NAME="M1_acq_data_in_pipe_reg[1][75]">M1_acq_data_in_pipe_reg[1][75]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L274">M1L274</A>);


<P> --M1_acq_data_in_pipe_reg[0][74] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][74] at LCFF_X22_Y4_N19
<P><A NAME="M1_acq_data_in_pipe_reg[0][74]">M1_acq_data_in_pipe_reg[0][74]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L138">M1L138</A>);


<P> --M1_acq_data_in_pipe_reg[2][77] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][77] at LCFF_X24_Y4_N15
<P><A NAME="M1_acq_data_in_pipe_reg[2][77]">M1_acq_data_in_pipe_reg[2][77]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[1][77]">M1_acq_data_in_pipe_reg[1][77]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[1][76] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76] at LCFF_X15_Y8_N15
<P><A NAME="M1_acq_data_in_pipe_reg[1][76]">M1_acq_data_in_pipe_reg[1][76]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][76]">M1_acq_data_in_pipe_reg[0][76]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][75] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75] at LCFF_X14_Y6_N1
<P><A NAME="M1_acq_data_in_pipe_reg[0][75]">M1_acq_data_in_pipe_reg[0][75]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1L140">M1L140</A>);


<P> --M1_acq_data_in_pipe_reg[1][77] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][77] at LCFF_X24_Y4_N25
<P><A NAME="M1_acq_data_in_pipe_reg[1][77]">M1_acq_data_in_pipe_reg[1][77]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#M1_acq_data_in_pipe_reg[0][77]">M1_acq_data_in_pipe_reg[0][77]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][76] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76] at LCFF_X15_Y8_N21
<P><A NAME="M1_acq_data_in_pipe_reg[0][76]">M1_acq_data_in_pipe_reg[0][76]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[76]">B1_acq_data_in_reg[76]</A>, GND);


<P> --M1_acq_data_in_pipe_reg[0][77] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][77] at LCFF_X24_Y4_N17
<P><A NAME="M1_acq_data_in_pipe_reg[0][77]">M1_acq_data_in_pipe_reg[0][77]</A> = AMPP_FUNCTION(<A HREF="#A1L115">A1L115</A>, <A HREF="#B1_acq_data_in_reg[77]">B1_acq_data_in_reg[77]</A>, GND);


<P> --NB79L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 at LCCOMB_X20_Y6_N0
<P><A NAME="NB79L2">NB79L2</A> = AMPP_FUNCTION(<A HREF="#T1_dffs[2]">T1_dffs[2]</A>, <A HREF="#T1_dffs[3]">T1_dffs[3]</A>, <A HREF="#B1_trigger_in_reg">B1_trigger_in_reg</A>, <A HREF="#T1_dffs[1]">T1_dffs[1]</A>);


<P> --NB79L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 at LCCOMB_X20_Y6_N24
<P><A NAME="NB79L3">NB79L3</A> = AMPP_FUNCTION(<A HREF="#B1_trigger_in_reg">B1_trigger_in_reg</A>, <A HREF="#T1_dffs[3]">T1_dffs[3]</A>, <A HREF="#NB79L2">NB79L2</A>, <A HREF="#NB79_holdff">NB79_holdff</A>);


<P> --NB63L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 at LCCOMB_X13_Y8_N20
<P><A NAME="NB63L2">NB63L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[46]">T2_dffs[46]</A>, <A HREF="#T2_dffs[45]">T2_dffs[45]</A>, <A HREF="#B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A>, <A HREF="#T2_dffs[47]">T2_dffs[47]</A>);


<P> --NB63L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 at LCCOMB_X13_Y8_N6
<P><A NAME="NB63L3">NB63L3</A> = AMPP_FUNCTION(<A HREF="#NB63L2">NB63L2</A>, <A HREF="#T2_dffs[47]">T2_dffs[47]</A>, <A HREF="#B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A>, <A HREF="#NB63_holdff">NB63_holdff</A>);


<P> --NB62L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 at LCCOMB_X13_Y8_N14
<P><A NAME="NB62L2">NB62L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[48]">T2_dffs[48]</A>, <A HREF="#T2_dffs[50]">T2_dffs[50]</A>, <A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>, <A HREF="#T2_dffs[49]">T2_dffs[49]</A>);


<P> --NB62L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 at LCCOMB_X13_Y8_N4
<P><A NAME="NB62L3">NB62L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>, <A HREF="#NB62_holdff">NB62_holdff</A>, <A HREF="#T2_dffs[50]">T2_dffs[50]</A>, <A HREF="#NB62L2">NB62L2</A>);


<P> --NB61L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 at LCCOMB_X9_Y5_N6
<P><A NAME="NB61L2">NB61L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[52]">T2_dffs[52]</A>, <A HREF="#T2_dffs[51]">T2_dffs[51]</A>, <A HREF="#B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A>, <A HREF="#T2_dffs[53]">T2_dffs[53]</A>);


<P> --NB61L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 at LCCOMB_X9_Y5_N10
<P><A NAME="NB61L3">NB61L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A>, <A HREF="#NB61_holdff">NB61_holdff</A>, <A HREF="#T2_dffs[53]">T2_dffs[53]</A>, <A HREF="#NB61L2">NB61L2</A>);


<P> --NB60L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 at LCCOMB_X9_Y5_N12
<P><A NAME="NB60L2">NB60L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[55]">T2_dffs[55]</A>, <A HREF="#T2_dffs[56]">T2_dffs[56]</A>, <A HREF="#B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A>, <A HREF="#T2_dffs[54]">T2_dffs[54]</A>);


<P> --NB60L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 at LCCOMB_X9_Y5_N30
<P><A NAME="NB60L3">NB60L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A>, <A HREF="#NB60L2">NB60L2</A>, <A HREF="#T2_dffs[56]">T2_dffs[56]</A>, <A HREF="#NB60_holdff">NB60_holdff</A>);


<P> --NB59L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 at LCCOMB_X9_Y5_N0
<P><A NAME="NB59L2">NB59L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[58]">T2_dffs[58]</A>, <A HREF="#T2_dffs[57]">T2_dffs[57]</A>, <A HREF="#B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A>, <A HREF="#T2_dffs[59]">T2_dffs[59]</A>);


<P> --NB59L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 at LCCOMB_X9_Y5_N20
<P><A NAME="NB59L3">NB59L3</A> = AMPP_FUNCTION(<A HREF="#NB59L2">NB59L2</A>, <A HREF="#NB59_holdff">NB59_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A>, <A HREF="#T2_dffs[59]">T2_dffs[59]</A>);


<P> --NB58L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 at LCCOMB_X13_Y5_N4
<P><A NAME="NB58L2">NB58L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[61]">T2_dffs[61]</A>, <A HREF="#T2_dffs[60]">T2_dffs[60]</A>, <A HREF="#B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A>, <A HREF="#T2_dffs[62]">T2_dffs[62]</A>);


<P> --NB58L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 at LCCOMB_X13_Y5_N26
<P><A NAME="NB58L3">NB58L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A>, <A HREF="#NB58_holdff">NB58_holdff</A>, <A HREF="#T2_dffs[62]">T2_dffs[62]</A>, <A HREF="#NB58L2">NB58L2</A>);


<P> --NB57L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 at LCCOMB_X13_Y5_N24
<P><A NAME="NB57L2">NB57L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[63]">T2_dffs[63]</A>, <A HREF="#T2_dffs[65]">T2_dffs[65]</A>, <A HREF="#B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A>, <A HREF="#T2_dffs[64]">T2_dffs[64]</A>);


<P> --NB57L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 at LCCOMB_X13_Y5_N2
<P><A NAME="NB57L3">NB57L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A>, <A HREF="#T2_dffs[65]">T2_dffs[65]</A>, <A HREF="#NB57L2">NB57L2</A>, <A HREF="#NB57_holdff">NB57_holdff</A>);


<P> --NB56L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 at LCCOMB_X13_Y5_N22
<P><A NAME="NB56L2">NB56L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[67]">T2_dffs[67]</A>, <A HREF="#T2_dffs[66]">T2_dffs[66]</A>, <A HREF="#B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A>, <A HREF="#T2_dffs[68]">T2_dffs[68]</A>);


<P> --NB56L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 at LCCOMB_X13_Y5_N18
<P><A NAME="NB56L3">NB56L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A>, <A HREF="#NB56_holdff">NB56_holdff</A>, <A HREF="#NB56L2">NB56L2</A>, <A HREF="#T2_dffs[68]">T2_dffs[68]</A>);


<P> --NB55L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 at LCCOMB_X7_Y5_N20
<P><A NAME="NB55L2">NB55L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[69]">T2_dffs[69]</A>, <A HREF="#T2_dffs[70]">T2_dffs[70]</A>, <A HREF="#B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A>, <A HREF="#T2_dffs[71]">T2_dffs[71]</A>);


<P> --NB55L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 at LCCOMB_X7_Y5_N18
<P><A NAME="NB55L3">NB55L3</A> = AMPP_FUNCTION(<A HREF="#NB55_holdff">NB55_holdff</A>, <A HREF="#NB55L2">NB55L2</A>, <A HREF="#B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A>, <A HREF="#T2_dffs[71]">T2_dffs[71]</A>);


<P> --NB54L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 at LCCOMB_X7_Y5_N10
<P><A NAME="NB54L2">NB54L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[73]">T2_dffs[73]</A>, <A HREF="#T2_dffs[72]">T2_dffs[72]</A>, <A HREF="#B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A>, <A HREF="#T2_dffs[74]">T2_dffs[74]</A>);


<P> --NB54L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 at LCCOMB_X7_Y5_N6
<P><A NAME="NB54L3">NB54L3</A> = AMPP_FUNCTION(<A HREF="#NB54_holdff">NB54_holdff</A>, <A HREF="#NB54L2">NB54L2</A>, <A HREF="#B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A>, <A HREF="#T2_dffs[74]">T2_dffs[74]</A>);


<P> --NB53L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 at LCCOMB_X7_Y5_N8
<P><A NAME="NB53L2">NB53L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[77]">T2_dffs[77]</A>, <A HREF="#T2_dffs[75]">T2_dffs[75]</A>, <A HREF="#B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A>, <A HREF="#T2_dffs[76]">T2_dffs[76]</A>);


<P> --NB53L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 at LCCOMB_X7_Y5_N16
<P><A NAME="NB53L3">NB53L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[77]">T2_dffs[77]</A>, <A HREF="#B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A>, <A HREF="#NB53L2">NB53L2</A>, <A HREF="#NB53_holdff">NB53_holdff</A>);


<P> --NB52L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 at LCCOMB_X9_Y4_N8
<P><A NAME="NB52L2">NB52L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[79]">T2_dffs[79]</A>, <A HREF="#T2_dffs[80]">T2_dffs[80]</A>, <A HREF="#B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A>, <A HREF="#T2_dffs[78]">T2_dffs[78]</A>);


<P> --NB52L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 at LCCOMB_X9_Y4_N0
<P><A NAME="NB52L3">NB52L3</A> = AMPP_FUNCTION(<A HREF="#NB52L2">NB52L2</A>, <A HREF="#T2_dffs[80]">T2_dffs[80]</A>, <A HREF="#B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A>, <A HREF="#NB52_holdff">NB52_holdff</A>);


<P> --NB51L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 at LCCOMB_X9_Y4_N6
<P><A NAME="NB51L2">NB51L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[83]">T2_dffs[83]</A>, <A HREF="#T2_dffs[81]">T2_dffs[81]</A>, <A HREF="#B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A>, <A HREF="#T2_dffs[82]">T2_dffs[82]</A>);


<P> --NB51L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 at LCCOMB_X9_Y4_N4
<P><A NAME="NB51L3">NB51L3</A> = AMPP_FUNCTION(<A HREF="#NB51L2">NB51L2</A>, <A HREF="#NB51_holdff">NB51_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A>, <A HREF="#T2_dffs[83]">T2_dffs[83]</A>);


<P> --NB50L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 at LCCOMB_X9_Y12_N10
<P><A NAME="NB50L2">NB50L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[85]">T2_dffs[85]</A>, <A HREF="#T2_dffs[84]">T2_dffs[84]</A>, <A HREF="#B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A>, <A HREF="#T2_dffs[86]">T2_dffs[86]</A>);


<P> --NB50L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 at LCCOMB_X9_Y12_N28
<P><A NAME="NB50L3">NB50L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A>, <A HREF="#NB50L2">NB50L2</A>, <A HREF="#T2_dffs[86]">T2_dffs[86]</A>, <A HREF="#NB50_holdff">NB50_holdff</A>);


<P> --NB49L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 at LCCOMB_X7_Y12_N10
<P><A NAME="NB49L2">NB49L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[87]">T2_dffs[87]</A>, <A HREF="#T2_dffs[88]">T2_dffs[88]</A>, <A HREF="#B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A>, <A HREF="#T2_dffs[89]">T2_dffs[89]</A>);


<P> --NB49L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 at LCCOMB_X7_Y12_N0
<P><A NAME="NB49L3">NB49L3</A> = AMPP_FUNCTION(<A HREF="#NB49L2">NB49L2</A>, <A HREF="#NB49_holdff">NB49_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A>, <A HREF="#T2_dffs[89]">T2_dffs[89]</A>);


<P> --NB48L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 at LCCOMB_X7_Y12_N22
<P><A NAME="NB48L2">NB48L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[92]">T2_dffs[92]</A>, <A HREF="#T2_dffs[90]">T2_dffs[90]</A>, <A HREF="#B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A>, <A HREF="#T2_dffs[91]">T2_dffs[91]</A>);


<P> --NB48L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 at LCCOMB_X7_Y12_N12
<P><A NAME="NB48L3">NB48L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[92]">T2_dffs[92]</A>, <A HREF="#NB48_holdff">NB48_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A>, <A HREF="#NB48L2">NB48L2</A>);


<P> --NB47L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 at LCCOMB_X7_Y12_N18
<P><A NAME="NB47L2">NB47L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[94]">T2_dffs[94]</A>, <A HREF="#T2_dffs[93]">T2_dffs[93]</A>, <A HREF="#B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A>, <A HREF="#T2_dffs[95]">T2_dffs[95]</A>);


<P> --NB47L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 at LCCOMB_X7_Y12_N30
<P><A NAME="NB47L3">NB47L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A>, <A HREF="#NB47_holdff">NB47_holdff</A>, <A HREF="#T2_dffs[95]">T2_dffs[95]</A>, <A HREF="#NB47L2">NB47L2</A>);


<P> --NB46L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 at LCCOMB_X8_Y12_N12
<P><A NAME="NB46L2">NB46L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[98]">T2_dffs[98]</A>, <A HREF="#T2_dffs[96]">T2_dffs[96]</A>, <A HREF="#B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A>, <A HREF="#T2_dffs[97]">T2_dffs[97]</A>);


<P> --NB46L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 at LCCOMB_X8_Y12_N26
<P><A NAME="NB46L3">NB46L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[98]">T2_dffs[98]</A>, <A HREF="#NB46_holdff">NB46_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A>, <A HREF="#NB46L2">NB46L2</A>);


<P> --NB45L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0 at LCCOMB_X8_Y12_N22
<P><A NAME="NB45L2">NB45L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[99]">T2_dffs[99]</A>, <A HREF="#T2_dffs[101]">T2_dffs[101]</A>, <A HREF="#B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A>, <A HREF="#T2_dffs[100]">T2_dffs[100]</A>);


<P> --NB45L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1 at LCCOMB_X8_Y12_N6
<P><A NAME="NB45L3">NB45L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A>, <A HREF="#NB45L2">NB45L2</A>, <A HREF="#NB45_holdff">NB45_holdff</A>, <A HREF="#T2_dffs[101]">T2_dffs[101]</A>);


<P> --NB44L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0 at LCCOMB_X9_Y12_N26
<P><A NAME="NB44L2">NB44L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[104]">T2_dffs[104]</A>, <A HREF="#T2_dffs[102]">T2_dffs[102]</A>, <A HREF="#B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A>, <A HREF="#T2_dffs[103]">T2_dffs[103]</A>);


<P> --NB44L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1 at LCCOMB_X9_Y12_N14
<P><A NAME="NB44L3">NB44L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[104]">T2_dffs[104]</A>, <A HREF="#NB44L2">NB44L2</A>, <A HREF="#B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A>, <A HREF="#NB44_holdff">NB44_holdff</A>);


<P> --NB43L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0 at LCCOMB_X9_Y12_N8
<P><A NAME="NB43L2">NB43L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[105]">T2_dffs[105]</A>, <A HREF="#T2_dffs[106]">T2_dffs[106]</A>, <A HREF="#B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A>, <A HREF="#T2_dffs[107]">T2_dffs[107]</A>);


<P> --NB43L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1 at LCCOMB_X9_Y12_N2
<P><A NAME="NB43L3">NB43L3</A> = AMPP_FUNCTION(<A HREF="#NB43L2">NB43L2</A>, <A HREF="#B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A>, <A HREF="#NB43_holdff">NB43_holdff</A>, <A HREF="#T2_dffs[107]">T2_dffs[107]</A>);


<P> --NB42L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0 at LCCOMB_X12_Y12_N14
<P><A NAME="NB42L2">NB42L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[108]">T2_dffs[108]</A>, <A HREF="#T2_dffs[110]">T2_dffs[110]</A>, <A HREF="#B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A>, <A HREF="#T2_dffs[109]">T2_dffs[109]</A>);


<P> --NB42L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1 at LCCOMB_X12_Y12_N22
<P><A NAME="NB42L3">NB42L3</A> = AMPP_FUNCTION(<A HREF="#NB42L2">NB42L2</A>, <A HREF="#NB42_holdff">NB42_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A>, <A HREF="#T2_dffs[110]">T2_dffs[110]</A>);


<P> --NB41L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0 at LCCOMB_X12_Y12_N16
<P><A NAME="NB41L2">NB41L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[112]">T2_dffs[112]</A>, <A HREF="#T2_dffs[111]">T2_dffs[111]</A>, <A HREF="#B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A>, <A HREF="#T2_dffs[113]">T2_dffs[113]</A>);


<P> --NB41L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1 at LCCOMB_X12_Y12_N12
<P><A NAME="NB41L3">NB41L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A>, <A HREF="#NB41_holdff">NB41_holdff</A>, <A HREF="#NB41L2">NB41L2</A>, <A HREF="#T2_dffs[113]">T2_dffs[113]</A>);


<P> --NB40L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0 at LCCOMB_X14_Y12_N10
<P><A NAME="NB40L2">NB40L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[114]">T2_dffs[114]</A>, <A HREF="#T2_dffs[115]">T2_dffs[115]</A>, <A HREF="#B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A>, <A HREF="#T2_dffs[116]">T2_dffs[116]</A>);


<P> --NB40L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1 at LCCOMB_X14_Y12_N18
<P><A NAME="NB40L3">NB40L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A>, <A HREF="#NB40_holdff">NB40_holdff</A>, <A HREF="#T2_dffs[116]">T2_dffs[116]</A>, <A HREF="#NB40L2">NB40L2</A>);


<P> --NB39L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0 at LCCOMB_X14_Y12_N0
<P><A NAME="NB39L3">NB39L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[117]">T2_dffs[117]</A>, <A HREF="#T2_dffs[119]">T2_dffs[119]</A>, <A HREF="#T2_dffs[118]">T2_dffs[118]</A>, <A HREF="#B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A>);


<P> --NB39L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1 at LCCOMB_X14_Y12_N16
<P><A NAME="NB39L4">NB39L4</A> = AMPP_FUNCTION(<A HREF="#NB39_holdff">NB39_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A>, <A HREF="#T2_dffs[119]">T2_dffs[119]</A>, <A HREF="#NB39L3">NB39L3</A>);


<P> --NB38L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0 at LCCOMB_X14_Y12_N22
<P><A NAME="NB38L2">NB38L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[120]">T2_dffs[120]</A>, <A HREF="#T2_dffs[122]">T2_dffs[122]</A>, <A HREF="#B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A>, <A HREF="#T2_dffs[121]">T2_dffs[121]</A>);


<P> --NB38L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1 at LCCOMB_X14_Y12_N14
<P><A NAME="NB38L3">NB38L3</A> = AMPP_FUNCTION(<A HREF="#NB38_holdff">NB38_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A>, <A HREF="#T2_dffs[122]">T2_dffs[122]</A>, <A HREF="#NB38L2">NB38L2</A>);


<P> --NB37L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0 at LCCOMB_X13_Y12_N6
<P><A NAME="NB37L2">NB37L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[124]">T2_dffs[124]</A>, <A HREF="#T2_dffs[123]">T2_dffs[123]</A>, <A HREF="#B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A>, <A HREF="#T2_dffs[125]">T2_dffs[125]</A>);


<P> --NB37L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1 at LCCOMB_X13_Y12_N24
<P><A NAME="NB37L3">NB37L3</A> = AMPP_FUNCTION(<A HREF="#NB37L2">NB37L2</A>, <A HREF="#NB37_holdff">NB37_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A>, <A HREF="#T2_dffs[125]">T2_dffs[125]</A>);


<P> --NB36L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0 at LCCOMB_X13_Y12_N16
<P><A NAME="NB36L2">NB36L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[126]">T2_dffs[126]</A>, <A HREF="#T2_dffs[128]">T2_dffs[128]</A>, <A HREF="#B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A>, <A HREF="#T2_dffs[127]">T2_dffs[127]</A>);


<P> --NB36L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1 at LCCOMB_X13_Y12_N18
<P><A NAME="NB36L3">NB36L3</A> = AMPP_FUNCTION(<A HREF="#NB36_holdff">NB36_holdff</A>, <A HREF="#T2_dffs[128]">T2_dffs[128]</A>, <A HREF="#B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A>, <A HREF="#NB36L2">NB36L2</A>);


<P> --NB35L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0 at LCCOMB_X15_Y9_N30
<P><A NAME="NB35L2">NB35L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[129]">T2_dffs[129]</A>, <A HREF="#T2_dffs[130]">T2_dffs[130]</A>, <A HREF="#B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A>, <A HREF="#T2_dffs[131]">T2_dffs[131]</A>);


<P> --NB35L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1 at LCCOMB_X15_Y9_N22
<P><A NAME="NB35L3">NB35L3</A> = AMPP_FUNCTION(<A HREF="#NB35_holdff">NB35_holdff</A>, <A HREF="#NB35L2">NB35L2</A>, <A HREF="#B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A>, <A HREF="#T2_dffs[131]">T2_dffs[131]</A>);


<P> --NB34L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0 at LCCOMB_X15_Y9_N8
<P><A NAME="NB34L2">NB34L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[132]">T2_dffs[132]</A>, <A HREF="#T2_dffs[133]">T2_dffs[133]</A>, <A HREF="#B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A>, <A HREF="#T2_dffs[134]">T2_dffs[134]</A>);


<P> --NB34L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1 at LCCOMB_X15_Y9_N2
<P><A NAME="NB34L3">NB34L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A>, <A HREF="#NB34_holdff">NB34_holdff</A>, <A HREF="#T2_dffs[134]">T2_dffs[134]</A>, <A HREF="#NB34L2">NB34L2</A>);


<P> --NB33L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0 at LCCOMB_X14_Y9_N2
<P><A NAME="NB33L2">NB33L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[135]">T2_dffs[135]</A>, <A HREF="#T2_dffs[137]">T2_dffs[137]</A>, <A HREF="#B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A>, <A HREF="#T2_dffs[136]">T2_dffs[136]</A>);


<P> --NB33L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1 at LCCOMB_X14_Y9_N22
<P><A NAME="NB33L3">NB33L3</A> = AMPP_FUNCTION(<A HREF="#NB33L2">NB33L2</A>, <A HREF="#B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A>, <A HREF="#T2_dffs[137]">T2_dffs[137]</A>, <A HREF="#NB33_holdff">NB33_holdff</A>);


<P> --NB32L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0 at LCCOMB_X14_Y9_N30
<P><A NAME="NB32L2">NB32L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[139]">T2_dffs[139]</A>, <A HREF="#T2_dffs[138]">T2_dffs[138]</A>, <A HREF="#B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A>, <A HREF="#T2_dffs[140]">T2_dffs[140]</A>);


<P> --NB32L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1 at LCCOMB_X14_Y9_N24
<P><A NAME="NB32L3">NB32L3</A> = AMPP_FUNCTION(<A HREF="#NB32L2">NB32L2</A>, <A HREF="#NB32_holdff">NB32_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A>, <A HREF="#T2_dffs[140]">T2_dffs[140]</A>);


<P> --NB31L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0 at LCCOMB_X9_Y2_N4
<P><A NAME="NB31L2">NB31L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[141]">T2_dffs[141]</A>, <A HREF="#T2_dffs[142]">T2_dffs[142]</A>, <A HREF="#B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A>, <A HREF="#T2_dffs[143]">T2_dffs[143]</A>);


<P> --NB31L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1 at LCCOMB_X9_Y2_N8
<P><A NAME="NB31L3">NB31L3</A> = AMPP_FUNCTION(<A HREF="#NB31_holdff">NB31_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A>, <A HREF="#NB31L2">NB31L2</A>, <A HREF="#T2_dffs[143]">T2_dffs[143]</A>);


<P> --NB30L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0 at LCCOMB_X9_Y2_N18
<P><A NAME="NB30L2">NB30L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[145]">T2_dffs[145]</A>, <A HREF="#T2_dffs[146]">T2_dffs[146]</A>, <A HREF="#B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A>, <A HREF="#T2_dffs[144]">T2_dffs[144]</A>);


<P> --NB30L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1 at LCCOMB_X9_Y2_N16
<P><A NAME="NB30L3">NB30L3</A> = AMPP_FUNCTION(<A HREF="#NB30L2">NB30L2</A>, <A HREF="#T2_dffs[146]">T2_dffs[146]</A>, <A HREF="#B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A>, <A HREF="#NB30_holdff">NB30_holdff</A>);


<P> --NB29L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0 at LCCOMB_X8_Y2_N30
<P><A NAME="NB29L2">NB29L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[148]">T2_dffs[148]</A>, <A HREF="#T2_dffs[149]">T2_dffs[149]</A>, <A HREF="#B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A>, <A HREF="#T2_dffs[147]">T2_dffs[147]</A>);


<P> --NB29L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1 at LCCOMB_X8_Y2_N16
<P><A NAME="NB29L3">NB29L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A>, <A HREF="#NB29_holdff">NB29_holdff</A>, <A HREF="#T2_dffs[149]">T2_dffs[149]</A>, <A HREF="#NB29L2">NB29L2</A>);


<P> --NB28L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0 at LCCOMB_X8_Y2_N20
<P><A NAME="NB28L2">NB28L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[151]">T2_dffs[151]</A>, <A HREF="#T2_dffs[150]">T2_dffs[150]</A>, <A HREF="#B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A>, <A HREF="#T2_dffs[152]">T2_dffs[152]</A>);


<P> --NB28L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1 at LCCOMB_X8_Y2_N10
<P><A NAME="NB28L3">NB28L3</A> = AMPP_FUNCTION(<A HREF="#NB28L2">NB28L2</A>, <A HREF="#NB28_holdff">NB28_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A>, <A HREF="#T2_dffs[152]">T2_dffs[152]</A>);


<P> --NB27L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0 at LCCOMB_X8_Y2_N24
<P><A NAME="NB27L2">NB27L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[154]">T2_dffs[154]</A>, <A HREF="#T2_dffs[155]">T2_dffs[155]</A>, <A HREF="#B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A>, <A HREF="#T2_dffs[153]">T2_dffs[153]</A>);


<P> --NB27L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1 at LCCOMB_X8_Y2_N2
<P><A NAME="NB27L3">NB27L3</A> = AMPP_FUNCTION(<A HREF="#NB27_holdff">NB27_holdff</A>, <A HREF="#T2_dffs[155]">T2_dffs[155]</A>, <A HREF="#B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A>, <A HREF="#NB27L2">NB27L2</A>);


<P> --NB26L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0 at LCCOMB_X15_Y3_N6
<P><A NAME="NB26L2">NB26L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[156]">T2_dffs[156]</A>, <A HREF="#T2_dffs[158]">T2_dffs[158]</A>, <A HREF="#B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A>, <A HREF="#T2_dffs[157]">T2_dffs[157]</A>);


<P> --NB26L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1 at LCCOMB_X15_Y3_N14
<P><A NAME="NB26L3">NB26L3</A> = AMPP_FUNCTION(<A HREF="#NB26_holdff">NB26_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A>, <A HREF="#T2_dffs[158]">T2_dffs[158]</A>, <A HREF="#NB26L2">NB26L2</A>);


<P> --NB25L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0 at LCCOMB_X15_Y3_N10
<P><A NAME="NB25L2">NB25L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[159]">T2_dffs[159]</A>, <A HREF="#T2_dffs[161]">T2_dffs[161]</A>, <A HREF="#B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A>, <A HREF="#T2_dffs[160]">T2_dffs[160]</A>);


<P> --NB25L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1 at LCCOMB_X15_Y3_N22
<P><A NAME="NB25L3">NB25L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[161]">T2_dffs[161]</A>, <A HREF="#B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A>, <A HREF="#NB25L2">NB25L2</A>, <A HREF="#NB25_holdff">NB25_holdff</A>);


<P> --NB24L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0 at LCCOMB_X15_Y3_N2
<P><A NAME="NB24L2">NB24L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[164]">T2_dffs[164]</A>, <A HREF="#T2_dffs[163]">T2_dffs[163]</A>, <A HREF="#B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A>, <A HREF="#T2_dffs[162]">T2_dffs[162]</A>);


<P> --NB24L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1 at LCCOMB_X15_Y3_N4
<P><A NAME="NB24L3">NB24L3</A> = AMPP_FUNCTION(<A HREF="#NB24_holdff">NB24_holdff</A>, <A HREF="#T2_dffs[164]">T2_dffs[164]</A>, <A HREF="#B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A>, <A HREF="#NB24L2">NB24L2</A>);


<P> --NB23L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0 at LCCOMB_X14_Y3_N14
<P><A NAME="NB23L2">NB23L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[166]">T2_dffs[166]</A>, <A HREF="#T2_dffs[167]">T2_dffs[167]</A>, <A HREF="#B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A>, <A HREF="#T2_dffs[165]">T2_dffs[165]</A>);


<P> --NB23L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1 at LCCOMB_X14_Y3_N0
<P><A NAME="NB23L3">NB23L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A>, <A HREF="#NB23L2">NB23L2</A>, <A HREF="#T2_dffs[167]">T2_dffs[167]</A>, <A HREF="#NB23_holdff">NB23_holdff</A>);


<P> --NB22L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0 at LCCOMB_X14_Y3_N18
<P><A NAME="NB22L2">NB22L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[168]">T2_dffs[168]</A>, <A HREF="#T2_dffs[170]">T2_dffs[170]</A>, <A HREF="#B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A>, <A HREF="#T2_dffs[169]">T2_dffs[169]</A>);


<P> --NB22L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1 at LCCOMB_X14_Y3_N8
<P><A NAME="NB22L3">NB22L3</A> = AMPP_FUNCTION(<A HREF="#NB22_holdff">NB22_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A>, <A HREF="#T2_dffs[170]">T2_dffs[170]</A>, <A HREF="#NB22L2">NB22L2</A>);


<P> --NB21L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0 at LCCOMB_X14_Y3_N10
<P><A NAME="NB21L2">NB21L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[171]">T2_dffs[171]</A>, <A HREF="#T2_dffs[172]">T2_dffs[172]</A>, <A HREF="#B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A>, <A HREF="#T2_dffs[173]">T2_dffs[173]</A>);


<P> --NB21L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1 at LCCOMB_X14_Y3_N22
<P><A NAME="NB21L3">NB21L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A>, <A HREF="#NB21L2">NB21L2</A>, <A HREF="#T2_dffs[173]">T2_dffs[173]</A>, <A HREF="#NB21_holdff">NB21_holdff</A>);


<P> --NB20L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0 at LCCOMB_X14_Y4_N24
<P><A NAME="NB20L2">NB20L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[176]">T2_dffs[176]</A>, <A HREF="#T2_dffs[175]">T2_dffs[175]</A>, <A HREF="#B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A>, <A HREF="#T2_dffs[174]">T2_dffs[174]</A>);


<P> --NB20L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1 at LCCOMB_X14_Y4_N26
<P><A NAME="NB20L3">NB20L3</A> = AMPP_FUNCTION(<A HREF="#NB20L2">NB20L2</A>, <A HREF="#B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A>, <A HREF="#T2_dffs[176]">T2_dffs[176]</A>, <A HREF="#NB20_holdff">NB20_holdff</A>);


<P> --NB19L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0 at LCCOMB_X12_Y2_N22
<P><A NAME="NB19L2">NB19L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[177]">T2_dffs[177]</A>, <A HREF="#T2_dffs[179]">T2_dffs[179]</A>, <A HREF="#B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A>, <A HREF="#T2_dffs[178]">T2_dffs[178]</A>);


<P> --NB19L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~1 at LCCOMB_X12_Y2_N6
<P><A NAME="NB19L3">NB19L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A>, <A HREF="#T2_dffs[179]">T2_dffs[179]</A>, <A HREF="#NB19_holdff">NB19_holdff</A>, <A HREF="#NB19L2">NB19L2</A>);


<P> --NB18L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~0 at LCCOMB_X12_Y2_N28
<P><A NAME="NB18L2">NB18L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[182]">T2_dffs[182]</A>, <A HREF="#T2_dffs[180]">T2_dffs[180]</A>, <A HREF="#B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A>, <A HREF="#T2_dffs[181]">T2_dffs[181]</A>);


<P> --NB18L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~1 at LCCOMB_X12_Y2_N4
<P><A NAME="NB18L3">NB18L3</A> = AMPP_FUNCTION(<A HREF="#NB18_holdff">NB18_holdff</A>, <A HREF="#T2_dffs[182]">T2_dffs[182]</A>, <A HREF="#B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A>, <A HREF="#NB18L2">NB18L2</A>);


<P> --NB17L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~0 at LCCOMB_X13_Y2_N2
<P><A NAME="NB17L2">NB17L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[185]">T2_dffs[185]</A>, <A HREF="#T2_dffs[184]">T2_dffs[184]</A>, <A HREF="#B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A>, <A HREF="#T2_dffs[183]">T2_dffs[183]</A>);


<P> --NB17L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~1 at LCCOMB_X13_Y2_N10
<P><A NAME="NB17L3">NB17L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A>, <A HREF="#NB17_holdff">NB17_holdff</A>, <A HREF="#T2_dffs[185]">T2_dffs[185]</A>, <A HREF="#NB17L2">NB17L2</A>);


<P> --NB16L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~0 at LCCOMB_X13_Y2_N6
<P><A NAME="NB16L2">NB16L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[187]">T2_dffs[187]</A>, <A HREF="#T2_dffs[186]">T2_dffs[186]</A>, <A HREF="#B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A>, <A HREF="#T2_dffs[188]">T2_dffs[188]</A>);


<P> --NB16L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~1 at LCCOMB_X13_Y2_N30
<P><A NAME="NB16L3">NB16L3</A> = AMPP_FUNCTION(<A HREF="#NB16_holdff">NB16_holdff</A>, <A HREF="#NB16L2">NB16L2</A>, <A HREF="#B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A>, <A HREF="#T2_dffs[188]">T2_dffs[188]</A>);


<P> --NB15L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~0 at LCCOMB_X13_Y2_N18
<P><A NAME="NB15L2">NB15L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[189]">T2_dffs[189]</A>, <A HREF="#T2_dffs[191]">T2_dffs[191]</A>, <A HREF="#B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A>, <A HREF="#T2_dffs[190]">T2_dffs[190]</A>);


<P> --NB15L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~1 at LCCOMB_X13_Y2_N14
<P><A NAME="NB15L3">NB15L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A>, <A HREF="#NB15_holdff">NB15_holdff</A>, <A HREF="#T2_dffs[191]">T2_dffs[191]</A>, <A HREF="#NB15L2">NB15L2</A>);


<P> --NB14L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~0 at LCCOMB_X13_Y4_N18
<P><A NAME="NB14L2">NB14L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[192]">T2_dffs[192]</A>, <A HREF="#T2_dffs[194]">T2_dffs[194]</A>, <A HREF="#B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A>, <A HREF="#T2_dffs[193]">T2_dffs[193]</A>);


<P> --NB14L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~1 at LCCOMB_X13_Y4_N26
<P><A NAME="NB14L3">NB14L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A>, <A HREF="#NB14_holdff">NB14_holdff</A>, <A HREF="#T2_dffs[194]">T2_dffs[194]</A>, <A HREF="#NB14L2">NB14L2</A>);


<P> --NB13L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~0 at LCCOMB_X13_Y4_N4
<P><A NAME="NB13L2">NB13L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[196]">T2_dffs[196]</A>, <A HREF="#T2_dffs[195]">T2_dffs[195]</A>, <A HREF="#B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A>, <A HREF="#T2_dffs[197]">T2_dffs[197]</A>);


<P> --NB13L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~1 at LCCOMB_X13_Y4_N10
<P><A NAME="NB13L3">NB13L3</A> = AMPP_FUNCTION(<A HREF="#NB13_holdff">NB13_holdff</A>, <A HREF="#NB13L2">NB13L2</A>, <A HREF="#B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A>, <A HREF="#T2_dffs[197]">T2_dffs[197]</A>);


<P> --NB12L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~0 at LCCOMB_X13_Y4_N22
<P><A NAME="NB12L2">NB12L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[200]">T2_dffs[200]</A>, <A HREF="#T2_dffs[198]">T2_dffs[198]</A>, <A HREF="#B1_acq_trigger_in_reg[66]">B1_acq_trigger_in_reg[66]</A>, <A HREF="#T2_dffs[199]">T2_dffs[199]</A>);


<P> --NB12L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~1 at LCCOMB_X13_Y4_N2
<P><A NAME="NB12L3">NB12L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[200]">T2_dffs[200]</A>, <A HREF="#B1_acq_trigger_in_reg[66]">B1_acq_trigger_in_reg[66]</A>, <A HREF="#NB12L2">NB12L2</A>, <A HREF="#NB12_holdff">NB12_holdff</A>);


<P> --NB11L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~0 at LCCOMB_X14_Y4_N20
<P><A NAME="NB11L2">NB11L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[201]">T2_dffs[201]</A>, <A HREF="#T2_dffs[202]">T2_dffs[202]</A>, <A HREF="#B1_acq_trigger_in_reg[67]">B1_acq_trigger_in_reg[67]</A>, <A HREF="#T2_dffs[203]">T2_dffs[203]</A>);


<P> --NB11L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~1 at LCCOMB_X14_Y4_N10
<P><A NAME="NB11L3">NB11L3</A> = AMPP_FUNCTION(<A HREF="#NB11L2">NB11L2</A>, <A HREF="#B1_acq_trigger_in_reg[67]">B1_acq_trigger_in_reg[67]</A>, <A HREF="#T2_dffs[203]">T2_dffs[203]</A>, <A HREF="#NB11_holdff">NB11_holdff</A>);


<P> --NB10L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~0 at LCCOMB_X14_Y4_N2
<P><A NAME="NB10L2">NB10L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[204]">T2_dffs[204]</A>, <A HREF="#T2_dffs[205]">T2_dffs[205]</A>, <A HREF="#B1_acq_trigger_in_reg[68]">B1_acq_trigger_in_reg[68]</A>, <A HREF="#T2_dffs[206]">T2_dffs[206]</A>);


<P> --NB10L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~1 at LCCOMB_X14_Y4_N28
<P><A NAME="NB10L3">NB10L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[206]">T2_dffs[206]</A>, <A HREF="#NB10L2">NB10L2</A>, <A HREF="#B1_acq_trigger_in_reg[68]">B1_acq_trigger_in_reg[68]</A>, <A HREF="#NB10_holdff">NB10_holdff</A>);


<P> --NB9L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~0 at LCCOMB_X15_Y5_N24
<P><A NAME="NB9L2">NB9L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[208]">T2_dffs[208]</A>, <A HREF="#T2_dffs[207]">T2_dffs[207]</A>, <A HREF="#B1_acq_trigger_in_reg[69]">B1_acq_trigger_in_reg[69]</A>, <A HREF="#T2_dffs[209]">T2_dffs[209]</A>);


<P> --NB9L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~1 at LCCOMB_X15_Y5_N30
<P><A NAME="NB9L3">NB9L3</A> = AMPP_FUNCTION(<A HREF="#NB9_holdff">NB9_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[69]">B1_acq_trigger_in_reg[69]</A>, <A HREF="#T2_dffs[209]">T2_dffs[209]</A>, <A HREF="#NB9L2">NB9L2</A>);


<P> --NB8L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~0 at LCCOMB_X15_Y5_N12
<P><A NAME="NB8L2">NB8L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[212]">T2_dffs[212]</A>, <A HREF="#T2_dffs[210]">T2_dffs[210]</A>, <A HREF="#B1_acq_trigger_in_reg[70]">B1_acq_trigger_in_reg[70]</A>, <A HREF="#T2_dffs[211]">T2_dffs[211]</A>);


<P> --NB8L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~1 at LCCOMB_X15_Y5_N8
<P><A NAME="NB8L3">NB8L3</A> = AMPP_FUNCTION(<A HREF="#NB8_holdff">NB8_holdff</A>, <A HREF="#NB8L2">NB8L2</A>, <A HREF="#B1_acq_trigger_in_reg[70]">B1_acq_trigger_in_reg[70]</A>, <A HREF="#T2_dffs[212]">T2_dffs[212]</A>);


<P> --NB7L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~0 at LCCOMB_X17_Y4_N18
<P><A NAME="NB7L2">NB7L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[213]">T2_dffs[213]</A>, <A HREF="#T2_dffs[215]">T2_dffs[215]</A>, <A HREF="#B1_acq_trigger_in_reg[71]">B1_acq_trigger_in_reg[71]</A>, <A HREF="#T2_dffs[214]">T2_dffs[214]</A>);


<P> --NB7L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~1 at LCCOMB_X17_Y4_N4
<P><A NAME="NB7L3">NB7L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[71]">B1_acq_trigger_in_reg[71]</A>, <A HREF="#NB7_holdff">NB7_holdff</A>, <A HREF="#T2_dffs[215]">T2_dffs[215]</A>, <A HREF="#NB7L2">NB7L2</A>);


<P> --NB6L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~0 at LCCOMB_X17_Y4_N12
<P><A NAME="NB6L2">NB6L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[216]">T2_dffs[216]</A>, <A HREF="#T2_dffs[217]">T2_dffs[217]</A>, <A HREF="#B1_acq_trigger_in_reg[72]">B1_acq_trigger_in_reg[72]</A>, <A HREF="#T2_dffs[218]">T2_dffs[218]</A>);


<P> --NB6L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~1 at LCCOMB_X17_Y4_N2
<P><A NAME="NB6L3">NB6L3</A> = AMPP_FUNCTION(<A HREF="#NB6L2">NB6L2</A>, <A HREF="#NB6_holdff">NB6_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[72]">B1_acq_trigger_in_reg[72]</A>, <A HREF="#T2_dffs[218]">T2_dffs[218]</A>);


<P> --NB5L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~0 at LCCOMB_X17_Y4_N26
<P><A NAME="NB5L2">NB5L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[220]">T2_dffs[220]</A>, <A HREF="#T2_dffs[219]">T2_dffs[219]</A>, <A HREF="#B1_acq_trigger_in_reg[73]">B1_acq_trigger_in_reg[73]</A>, <A HREF="#T2_dffs[221]">T2_dffs[221]</A>);


<P> --NB5L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~1 at LCCOMB_X17_Y4_N14
<P><A NAME="NB5L3">NB5L3</A> = AMPP_FUNCTION(<A HREF="#NB5_holdff">NB5_holdff</A>, <A HREF="#NB5L2">NB5L2</A>, <A HREF="#B1_acq_trigger_in_reg[73]">B1_acq_trigger_in_reg[73]</A>, <A HREF="#T2_dffs[221]">T2_dffs[221]</A>);


<P> --NB4L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~0 at LCCOMB_X21_Y4_N16
<P><A NAME="NB4L2">NB4L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[222]">T2_dffs[222]</A>, <A HREF="#T2_dffs[223]">T2_dffs[223]</A>, <A HREF="#B1_acq_trigger_in_reg[74]">B1_acq_trigger_in_reg[74]</A>, <A HREF="#T2_dffs[224]">T2_dffs[224]</A>);


<P> --NB4L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~1 at LCCOMB_X21_Y4_N22
<P><A NAME="NB4L3">NB4L3</A> = AMPP_FUNCTION(<A HREF="#NB4L2">NB4L2</A>, <A HREF="#NB4_holdff">NB4_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[74]">B1_acq_trigger_in_reg[74]</A>, <A HREF="#T2_dffs[224]">T2_dffs[224]</A>);


<P> --NB3L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~0 at LCCOMB_X21_Y4_N4
<P><A NAME="NB3L2">NB3L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[226]">T2_dffs[226]</A>, <A HREF="#T2_dffs[227]">T2_dffs[227]</A>, <A HREF="#B1_acq_trigger_in_reg[75]">B1_acq_trigger_in_reg[75]</A>, <A HREF="#T2_dffs[225]">T2_dffs[225]</A>);


<P> --NB3L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~1 at LCCOMB_X21_Y4_N14
<P><A NAME="NB3L3">NB3L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[75]">B1_acq_trigger_in_reg[75]</A>, <A HREF="#NB3L2">NB3L2</A>, <A HREF="#NB3_holdff">NB3_holdff</A>, <A HREF="#T2_dffs[227]">T2_dffs[227]</A>);


<P> --NB2L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~0 at LCCOMB_X21_Y4_N8
<P><A NAME="NB2L2">NB2L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[230]">T2_dffs[230]</A>, <A HREF="#T2_dffs[228]">T2_dffs[228]</A>, <A HREF="#B1_acq_trigger_in_reg[76]">B1_acq_trigger_in_reg[76]</A>, <A HREF="#T2_dffs[229]">T2_dffs[229]</A>);


<P> --NB2L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~1 at LCCOMB_X21_Y4_N2
<P><A NAME="NB2L3">NB2L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[230]">T2_dffs[230]</A>, <A HREF="#NB2_holdff">NB2_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[76]">B1_acq_trigger_in_reg[76]</A>, <A HREF="#NB2L2">NB2L2</A>);


<P> --NB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~0 at LCCOMB_X15_Y5_N26
<P><A NAME="NB1L2">NB1L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[231]">T2_dffs[231]</A>, <A HREF="#T2_dffs[232]">T2_dffs[232]</A>, <A HREF="#B1_acq_trigger_in_reg[77]">B1_acq_trigger_in_reg[77]</A>, <A HREF="#T2_dffs[233]">T2_dffs[233]</A>);


<P> --NB1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~1 at LCCOMB_X15_Y5_N20
<P><A NAME="NB1L3">NB1L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[233]">T2_dffs[233]</A>, <A HREF="#B1_acq_trigger_in_reg[77]">B1_acq_trigger_in_reg[77]</A>, <A HREF="#NB1_holdff">NB1_holdff</A>, <A HREF="#NB1L2">NB1L2</A>);


<P> --NB78L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 at LCCOMB_X17_Y10_N6
<P><A NAME="NB78L2">NB78L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[0]">T2_dffs[0]</A>, <A HREF="#T2_dffs[1]">T2_dffs[1]</A>, <A HREF="#B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A>, <A HREF="#T2_dffs[2]">T2_dffs[2]</A>);


<P> --NB78L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 at LCCOMB_X17_Y10_N20
<P><A NAME="NB78L3">NB78L3</A> = AMPP_FUNCTION(<A HREF="#NB78_holdff">NB78_holdff</A>, <A HREF="#NB78L2">NB78L2</A>, <A HREF="#B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A>, <A HREF="#T2_dffs[2]">T2_dffs[2]</A>);


<P> --NB77L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 at LCCOMB_X17_Y10_N18
<P><A NAME="NB77L2">NB77L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[3]">T2_dffs[3]</A>, <A HREF="#T2_dffs[4]">T2_dffs[4]</A>, <A HREF="#B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A>, <A HREF="#T2_dffs[5]">T2_dffs[5]</A>);


<P> --NB77L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 at LCCOMB_X17_Y10_N8
<P><A NAME="NB77L3">NB77L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A>, <A HREF="#NB77_holdff">NB77_holdff</A>, <A HREF="#NB77L2">NB77L2</A>, <A HREF="#T2_dffs[5]">T2_dffs[5]</A>);


<P> --NB76L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 at LCCOMB_X17_Y9_N26
<P><A NAME="NB76L2">NB76L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[6]">T2_dffs[6]</A>, <A HREF="#T2_dffs[8]">T2_dffs[8]</A>, <A HREF="#B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A>, <A HREF="#T2_dffs[7]">T2_dffs[7]</A>);


<P> --NB76L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 at LCCOMB_X17_Y9_N22
<P><A NAME="NB76L3">NB76L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A>, <A HREF="#NB76_holdff">NB76_holdff</A>, <A HREF="#T2_dffs[8]">T2_dffs[8]</A>, <A HREF="#NB76L2">NB76L2</A>);


<P> --NB75L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 at LCCOMB_X17_Y9_N14
<P><A NAME="NB75L2">NB75L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[10]">T2_dffs[10]</A>, <A HREF="#T2_dffs[9]">T2_dffs[9]</A>, <A HREF="#B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A>, <A HREF="#T2_dffs[11]">T2_dffs[11]</A>);


<P> --NB75L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 at LCCOMB_X17_Y9_N20
<P><A NAME="NB75L3">NB75L3</A> = AMPP_FUNCTION(<A HREF="#NB75_holdff">NB75_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A>, <A HREF="#NB75L2">NB75L2</A>, <A HREF="#T2_dffs[11]">T2_dffs[11]</A>);


<P> --NB74L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 at LCCOMB_X17_Y9_N8
<P><A NAME="NB74L2">NB74L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[14]">T2_dffs[14]</A>, <A HREF="#T2_dffs[12]">T2_dffs[12]</A>, <A HREF="#B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A>, <A HREF="#T2_dffs[13]">T2_dffs[13]</A>);


<P> --NB74L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 at LCCOMB_X17_Y9_N30
<P><A NAME="NB74L3">NB74L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A>, <A HREF="#NB74_holdff">NB74_holdff</A>, <A HREF="#NB74L2">NB74L2</A>, <A HREF="#T2_dffs[14]">T2_dffs[14]</A>);


<P> --NB73L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 at LCCOMB_X19_Y9_N18
<P><A NAME="NB73L2">NB73L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[16]">T2_dffs[16]</A>, <A HREF="#T2_dffs[15]">T2_dffs[15]</A>, <A HREF="#B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A>, <A HREF="#T2_dffs[17]">T2_dffs[17]</A>);


<P> --NB73L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 at LCCOMB_X19_Y9_N26
<P><A NAME="NB73L3">NB73L3</A> = AMPP_FUNCTION(<A HREF="#NB73L2">NB73L2</A>, <A HREF="#T2_dffs[17]">T2_dffs[17]</A>, <A HREF="#B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A>, <A HREF="#NB73_holdff">NB73_holdff</A>);


<P> --NB72L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 at LCCOMB_X19_Y9_N10
<P><A NAME="NB72L2">NB72L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[20]">T2_dffs[20]</A>, <A HREF="#T2_dffs[19]">T2_dffs[19]</A>, <A HREF="#B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A>, <A HREF="#T2_dffs[18]">T2_dffs[18]</A>);


<P> --NB72L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 at LCCOMB_X19_Y9_N14
<P><A NAME="NB72L3">NB72L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A>, <A HREF="#NB72L2">NB72L2</A>, <A HREF="#T2_dffs[20]">T2_dffs[20]</A>, <A HREF="#NB72_holdff">NB72_holdff</A>);


<P> --NB71L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 at LCCOMB_X18_Y10_N8
<P><A NAME="NB71L2">NB71L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[23]">T2_dffs[23]</A>, <A HREF="#T2_dffs[21]">T2_dffs[21]</A>, <A HREF="#B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A>, <A HREF="#T2_dffs[22]">T2_dffs[22]</A>);


<P> --NB71L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 at LCCOMB_X18_Y10_N4
<P><A NAME="NB71L3">NB71L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[23]">T2_dffs[23]</A>, <A HREF="#NB71_holdff">NB71_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A>, <A HREF="#NB71L2">NB71L2</A>);


<P> --NB70L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 at LCCOMB_X18_Y10_N2
<P><A NAME="NB70L2">NB70L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[24]">T2_dffs[24]</A>, <A HREF="#T2_dffs[25]">T2_dffs[25]</A>, <A HREF="#B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A>, <A HREF="#T2_dffs[26]">T2_dffs[26]</A>);


<P> --NB70L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 at LCCOMB_X18_Y10_N22
<P><A NAME="NB70L3">NB70L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A>, <A HREF="#NB70L2">NB70L2</A>, <A HREF="#NB70_holdff">NB70_holdff</A>, <A HREF="#T2_dffs[26]">T2_dffs[26]</A>);


<P> --NB69L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 at LCCOMB_X20_Y10_N26
<P><A NAME="NB69L2">NB69L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[29]">T2_dffs[29]</A>, <A HREF="#T2_dffs[28]">T2_dffs[28]</A>, <A HREF="#B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A>, <A HREF="#T2_dffs[27]">T2_dffs[27]</A>);


<P> --NB69L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 at LCCOMB_X20_Y10_N28
<P><A NAME="NB69L3">NB69L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[29]">T2_dffs[29]</A>, <A HREF="#B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A>, <A HREF="#NB69_holdff">NB69_holdff</A>, <A HREF="#NB69L2">NB69L2</A>);


<P> --NB68L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 at LCCOMB_X20_Y10_N8
<P><A NAME="NB68L2">NB68L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[32]">T2_dffs[32]</A>, <A HREF="#T2_dffs[31]">T2_dffs[31]</A>, <A HREF="#B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A>, <A HREF="#T2_dffs[30]">T2_dffs[30]</A>);


<P> --NB68L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 at LCCOMB_X20_Y10_N24
<P><A NAME="NB68L3">NB68L3</A> = AMPP_FUNCTION(<A HREF="#NB68L2">NB68L2</A>, <A HREF="#NB68_holdff">NB68_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A>, <A HREF="#T2_dffs[32]">T2_dffs[32]</A>);


<P> --NB67L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 at LCCOMB_X18_Y9_N6
<P><A NAME="NB67L2">NB67L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[34]">T2_dffs[34]</A>, <A HREF="#T2_dffs[35]">T2_dffs[35]</A>, <A HREF="#B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A>, <A HREF="#T2_dffs[33]">T2_dffs[33]</A>);


<P> --NB67L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 at LCCOMB_X18_Y9_N16
<P><A NAME="NB67L3">NB67L3</A> = AMPP_FUNCTION(<A HREF="#NB67L2">NB67L2</A>, <A HREF="#B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A>, <A HREF="#T2_dffs[35]">T2_dffs[35]</A>, <A HREF="#NB67_holdff">NB67_holdff</A>);


<P> --NB66L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 at LCCOMB_X18_Y9_N14
<P><A NAME="NB66L2">NB66L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[36]">T2_dffs[36]</A>, <A HREF="#T2_dffs[37]">T2_dffs[37]</A>, <A HREF="#B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A>, <A HREF="#T2_dffs[38]">T2_dffs[38]</A>);


<P> --NB66L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 at LCCOMB_X18_Y9_N4
<P><A NAME="NB66L3">NB66L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[38]">T2_dffs[38]</A>, <A HREF="#NB66L2">NB66L2</A>, <A HREF="#B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A>, <A HREF="#NB66_holdff">NB66_holdff</A>);


<P> --NB65L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 at LCCOMB_X14_Y9_N28
<P><A NAME="NB65L2">NB65L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[39]">T2_dffs[39]</A>, <A HREF="#T2_dffs[41]">T2_dffs[41]</A>, <A HREF="#B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A>, <A HREF="#T2_dffs[40]">T2_dffs[40]</A>);


<P> --NB65L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 at LCCOMB_X14_Y9_N20
<P><A NAME="NB65L3">NB65L3</A> = AMPP_FUNCTION(<A HREF="#NB65_holdff">NB65_holdff</A>, <A HREF="#T2_dffs[41]">T2_dffs[41]</A>, <A HREF="#B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A>, <A HREF="#NB65L2">NB65L2</A>);


<P> --NB64L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 at LCCOMB_X13_Y8_N2
<P><A NAME="NB64L2">NB64L2</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[43]">T2_dffs[43]</A>, <A HREF="#T2_dffs[44]">T2_dffs[44]</A>, <A HREF="#B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A>, <A HREF="#T2_dffs[42]">T2_dffs[42]</A>);


<P> --NB64L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 at LCCOMB_X13_Y8_N18
<P><A NAME="NB64L3">NB64L3</A> = AMPP_FUNCTION(<A HREF="#NB64L2">NB64L2</A>, <A HREF="#T2_dffs[44]">T2_dffs[44]</A>, <A HREF="#B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A>, <A HREF="#NB64_holdff">NB64_holdff</A>);


<P> --U1L141 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]~30 at LCCOMB_X19_Y6_N2
<P><A NAME="U1L141">U1L141</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[0]">T4_dffs[0]</A>);


<P> --M1L571 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0 at LCCOMB_X18_Y7_N20
<P><A NAME="M1L571">M1L571</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:done">U1_\buffer_manager:done</A>);


<P> --B1L664 is sld_signaltap:ReSDMAC|~GND at LCCOMB_X20_Y3_N8
<P><A NAME="B1L664">B1L664</A> = GND;


<P> --INT is INT at PIN_64
<P> --operation mode is output

<P><A NAME="INT">INT</A> = OUTPUT(<A HREF="#SC1_INT">SC1_INT</A>);


<P> --_SIZ1 is _SIZ1 at PIN_59
<P> --operation mode is output

<P><A NAME="_SIZ1">_SIZ1</A> = OUTPUT(<A HREF="#A1L141">A1L141</A>);


<P> --DSACK_O[0] is DSACK_O[0] at PIN_144
<P> --operation mode is output

<P><A NAME="DSACK_O[0]">DSACK_O[0]</A> = OUTPUT(!<A HREF="#A1L69">A1L69</A>);


<P> --DSACK_O[1] is DSACK_O[1] at PIN_74
<P> --operation mode is output

<P><A NAME="DSACK_O[1]">DSACK_O[1]</A> = OUTPUT(!<A HREF="#A1L69">A1L69</A>);


<P> --BR is BR at PIN_87
<P> --operation mode is output

<P><A NAME="BR">BR</A> = OUTPUT(<A HREF="#F1_BREQ">F1_BREQ</A>);


<P> --_DMAEN is _DMAEN at PIN_60
<P> --operation mode is output

<P><A NAME="_DMAEN">_DMAEN</A> = OUTPUT(!<A HREF="#F1_BGACK">F1_BGACK</A>);


<P> --_DACK is _DACK at PIN_79
<P> --operation mode is output

<P><A NAME="_DACK">_DACK</A> = OUTPUT(!<A HREF="#H1_DACK_o">H1_DACK_o</A>);


<P> --_CSS is _CSS at PIN_80
<P> --operation mode is output

<P><A NAME="_CSS">_CSS</A> = OUTPUT(!<A HREF="#H1_SCSI_CS_o">H1_SCSI_CS_o</A>);


<P> --_IOR is _IOR at PIN_86
<P> --operation mode is output

<P><A NAME="_IOR">_IOR</A> = OUTPUT(!<A HREF="#A1L129">A1L129</A>);


<P> --_IOW is _IOW at PIN_81
<P> --operation mode is output

<P><A NAME="_IOW">_IOW</A> = OUTPUT(!<A HREF="#A1L132">A1L132</A>);


<P> --_LED_RD is _LED_RD at PIN_7
<P> --operation mode is output

<P><A NAME="_LED_RD">_LED_RD</A> = OUTPUT(<A HREF="#A1L136">A1L136</A>);


<P> --_LED_WR is _LED_WR at PIN_9
<P> --operation mode is output

<P><A NAME="_LED_WR">_LED_WR</A> = OUTPUT(<A HREF="#A1L138">A1L138</A>);


<P> --_LED_DMA is _LED_DMA at PIN_3
<P> --operation mode is output

<P><A NAME="_LED_DMA">_LED_DMA</A> = OUTPUT(!<A HREF="#F1_BGACK">F1_BGACK</A>);


<P> --OWN is OWN at PIN_70
<P> --operation mode is output

<P><A NAME="OWN">OWN</A> = OUTPUT(!<A HREF="#F1_BGACK">F1_BGACK</A>);


<P> --DATA_OE_ is DATA_OE_ at PIN_55
<P> --operation mode is output

<P><A NAME="DATA_OE_">DATA_OE_</A> = OUTPUT(<A HREF="#A1L61">A1L61</A>);


<P> --PDATA_OE_ is PDATA_OE_ at PIN_63
<P> --operation mode is output

<P><A NAME="PDATA_OE_">PDATA_OE_</A> = OUTPUT(!<A HREF="#A1L84">A1L84</A>);


<P> --INTA is INTA at PIN_94
<P> --operation mode is input

<P><A NAME="INTA">INTA</A> = INPUT();


<P> --_CS is _CS at PIN_92
<P> --operation mode is input

<P><A NAME="_CS">_CS</A> = INPUT();


<P> --ADDR[3] is ADDR[3] at PIN_100
<P> --operation mode is input

<P><A NAME="ADDR[3]">ADDR[3]</A> = INPUT();


<P> --ADDR[6] is ADDR[6] at PIN_96
<P> --operation mode is input

<P><A NAME="ADDR[6]">ADDR[6]</A> = INPUT();


<P> --ADDR[2] is ADDR[2] at PIN_97
<P> --operation mode is input

<P><A NAME="ADDR[2]">ADDR[2]</A> = INPUT();


<P> --ADDR[5] is ADDR[5] at PIN_99
<P> --operation mode is input

<P><A NAME="ADDR[5]">ADDR[5]</A> = INPUT();


<P> --ADDR[4] is ADDR[4] at PIN_93
<P> --operation mode is input

<P><A NAME="ADDR[4]">ADDR[4]</A> = INPUT();


<P> --_RST is _RST at PIN_73
<P> --operation mode is input

<P><A NAME="_RST">_RST</A> = INPUT();


<P> --_STERM is _STERM at PIN_91
<P> --operation mode is input

<P><A NAME="_STERM">_STERM</A> = INPUT();


<P> --DSACK_I_[1] is DSACK_I_[1] at PIN_90
<P> --operation mode is input

<P><A NAME="DSACK_I_[1]">DSACK_I_[1]</A> = INPUT();


<P> --_BERR is _BERR at PIN_53
<P> --operation mode is input

<P><A NAME="_BERR">_BERR</A> = INPUT();


<P> --DSACK_I_[0] is DSACK_I_[0] at PIN_89
<P> --operation mode is input

<P><A NAME="DSACK_I_[0]">DSACK_I_[0]</A> = INPUT();


<P> --SCLK is SCLK at PIN_17
<P> --operation mode is input

<P><A NAME="SCLK">SCLK</A> = INPUT();


<P> --_BG is _BG at PIN_101
<P> --operation mode is input

<P><A NAME="_BG">_BG</A> = INPUT();


<P> --_DREQ is _DREQ at PIN_88
<P> --operation mode is input

<P><A NAME="_DREQ">_DREQ</A> = INPUT();









<P> --HC1L6 is PLL:u_PLL|atpll:APLL_inst1|altpll:altpll_component|_clk2~clkctrl at CLKCTRL_G1
<P><A NAME="HC1L6">HC1L6</A> = cycloneii_clkctrl(.INCLK[0] = <A HREF="#HC1__clk2">HC1__clk2</A>) WITH (clock_type = "Global Clock", ena_register_mode = "none");


<P> --HC1L2 is PLL:u_PLL|atpll:APLL_inst1|altpll:altpll_component|_clk0~clkctrl at CLKCTRL_G3
<P><A NAME="HC1L2">HC1L2</A> = cycloneii_clkctrl(.INCLK[0] = <A HREF="#HC1__clk0">HC1__clk0</A>) WITH (clock_type = "Global Clock", ena_register_mode = "none");


<P> --A1L115 is SCLK~clkctrl at CLKCTRL_G0
<P><A NAME="A1L115">A1L115</A> = cycloneii_clkctrl(.INCLK[0] = <A HREF="#SCLK">SCLK</A>) WITH (clock_type = "Global Clock", ena_register_mode = "none");


<P> --HC1L4 is PLL:u_PLL|atpll:APLL_inst1|altpll:altpll_component|_clk1~clkctrl at CLKCTRL_G2
<P><A NAME="HC1L4">HC1L4</A> = cycloneii_clkctrl(.INCLK[0] = <A HREF="#HC1__clk1">HC1__clk1</A>) WITH (clock_type = "Global Clock", ena_register_mode = "none");


<P> --SB1L4 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~clkctrl at CLKCTRL_G7
<P><A NAME="SB1L4">SB1L4</A> = AMPP_FUNCTION(<A HREF="#SB1_state[0]">SB1_state[0]</A>);


<P> --QB1L4 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl at CLKCTRL_G6
<P><A NAME="QB1L4">QB1L4</A> = AMPP_FUNCTION(<A HREF="#QB1_clr_reg">QB1_clr_reg</A>);


<P> --M1L609 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~clkctrl at CLKCTRL_G5
<P><A NAME="M1L609">M1L609</A> = AMPP_FUNCTION(<A HREF="#M1_reset_all">M1_reset_all</A>);


<P> --A1L148 is altera_internal_jtag~TCKUTAPclkctrl at CLKCTRL_G4
<P><A NAME="A1L148">A1L148</A> = cycloneii_clkctrl(.INCLK[0] = <A HREF="#A1L147">A1L147</A>) WITH (clock_type = "Global Clock", ena_register_mode = "none");


<P> --LC1L52 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]~feeder at LCCOMB_X8_Y11_N24
<P><A NAME="LC1L52">LC1L52</A> = <A HREF="#XB1_ram_block1a8">XB1_ram_block1a8</A>;


<P> --LC1L56 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11]~feeder at LCCOMB_X12_Y11_N14
<P><A NAME="LC1L56">LC1L56</A> = <A HREF="#XB1_ram_block1a11">XB1_ram_block1a11</A>;


<P> --LC1L58 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]~feeder at LCCOMB_X12_Y11_N12
<P><A NAME="LC1L58">LC1L58</A> = <A HREF="#XB1_ram_block1a12">XB1_ram_block1a12</A>;


<P> --LC1L61 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]~feeder at LCCOMB_X8_Y11_N4
<P><A NAME="LC1L61">LC1L61</A> = <A HREF="#XB1_ram_block1a14">XB1_ram_block1a14</A>;


<P> --LC1L63 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]~feeder at LCCOMB_X1_Y11_N20
<P><A NAME="LC1L63">LC1L63</A> = <A HREF="#XB1_ram_block1a15">XB1_ram_block1a15</A>;


<P> --B1L458 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[43]~feeder at LCCOMB_X15_Y9_N4
<P><A NAME="B1L458">B1L458</A> = <A HREF="#SC1_INT">SC1_INT</A>;


<P> --B1L217 is sld_signaltap:ReSDMAC|acq_data_in_reg[76]~feeder at LCCOMB_X15_Y8_N24
<P><A NAME="B1L217">B1L217</A> = <A HREF="#A1L141">A1L141</A>;


<P> --B1L92 is sld_signaltap:ReSDMAC|acq_data_in_reg[5]~feeder at LCCOMB_X19_Y9_N0
<P><A NAME="B1L92">B1L92</A> = <A HREF="#F1_BREQ">F1_BREQ</A>;


<P> --B1L389 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[5]~feeder at LCCOMB_X19_Y9_N24
<P><A NAME="B1L389">B1L389</A> = <A HREF="#F1_BREQ">F1_BREQ</A>;


<P> --B1L150 is sld_signaltap:ReSDMAC|acq_data_in_reg[38]~feeder at LCCOMB_X14_Y7_N0
<P><A NAME="B1L150">B1L150</A> = <A HREF="#A1L61">A1L61</A>;


<P> --B1L450 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[38]~feeder at LCCOMB_X13_Y12_N30
<P><A NAME="B1L450">B1L450</A> = <A HREF="#A1L61">A1L61</A>;


<P> --TC1L5 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~feeder at LCCOMB_X13_Y9_N14
<P><A NAME="TC1L5">TC1L5</A> = <A HREF="#TC1L4">TC1L4</A>;


<P> --JC1L52 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s20~feeder at LCCOMB_X8_Y10_N8
<P><A NAME="JC1L52">JC1L52</A> = <A HREF="#JC1_state_reg.s4">JC1_state_reg.s4</A>;


<P> --JC1L59 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s30~feeder at LCCOMB_X6_Y4_N26
<P><A NAME="JC1L59">JC1L59</A> = <A HREF="#JC1_state_reg.s10">JC1_state_reg.s10</A>;


<P> --JC1L37 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s3~feeder at LCCOMB_X6_Y4_N20
<P><A NAME="JC1L37">JC1L37</A> = <A HREF="#JC1_state_reg.s30">JC1_state_reg.s30</A>;


<P> --JC1L40 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6~feeder at LCCOMB_X6_Y4_N16
<P><A NAME="JC1L40">JC1L40</A> = <A HREF="#JC1_state_reg.s26">JC1_state_reg.s26</A>;


<P> --H1L15 is SCSI_SM:u_SCSI_SM|RDFIFO_o~feeder at LCCOMB_X7_Y8_N30
<P><A NAME="H1L15">H1L15</A> = <A HREF="#H1L14">H1L14</A>;


<P> --F1L14 is CPU_SM:u_CPU_SM|DREQ_~feeder at LCCOMB_X7_Y8_N6
<P><A NAME="F1L14">F1L14</A> = <A HREF="#DREQ_">DREQ_</A>;


<P> --JC1L44 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s10~feeder at LCCOMB_X6_Y4_N0
<P><A NAME="JC1L44">JC1L44</A> = <A HREF="#JC1L20">JC1L20</A>;


<P> --UB1L20 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]~feeder at LCCOMB_X7_Y6_N10
<P><A NAME="UB1L20">UB1L20</A> = <A HREF="#UB1L19">UB1L19</A>;


<P> --UB1L15 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]~feeder at LCCOMB_X6_Y6_N10
<P><A NAME="UB1L15">UB1L15</A> = <A HREF="#UB1L14">UB1L14</A>;


<P> --UB1L12 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]~feeder at LCCOMB_X6_Y6_N6
<P><A NAME="UB1L12">UB1L12</A> = <A HREF="#UB1L11">UB1L11</A>;


<P> --UB1L9 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]~feeder at LCCOMB_X6_Y6_N4
<P><A NAME="UB1L9">UB1L9</A> = <A HREF="#UB1L8">UB1L8</A>;


<P> --UB1L4 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]~feeder at LCCOMB_X6_Y6_N20
<P><A NAME="UB1L4">UB1L4</A> = <A HREF="#UB1L3">UB1L3</A>;


<P> --F1L24 is CPU_SM:u_CPU_SM|INCNO~feeder at LCCOMB_X7_Y10_N16
<P><A NAME="F1L24">F1L24</A> = <A HREF="#AC1L36">AC1L36</A>;


<P> --LC1L75 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]~feeder at LCCOMB_X8_Y11_N6
<P><A NAME="LC1L75">LC1L75</A> = <A HREF="#LC1L94">LC1L94</A>;


<P> --LC1L77 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]~feeder at LCCOMB_X13_Y11_N20
<P><A NAME="LC1L77">LC1L77</A> = <A HREF="#LC1L95">LC1L95</A>;


<P> --LC1L81 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]~feeder at LCCOMB_X13_Y11_N28
<P><A NAME="LC1L81">LC1L81</A> = <A HREF="#LC1L98">LC1L98</A>;


<P> --LC1L84 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]~feeder at LCCOMB_X13_Y11_N24
<P><A NAME="LC1L84">LC1L84</A> = <A HREF="#LC1L100">LC1L100</A>;


<P> --VB1L4 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~feeder at LCCOMB_X8_Y10_N14
<P><A NAME="VB1L4">VB1L4</A> = <A HREF="#VB1L3">VB1L3</A>;


<P> --VB1L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~feeder at LCCOMB_X8_Y10_N6
<P><A NAME="VB1L7">VB1L7</A> = <A HREF="#VB1L6">VB1L6</A>;


<P> --VB2L4 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~feeder at LCCOMB_X7_Y10_N30
<P><A NAME="VB2L4">VB2L4</A> = <A HREF="#VB2L3">VB2L3</A>;


<P> --VB2L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~feeder at LCCOMB_X7_Y10_N14
<P><A NAME="VB2L7">VB2L7</A> = <A HREF="#VB2L6">VB2L6</A>;


<P> --B1L492 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[63]~feeder at LCCOMB_X13_Y2_N24
<P><A NAME="B1L492">B1L492</A> = <A HREF="#A1L112">A1L112</A>;


<P> --B1L192 is sld_signaltap:ReSDMAC|acq_data_in_reg[63]~feeder at LCCOMB_X15_Y10_N28
<P><A NAME="B1L192">B1L192</A> = <A HREF="#A1L112">A1L112</A>;


<P> --B1L194 is sld_signaltap:ReSDMAC|acq_data_in_reg[64]~feeder at LCCOMB_X24_Y3_N24
<P><A NAME="B1L194">B1L194</A> = <A HREF="#A1L117">A1L117</A>;


<P> --B1L494 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[64]~feeder at LCCOMB_X13_Y4_N20
<P><A NAME="B1L494">B1L494</A> = <A HREF="#A1L117">A1L117</A>;


<P> --B1L209 is sld_signaltap:ReSDMAC|acq_data_in_reg[72]~feeder at LCCOMB_X22_Y4_N2
<P><A NAME="B1L209">B1L209</A> = <A HREF="#_DS_IO">_DS_IO</A>;


<P> --B1L508 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[72]~feeder at LCCOMB_X22_Y4_N4
<P><A NAME="B1L508">B1L508</A> = <A HREF="#_DS_IO">_DS_IO</A>;


<P> --B1L94 is sld_signaltap:ReSDMAC|acq_data_in_reg[6]~feeder at LCCOMB_X19_Y10_N20
<P><A NAME="B1L94">B1L94</A> = <A HREF="#A1L12">A1L12</A>;


<P> --B1L391 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[6]~feeder at LCCOMB_X19_Y9_N20
<P><A NAME="B1L391">B1L391</A> = <A HREF="#A1L12">A1L12</A>;


<P> --B1L412 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[17]~feeder at LCCOMB_X9_Y5_N26
<P><A NAME="B1L412">B1L412</A> = <A HREF="#A1L14">A1L14</A>;


<P> --B1L115 is sld_signaltap:ReSDMAC|acq_data_in_reg[17]~feeder at LCCOMB_X12_Y7_N0
<P><A NAME="B1L115">B1L115</A> = <A HREF="#A1L14">A1L14</A>;


<P> --B1L432 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[28]~feeder at LCCOMB_X9_Y12_N24
<P><A NAME="B1L432">B1L432</A> = <A HREF="#A1L16">A1L16</A>;


<P> --B1L132 is sld_signaltap:ReSDMAC|acq_data_in_reg[28]~feeder at LCCOMB_X9_Y3_N8
<P><A NAME="B1L132">B1L132</A> = <A HREF="#A1L16">A1L16</A>;


<P> --B1L438 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[31]~feeder at LCCOMB_X7_Y12_N24
<P><A NAME="B1L438">B1L438</A> = <A HREF="#A1L18">A1L18</A>;


<P> --B1L138 is sld_signaltap:ReSDMAC|acq_data_in_reg[31]~feeder at LCCOMB_X10_Y5_N14
<P><A NAME="B1L138">B1L138</A> = <A HREF="#A1L18">A1L18</A>;


<P> --B1L140 is sld_signaltap:ReSDMAC|acq_data_in_reg[32]~feeder at LCCOMB_X6_Y12_N2
<P><A NAME="B1L140">B1L140</A> = <A HREF="#A1L20">A1L20</A>;


<P> --B1L440 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[32]~feeder at LCCOMB_X8_Y12_N4
<P><A NAME="B1L440">B1L440</A> = <A HREF="#A1L20">A1L20</A>;


<P> --B1L442 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[33]~feeder at LCCOMB_X8_Y12_N20
<P><A NAME="B1L442">B1L442</A> = <A HREF="#A1L22">A1L22</A>;


<P> --B1L142 is sld_signaltap:ReSDMAC|acq_data_in_reg[33]~feeder at LCCOMB_X10_Y12_N30
<P><A NAME="B1L142">B1L142</A> = <A HREF="#A1L22">A1L22</A>;


<P> --B1L146 is sld_signaltap:ReSDMAC|acq_data_in_reg[36]~feeder at LCCOMB_X12_Y12_N8
<P><A NAME="B1L146">B1L146</A> = <A HREF="#DATA_IO[8]">DATA_IO[8]</A>;


<P> --B1L446 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[36]~feeder at LCCOMB_X12_Y12_N4
<P><A NAME="B1L446">B1L446</A> = <A HREF="#DATA_IO[8]">DATA_IO[8]</A>;


<P> --B1L448 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[37]~feeder at LCCOMB_X12_Y12_N24
<P><A NAME="B1L448">B1L448</A> = <A HREF="#DATA_IO[9]">DATA_IO[9]</A>;


<P> --B1L148 is sld_signaltap:ReSDMAC|acq_data_in_reg[37]~feeder at LCCOMB_X12_Y9_N6
<P><A NAME="B1L148">B1L148</A> = <A HREF="#DATA_IO[9]">DATA_IO[9]</A>;


<P> --B1L96 is sld_signaltap:ReSDMAC|acq_data_in_reg[7]~feeder at LCCOMB_X18_Y10_N12
<P><A NAME="B1L96">B1L96</A> = <A HREF="#DATA_IO[10]">DATA_IO[10]</A>;


<P> --B1L393 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[7]~feeder at LCCOMB_X18_Y10_N24
<P><A NAME="B1L393">B1L393</A> = <A HREF="#DATA_IO[10]">DATA_IO[10]</A>;


<P> --B1L98 is sld_signaltap:ReSDMAC|acq_data_in_reg[8]~feeder at LCCOMB_X18_Y10_N18
<P><A NAME="B1L98">B1L98</A> = <A HREF="#DATA_IO[11]">DATA_IO[11]</A>;


<P> --B1L395 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[8]~feeder at LCCOMB_X18_Y10_N20
<P><A NAME="B1L395">B1L395</A> = <A HREF="#DATA_IO[11]">DATA_IO[11]</A>;


<P> --B1L100 is sld_signaltap:ReSDMAC|acq_data_in_reg[9]~feeder at LCCOMB_X20_Y10_N12
<P><A NAME="B1L100">B1L100</A> = <A HREF="#DATA_IO[12]">DATA_IO[12]</A>;


<P> --B1L397 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[9]~feeder at LCCOMB_X20_Y10_N14
<P><A NAME="B1L397">B1L397</A> = <A HREF="#DATA_IO[12]">DATA_IO[12]</A>;


<P> --B1L399 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[10]~feeder at LCCOMB_X20_Y10_N4
<P><A NAME="B1L399">B1L399</A> = <A HREF="#DATA_IO[13]">DATA_IO[13]</A>;


<P> --B1L102 is sld_signaltap:ReSDMAC|acq_data_in_reg[10]~feeder at LCCOMB_X22_Y11_N0
<P><A NAME="B1L102">B1L102</A> = <A HREF="#DATA_IO[13]">DATA_IO[13]</A>;


<P> --B1L104 is sld_signaltap:ReSDMAC|acq_data_in_reg[11]~feeder at LCCOMB_X21_Y10_N2
<P><A NAME="B1L104">B1L104</A> = <A HREF="#DATA_IO[14]">DATA_IO[14]</A>;


<P> --B1L401 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[11]~feeder at LCCOMB_X21_Y10_N16
<P><A NAME="B1L401">B1L401</A> = <A HREF="#DATA_IO[14]">DATA_IO[14]</A>;


<P> --B1L106 is sld_signaltap:ReSDMAC|acq_data_in_reg[12]~feeder at LCCOMB_X19_Y9_N12
<P><A NAME="B1L106">B1L106</A> = <A HREF="#DATA_IO[15]">DATA_IO[15]</A>;


<P> --B1L403 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[12]~feeder at LCCOMB_X19_Y9_N16
<P><A NAME="B1L403">B1L403</A> = <A HREF="#DATA_IO[15]">DATA_IO[15]</A>;


<P> --B1L109 is sld_signaltap:ReSDMAC|acq_data_in_reg[14]~feeder at LCCOMB_X20_Y9_N16
<P><A NAME="B1L109">B1L109</A> = <A HREF="#A1L38">A1L38</A>;


<P> --B1L406 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[14]~feeder at LCCOMB_X14_Y8_N14
<P><A NAME="B1L406">B1L406</A> = <A HREF="#A1L38">A1L38</A>;


<P> --B1L111 is sld_signaltap:ReSDMAC|acq_data_in_reg[15]~feeder at LCCOMB_X22_Y9_N28
<P><A NAME="B1L111">B1L111</A> = <A HREF="#A1L40">A1L40</A>;


<P> --B1L408 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[15]~feeder at LCCOMB_X14_Y8_N8
<P><A NAME="B1L408">B1L408</A> = <A HREF="#A1L40">A1L40</A>;


<P> --B1L410 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[16]~feeder at LCCOMB_X14_Y8_N26
<P><A NAME="B1L410">B1L410</A> = <A HREF="#A1L42">A1L42</A>;


<P> --B1L113 is sld_signaltap:ReSDMAC|acq_data_in_reg[16]~feeder at LCCOMB_X10_Y7_N26
<P><A NAME="B1L113">B1L113</A> = <A HREF="#A1L42">A1L42</A>;


<P> --B1L415 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[19]~feeder at LCCOMB_X9_Y5_N8
<P><A NAME="B1L415">B1L415</A> = <A HREF="#A1L46">A1L46</A>;


<P> --B1L417 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[20]~feeder at LCCOMB_X13_Y5_N20
<P><A NAME="B1L417">B1L417</A> = <A HREF="#A1L48">A1L48</A>;


<P> --B1L119 is sld_signaltap:ReSDMAC|acq_data_in_reg[20]~feeder at LCCOMB_X12_Y6_N22
<P><A NAME="B1L119">B1L119</A> = <A HREF="#A1L48">A1L48</A>;


<P> --B1L419 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[21]~feeder at LCCOMB_X13_Y5_N16
<P><A NAME="B1L419">B1L419</A> = <A HREF="#A1L50">A1L50</A>;


<P> --B1L121 is sld_signaltap:ReSDMAC|acq_data_in_reg[21]~feeder at LCCOMB_X12_Y6_N26
<P><A NAME="B1L121">B1L121</A> = <A HREF="#A1L50">A1L50</A>;


<P> --B1L123 is sld_signaltap:ReSDMAC|acq_data_in_reg[22]~feeder at LCCOMB_X12_Y5_N6
<P><A NAME="B1L123">B1L123</A> = <A HREF="#DATA_IO[24]">DATA_IO[24]</A>;


<P> --B1L421 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[22]~feeder at LCCOMB_X12_Y5_N30
<P><A NAME="B1L421">B1L421</A> = <A HREF="#DATA_IO[24]">DATA_IO[24]</A>;


<P> --B1L423 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[23]~feeder at LCCOMB_X7_Y5_N14
<P><A NAME="B1L423">B1L423</A> = <A HREF="#A1L53">A1L53</A>;


<P> --B1L126 is sld_signaltap:ReSDMAC|acq_data_in_reg[24]~feeder at LCCOMB_X10_Y3_N26
<P><A NAME="B1L126">B1L126</A> = <A HREF="#DATA_IO[26]">DATA_IO[26]</A>;


<P> --B1L425 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[24]~feeder at LCCOMB_X10_Y3_N24
<P><A NAME="B1L425">B1L425</A> = <A HREF="#DATA_IO[26]">DATA_IO[26]</A>;


<P> --B1L427 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[25]~feeder at LCCOMB_X7_Y5_N4
<P><A NAME="B1L427">B1L427</A> = <A HREF="#DATA_IO[27]">DATA_IO[27]</A>;


<P> --B1L128 is sld_signaltap:ReSDMAC|acq_data_in_reg[25]~feeder at LCCOMB_X10_Y3_N12
<P><A NAME="B1L128">B1L128</A> = <A HREF="#DATA_IO[27]">DATA_IO[27]</A>;


<P> --B1L429 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[26]~feeder at LCCOMB_X10_Y4_N14
<P><A NAME="B1L429">B1L429</A> = <A HREF="#DATA_IO[28]">DATA_IO[28]</A>;


<P> --B1L434 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[29]~feeder at LCCOMB_X7_Y12_N14
<P><A NAME="B1L434">B1L434</A> = <A HREF="#DATA_IO[30]">DATA_IO[30]</A>;


<P> --B1L134 is sld_signaltap:ReSDMAC|acq_data_in_reg[29]~feeder at LCCOMB_X9_Y5_N18
<P><A NAME="B1L134">B1L134</A> = <A HREF="#DATA_IO[30]">DATA_IO[30]</A>;


<P> --B1L136 is sld_signaltap:ReSDMAC|acq_data_in_reg[30]~feeder at LCCOMB_X8_Y5_N2
<P><A NAME="B1L136">B1L136</A> = <A HREF="#DATA_IO[31]">DATA_IO[31]</A>;


<P> --B1L436 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[30]~feeder at LCCOMB_X8_Y5_N8
<P><A NAME="B1L436">B1L436</A> = <A HREF="#DATA_IO[31]">DATA_IO[31]</A>;


<P> --B1L200 is sld_signaltap:ReSDMAC|acq_data_in_reg[67]~feeder at LCCOMB_X24_Y3_N2
<P><A NAME="B1L200">B1L200</A> = <A HREF="#A1L121">A1L121</A>;


<P> --B1L500 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[67]~feeder at LCCOMB_X15_Y4_N14
<P><A NAME="B1L500">B1L500</A> = <A HREF="#A1L121">A1L121</A>;


<P> --B1L164 is sld_signaltap:ReSDMAC|acq_data_in_reg[47]~feeder at LCCOMB_X14_Y8_N24
<P><A NAME="B1L164">B1L164</A> = <A HREF="#A1L88">A1L88</A>;


<P> --B1L465 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[47]~feeder at LCCOMB_X9_Y2_N14
<P><A NAME="B1L465">B1L465</A> = <A HREF="#A1L88">A1L88</A>;


<P> --B1L174 is sld_signaltap:ReSDMAC|acq_data_in_reg[54]~feeder at LCCOMB_X10_Y1_N22
<P><A NAME="B1L174">B1L174</A> = <A HREF="#A1L90">A1L90</A>;


<P> --B1L475 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[54]~feeder at LCCOMB_X9_Y3_N12
<P><A NAME="B1L475">B1L475</A> = <A HREF="#A1L90">A1L90</A>;


<P> --B1L176 is sld_signaltap:ReSDMAC|acq_data_in_reg[55]~feeder at LCCOMB_X10_Y1_N8
<P><A NAME="B1L176">B1L176</A> = <A HREF="#A1L92">A1L92</A>;


<P> --B1L477 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[55]~feeder at LCCOMB_X14_Y3_N16
<P><A NAME="B1L477">B1L477</A> = <A HREF="#A1L92">A1L92</A>;


<P> --B1L479 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[56]~feeder at LCCOMB_X13_Y3_N6
<P><A NAME="B1L479">B1L479</A> = <A HREF="#A1L94">A1L94</A>;


<P> --B1L178 is sld_signaltap:ReSDMAC|acq_data_in_reg[56]~feeder at LCCOMB_X13_Y6_N0
<P><A NAME="B1L178">B1L178</A> = <A HREF="#A1L94">A1L94</A>;


<P> --MC1L6 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder at LCCOMB_X15_Y11_N26
<P><A NAME="MC1L6">MC1L6</A> = <A HREF="#A1L94">A1L94</A>;


<P> --MC1L8 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder at LCCOMB_X14_Y8_N12
<P><A NAME="MC1L8">MC1L8</A> = <A HREF="#A1L96">A1L96</A>;


<P> --B1L481 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[57]~feeder at LCCOMB_X13_Y3_N30
<P><A NAME="B1L481">B1L481</A> = <A HREF="#A1L96">A1L96</A>;


<P> --B1L180 is sld_signaltap:ReSDMAC|acq_data_in_reg[57]~feeder at LCCOMB_X10_Y4_N6
<P><A NAME="B1L180">B1L180</A> = <A HREF="#A1L96">A1L96</A>;


<P> --MC1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder at LCCOMB_X19_Y11_N26
<P><A NAME="MC1L10">MC1L10</A> = <A HREF="#A1L98">A1L98</A>;


<P> --B1L182 is sld_signaltap:ReSDMAC|acq_data_in_reg[58]~feeder at LCCOMB_X13_Y6_N18
<P><A NAME="B1L182">B1L182</A> = <A HREF="#A1L98">A1L98</A>;


<P> --B1L184 is sld_signaltap:ReSDMAC|acq_data_in_reg[59]~feeder at LCCOMB_X10_Y4_N18
<P><A NAME="B1L184">B1L184</A> = <A HREF="#A1L100">A1L100</A>;


<P> --B1L484 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[59]~feeder at LCCOMB_X12_Y2_N16
<P><A NAME="B1L484">B1L484</A> = <A HREF="#A1L100">A1L100</A>;


<P> --MC1L12 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder at LCCOMB_X1_Y11_N6
<P><A NAME="MC1L12">MC1L12</A> = <A HREF="#A1L100">A1L100</A>;


<P> --B1L186 is sld_signaltap:ReSDMAC|acq_data_in_reg[60]~feeder at LCCOMB_X14_Y6_N16
<P><A NAME="B1L186">B1L186</A> = <A HREF="#A1L102">A1L102</A>;


<P> --B1L486 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[60]~feeder at LCCOMB_X12_Y2_N20
<P><A NAME="B1L486">B1L486</A> = <A HREF="#A1L102">A1L102</A>;


<P> --MC1L14 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~feeder at LCCOMB_X19_Y11_N30
<P><A NAME="MC1L14">MC1L14</A> = <A HREF="#A1L102">A1L102</A>;


<P> --B1L488 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[61]~feeder at LCCOMB_X13_Y2_N16
<P><A NAME="B1L488">B1L488</A> = <A HREF="#PD_PORT[8]">PD_PORT[8]</A>;


<P> --B1L188 is sld_signaltap:ReSDMAC|acq_data_in_reg[61]~feeder at LCCOMB_X25_Y4_N12
<P><A NAME="B1L188">B1L188</A> = <A HREF="#PD_PORT[8]">PD_PORT[8]</A>;


<P> --B1L490 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[62]~feeder at LCCOMB_X13_Y2_N20
<P><A NAME="B1L490">B1L490</A> = <A HREF="#PD_PORT[9]">PD_PORT[9]</A>;


<P> --B1L190 is sld_signaltap:ReSDMAC|acq_data_in_reg[62]~feeder at LCCOMB_X21_Y2_N2
<P><A NAME="B1L190">B1L190</A> = <A HREF="#PD_PORT[9]">PD_PORT[9]</A>;


<P> --B1L467 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[48]~feeder at LCCOMB_X9_Y2_N20
<P><A NAME="B1L467">B1L467</A> = <A HREF="#PD_PORT[10]">PD_PORT[10]</A>;


<P> --B1L168 is sld_signaltap:ReSDMAC|acq_data_in_reg[50]~feeder at LCCOMB_X10_Y2_N10
<P><A NAME="B1L168">B1L168</A> = <A HREF="#PD_PORT[12]">PD_PORT[12]</A>;


<P> --B1L171 is sld_signaltap:ReSDMAC|acq_data_in_reg[52]~feeder at LCCOMB_X13_Y1_N30
<P><A NAME="B1L171">B1L171</A> = <A HREF="#PD_PORT[14]">PD_PORT[14]</A>;


<P> --B1L472 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[52]~feeder at LCCOMB_X15_Y3_N8
<P><A NAME="B1L472">B1L472</A> = <A HREF="#PD_PORT[14]">PD_PORT[14]</A>;


<P> --B1L161 is sld_signaltap:ReSDMAC|acq_data_in_reg[45]~feeder at LCCOMB_X15_Y8_N10
<P><A NAME="B1L161">B1L161</A> = <A HREF="#F1L2">F1L2</A>;


<P> --B1L462 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[45]~feeder at LCCOMB_X15_Y9_N12
<P><A NAME="B1L462">B1L462</A> = <A HREF="#F1L2">F1L2</A>;


<P> --B1L204 is sld_signaltap:ReSDMAC|acq_data_in_reg[69]~feeder at LCCOMB_X20_Y9_N18
<P><A NAME="B1L204">B1L204</A> = <A HREF="#H1L24">H1L24</A>;


<P> --B1L503 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[69]~feeder at LCCOMB_X20_Y9_N12
<P><A NAME="B1L503">B1L503</A> = <A HREF="#H1L24">H1L24</A>;


<P> --B1L211 is sld_signaltap:ReSDMAC|acq_data_in_reg[73]~feeder at LCCOMB_X20_Y11_N14
<P><A NAME="B1L211">B1L211</A> = <A HREF="#A1L130">A1L130</A>;


<P> --B1L510 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[73]~feeder at LCCOMB_X17_Y4_N22
<P><A NAME="B1L510">B1L510</A> = <A HREF="#A1L130">A1L130</A>;


<P> --B1L213 is sld_signaltap:ReSDMAC|acq_data_in_reg[74]~feeder at LCCOMB_X22_Y4_N30
<P><A NAME="B1L213">B1L213</A> = <A HREF="#A1L133">A1L133</A>;


<P> --B1L512 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[74]~feeder at LCCOMB_X22_Y4_N14
<P><A NAME="B1L512">B1L512</A> = <A HREF="#A1L133">A1L133</A>;


<P> --T2L399 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]~feeder at LCCOMB_X15_Y5_N6
<P><A NAME="T2L399">T2L399</A> = AMPP_FUNCTION(<A HREF="#A1L149">A1L149</A>);


<P> --QB1L57 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder at LCCOMB_X25_Y6_N24
<P><A NAME="QB1L57">QB1L57</A> = AMPP_FUNCTION(<A HREF="#A1L149">A1L149</A>);


<P> --SB1L13 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]~feeder at LCCOMB_X24_Y5_N24
<P><A NAME="SB1L13">SB1L13</A> = AMPP_FUNCTION(<A HREF="#QB1L64">QB1L64</A>);


<P> --QB1L71 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder at LCCOMB_X22_Y7_N4
<P><A NAME="QB1L71">QB1L71</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[3]">QB1_irsr_reg[3]</A>);


<P> --QB1L75 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder at LCCOMB_X22_Y7_N26
<P><A NAME="QB1L75">QB1L75</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[6]">QB1_irsr_reg[6]</A>);


<P> --QB1L77 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder at LCCOMB_X22_Y7_N10
<P><A NAME="QB1L77">QB1L77</A> = AMPP_FUNCTION(<A HREF="#QB1_irsr_reg[7]">QB1_irsr_reg[7]</A>);


<P> --SB1L15 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]~feeder at LCCOMB_X24_Y8_N0
<P><A NAME="SB1L15">SB1L15</A> = AMPP_FUNCTION(<A HREF="#QB1L141">QB1L141</A>);


<P> --QB1L119 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder at LCCOMB_X25_Y8_N26
<P><A NAME="QB1L119">QB1L119</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[9]">QB1_jtag_ir_reg[9]</A>);


<P> --QB1L117 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder at LCCOMB_X25_Y8_N30
<P><A NAME="QB1L117">QB1L117</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[8]">QB1_jtag_ir_reg[8]</A>);


<P> --QB1L115 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder at LCCOMB_X25_Y8_N2
<P><A NAME="QB1L115">QB1L115</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[7]">QB1_jtag_ir_reg[7]</A>);


<P> --QB1L113 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder at LCCOMB_X25_Y8_N20
<P><A NAME="QB1L113">QB1L113</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[6]">QB1_jtag_ir_reg[6]</A>);


<P> --QB1L110 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder at LCCOMB_X25_Y8_N0
<P><A NAME="QB1L110">QB1L110</A> = AMPP_FUNCTION(<A HREF="#QB1_jtag_ir_reg[4]">QB1_jtag_ir_reg[4]</A>);


<P> --QB1L90 is sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~feeder at LCCOMB_X20_Y7_N14
<P><A NAME="QB1L90">QB1L90</A> = AMPP_FUNCTION(<A HREF="#QB1L89">QB1L89</A>);


<P> --P1L99 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder at LCCOMB_X18_Y3_N16
<P><A NAME="P1L99">P1L99</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[0]">BB1_safe_q[0]</A>);


<P> --M1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder at LCCOMB_X24_Y9_N22
<P><A NAME="M1L3">M1L3</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[0]">B1_acq_data_in_reg[0]</A>);


<P> --M1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder at LCCOMB_X24_Y9_N24
<P><A NAME="M1L5">M1L5</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[1]">B1_acq_data_in_reg[1]</A>);


<P> --M1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder at LCCOMB_X24_Y10_N22
<P><A NAME="M1L7">M1L7</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[2]">B1_acq_data_in_reg[2]</A>);


<P> --M1L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder at LCCOMB_X24_Y10_N0
<P><A NAME="M1L9">M1L9</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[3]">B1_acq_data_in_reg[3]</A>);


<P> --M1L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder at LCCOMB_X22_Y10_N16
<P><A NAME="M1L11">M1L11</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[4]">B1_acq_data_in_reg[4]</A>);


<P> --M1L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder at LCCOMB_X19_Y10_N28
<P><A NAME="M1L13">M1L13</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[5]">B1_acq_data_in_reg[5]</A>);


<P> --M1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder at LCCOMB_X21_Y10_N14
<P><A NAME="M1L16">M1L16</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[7]">B1_acq_data_in_reg[7]</A>);


<P> --M1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder at LCCOMB_X22_Y10_N0
<P><A NAME="M1L18">M1L18</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[8]">B1_acq_data_in_reg[8]</A>);


<P> --M1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder at LCCOMB_X20_Y10_N30
<P><A NAME="M1L20">M1L20</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[9]">B1_acq_data_in_reg[9]</A>);


<P> --M1L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder at LCCOMB_X22_Y11_N16
<P><A NAME="M1L22">M1L22</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[10]">B1_acq_data_in_reg[10]</A>);


<P> --M1L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder at LCCOMB_X21_Y10_N10
<P><A NAME="M1L24">M1L24</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[11]">B1_acq_data_in_reg[11]</A>);


<P> --M1L26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder at LCCOMB_X22_Y9_N12
<P><A NAME="M1L26">M1L26</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[12]">B1_acq_data_in_reg[12]</A>);


<P> --M1L28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder at LCCOMB_X20_Y9_N20
<P><A NAME="M1L28">M1L28</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[13]">B1_acq_data_in_reg[13]</A>);


<P> --M1L31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder at LCCOMB_X22_Y9_N2
<P><A NAME="M1L31">M1L31</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[15]">B1_acq_data_in_reg[15]</A>);


<P> --M1L33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder at LCCOMB_X10_Y7_N18
<P><A NAME="M1L33">M1L33</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[16]">B1_acq_data_in_reg[16]</A>);


<P> --M1L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder at LCCOMB_X12_Y7_N26
<P><A NAME="M1L35">M1L35</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[17]">B1_acq_data_in_reg[17]</A>);


<P> --M1L37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder at LCCOMB_X10_Y7_N6
<P><A NAME="M1L37">M1L37</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[18]">B1_acq_data_in_reg[18]</A>);


<P> --M1L39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder at LCCOMB_X12_Y7_N2
<P><A NAME="M1L39">M1L39</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[19]">B1_acq_data_in_reg[19]</A>);


<P> --M1L41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder at LCCOMB_X12_Y6_N24
<P><A NAME="M1L41">M1L41</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[20]">B1_acq_data_in_reg[20]</A>);


<P> --M1L43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder at LCCOMB_X12_Y6_N18
<P><A NAME="M1L43">M1L43</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[21]">B1_acq_data_in_reg[21]</A>);


<P> --M1L45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder at LCCOMB_X12_Y5_N26
<P><A NAME="M1L45">M1L45</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[22]">B1_acq_data_in_reg[22]</A>);


<P> --M1L47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder at LCCOMB_X14_Y6_N6
<P><A NAME="M1L47">M1L47</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[23]">B1_acq_data_in_reg[23]</A>);


<P> --M1L49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder at LCCOMB_X10_Y3_N30
<P><A NAME="M1L49">M1L49</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[24]">B1_acq_data_in_reg[24]</A>);


<P> --M1L51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder at LCCOMB_X10_Y3_N14
<P><A NAME="M1L51">M1L51</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[25]">B1_acq_data_in_reg[25]</A>);


<P> --M1L54 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder at LCCOMB_X10_Y4_N20
<P><A NAME="M1L54">M1L54</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[27]">B1_acq_data_in_reg[27]</A>);


<P> --M1L57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder at LCCOMB_X10_Y5_N22
<P><A NAME="M1L57">M1L57</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[29]">B1_acq_data_in_reg[29]</A>);


<P> --M1L59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder at LCCOMB_X10_Y5_N8
<P><A NAME="M1L59">M1L59</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[30]">B1_acq_data_in_reg[30]</A>);


<P> --M1L62 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder at LCCOMB_X6_Y12_N10
<P><A NAME="M1L62">M1L62</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[32]">B1_acq_data_in_reg[32]</A>);


<P> --M1L64 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder at LCCOMB_X10_Y12_N18
<P><A NAME="M1L64">M1L64</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[33]">B1_acq_data_in_reg[33]</A>);


<P> --M1L66 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder at LCCOMB_X10_Y12_N26
<P><A NAME="M1L66">M1L66</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[34]">B1_acq_data_in_reg[34]</A>);


<P> --M1L69 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder at LCCOMB_X12_Y9_N28
<P><A NAME="M1L69">M1L69</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[36]">B1_acq_data_in_reg[36]</A>);


<P> --M1L71 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder at LCCOMB_X12_Y9_N2
<P><A NAME="M1L71">M1L71</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[37]">B1_acq_data_in_reg[37]</A>);


<P> --M1L73 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder at LCCOMB_X14_Y7_N10
<P><A NAME="M1L73">M1L73</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[38]">B1_acq_data_in_reg[38]</A>);


<P> --M1L75 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder at LCCOMB_X14_Y7_N2
<P><A NAME="M1L75">M1L75</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[39]">B1_acq_data_in_reg[39]</A>);


<P> --M1L77 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder at LCCOMB_X15_Y10_N0
<P><A NAME="M1L77">M1L77</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[40]">B1_acq_data_in_reg[40]</A>);


<P> --M1L80 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder at LCCOMB_X14_Y10_N24
<P><A NAME="M1L80">M1L80</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[42]">B1_acq_data_in_reg[42]</A>);


<P> --M1L82 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder at LCCOMB_X14_Y10_N0
<P><A NAME="M1L82">M1L82</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[43]">B1_acq_data_in_reg[43]</A>);


<P> --M1L84 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder at LCCOMB_X22_Y8_N12
<P><A NAME="M1L84">M1L84</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[44]">B1_acq_data_in_reg[44]</A>);


<P> --M1L86 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder at LCCOMB_X15_Y8_N26
<P><A NAME="M1L86">M1L86</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[45]">B1_acq_data_in_reg[45]</A>);


<P> --M1L88 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder at LCCOMB_X20_Y9_N14
<P><A NAME="M1L88">M1L88</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[46]">B1_acq_data_in_reg[46]</A>);


<P> --M1L90 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder at LCCOMB_X15_Y8_N12
<P><A NAME="M1L90">M1L90</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[47]">B1_acq_data_in_reg[47]</A>);


<P> --M1L93 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder at LCCOMB_X7_Y2_N22
<P><A NAME="M1L93">M1L93</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[49]">B1_acq_data_in_reg[49]</A>);


<P> --M1L95 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder at LCCOMB_X10_Y2_N16
<P><A NAME="M1L95">M1L95</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[50]">B1_acq_data_in_reg[50]</A>);


<P> --M1L97 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder at LCCOMB_X10_Y2_N24
<P><A NAME="M1L97">M1L97</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[51]">B1_acq_data_in_reg[51]</A>);


<P> --M1L99 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder at LCCOMB_X12_Y1_N6
<P><A NAME="M1L99">M1L99</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[52]">B1_acq_data_in_reg[52]</A>);


<P> --M1L101 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder at LCCOMB_X10_Y1_N24
<P><A NAME="M1L101">M1L101</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[53]">B1_acq_data_in_reg[53]</A>);


<P> --M1L103 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder at LCCOMB_X10_Y1_N20
<P><A NAME="M1L103">M1L103</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[54]">B1_acq_data_in_reg[54]</A>);


<P> --M1L106 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder at LCCOMB_X13_Y6_N30
<P><A NAME="M1L106">M1L106</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[56]">B1_acq_data_in_reg[56]</A>);


<P> --M1L108 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder at LCCOMB_X10_Y4_N28
<P><A NAME="M1L108">M1L108</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[57]">B1_acq_data_in_reg[57]</A>);


<P> --M1L110 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder at LCCOMB_X13_Y6_N12
<P><A NAME="M1L110">M1L110</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[58]">B1_acq_data_in_reg[58]</A>);


<P> --M1L112 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder at LCCOMB_X10_Y4_N8
<P><A NAME="M1L112">M1L112</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[59]">B1_acq_data_in_reg[59]</A>);


<P> --M1L115 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder at LCCOMB_X25_Y4_N6
<P><A NAME="M1L115">M1L115</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[61]">B1_acq_data_in_reg[61]</A>);


<P> --M1L117 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder at LCCOMB_X25_Y4_N26
<P><A NAME="M1L117">M1L117</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[62]">B1_acq_data_in_reg[62]</A>);


<P> --M1L119 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder at LCCOMB_X15_Y10_N2
<P><A NAME="M1L119">M1L119</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[63]">B1_acq_data_in_reg[63]</A>);


<P> --M1L122 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder at LCCOMB_X14_Y5_N0
<P><A NAME="M1L122">M1L122</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[65]">B1_acq_data_in_reg[65]</A>);


<P> --M1L124 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]~feeder at LCCOMB_X15_Y6_N18
<P><A NAME="M1L124">M1L124</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[66]">B1_acq_data_in_reg[66]</A>);


<P> --M1L126 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][67]~feeder at LCCOMB_X24_Y3_N6
<P><A NAME="M1L126">M1L126</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[67]">B1_acq_data_in_reg[67]</A>);


<P> --M1L128 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68]~feeder at LCCOMB_X24_Y4_N22
<P><A NAME="M1L128">M1L128</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[68]">B1_acq_data_in_reg[68]</A>);


<P> --M1L130 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder at LCCOMB_X21_Y9_N4
<P><A NAME="M1L130">M1L130</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[69]">B1_acq_data_in_reg[69]</A>);


<P> --M1L134 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder at LCCOMB_X22_Y4_N16
<P><A NAME="M1L134">M1L134</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[72]">B1_acq_data_in_reg[72]</A>);


<P> --M1L136 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]~feeder at LCCOMB_X21_Y11_N14
<P><A NAME="M1L136">M1L136</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[73]">B1_acq_data_in_reg[73]</A>);


<P> --M1L138 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][74]~feeder at LCCOMB_X22_Y4_N18
<P><A NAME="M1L138">M1L138</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[74]">B1_acq_data_in_reg[74]</A>);


<P> --M1L140 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75]~feeder at LCCOMB_X14_Y6_N0
<P><A NAME="M1L140">M1L140</A> = AMPP_FUNCTION(<A HREF="#B1_acq_data_in_reg[75]">B1_acq_data_in_reg[75]</A>);


<P> --NB39L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~feeder at LCCOMB_X13_Y12_N20
<P><A NAME="NB39L2">NB39L2</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A>);


<P> --M1L611 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run~feeder at LCCOMB_X19_Y7_N6
<P><A NAME="M1L611">M1L611</A> = AMPP_FUNCTION(<A HREF="#M1L606">M1L606</A>);


<P> --T4L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]~feeder at LCCOMB_X20_Y6_N2
<P><A NAME="T4L3">T4L3</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[1]">T4_dffs[1]</A>);


<P> --T1L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]~feeder at LCCOMB_X17_Y7_N14
<P><A NAME="T1L9">T1L9</A> = AMPP_FUNCTION(<A HREF="#T3_dffs[0]">T3_dffs[0]</A>);


<P> --M1L625 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff~feeder at LCCOMB_X19_Y7_N24
<P><A NAME="M1L625">M1L625</A> = AMPP_FUNCTION(<A HREF="#M1L624">M1L624</A>);


<P> --T4L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]~feeder at LCCOMB_X20_Y6_N8
<P><A NAME="T4L5">T4L5</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[2]">T4_dffs[2]</A>);


<P> --T4L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]~feeder at LCCOMB_X20_Y6_N26
<P><A NAME="T4L8">T4L8</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[4]">T4_dffs[4]</A>);


<P> --T4L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]~feeder at LCCOMB_X20_Y6_N18
<P><A NAME="T4L10">T4L10</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[5]">T4_dffs[5]</A>);


<P> --T4L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]~feeder at LCCOMB_X20_Y6_N30
<P><A NAME="T4L12">T4L12</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[6]">T4_dffs[6]</A>);


<P> --T4L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]~feeder at LCCOMB_X20_Y6_N22
<P><A NAME="T4L15">T4L15</A> = AMPP_FUNCTION(<A HREF="#T4_dffs[8]">T4_dffs[8]</A>);


<P> --U1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]~feeder at LCCOMB_X17_Y5_N14
<P><A NAME="U1L20">U1L20</A> = AMPP_FUNCTION(<A HREF="#U1L172">U1L172</A>);


<P> --U1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~feeder at LCCOMB_X19_Y5_N22
<P><A NAME="U1L6">U1L6</A> = AMPP_FUNCTION(<A HREF="#U1L172">U1L172</A>);


<P> --U1L126 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder at LCCOMB_X19_Y5_N2
<P><A NAME="U1L126">U1L126</A> = AMPP_FUNCTION(<A HREF="#U1L172">U1L172</A>);


<P> --T2L77 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]~feeder at LCCOMB_X14_Y9_N4
<P><A NAME="T2L77">T2L77</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[42]">T2_dffs[42]</A>);


<P> --T2L79 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]~feeder at LCCOMB_X13_Y8_N10
<P><A NAME="T2L79">T2L79</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[43]">T2_dffs[43]</A>);


<P> --T2L81 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]~feeder at LCCOMB_X13_Y8_N12
<P><A NAME="T2L81">T2L81</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[44]">T2_dffs[44]</A>);


<P> --T2L72 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]~feeder at LCCOMB_X18_Y9_N12
<P><A NAME="T2L72">T2L72</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[39]">T2_dffs[39]</A>);


<P> --T2L74 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]~feeder at LCCOMB_X14_Y9_N10
<P><A NAME="T2L74">T2L74</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[40]">T2_dffs[40]</A>);


<P> --T2L70 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]~feeder at LCCOMB_X18_Y9_N22
<P><A NAME="T2L70">T2L70</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[38]">T2_dffs[38]</A>);


<P> --T2L63 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]~feeder at LCCOMB_X19_Y10_N14
<P><A NAME="T2L63">T2L63</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[33]">T2_dffs[33]</A>);


<P> --T2L66 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]~feeder at LCCOMB_X18_Y9_N8
<P><A NAME="T2L66">T2L66</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[35]">T2_dffs[35]</A>);


<P> --T2L57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]~feeder at LCCOMB_X20_Y10_N10
<P><A NAME="T2L57">T2L57</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[30]">T2_dffs[30]</A>);


<P> --T2L59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]~feeder at LCCOMB_X20_Y10_N6
<P><A NAME="T2L59">T2L59</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[31]">T2_dffs[31]</A>);


<P> --T2L61 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]~feeder at LCCOMB_X20_Y10_N18
<P><A NAME="T2L61">T2L61</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[32]">T2_dffs[32]</A>);


<P> --T2L51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]~feeder at LCCOMB_X19_Y10_N2
<P><A NAME="T2L51">T2L51</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[27]">T2_dffs[27]</A>);


<P> --T2L53 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]~feeder at LCCOMB_X20_Y10_N22
<P><A NAME="T2L53">T2L53</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[28]">T2_dffs[28]</A>);


<P> --T2L55 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]~feeder at LCCOMB_X20_Y10_N0
<P><A NAME="T2L55">T2L55</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[29]">T2_dffs[29]</A>);


<P> --T2L45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]~feeder at LCCOMB_X18_Y10_N10
<P><A NAME="T2L45">T2L45</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[24]">T2_dffs[24]</A>);


<P> --T2L47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]~feeder at LCCOMB_X18_Y10_N6
<P><A NAME="T2L47">T2L47</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[25]">T2_dffs[25]</A>);


<P> --T2L49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]~feeder at LCCOMB_X18_Y10_N26
<P><A NAME="T2L49">T2L49</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[26]">T2_dffs[26]</A>);


<P> --T2L39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]~feeder at LCCOMB_X19_Y10_N16
<P><A NAME="T2L39">T2L39</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[21]">T2_dffs[21]</A>);


<P> --T2L41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]~feeder at LCCOMB_X18_Y10_N14
<P><A NAME="T2L41">T2L41</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[22]">T2_dffs[22]</A>);


<P> --T2L43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]~feeder at LCCOMB_X18_Y10_N30
<P><A NAME="T2L43">T2L43</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[23]">T2_dffs[23]</A>);


<P> --T2L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]~feeder at LCCOMB_X19_Y9_N2
<P><A NAME="T2L35">T2L35</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[18]">T2_dffs[18]</A>);


<P> --T2L29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]~feeder at LCCOMB_X18_Y9_N30
<P><A NAME="T2L29">T2L29</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[15]">T2_dffs[15]</A>);


<P> --T2L31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]~feeder at LCCOMB_X19_Y9_N22
<P><A NAME="T2L31">T2L31</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[16]">T2_dffs[16]</A>);


<P> --T2L33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]~feeder at LCCOMB_X19_Y9_N6
<P><A NAME="T2L33">T2L33</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[17]">T2_dffs[17]</A>);


<P> --T2L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]~feeder at LCCOMB_X17_Y9_N12
<P><A NAME="T2L23">T2L23</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[12]">T2_dffs[12]</A>);


<P> --T2L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]~feeder at LCCOMB_X17_Y9_N18
<P><A NAME="T2L25">T2L25</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[13]">T2_dffs[13]</A>);


<P> --T2L27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]~feeder at LCCOMB_X17_Y9_N6
<P><A NAME="T2L27">T2L27</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[14]">T2_dffs[14]</A>);


<P> --T2L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]~feeder at LCCOMB_X17_Y9_N28
<P><A NAME="T2L21">T2L21</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[11]">T2_dffs[11]</A>);


<P> --T2L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]~feeder at LCCOMB_X17_Y10_N2
<P><A NAME="T2L13">T2L13</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[6]">T2_dffs[6]</A>);


<P> --T2L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]~feeder at LCCOMB_X17_Y9_N0
<P><A NAME="T2L15">T2L15</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[7]">T2_dffs[7]</A>);


<P> --T2L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]~feeder at LCCOMB_X17_Y9_N10
<P><A NAME="T2L17">T2L17</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[8]">T2_dffs[8]</A>);


<P> --T2L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]~feeder at LCCOMB_X17_Y10_N12
<P><A NAME="T2L7">T2L7</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[3]">T2_dffs[3]</A>);


<P> --T2L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]~feeder at LCCOMB_X17_Y10_N26
<P><A NAME="T2L9">T2L9</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[4]">T2_dffs[4]</A>);


<P> --T2L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]~feeder at LCCOMB_X17_Y10_N30
<P><A NAME="T2L11">T2L11</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[5]">T2_dffs[5]</A>);


<P> --T2L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]~feeder at LCCOMB_X17_Y10_N16
<P><A NAME="T2L3">T2L3</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[1]">T2_dffs[1]</A>);


<P> --T2L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]~feeder at LCCOMB_X17_Y10_N10
<P><A NAME="T2L5">T2L5</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[2]">T2_dffs[2]</A>);


<P> --T2L393 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]~feeder at LCCOMB_X21_Y4_N6
<P><A NAME="T2L393">T2L393</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[231]">T2_dffs[231]</A>);


<P> --T2L395 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]~feeder at LCCOMB_X15_Y5_N16
<P><A NAME="T2L395">T2L395</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[232]">T2_dffs[232]</A>);


<P> --T2L397 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]~feeder at LCCOMB_X15_Y5_N28
<P><A NAME="T2L397">T2L397</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[233]">T2_dffs[233]</A>);


<P> --T2L387 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]~feeder at LCCOMB_X21_Y4_N28
<P><A NAME="T2L387">T2L387</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[228]">T2_dffs[228]</A>);


<P> --T2L389 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]~feeder at LCCOMB_X21_Y4_N30
<P><A NAME="T2L389">T2L389</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[229]">T2_dffs[229]</A>);


<P> --T2L391 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229]~feeder at LCCOMB_X21_Y4_N10
<P><A NAME="T2L391">T2L391</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[230]">T2_dffs[230]</A>);


<P> --T2L381 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224]~feeder at LCCOMB_X21_Y4_N12
<P><A NAME="T2L381">T2L381</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[225]">T2_dffs[225]</A>);


<P> --T2L383 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]~feeder at LCCOMB_X21_Y4_N18
<P><A NAME="T2L383">T2L383</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[226]">T2_dffs[226]</A>);


<P> --T2L385 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]~feeder at LCCOMB_X21_Y4_N26
<P><A NAME="T2L385">T2L385</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[227]">T2_dffs[227]</A>);


<P> --T2L375 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]~feeder at LCCOMB_X17_Y4_N30
<P><A NAME="T2L375">T2L375</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[222]">T2_dffs[222]</A>);


<P> --T2L377 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]~feeder at LCCOMB_X21_Y4_N20
<P><A NAME="T2L377">T2L377</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[223]">T2_dffs[223]</A>);


<P> --T2L379 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223]~feeder at LCCOMB_X21_Y4_N0
<P><A NAME="T2L379">T2L379</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[224]">T2_dffs[224]</A>);


<P> --T2L369 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]~feeder at LCCOMB_X17_Y4_N8
<P><A NAME="T2L369">T2L369</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[219]">T2_dffs[219]</A>);


<P> --T2L371 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]~feeder at LCCOMB_X17_Y4_N28
<P><A NAME="T2L371">T2L371</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[220]">T2_dffs[220]</A>);


<P> --T2L373 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]~feeder at LCCOMB_X17_Y4_N10
<P><A NAME="T2L373">T2L373</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[221]">T2_dffs[221]</A>);


<P> --T2L365 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]~feeder at LCCOMB_X17_Y4_N20
<P><A NAME="T2L365">T2L365</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[217]">T2_dffs[217]</A>);


<P> --T2L367 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]~feeder at LCCOMB_X17_Y4_N6
<P><A NAME="T2L367">T2L367</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[218]">T2_dffs[218]</A>);


<P> --T2L359 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]~feeder at LCCOMB_X15_Y5_N22
<P><A NAME="T2L359">T2L359</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[213]">T2_dffs[213]</A>);


<P> --T2L361 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]~feeder at LCCOMB_X17_Y4_N0
<P><A NAME="T2L361">T2L361</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[214]">T2_dffs[214]</A>);


<P> --T2L355 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]~feeder at LCCOMB_X15_Y5_N2
<P><A NAME="T2L355">T2L355</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[211]">T2_dffs[211]</A>);


<P> --T2L357 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]~feeder at LCCOMB_X15_Y5_N18
<P><A NAME="T2L357">T2L357</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[212]">T2_dffs[212]</A>);


<P> --T2L348 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]~feeder at LCCOMB_X15_Y4_N4
<P><A NAME="T2L348">T2L348</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[207]">T2_dffs[207]</A>);


<P> --T2L350 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]~feeder at LCCOMB_X15_Y5_N10
<P><A NAME="T2L350">T2L350</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[208]">T2_dffs[208]</A>);


<P> --T2L352 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]~feeder at LCCOMB_X15_Y5_N14
<P><A NAME="T2L352">T2L352</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[209]">T2_dffs[209]</A>);


<P> --T2L346 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]~feeder at LCCOMB_X14_Y4_N8
<P><A NAME="T2L346">T2L346</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[206]">T2_dffs[206]</A>);


<P> --T2L340 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]~feeder at LCCOMB_X14_Y4_N12
<P><A NAME="T2L340">T2L340</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[202]">T2_dffs[202]</A>);


<P> --T2L342 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]~feeder at LCCOMB_X14_Y4_N18
<P><A NAME="T2L342">T2L342</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[203]">T2_dffs[203]</A>);


<P> --T2L335 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]~feeder at LCCOMB_X13_Y4_N14
<P><A NAME="T2L335">T2L335</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[199]">T2_dffs[199]</A>);


<P> --T2L337 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]~feeder at LCCOMB_X13_Y4_N0
<P><A NAME="T2L337">T2L337</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[200]">T2_dffs[200]</A>);


<P> --T2L332 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]~feeder at LCCOMB_X13_Y4_N16
<P><A NAME="T2L332">T2L332</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[197]">T2_dffs[197]</A>);


<P> --T2L326 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]~feeder at LCCOMB_X13_Y4_N24
<P><A NAME="T2L326">T2L326</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[193]">T2_dffs[193]</A>);


<P> --T2L328 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]~feeder at LCCOMB_X13_Y4_N30
<P><A NAME="T2L328">T2L328</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[194]">T2_dffs[194]</A>);


<P> --T2L320 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]~feeder at LCCOMB_X13_Y2_N12
<P><A NAME="T2L320">T2L320</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[189]">T2_dffs[189]</A>);


<P> --T2L322 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]~feeder at LCCOMB_X13_Y2_N28
<P><A NAME="T2L322">T2L322</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[190]">T2_dffs[190]</A>);


<P> --T2L318 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]~feeder at LCCOMB_X13_Y2_N26
<P><A NAME="T2L318">T2L318</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[188]">T2_dffs[188]</A>);


<P> --T2L314 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]~feeder at LCCOMB_X13_Y2_N4
<P><A NAME="T2L314">T2L314</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[185]">T2_dffs[185]</A>);


<P> --T2L307 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]~feeder at LCCOMB_X12_Y2_N18
<P><A NAME="T2L307">T2L307</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[180]">T2_dffs[180]</A>);


<P> --T2L309 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]~feeder at LCCOMB_X12_Y2_N30
<P><A NAME="T2L309">T2L309</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[181]">T2_dffs[181]</A>);


<P> --T2L303 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]~feeder at LCCOMB_X12_Y2_N24
<P><A NAME="T2L303">T2L303</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[178]">T2_dffs[178]</A>);


<P> --T2L305 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]~feeder at LCCOMB_X12_Y2_N14
<P><A NAME="T2L305">T2L305</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[179]">T2_dffs[179]</A>);


<P> --T2L299 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]~feeder at LCCOMB_X14_Y4_N16
<P><A NAME="T2L299">T2L299</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[175]">T2_dffs[175]</A>);


<P> --T2L294 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]~feeder at LCCOMB_X14_Y3_N4
<P><A NAME="T2L294">T2L294</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[172]">T2_dffs[172]</A>);


<P> --T2L296 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]~feeder at LCCOMB_X14_Y3_N30
<P><A NAME="T2L296">T2L296</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[173]">T2_dffs[173]</A>);


<P> --T2L285 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]~feeder at LCCOMB_X15_Y3_N18
<P><A NAME="T2L285">T2L285</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[165]">T2_dffs[165]</A>);


<P> --T2L288 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]~feeder at LCCOMB_X14_Y3_N20
<P><A NAME="T2L288">T2L288</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[167]">T2_dffs[167]</A>);


<P> --T2L279 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]~feeder at LCCOMB_X15_Y3_N24
<P><A NAME="T2L279">T2L279</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[162]">T2_dffs[162]</A>);


<P> --T2L281 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]~feeder at LCCOMB_X15_Y3_N0
<P><A NAME="T2L281">T2L281</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[163]">T2_dffs[163]</A>);


<P> --T2L283 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]~feeder at LCCOMB_X15_Y3_N26
<P><A NAME="T2L283">T2L283</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[164]">T2_dffs[164]</A>);


<P> --T2L276 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]~feeder at LCCOMB_X15_Y3_N20
<P><A NAME="T2L276">T2L276</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[160]">T2_dffs[160]</A>);


<P> --T2L270 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]~feeder at LCCOMB_X8_Y2_N22
<P><A NAME="T2L270">T2L270</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[156]">T2_dffs[156]</A>);


<P> --T2L272 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]~feeder at LCCOMB_X15_Y3_N16
<P><A NAME="T2L272">T2L272</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[157]">T2_dffs[157]</A>);


<P> --T2L264 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]~feeder at LCCOMB_X8_Y2_N0
<P><A NAME="T2L264">T2L264</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[153]">T2_dffs[153]</A>);


<P> --T2L266 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]~feeder at LCCOMB_X8_Y2_N28
<P><A NAME="T2L266">T2L266</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[154]">T2_dffs[154]</A>);


<P> --T2L268 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]~feeder at LCCOMB_X8_Y2_N26
<P><A NAME="T2L268">T2L268</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[155]">T2_dffs[155]</A>);


<P> --T2L260 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]~feeder at LCCOMB_X8_Y2_N4
<P><A NAME="T2L260">T2L260</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[151]">T2_dffs[151]</A>);


<P> --T2L262 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]~feeder at LCCOMB_X8_Y2_N6
<P><A NAME="T2L262">T2L262</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[152]">T2_dffs[152]</A>);


<P> --T2L253 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]~feeder at LCCOMB_X9_Y2_N24
<P><A NAME="T2L253">T2L253</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[147]">T2_dffs[147]</A>);


<P> --T2L255 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]~feeder at LCCOMB_X8_Y2_N18
<P><A NAME="T2L255">T2L255</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[148]">T2_dffs[148]</A>);


<P> --T2L257 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]~feeder at LCCOMB_X8_Y2_N12
<P><A NAME="T2L257">T2L257</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[149]">T2_dffs[149]</A>);


<P> --T2L247 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]~feeder at LCCOMB_X9_Y2_N22
<P><A NAME="T2L247">T2L247</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[144]">T2_dffs[144]</A>);


<P> --T2L249 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]~feeder at LCCOMB_X9_Y2_N30
<P><A NAME="T2L249">T2L249</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[145]">T2_dffs[145]</A>);


<P> --T2L251 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]~feeder at LCCOMB_X9_Y2_N10
<P><A NAME="T2L251">T2L251</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[146]">T2_dffs[146]</A>);


<P> --T2L241 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]~feeder at LCCOMB_X14_Y9_N12
<P><A NAME="T2L241">T2L241</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[141]">T2_dffs[141]</A>);


<P> --T2L243 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]~feeder at LCCOMB_X9_Y2_N12
<P><A NAME="T2L243">T2L243</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[142]">T2_dffs[142]</A>);


<P> --T2L245 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]~feeder at LCCOMB_X9_Y2_N28
<P><A NAME="T2L245">T2L245</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[143]">T2_dffs[143]</A>);


<P> --T2L239 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]~feeder at LCCOMB_X14_Y9_N16
<P><A NAME="T2L239">T2L239</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[140]">T2_dffs[140]</A>);


<P> --T2L233 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]~feeder at LCCOMB_X14_Y9_N6
<P><A NAME="T2L233">T2L233</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[136]">T2_dffs[136]</A>);


<P> --T2L235 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]~feeder at LCCOMB_X14_Y9_N18
<P><A NAME="T2L235">T2L235</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[137]">T2_dffs[137]</A>);


<P> --T2L226 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]~feeder at LCCOMB_X15_Y9_N18
<P><A NAME="T2L226">T2L226</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[132]">T2_dffs[132]</A>);


<P> --T2L228 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]~feeder at LCCOMB_X15_Y9_N0
<P><A NAME="T2L228">T2L228</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[133]">T2_dffs[133]</A>);


<P> --T2L230 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]~feeder at LCCOMB_X15_Y9_N20
<P><A NAME="T2L230">T2L230</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[134]">T2_dffs[134]</A>);


<P> --T2L221 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]~feeder at LCCOMB_X13_Y12_N28
<P><A NAME="T2L221">T2L221</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[129]">T2_dffs[129]</A>);


<P> --T2L224 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]~feeder at LCCOMB_X15_Y9_N14
<P><A NAME="T2L224">T2L224</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[131]">T2_dffs[131]</A>);


<P> --T2L217 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]~feeder at LCCOMB_X14_Y12_N28
<P><A NAME="T2L217">T2L217</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[127]">T2_dffs[127]</A>);


<P> --T2L219 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]~feeder at LCCOMB_X13_Y12_N26
<P><A NAME="T2L219">T2L219</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[128]">T2_dffs[128]</A>);


<P> --T2L213 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]~feeder at LCCOMB_X14_Y12_N8
<P><A NAME="T2L213">T2L213</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[124]">T2_dffs[124]</A>);


<P> --T2L207 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]~feeder at LCCOMB_X14_Y12_N4
<P><A NAME="T2L207">T2L207</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[120]">T2_dffs[120]</A>);


<P> --T2L209 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]~feeder at LCCOMB_X14_Y12_N24
<P><A NAME="T2L209">T2L209</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[121]">T2_dffs[121]</A>);


<P> --T2L200 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]~feeder at LCCOMB_X14_Y12_N26
<P><A NAME="T2L200">T2L200</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[115]">T2_dffs[115]</A>);


<P> --T2L202 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]~feeder at LCCOMB_X14_Y12_N30
<P><A NAME="T2L202">T2L202</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[116]">T2_dffs[116]</A>);


<P> --T2L193 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]~feeder at LCCOMB_X12_Y12_N2
<P><A NAME="T2L193">T2L193</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[111]">T2_dffs[111]</A>);


<P> --T2L195 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]~feeder at LCCOMB_X12_Y12_N26
<P><A NAME="T2L195">T2L195</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[112]">T2_dffs[112]</A>);


<P> --T2L197 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]~feeder at LCCOMB_X12_Y12_N6
<P><A NAME="T2L197">T2L197</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[113]">T2_dffs[113]</A>);


<P> --T2L187 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]~feeder at LCCOMB_X9_Y12_N0
<P><A NAME="T2L187">T2L187</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[108]">T2_dffs[108]</A>);


<P> --T2L189 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]~feeder at LCCOMB_X12_Y12_N20
<P><A NAME="T2L189">T2L189</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[109]">T2_dffs[109]</A>);


<P> --T2L191 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]~feeder at LCCOMB_X12_Y12_N10
<P><A NAME="T2L191">T2L191</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[110]">T2_dffs[110]</A>);


<P> --T2L181 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]~feeder at LCCOMB_X9_Y12_N20
<P><A NAME="T2L181">T2L181</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[105]">T2_dffs[105]</A>);


<P> --T2L183 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]~feeder at LCCOMB_X9_Y12_N12
<P><A NAME="T2L183">T2L183</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[106]">T2_dffs[106]</A>);


<P> --T2L185 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]~feeder at LCCOMB_X9_Y12_N16
<P><A NAME="T2L185">T2L185</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[107]">T2_dffs[107]</A>);


<P> --T2L176 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]~feeder at LCCOMB_X8_Y12_N2
<P><A NAME="T2L176">T2L176</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[102]">T2_dffs[102]</A>);


<P> --T2L178 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]~feeder at LCCOMB_X9_Y12_N30
<P><A NAME="T2L178">T2L178</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[103]">T2_dffs[103]</A>);


<P> --T2L170 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]~feeder at LCCOMB_X8_Y12_N16
<P><A NAME="T2L170">T2L170</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[99]">T2_dffs[99]</A>);


<P> --T2L172 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]~feeder at LCCOMB_X8_Y12_N8
<P><A NAME="T2L172">T2L172</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[100]">T2_dffs[100]</A>);


<P> --T2L174 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]~feeder at LCCOMB_X8_Y12_N10
<P><A NAME="T2L174">T2L174</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[101]">T2_dffs[101]</A>);


<P> --T2L167 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]~feeder at LCCOMB_X8_Y12_N14
<P><A NAME="T2L167">T2L167</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[97]">T2_dffs[97]</A>);


<P> --T2L164 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]~feeder at LCCOMB_X7_Y12_N20
<P><A NAME="T2L164">T2L164</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[95]">T2_dffs[95]</A>);


<P> --T2L157 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]~feeder at LCCOMB_X7_Y12_N26
<P><A NAME="T2L157">T2L157</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[90]">T2_dffs[90]</A>);


<P> --T2L159 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]~feeder at LCCOMB_X7_Y12_N28
<P><A NAME="T2L159">T2L159</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[91]">T2_dffs[91]</A>);


<P> --T2L155 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]~feeder at LCCOMB_X7_Y12_N4
<P><A NAME="T2L155">T2L155</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[89]">T2_dffs[89]</A>);


<P> --T2L149 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]~feeder at LCCOMB_X9_Y12_N4
<P><A NAME="T2L149">T2L149</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[85]">T2_dffs[85]</A>);


<P> --T2L151 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]~feeder at LCCOMB_X9_Y12_N6
<P><A NAME="T2L151">T2L151</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[86]">T2_dffs[86]</A>);


<P> --T2L145 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]~feeder at LCCOMB_X9_Y4_N14
<P><A NAME="T2L145">T2L145</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[82]">T2_dffs[82]</A>);


<P> --T2L139 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]~feeder at LCCOMB_X8_Y4_N4
<P><A NAME="T2L139">T2L139</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[78]">T2_dffs[78]</A>);


<P> --T2L142 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]~feeder at LCCOMB_X9_Y4_N12
<P><A NAME="T2L142">T2L142</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[80]">T2_dffs[80]</A>);


<P> --T2L133 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]~feeder at LCCOMB_X7_Y5_N22
<P><A NAME="T2L133">T2L133</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[75]">T2_dffs[75]</A>);


<P> --T2L135 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]~feeder at LCCOMB_X7_Y5_N2
<P><A NAME="T2L135">T2L135</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[76]">T2_dffs[76]</A>);


<P> --T2L137 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]~feeder at LCCOMB_X7_Y5_N0
<P><A NAME="T2L137">T2L137</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[77]">T2_dffs[77]</A>);


<P> --T2L127 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]~feeder at LCCOMB_X7_Y5_N26
<P><A NAME="T2L127">T2L127</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[72]">T2_dffs[72]</A>);


<P> --T2L129 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]~feeder at LCCOMB_X7_Y5_N24
<P><A NAME="T2L129">T2L129</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[73]">T2_dffs[73]</A>);


<P> --T2L131 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]~feeder at LCCOMB_X7_Y5_N30
<P><A NAME="T2L131">T2L131</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[74]">T2_dffs[74]</A>);


<P> --T2L121 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]~feeder at LCCOMB_X13_Y5_N12
<P><A NAME="T2L121">T2L121</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[69]">T2_dffs[69]</A>);


<P> --T2L123 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]~feeder at LCCOMB_X7_Y5_N12
<P><A NAME="T2L123">T2L123</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[70]">T2_dffs[70]</A>);


<P> --T2L125 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]~feeder at LCCOMB_X7_Y5_N28
<P><A NAME="T2L125">T2L125</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[71]">T2_dffs[71]</A>);


<P> --T2L115 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]~feeder at LCCOMB_X13_Y5_N14
<P><A NAME="T2L115">T2L115</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[66]">T2_dffs[66]</A>);


<P> --T2L117 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]~feeder at LCCOMB_X13_Y5_N8
<P><A NAME="T2L117">T2L117</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[67]">T2_dffs[67]</A>);


<P> --T2L119 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]~feeder at LCCOMB_X13_Y5_N6
<P><A NAME="T2L119">T2L119</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[68]">T2_dffs[68]</A>);


<P> --T2L112 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]~feeder at LCCOMB_X13_Y5_N0
<P><A NAME="T2L112">T2L112</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[64]">T2_dffs[64]</A>);


<P> --T2L105 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]~feeder at LCCOMB_X12_Y5_N24
<P><A NAME="T2L105">T2L105</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[60]">T2_dffs[60]</A>);


<P> --T2L107 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]~feeder at LCCOMB_X13_Y5_N30
<P><A NAME="T2L107">T2L107</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[61]">T2_dffs[61]</A>);


<P> --T2L109 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]~feeder at LCCOMB_X13_Y5_N10
<P><A NAME="T2L109">T2L109</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[62]">T2_dffs[62]</A>);


<P> --T2L103 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]~feeder at LCCOMB_X9_Y5_N14
<P><A NAME="T2L103">T2L103</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[59]">T2_dffs[59]</A>);


<P> --T2L99 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]~feeder at LCCOMB_X9_Y5_N16
<P><A NAME="T2L99">T2L99</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[56]">T2_dffs[56]</A>);


<P> --T2L92 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]~feeder at LCCOMB_X13_Y8_N8
<P><A NAME="T2L92">T2L92</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[51]">T2_dffs[51]</A>);


<P> --T2L95 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]~feeder at LCCOMB_X9_Y5_N22
<P><A NAME="T2L95">T2L95</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[53]">T2_dffs[53]</A>);


<P> --T2L89 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]~feeder at LCCOMB_X13_Y8_N24
<P><A NAME="T2L89">T2L89</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[49]">T2_dffs[49]</A>);


<P> --T2L83 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]~feeder at LCCOMB_X13_Y8_N22
<P><A NAME="T2L83">T2L83</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[45]">T2_dffs[45]</A>);


<P> --T2L86 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]~feeder at LCCOMB_X13_Y8_N16
<P><A NAME="T2L86">T2L86</A> = AMPP_FUNCTION(<A HREF="#T2_dffs[47]">T2_dffs[47]</A>);


<P> --T3L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]~feeder at LCCOMB_X17_Y7_N8
<P><A NAME="T3L4">T3L4</A> = AMPP_FUNCTION(<A HREF="#T3_dffs[2]">T3_dffs[2]</A>);


<P> --T1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]~feeder at LCCOMB_X20_Y6_N20
<P><A NAME="T1L3">T1L3</A> = AMPP_FUNCTION(<A HREF="#T1_dffs[1]">T1_dffs[1]</A>);


<P> --P1L41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder at LCCOMB_X19_Y2_N20
<P><A NAME="P1L41">P1L41</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[0]">M1_last_trigger_address_delayed[0]</A>);


<P> --P1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder at LCCOMB_X19_Y2_N18
<P><A NAME="P1L4">P1L4</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[0]">M1_last_trigger_address_delayed[0]</A>);


<P> --U1L128 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder at LCCOMB_X19_Y5_N10
<P><A NAME="U1L128">U1L128</A> = AMPP_FUNCTION(<A HREF="#U1L173">U1L173</A>);


<P> --M1L560 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]~feeder at LCCOMB_X17_Y3_N16
<P><A NAME="M1L560">M1L560</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[4]">U1_\buffer_manager:next_address[4]</A>);


<P> --M1L562 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]~feeder at LCCOMB_X17_Y5_N10
<P><A NAME="M1L562">M1L562</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[5]">U1_\buffer_manager:next_address[5]</A>);


<P> --M1L565 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]~feeder at LCCOMB_X17_Y5_N4
<P><A NAME="M1L565">M1L565</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[7]">U1_\buffer_manager:next_address[7]</A>);


<P> --M1L567 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]~feeder at LCCOMB_X17_Y5_N8
<P><A NAME="M1L567">M1L567</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[8]">U1_\buffer_manager:next_address[8]</A>);


<P> --M1L569 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]~feeder at LCCOMB_X17_Y5_N18
<P><A NAME="M1L569">M1L569</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:next_address[9]">U1_\buffer_manager:next_address[9]</A>);


<P> --T1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]~feeder at LCCOMB_X20_Y6_N12
<P><A NAME="T1L5">T1L5</A> = AMPP_FUNCTION(<A HREF="#T1_dffs[2]">T1_dffs[2]</A>);


<P> --T1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]~feeder at LCCOMB_X20_Y6_N6
<P><A NAME="T1L7">T1L7</A> = AMPP_FUNCTION(<A HREF="#T1_dffs[3]">T1_dffs[3]</A>);


<P> --T3L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]~feeder at LCCOMB_X17_Y7_N28
<P><A NAME="T3L6">T3L6</A> = AMPP_FUNCTION(<A HREF="#T3_dffs[3]">T3_dffs[3]</A>);


<P> --P1L43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder at LCCOMB_X19_Y2_N16
<P><A NAME="P1L43">P1L43</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[1]">M1_last_trigger_address_delayed[1]</A>);


<P> --P1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder at LCCOMB_X19_Y2_N28
<P><A NAME="P1L6">P1L6</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[1]">M1_last_trigger_address_delayed[1]</A>);


<P> --M1L585 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]~feeder at LCCOMB_X20_Y5_N28
<P><A NAME="M1L585">M1L585</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[0]">U1_\buffer_manager:last_trigger_address_var[0]</A>);


<P> --U1L130 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder at LCCOMB_X19_Y5_N16
<P><A NAME="U1L130">U1L130</A> = AMPP_FUNCTION(<A HREF="#U1L174">U1L174</A>);


<P> --U1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]~feeder at LCCOMB_X19_Y6_N6
<P><A NAME="U1L10">U1L10</A> = AMPP_FUNCTION(<A HREF="#U1L175">U1L175</A>);


<P> --U1L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]~feeder at LCCOMB_X19_Y5_N28
<P><A NAME="U1L13">U1L13</A> = AMPP_FUNCTION(<A HREF="#U1L177">U1L177</A>);


<P> --U1L135 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder at LCCOMB_X19_Y5_N20
<P><A NAME="U1L135">U1L135</A> = AMPP_FUNCTION(<A HREF="#U1L178">U1L178</A>);


<P> --U1L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]~feeder at LCCOMB_X19_Y5_N6
<P><A NAME="U1L17">U1L17</A> = AMPP_FUNCTION(<A HREF="#U1L180">U1L180</A>);


<P> --T3L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]~feeder at LCCOMB_X17_Y7_N12
<P><A NAME="T3L8">T3L8</A> = AMPP_FUNCTION(<A HREF="#T3_dffs[4]">T3_dffs[4]</A>);


<P> --P1L45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder at LCCOMB_X19_Y2_N26
<P><A NAME="P1L45">P1L45</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[2]">M1_last_trigger_address_delayed[2]</A>);


<P> --P1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder at LCCOMB_X19_Y2_N12
<P><A NAME="P1L8">P1L8</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[2]">M1_last_trigger_address_delayed[2]</A>);


<P> --M1L587 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]~feeder at LCCOMB_X20_Y2_N30
<P><A NAME="M1L587">M1L587</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[1]">U1_\buffer_manager:last_trigger_address_var[1]</A>);


<P> --T3L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]~feeder at LCCOMB_X17_Y7_N0
<P><A NAME="T3L10">T3L10</A> = AMPP_FUNCTION(<A HREF="#T3_dffs[5]">T3_dffs[5]</A>);


<P> --P1L47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder at LCCOMB_X19_Y2_N14
<P><A NAME="P1L47">P1L47</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[3]">M1_last_trigger_address_delayed[3]</A>);


<P> --P1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder at LCCOMB_X19_Y2_N22
<P><A NAME="P1L10">P1L10</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[3]">M1_last_trigger_address_delayed[3]</A>);


<P> --M1L589 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]~feeder at LCCOMB_X20_Y5_N6
<P><A NAME="M1L589">M1L589</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[2]">U1_\buffer_manager:last_trigger_address_var[2]</A>);


<P> --T3L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]~feeder at LCCOMB_X17_Y7_N2
<P><A NAME="T3L12">T3L12</A> = AMPP_FUNCTION(<A HREF="#T3_dffs[6]">T3_dffs[6]</A>);


<P> --P1L49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder at LCCOMB_X19_Y2_N4
<P><A NAME="P1L49">P1L49</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[4]">M1_last_trigger_address_delayed[4]</A>);


<P> --P1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder at LCCOMB_X19_Y2_N24
<P><A NAME="P1L12">P1L12</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[4]">M1_last_trigger_address_delayed[4]</A>);


<P> --M1L591 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]~feeder at LCCOMB_X19_Y6_N28
<P><A NAME="M1L591">M1L591</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[3]">U1_\buffer_manager:last_trigger_address_var[3]</A>);


<P> --P1L51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder at LCCOMB_X19_Y2_N6
<P><A NAME="P1L51">P1L51</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[5]">M1_last_trigger_address_delayed[5]</A>);


<P> --P1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder at LCCOMB_X19_Y2_N8
<P><A NAME="P1L14">P1L14</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[5]">M1_last_trigger_address_delayed[5]</A>);


<P> --T3L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]~feeder at LCCOMB_X17_Y7_N20
<P><A NAME="T3L15">T3L15</A> = AMPP_FUNCTION(<A HREF="#T3_dffs[8]">T3_dffs[8]</A>);


<P> --P1L53 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder at LCCOMB_X19_Y2_N2
<P><A NAME="P1L53">P1L53</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[6]">M1_last_trigger_address_delayed[6]</A>);


<P> --P1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder at LCCOMB_X19_Y2_N10
<P><A NAME="P1L16">P1L16</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[6]">M1_last_trigger_address_delayed[6]</A>);


<P> --M1L594 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]~feeder at LCCOMB_X21_Y5_N28
<P><A NAME="M1L594">M1L594</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[5]">U1_\buffer_manager:last_trigger_address_var[5]</A>);


<P> --T3L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]~feeder at LCCOMB_X17_Y7_N18
<P><A NAME="T3L17">T3L17</A> = AMPP_FUNCTION(<A HREF="#T3_dffs[9]">T3_dffs[9]</A>);


<P> --P1L55 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder at LCCOMB_X19_Y4_N30
<P><A NAME="P1L55">P1L55</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[7]">M1_last_trigger_address_delayed[7]</A>);


<P> --P1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder at LCCOMB_X19_Y4_N0
<P><A NAME="P1L18">P1L18</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[7]">M1_last_trigger_address_delayed[7]</A>);


<P> --M1L596 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]~feeder at LCCOMB_X21_Y5_N22
<P><A NAME="M1L596">M1L596</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[6]">U1_\buffer_manager:last_trigger_address_var[6]</A>);


<P> --P1L57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder at LCCOMB_X19_Y4_N18
<P><A NAME="P1L57">P1L57</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[8]">M1_last_trigger_address_delayed[8]</A>);


<P> --P1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder at LCCOMB_X19_Y4_N28
<P><A NAME="P1L20">P1L20</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[8]">M1_last_trigger_address_delayed[8]</A>);


<P> --P1L59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder at LCCOMB_X19_Y4_N20
<P><A NAME="P1L59">P1L59</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[9]">M1_last_trigger_address_delayed[9]</A>);


<P> --P1L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder at LCCOMB_X19_Y4_N12
<P><A NAME="P1L22">P1L22</A> = AMPP_FUNCTION(<A HREF="#M1_last_trigger_address_delayed[9]">M1_last_trigger_address_delayed[9]</A>);


<P> --M1L599 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]~feeder at LCCOMB_X20_Y4_N4
<P><A NAME="M1L599">M1L599</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[8]">U1_\buffer_manager:last_trigger_address_var[8]</A>);


<P> --M1L601 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]~feeder at LCCOMB_X20_Y4_N6
<P><A NAME="M1L601">M1L601</A> = AMPP_FUNCTION(<A HREF="#U1_\buffer_manager:last_trigger_address_var[9]">U1_\buffer_manager:last_trigger_address_var[9]</A>);


<P> --P1L63 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder at LCCOMB_X19_Y4_N6
<P><A NAME="P1L63">P1L63</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>);


<P> --P1L26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder at LCCOMB_X19_Y4_N10
<P><A NAME="P1L26">P1L26</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[2]">M1_buffer_write_address_delayed[2]</A>);


<P> --P1L66 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder at LCCOMB_X19_Y4_N4
<P><A NAME="P1L66">P1L66</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>);


<P> --P1L29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder at LCCOMB_X19_Y4_N14
<P><A NAME="P1L29">P1L29</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[4]">M1_buffer_write_address_delayed[4]</A>);


<P> --P1L69 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder at LCCOMB_X19_Y3_N28
<P><A NAME="P1L69">P1L69</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>);


<P> --P1L32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder at LCCOMB_X19_Y3_N12
<P><A NAME="P1L32">P1L32</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[6]">M1_buffer_write_address_delayed[6]</A>);


<P> --P1L72 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder at LCCOMB_X19_Y3_N10
<P><A NAME="P1L72">P1L72</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>);


<P> --P1L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder at LCCOMB_X19_Y3_N4
<P><A NAME="P1L35">P1L35</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[8]">M1_buffer_write_address_delayed[8]</A>);


<P> --P1L74 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder at LCCOMB_X19_Y3_N26
<P><A NAME="P1L74">P1L74</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>);


<P> --P1L37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder at LCCOMB_X19_Y3_N8
<P><A NAME="P1L37">P1L37</A> = AMPP_FUNCTION(<A HREF="#M1_buffer_write_address_delayed[9]">M1_buffer_write_address_delayed[9]</A>);


<P> --M1L412 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder at LCCOMB_X24_Y9_N6
<P><A NAME="M1L412">M1L412</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][0]">M1_acq_data_in_pipe_reg[2][0]</A>);


<P> --M1L414 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder at LCCOMB_X24_Y9_N8
<P><A NAME="M1L414">M1L414</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][1]">M1_acq_data_in_pipe_reg[2][1]</A>);


<P> --M1L279 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder at LCCOMB_X24_Y9_N12
<P><A NAME="M1L279">M1L279</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][0]">M1_acq_data_in_pipe_reg[1][0]</A>);


<P> --M1L416 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder at LCCOMB_X24_Y10_N8
<P><A NAME="M1L416">M1L416</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][2]">M1_acq_data_in_pipe_reg[2][2]</A>);


<P> --M1L281 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder at LCCOMB_X24_Y9_N28
<P><A NAME="M1L281">M1L281</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][1]">M1_acq_data_in_pipe_reg[1][1]</A>);


<P> --M1L145 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder at LCCOMB_X24_Y9_N26
<P><A NAME="M1L145">M1L145</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][0]">M1_acq_data_in_pipe_reg[0][0]</A>);


<P> --M1L418 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder at LCCOMB_X24_Y10_N28
<P><A NAME="M1L418">M1L418</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][3]">M1_acq_data_in_pipe_reg[2][3]</A>);


<P> --M1L283 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder at LCCOMB_X24_Y10_N6
<P><A NAME="M1L283">M1L283</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][2]">M1_acq_data_in_pipe_reg[1][2]</A>);


<P> --M1L420 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder at LCCOMB_X22_Y10_N30
<P><A NAME="M1L420">M1L420</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][4]">M1_acq_data_in_pipe_reg[2][4]</A>);


<P> --M1L148 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder at LCCOMB_X24_Y10_N26
<P><A NAME="M1L148">M1L148</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][2]">M1_acq_data_in_pipe_reg[0][2]</A>);


<P> --M1L422 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder at LCCOMB_X19_Y10_N22
<P><A NAME="M1L422">M1L422</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][5]">M1_acq_data_in_pipe_reg[2][5]</A>);


<P> --M1L150 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder at LCCOMB_X24_Y10_N24
<P><A NAME="M1L150">M1L150</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][3]">M1_acq_data_in_pipe_reg[0][3]</A>);


<P> --M1L424 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder at LCCOMB_X19_Y10_N18
<P><A NAME="M1L424">M1L424</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][6]">M1_acq_data_in_pipe_reg[2][6]</A>);


<P> --M1L287 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder at LCCOMB_X19_Y10_N26
<P><A NAME="M1L287">M1L287</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][5]">M1_acq_data_in_pipe_reg[1][5]</A>);


<P> --M1L289 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder at LCCOMB_X19_Y10_N12
<P><A NAME="M1L289">M1L289</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][6]">M1_acq_data_in_pipe_reg[1][6]</A>);


<P> --M1L153 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder at LCCOMB_X19_Y10_N30
<P><A NAME="M1L153">M1L153</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][5]">M1_acq_data_in_pipe_reg[0][5]</A>);


<P> --M1L427 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder at LCCOMB_X22_Y10_N2
<P><A NAME="M1L427">M1L427</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][8]">M1_acq_data_in_pipe_reg[2][8]</A>);


<P> --M1L429 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder at LCCOMB_X20_Y10_N20
<P><A NAME="M1L429">M1L429</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][9]">M1_acq_data_in_pipe_reg[2][9]</A>);


<P> --M1L292 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder at LCCOMB_X22_Y10_N10
<P><A NAME="M1L292">M1L292</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][8]">M1_acq_data_in_pipe_reg[1][8]</A>);


<P> --M1L156 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder at LCCOMB_X22_Y10_N24
<P><A NAME="M1L156">M1L156</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][7]">M1_acq_data_in_pipe_reg[0][7]</A>);


<P> --M1L158 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder at LCCOMB_X22_Y10_N12
<P><A NAME="M1L158">M1L158</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][8]">M1_acq_data_in_pipe_reg[0][8]</A>);


<P> --M1L432 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder at LCCOMB_X22_Y10_N28
<P><A NAME="M1L432">M1L432</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][11]">M1_acq_data_in_pipe_reg[2][11]</A>);


<P> --M1L160 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder at LCCOMB_X20_Y10_N16
<P><A NAME="M1L160">M1L160</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][9]">M1_acq_data_in_pipe_reg[0][9]</A>);


<P> --M1L434 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder at LCCOMB_X22_Y9_N0
<P><A NAME="M1L434">M1L434</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][12]">M1_acq_data_in_pipe_reg[2][12]</A>);


<P> --M1L296 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder at LCCOMB_X21_Y10_N12
<P><A NAME="M1L296">M1L296</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][11]">M1_acq_data_in_pipe_reg[1][11]</A>);


<P> --M1L436 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder at LCCOMB_X20_Y9_N2
<P><A NAME="M1L436">M1L436</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][13]">M1_acq_data_in_pipe_reg[2][13]</A>);


<P> --M1L298 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder at LCCOMB_X22_Y9_N10
<P><A NAME="M1L298">M1L298</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][12]">M1_acq_data_in_pipe_reg[1][12]</A>);


<P> --M1L163 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder at LCCOMB_X21_Y10_N6
<P><A NAME="M1L163">M1L163</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][11]">M1_acq_data_in_pipe_reg[0][11]</A>);


<P> --M1L438 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder at LCCOMB_X20_Y9_N8
<P><A NAME="M1L438">M1L438</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][14]">M1_acq_data_in_pipe_reg[2][14]</A>);


<P> --M1L300 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder at LCCOMB_X20_Y9_N30
<P><A NAME="M1L300">M1L300</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][13]">M1_acq_data_in_pipe_reg[1][13]</A>);


<P> --M1L165 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder at LCCOMB_X22_Y9_N26
<P><A NAME="M1L165">M1L165</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][12]">M1_acq_data_in_pipe_reg[0][12]</A>);


<P> --M1L302 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder at LCCOMB_X20_Y9_N28
<P><A NAME="M1L302">M1L302</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][14]">M1_acq_data_in_pipe_reg[1][14]</A>);


<P> --M1L441 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder at LCCOMB_X10_Y7_N20
<P><A NAME="M1L441">M1L441</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][16]">M1_acq_data_in_pipe_reg[2][16]</A>);


<P> --M1L304 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder at LCCOMB_X22_Y9_N24
<P><A NAME="M1L304">M1L304</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][15]">M1_acq_data_in_pipe_reg[1][15]</A>);


<P> --M1L168 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder at LCCOMB_X20_Y9_N10
<P><A NAME="M1L168">M1L168</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][14]">M1_acq_data_in_pipe_reg[0][14]</A>);


<P> --M1L443 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder at LCCOMB_X12_Y7_N10
<P><A NAME="M1L443">M1L443</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][17]">M1_acq_data_in_pipe_reg[2][17]</A>);


<P> --M1L170 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder at LCCOMB_X22_Y9_N22
<P><A NAME="M1L170">M1L170</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][15]">M1_acq_data_in_pipe_reg[0][15]</A>);


<P> --M1L445 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder at LCCOMB_X10_Y7_N0
<P><A NAME="M1L445">M1L445</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][18]">M1_acq_data_in_pipe_reg[2][18]</A>);


<P> --M1L307 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder at LCCOMB_X12_Y7_N12
<P><A NAME="M1L307">M1L307</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][17]">M1_acq_data_in_pipe_reg[1][17]</A>);


<P> --M1L172 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder at LCCOMB_X10_Y7_N24
<P><A NAME="M1L172">M1L172</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][16]">M1_acq_data_in_pipe_reg[0][16]</A>);


<P> --M1L309 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder at LCCOMB_X10_Y7_N10
<P><A NAME="M1L309">M1L309</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][18]">M1_acq_data_in_pipe_reg[1][18]</A>);


<P> --M1L174 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder at LCCOMB_X12_Y7_N28
<P><A NAME="M1L174">M1L174</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][17]">M1_acq_data_in_pipe_reg[0][17]</A>);


<P> --M1L311 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder at LCCOMB_X12_Y7_N24
<P><A NAME="M1L311">M1L311</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][19]">M1_acq_data_in_pipe_reg[1][19]</A>);


<P> --M1L176 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder at LCCOMB_X10_Y7_N22
<P><A NAME="M1L176">M1L176</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][18]">M1_acq_data_in_pipe_reg[0][18]</A>);


<P> --M1L449 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder at LCCOMB_X12_Y6_N2
<P><A NAME="M1L449">M1L449</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][21]">M1_acq_data_in_pipe_reg[2][21]</A>);


<P> --M1L313 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder at LCCOMB_X12_Y6_N14
<P><A NAME="M1L313">M1L313</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][20]">M1_acq_data_in_pipe_reg[1][20]</A>);


<P> --M1L178 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder at LCCOMB_X12_Y7_N6
<P><A NAME="M1L178">M1L178</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][19]">M1_acq_data_in_pipe_reg[0][19]</A>);


<P> --M1L451 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder at LCCOMB_X12_Y5_N0
<P><A NAME="M1L451">M1L451</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][22]">M1_acq_data_in_pipe_reg[2][22]</A>);


<P> --M1L315 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder at LCCOMB_X12_Y6_N6
<P><A NAME="M1L315">M1L315</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][21]">M1_acq_data_in_pipe_reg[1][21]</A>);


<P> --M1L453 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder at LCCOMB_X14_Y6_N8
<P><A NAME="M1L453">M1L453</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][23]">M1_acq_data_in_pipe_reg[2][23]</A>);


<P> --M1L317 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder at LCCOMB_X12_Y5_N12
<P><A NAME="M1L317">M1L317</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][22]">M1_acq_data_in_pipe_reg[1][22]</A>);


<P> --M1L181 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder at LCCOMB_X12_Y6_N10
<P><A NAME="M1L181">M1L181</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][21]">M1_acq_data_in_pipe_reg[0][21]</A>);


<P> --M1L319 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder at LCCOMB_X14_Y6_N12
<P><A NAME="M1L319">M1L319</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][23]">M1_acq_data_in_pipe_reg[1][23]</A>);


<P> --M1L183 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder at LCCOMB_X12_Y5_N2
<P><A NAME="M1L183">M1L183</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][22]">M1_acq_data_in_pipe_reg[0][22]</A>);


<P> --M1L456 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder at LCCOMB_X10_Y3_N0
<P><A NAME="M1L456">M1L456</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][25]">M1_acq_data_in_pipe_reg[2][25]</A>);


<P> --M1L321 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder at LCCOMB_X10_Y3_N8
<P><A NAME="M1L321">M1L321</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][24]">M1_acq_data_in_pipe_reg[1][24]</A>);


<P> --M1L185 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder at LCCOMB_X14_Y6_N10
<P><A NAME="M1L185">M1L185</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][23]">M1_acq_data_in_pipe_reg[0][23]</A>);


<P> --M1L458 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder at LCCOMB_X10_Y3_N2
<P><A NAME="M1L458">M1L458</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][26]">M1_acq_data_in_pipe_reg[2][26]</A>);


<P> --M1L323 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder at LCCOMB_X10_Y3_N22
<P><A NAME="M1L323">M1L323</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][25]">M1_acq_data_in_pipe_reg[1][25]</A>);


<P> --M1L187 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder at LCCOMB_X10_Y3_N6
<P><A NAME="M1L187">M1L187</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][24]">M1_acq_data_in_pipe_reg[0][24]</A>);


<P> --M1L460 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder at LCCOMB_X10_Y4_N16
<P><A NAME="M1L460">M1L460</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][27]">M1_acq_data_in_pipe_reg[2][27]</A>);


<P> --M1L325 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder at LCCOMB_X10_Y3_N18
<P><A NAME="M1L325">M1L325</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][26]">M1_acq_data_in_pipe_reg[1][26]</A>);


<P> --M1L462 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder at LCCOMB_X10_Y5_N0
<P><A NAME="M1L462">M1L462</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][28]">M1_acq_data_in_pipe_reg[2][28]</A>);


<P> --M1L327 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder at LCCOMB_X10_Y4_N10
<P><A NAME="M1L327">M1L327</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][27]">M1_acq_data_in_pipe_reg[1][27]</A>);


<P> --M1L464 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder at LCCOMB_X10_Y5_N2
<P><A NAME="M1L464">M1L464</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][29]">M1_acq_data_in_pipe_reg[2][29]</A>);


<P> --M1L329 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder at LCCOMB_X10_Y5_N10
<P><A NAME="M1L329">M1L329</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][28]">M1_acq_data_in_pipe_reg[1][28]</A>);


<P> --M1L331 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder at LCCOMB_X10_Y5_N26
<P><A NAME="M1L331">M1L331</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][29]">M1_acq_data_in_pipe_reg[1][29]</A>);


<P> --M1L192 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder at LCCOMB_X9_Y3_N10
<P><A NAME="M1L192">M1L192</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][28]">M1_acq_data_in_pipe_reg[0][28]</A>);


<P> --M1L467 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder at LCCOMB_X10_Y5_N18
<P><A NAME="M1L467">M1L467</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][31]">M1_acq_data_in_pipe_reg[2][31]</A>);


<P> --M1L333 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder at LCCOMB_X10_Y5_N16
<P><A NAME="M1L333">M1L333</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][30]">M1_acq_data_in_pipe_reg[1][30]</A>);


<P> --M1L194 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder at LCCOMB_X10_Y5_N28
<P><A NAME="M1L194">M1L194</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][29]">M1_acq_data_in_pipe_reg[0][29]</A>);


<P> --M1L469 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder at LCCOMB_X6_Y12_N22
<P><A NAME="M1L469">M1L469</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][32]">M1_acq_data_in_pipe_reg[2][32]</A>);


<P> --M1L336 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder at LCCOMB_X6_Y12_N6
<P><A NAME="M1L336">M1L336</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][32]">M1_acq_data_in_pipe_reg[1][32]</A>);


<P> --M1L472 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder at LCCOMB_X10_Y12_N12
<P><A NAME="M1L472">M1L472</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][34]">M1_acq_data_in_pipe_reg[2][34]</A>);


<P> --M1L198 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder at LCCOMB_X6_Y12_N12
<P><A NAME="M1L198">M1L198</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][32]">M1_acq_data_in_pipe_reg[0][32]</A>);


<P> --M1L474 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder at LCCOMB_X10_Y12_N6
<P><A NAME="M1L474">M1L474</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][35]">M1_acq_data_in_pipe_reg[2][35]</A>);


<P> --M1L200 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder at LCCOMB_X10_Y12_N24
<P><A NAME="M1L200">M1L200</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][33]">M1_acq_data_in_pipe_reg[0][33]</A>);


<P> --M1L476 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder at LCCOMB_X12_Y9_N8
<P><A NAME="M1L476">M1L476</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][36]">M1_acq_data_in_pipe_reg[2][36]</A>);


<P> --M1L340 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder at LCCOMB_X10_Y12_N2
<P><A NAME="M1L340">M1L340</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][35]">M1_acq_data_in_pipe_reg[1][35]</A>);


<P> --M1L202 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder at LCCOMB_X10_Y12_N16
<P><A NAME="M1L202">M1L202</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][34]">M1_acq_data_in_pipe_reg[0][34]</A>);


<P> --M1L478 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder at LCCOMB_X12_Y9_N10
<P><A NAME="M1L478">M1L478</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][37]">M1_acq_data_in_pipe_reg[2][37]</A>);


<P> --M1L204 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder at LCCOMB_X10_Y12_N0
<P><A NAME="M1L204">M1L204</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][35]">M1_acq_data_in_pipe_reg[0][35]</A>);


<P> --M1L480 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder at LCCOMB_X14_Y9_N0
<P><A NAME="M1L480">M1L480</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][38]">M1_acq_data_in_pipe_reg[2][38]</A>);


<P> --M1L343 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder at LCCOMB_X12_Y9_N0
<P><A NAME="M1L343">M1L343</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][37]">M1_acq_data_in_pipe_reg[1][37]</A>);


<P> --M1L206 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder at LCCOMB_X12_Y9_N24
<P><A NAME="M1L206">M1L206</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][36]">M1_acq_data_in_pipe_reg[0][36]</A>);


<P> --M1L482 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder at LCCOMB_X14_Y7_N24
<P><A NAME="M1L482">M1L482</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][39]">M1_acq_data_in_pipe_reg[2][39]</A>);


<P> --M1L345 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder at LCCOMB_X14_Y7_N6
<P><A NAME="M1L345">M1L345</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][38]">M1_acq_data_in_pipe_reg[1][38]</A>);


<P> --M1L208 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder at LCCOMB_X12_Y9_N22
<P><A NAME="M1L208">M1L208</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][37]">M1_acq_data_in_pipe_reg[0][37]</A>);


<P> --M1L484 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder at LCCOMB_X15_Y10_N24
<P><A NAME="M1L484">M1L484</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][40]">M1_acq_data_in_pipe_reg[2][40]</A>);


<P> --M1L347 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder at LCCOMB_X14_Y7_N26
<P><A NAME="M1L347">M1L347</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][39]">M1_acq_data_in_pipe_reg[1][39]</A>);


<P> --M1L210 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder at LCCOMB_X14_Y7_N22
<P><A NAME="M1L210">M1L210</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][38]">M1_acq_data_in_pipe_reg[0][38]</A>);


<P> --M1L486 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder at LCCOMB_X14_Y10_N18
<P><A NAME="M1L486">M1L486</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][41]">M1_acq_data_in_pipe_reg[2][41]</A>);


<P> --M1L212 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder at LCCOMB_X14_Y7_N12
<P><A NAME="M1L212">M1L212</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][39]">M1_acq_data_in_pipe_reg[0][39]</A>);


<P> --M1L488 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder at LCCOMB_X14_Y10_N8
<P><A NAME="M1L488">M1L488</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][42]">M1_acq_data_in_pipe_reg[2][42]</A>);


<P> --M1L350 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder at LCCOMB_X14_Y10_N10
<P><A NAME="M1L350">M1L350</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][41]">M1_acq_data_in_pipe_reg[1][41]</A>);


<P> --M1L214 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder at LCCOMB_X15_Y10_N20
<P><A NAME="M1L214">M1L214</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][40]">M1_acq_data_in_pipe_reg[0][40]</A>);


<P> --M1L490 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder at LCCOMB_X14_Y10_N30
<P><A NAME="M1L490">M1L490</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][43]">M1_acq_data_in_pipe_reg[2][43]</A>);


<P> --M1L492 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder at LCCOMB_X22_Y8_N0
<P><A NAME="M1L492">M1L492</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][44]">M1_acq_data_in_pipe_reg[2][44]</A>);


<P> --M1L494 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder at LCCOMB_X19_Y8_N12
<P><A NAME="M1L494">M1L494</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][45]">M1_acq_data_in_pipe_reg[2][45]</A>);


<P> --M1L354 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder at LCCOMB_X22_Y8_N22
<P><A NAME="M1L354">M1L354</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][44]">M1_acq_data_in_pipe_reg[1][44]</A>);


<P> --M1L218 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder at LCCOMB_X14_Y10_N20
<P><A NAME="M1L218">M1L218</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][43]">M1_acq_data_in_pipe_reg[0][43]</A>);


<P> --M1L496 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder at LCCOMB_X22_Y9_N16
<P><A NAME="M1L496">M1L496</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][46]">M1_acq_data_in_pipe_reg[2][46]</A>);


<P> --M1L356 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder at LCCOMB_X15_Y8_N16
<P><A NAME="M1L356">M1L356</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][45]">M1_acq_data_in_pipe_reg[1][45]</A>);


<P> --M1L220 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder at LCCOMB_X22_Y8_N6
<P><A NAME="M1L220">M1L220</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][44]">M1_acq_data_in_pipe_reg[0][44]</A>);


<P> --M1L498 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder at LCCOMB_X15_Y8_N28
<P><A NAME="M1L498">M1L498</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][47]">M1_acq_data_in_pipe_reg[2][47]</A>);


<P> --M1L358 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder at LCCOMB_X22_Y9_N6
<P><A NAME="M1L358">M1L358</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][46]">M1_acq_data_in_pipe_reg[1][46]</A>);


<P> --M1L222 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder at LCCOMB_X15_Y8_N2
<P><A NAME="M1L222">M1L222</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][45]">M1_acq_data_in_pipe_reg[0][45]</A>);


<P> --M1L500 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder at LCCOMB_X10_Y2_N0
<P><A NAME="M1L500">M1L500</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][48]">M1_acq_data_in_pipe_reg[2][48]</A>);


<P> --M1L224 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder at LCCOMB_X21_Y9_N14
<P><A NAME="M1L224">M1L224</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][46]">M1_acq_data_in_pipe_reg[0][46]</A>);


<P> --M1L502 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder at LCCOMB_X7_Y2_N0
<P><A NAME="M1L502">M1L502</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][49]">M1_acq_data_in_pipe_reg[2][49]</A>);


<P> --M1L226 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder at LCCOMB_X15_Y8_N8
<P><A NAME="M1L226">M1L226</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][47]">M1_acq_data_in_pipe_reg[0][47]</A>);


<P> --M1L504 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder at LCCOMB_X10_Y2_N2
<P><A NAME="M1L504">M1L504</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][50]">M1_acq_data_in_pipe_reg[2][50]</A>);


<P> --M1L362 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder at LCCOMB_X7_Y2_N6
<P><A NAME="M1L362">M1L362</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][49]">M1_acq_data_in_pipe_reg[1][49]</A>);


<P> --M1L228 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder at LCCOMB_X10_Y2_N20
<P><A NAME="M1L228">M1L228</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][48]">M1_acq_data_in_pipe_reg[0][48]</A>);


<P> --M1L506 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder at LCCOMB_X10_Y2_N30
<P><A NAME="M1L506">M1L506</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][51]">M1_acq_data_in_pipe_reg[2][51]</A>);


<P> --M1L230 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder at LCCOMB_X7_Y2_N2
<P><A NAME="M1L230">M1L230</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][49]">M1_acq_data_in_pipe_reg[0][49]</A>);


<P> --M1L508 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder at LCCOMB_X12_Y1_N8
<P><A NAME="M1L508">M1L508</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][52]">M1_acq_data_in_pipe_reg[2][52]</A>);


<P> --M1L365 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder at LCCOMB_X10_Y2_N18
<P><A NAME="M1L365">M1L365</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][51]">M1_acq_data_in_pipe_reg[1][51]</A>);


<P> --M1L510 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder at LCCOMB_X10_Y1_N14
<P><A NAME="M1L510">M1L510</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][53]">M1_acq_data_in_pipe_reg[2][53]</A>);


<P> --M1L367 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder at LCCOMB_X12_Y1_N10
<P><A NAME="M1L367">M1L367</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][52]">M1_acq_data_in_pipe_reg[1][52]</A>);


<P> --M1L369 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder at LCCOMB_X10_Y1_N10
<P><A NAME="M1L369">M1L369</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][53]">M1_acq_data_in_pipe_reg[1][53]</A>);


<P> --M1L234 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder at LCCOMB_X12_Y1_N2
<P><A NAME="M1L234">M1L234</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][52]">M1_acq_data_in_pipe_reg[0][52]</A>);


<P> --M1L513 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder at LCCOMB_X10_Y1_N0
<P><A NAME="M1L513">M1L513</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][55]">M1_acq_data_in_pipe_reg[2][55]</A>);


<P> --M1L371 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder at LCCOMB_X10_Y1_N16
<P><A NAME="M1L371">M1L371</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][54]">M1_acq_data_in_pipe_reg[1][54]</A>);


<P> --M1L373 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder at LCCOMB_X10_Y1_N6
<P><A NAME="M1L373">M1L373</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][55]">M1_acq_data_in_pipe_reg[1][55]</A>);


<P> --M1L516 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder at LCCOMB_X10_Y4_N0
<P><A NAME="M1L516">M1L516</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][57]">M1_acq_data_in_pipe_reg[2][57]</A>);


<P> --M1L238 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder at LCCOMB_X10_Y1_N12
<P><A NAME="M1L238">M1L238</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][55]">M1_acq_data_in_pipe_reg[0][55]</A>);


<P> --M1L518 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder at LCCOMB_X12_Y6_N28
<P><A NAME="M1L518">M1L518</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][58]">M1_acq_data_in_pipe_reg[2][58]</A>);


<P> --M1L376 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder at LCCOMB_X10_Y4_N12
<P><A NAME="M1L376">M1L376</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][57]">M1_acq_data_in_pipe_reg[1][57]</A>);


<P> --M1L240 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder at LCCOMB_X12_Y6_N4
<P><A NAME="M1L240">M1L240</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][56]">M1_acq_data_in_pipe_reg[0][56]</A>);


<P> --M1L242 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder at LCCOMB_X10_Y4_N2
<P><A NAME="M1L242">M1L242</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][57]">M1_acq_data_in_pipe_reg[0][57]</A>);


<P> --M1L521 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder at LCCOMB_X22_Y5_N0
<P><A NAME="M1L521">M1L521</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][60]">M1_acq_data_in_pipe_reg[2][60]</A>);


<P> --M1L379 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder at LCCOMB_X10_Y4_N24
<P><A NAME="M1L379">M1L379</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][59]">M1_acq_data_in_pipe_reg[1][59]</A>);


<P> --M1L523 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder at LCCOMB_X24_Y4_N0
<P><A NAME="M1L523">M1L523</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][61]">M1_acq_data_in_pipe_reg[2][61]</A>);


<P> --M1L381 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder at LCCOMB_X14_Y5_N8
<P><A NAME="M1L381">M1L381</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][60]">M1_acq_data_in_pipe_reg[1][60]</A>);


<P> --M1L525 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder at LCCOMB_X24_Y4_N6
<P><A NAME="M1L525">M1L525</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][62]">M1_acq_data_in_pipe_reg[2][62]</A>);


<P> --M1L246 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder at LCCOMB_X14_Y5_N10
<P><A NAME="M1L246">M1L246</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][60]">M1_acq_data_in_pipe_reg[0][60]</A>);


<P> --M1L527 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder at LCCOMB_X15_Y10_N16
<P><A NAME="M1L527">M1L527</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][63]">M1_acq_data_in_pipe_reg[2][63]</A>);


<P> --M1L248 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder at LCCOMB_X25_Y4_N0
<P><A NAME="M1L248">M1L248</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][61]">M1_acq_data_in_pipe_reg[0][61]</A>);


<P> --M1L529 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]~feeder at LCCOMB_X24_Y3_N10
<P><A NAME="M1L529">M1L529</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][64]">M1_acq_data_in_pipe_reg[2][64]</A>);


<P> --M1L385 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder at LCCOMB_X15_Y10_N10
<P><A NAME="M1L385">M1L385</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][63]">M1_acq_data_in_pipe_reg[1][63]</A>);


<P> --M1L250 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder at LCCOMB_X25_Y4_N24
<P><A NAME="M1L250">M1L250</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][62]">M1_acq_data_in_pipe_reg[0][62]</A>);


<P> --M1L531 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]~feeder at LCCOMB_X14_Y5_N16
<P><A NAME="M1L531">M1L531</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][65]">M1_acq_data_in_pipe_reg[2][65]</A>);


<P> --M1L387 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder at LCCOMB_X24_Y3_N12
<P><A NAME="M1L387">M1L387</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][64]">M1_acq_data_in_pipe_reg[1][64]</A>);


<P> --M1L252 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder at LCCOMB_X15_Y10_N6
<P><A NAME="M1L252">M1L252</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][63]">M1_acq_data_in_pipe_reg[0][63]</A>);


<P> --M1L533 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder at LCCOMB_X15_Y6_N8
<P><A NAME="M1L533">M1L533</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][66]">M1_acq_data_in_pipe_reg[2][66]</A>);


<P> --M1L389 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]~feeder at LCCOMB_X14_Y5_N2
<P><A NAME="M1L389">M1L389</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][65]">M1_acq_data_in_pipe_reg[1][65]</A>);


<P> --M1L254 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]~feeder at LCCOMB_X24_Y3_N28
<P><A NAME="M1L254">M1L254</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][64]">M1_acq_data_in_pipe_reg[0][64]</A>);


<P> --M1L535 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]~feeder at LCCOMB_X24_Y3_N8
<P><A NAME="M1L535">M1L535</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][67]">M1_acq_data_in_pipe_reg[2][67]</A>);


<P> --M1L391 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder at LCCOMB_X15_Y6_N2
<P><A NAME="M1L391">M1L391</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][66]">M1_acq_data_in_pipe_reg[1][66]</A>);


<P> --M1L256 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]~feeder at LCCOMB_X14_Y5_N6
<P><A NAME="M1L256">M1L256</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][65]">M1_acq_data_in_pipe_reg[0][65]</A>);


<P> --M1L537 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder at LCCOMB_X24_Y4_N2
<P><A NAME="M1L537">M1L537</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][68]">M1_acq_data_in_pipe_reg[2][68]</A>);


<P> --M1L393 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]~feeder at LCCOMB_X24_Y3_N0
<P><A NAME="M1L393">M1L393</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][67]">M1_acq_data_in_pipe_reg[1][67]</A>);


<P> --M1L258 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder at LCCOMB_X15_Y6_N6
<P><A NAME="M1L258">M1L258</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][66]">M1_acq_data_in_pipe_reg[0][66]</A>);


<P> --M1L539 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder at LCCOMB_X22_Y9_N30
<P><A NAME="M1L539">M1L539</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][69]">M1_acq_data_in_pipe_reg[2][69]</A>);


<P> --M1L395 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]~feeder at LCCOMB_X24_Y4_N28
<P><A NAME="M1L395">M1L395</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][68]">M1_acq_data_in_pipe_reg[1][68]</A>);


<P> --M1L260 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder at LCCOMB_X24_Y3_N22
<P><A NAME="M1L260">M1L260</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][67]">M1_acq_data_in_pipe_reg[0][67]</A>);


<P> --M1L541 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]~feeder at LCCOMB_X24_Y4_N20
<P><A NAME="M1L541">M1L541</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][70]">M1_acq_data_in_pipe_reg[2][70]</A>);


<P> --M1L262 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder at LCCOMB_X24_Y4_N12
<P><A NAME="M1L262">M1L262</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][68]">M1_acq_data_in_pipe_reg[0][68]</A>);


<P> --M1L543 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]~feeder at LCCOMB_X24_Y4_N30
<P><A NAME="M1L543">M1L543</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][71]">M1_acq_data_in_pipe_reg[2][71]</A>);


<P> --M1L398 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder at LCCOMB_X24_Y4_N26
<P><A NAME="M1L398">M1L398</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][70]">M1_acq_data_in_pipe_reg[1][70]</A>);


<P> --M1L545 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]~feeder at LCCOMB_X22_Y4_N0
<P><A NAME="M1L545">M1L545</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][72]">M1_acq_data_in_pipe_reg[2][72]</A>);


<P> --M1L400 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]~feeder at LCCOMB_X25_Y4_N2
<P><A NAME="M1L400">M1L400</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][71]">M1_acq_data_in_pipe_reg[1][71]</A>);


<P> --M1L265 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]~feeder at LCCOMB_X25_Y4_N28
<P><A NAME="M1L265">M1L265</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][70]">M1_acq_data_in_pipe_reg[0][70]</A>);


<P> --M1L547 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]~feeder at LCCOMB_X22_Y4_N20
<P><A NAME="M1L547">M1L547</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][73]">M1_acq_data_in_pipe_reg[2][73]</A>);


<P> --M1L267 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71]~feeder at LCCOMB_X25_Y4_N10
<P><A NAME="M1L267">M1L267</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][71]">M1_acq_data_in_pipe_reg[0][71]</A>);


<P> --M1L403 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73]~feeder at LCCOMB_X22_Y11_N28
<P><A NAME="M1L403">M1L403</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][73]">M1_acq_data_in_pipe_reg[1][73]</A>);


<P> --M1L550 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]~feeder at LCCOMB_X22_Y4_N28
<P><A NAME="M1L550">M1L550</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][75]">M1_acq_data_in_pipe_reg[2][75]</A>);


<P> --M1L405 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][74]~feeder at LCCOMB_X22_Y4_N8
<P><A NAME="M1L405">M1L405</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][74]">M1_acq_data_in_pipe_reg[1][74]</A>);


<P> --M1L270 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder at LCCOMB_X22_Y11_N18
<P><A NAME="M1L270">M1L270</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][73]">M1_acq_data_in_pipe_reg[0][73]</A>);


<P> --M1L552 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]~feeder at LCCOMB_X15_Y8_N22
<P><A NAME="M1L552">M1L552</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[2][76]">M1_acq_data_in_pipe_reg[2][76]</A>);


<P> --M1L407 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][75]~feeder at LCCOMB_X22_Y4_N12
<P><A NAME="M1L407">M1L407</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[1][75]">M1_acq_data_in_pipe_reg[1][75]</A>);


<P> --M1L272 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][74]~feeder at LCCOMB_X22_Y4_N22
<P><A NAME="M1L272">M1L272</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][74]">M1_acq_data_in_pipe_reg[0][74]</A>);


<P> --M1L274 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][75]~feeder at LCCOMB_X14_Y6_N22
<P><A NAME="M1L274">M1L274</A> = AMPP_FUNCTION(<A HREF="#M1_acq_data_in_pipe_reg[0][75]">M1_acq_data_in_pipe_reg[0][75]</A>);


<P> --NB79L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~feeder at LCCOMB_X19_Y6_N0
<P><A NAME="NB79L5">NB79L5</A> = AMPP_FUNCTION(<A HREF="#NB79L3">NB79L3</A>);


<P> --NB63L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~feeder at LCCOMB_X12_Y5_N8
<P><A NAME="NB63L5">NB63L5</A> = AMPP_FUNCTION(<A HREF="#NB63L3">NB63L3</A>);


<P> --NB60L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~feeder at LCCOMB_X8_Y5_N0
<P><A NAME="NB60L5">NB60L5</A> = AMPP_FUNCTION(<A HREF="#NB60L3">NB60L3</A>);


<P> --NB57L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~feeder at LCCOMB_X12_Y5_N22
<P><A NAME="NB57L5">NB57L5</A> = AMPP_FUNCTION(<A HREF="#NB57L3">NB57L3</A>);


<P> --NB56L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~feeder at LCCOMB_X12_Y5_N10
<P><A NAME="NB56L5">NB56L5</A> = AMPP_FUNCTION(<A HREF="#NB56L3">NB56L3</A>);


<P> --NB55L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~feeder at LCCOMB_X8_Y5_N4
<P><A NAME="NB55L5">NB55L5</A> = AMPP_FUNCTION(<A HREF="#NB55L3">NB55L3</A>);


<P> --NB53L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~feeder at LCCOMB_X8_Y5_N12
<P><A NAME="NB53L5">NB53L5</A> = AMPP_FUNCTION(<A HREF="#NB53L3">NB53L3</A>);


<P> --NB52L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~feeder at LCCOMB_X9_Y5_N28
<P><A NAME="NB52L5">NB52L5</A> = AMPP_FUNCTION(<A HREF="#NB52L3">NB52L3</A>);


<P> --NB51L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~feeder at LCCOMB_X8_Y5_N6
<P><A NAME="NB51L5">NB51L5</A> = AMPP_FUNCTION(<A HREF="#NB51L3">NB51L3</A>);


<P> --NB49L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~feeder at LCCOMB_X8_Y5_N18
<P><A NAME="NB49L5">NB49L5</A> = AMPP_FUNCTION(<A HREF="#NB49L3">NB49L3</A>);


<P> --NB48L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~feeder at LCCOMB_X8_Y5_N22
<P><A NAME="NB48L5">NB48L5</A> = AMPP_FUNCTION(<A HREF="#NB48L3">NB48L3</A>);


<P> --NB46L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~feeder at LCCOMB_X8_Y12_N30
<P><A NAME="NB46L5">NB46L5</A> = AMPP_FUNCTION(<A HREF="#NB46L3">NB46L3</A>);


<P> --NB45L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~feeder at LCCOMB_X8_Y12_N18
<P><A NAME="NB45L5">NB45L5</A> = AMPP_FUNCTION(<A HREF="#NB45L3">NB45L3</A>);


<P> --NB42L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~feeder at LCCOMB_X12_Y12_N0
<P><A NAME="NB42L5">NB42L5</A> = AMPP_FUNCTION(<A HREF="#NB42L3">NB42L3</A>);


<P> --NB41L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~feeder at LCCOMB_X12_Y12_N30
<P><A NAME="NB41L5">NB41L5</A> = AMPP_FUNCTION(<A HREF="#NB41L3">NB41L3</A>);


<P> --NB40L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~feeder at LCCOMB_X13_Y12_N2
<P><A NAME="NB40L5">NB40L5</A> = AMPP_FUNCTION(<A HREF="#NB40L3">NB40L3</A>);


<P> --NB37L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~feeder at LCCOMB_X13_Y12_N10
<P><A NAME="NB37L5">NB37L5</A> = AMPP_FUNCTION(<A HREF="#NB37L3">NB37L3</A>);


<P> --NB36L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~feeder at LCCOMB_X13_Y12_N12
<P><A NAME="NB36L5">NB36L5</A> = AMPP_FUNCTION(<A HREF="#NB36L3">NB36L3</A>);


<P> --NB33L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~feeder at LCCOMB_X15_Y9_N26
<P><A NAME="NB33L5">NB33L5</A> = AMPP_FUNCTION(<A HREF="#NB33L3">NB33L3</A>);


<P> --NB32L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~feeder at LCCOMB_X15_Y9_N10
<P><A NAME="NB32L5">NB32L5</A> = AMPP_FUNCTION(<A HREF="#NB32L3">NB32L3</A>);


<P> --NB28L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~feeder at LCCOMB_X9_Y2_N26
<P><A NAME="NB28L5">NB28L5</A> = AMPP_FUNCTION(<A HREF="#NB28L3">NB28L3</A>);


<P> --NB27L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~feeder at LCCOMB_X9_Y2_N2
<P><A NAME="NB27L5">NB27L5</A> = AMPP_FUNCTION(<A HREF="#NB27L3">NB27L3</A>);


<P> --NB25L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~feeder at LCCOMB_X14_Y3_N12
<P><A NAME="NB25L5">NB25L5</A> = AMPP_FUNCTION(<A HREF="#NB25L3">NB25L3</A>);


<P> --NB21L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~feeder at LCCOMB_X13_Y3_N12
<P><A NAME="NB21L5">NB21L5</A> = AMPP_FUNCTION(<A HREF="#NB21L3">NB21L3</A>);


<P> --NB19L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff~feeder at LCCOMB_X12_Y2_N26
<P><A NAME="NB19L5">NB19L5</A> = AMPP_FUNCTION(<A HREF="#NB19L3">NB19L3</A>);


<P> --NB16L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff~feeder at LCCOMB_X12_Y2_N12
<P><A NAME="NB16L5">NB16L5</A> = AMPP_FUNCTION(<A HREF="#NB16L3">NB16L3</A>);


<P> --NB15L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff~feeder at LCCOMB_X14_Y2_N0
<P><A NAME="NB15L5">NB15L5</A> = AMPP_FUNCTION(<A HREF="#NB15L3">NB15L3</A>);


<P> --NB13L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff~feeder at LCCOMB_X14_Y4_N22
<P><A NAME="NB13L5">NB13L5</A> = AMPP_FUNCTION(<A HREF="#NB13L3">NB13L3</A>);


<P> --NB12L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff~feeder at LCCOMB_X14_Y4_N6
<P><A NAME="NB12L5">NB12L5</A> = AMPP_FUNCTION(<A HREF="#NB12L3">NB12L3</A>);


<P> --NB11L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff~feeder at LCCOMB_X15_Y4_N6
<P><A NAME="NB11L5">NB11L5</A> = AMPP_FUNCTION(<A HREF="#NB11L3">NB11L3</A>);


<P> --NB8L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff~feeder at LCCOMB_X15_Y4_N22
<P><A NAME="NB8L5">NB8L5</A> = AMPP_FUNCTION(<A HREF="#NB8L3">NB8L3</A>);


<P> --NB6L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff~feeder at LCCOMB_X15_Y4_N28
<P><A NAME="NB6L5">NB6L5</A> = AMPP_FUNCTION(<A HREF="#NB6L3">NB6L3</A>);


<P> --NB5L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff~feeder at LCCOMB_X15_Y4_N24
<P><A NAME="NB5L5">NB5L5</A> = AMPP_FUNCTION(<A HREF="#NB5L3">NB5L3</A>);


<P> --NB4L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff~feeder at LCCOMB_X15_Y4_N10
<P><A NAME="NB4L5">NB4L5</A> = AMPP_FUNCTION(<A HREF="#NB4L3">NB4L3</A>);


<P> --NB1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff~feeder at LCCOMB_X17_Y7_N24
<P><A NAME="NB1L5">NB1L5</A> = AMPP_FUNCTION(<A HREF="#NB1L3">NB1L3</A>);


<P> --NB76L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~feeder at LCCOMB_X17_Y10_N28
<P><A NAME="NB76L5">NB76L5</A> = AMPP_FUNCTION(<A HREF="#NB76L3">NB76L3</A>);


<P> --NB73L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~feeder at LCCOMB_X19_Y9_N30
<P><A NAME="NB73L5">NB73L5</A> = AMPP_FUNCTION(<A HREF="#NB73L3">NB73L3</A>);


<P> --NB70L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~feeder at LCCOMB_X18_Y10_N28
<P><A NAME="NB70L5">NB70L5</A> = AMPP_FUNCTION(<A HREF="#NB70L3">NB70L3</A>);


<P> --NB69L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~feeder at LCCOMB_X19_Y10_N0
<P><A NAME="NB69L5">NB69L5</A> = AMPP_FUNCTION(<A HREF="#NB69L3">NB69L3</A>);


<P> --NB68L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~feeder at LCCOMB_X19_Y10_N6
<P><A NAME="NB68L5">NB68L5</A> = AMPP_FUNCTION(<A HREF="#NB68L3">NB68L3</A>);


<P> --NB65L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~feeder at LCCOMB_X18_Y9_N2
<P><A NAME="NB65L5">NB65L5</A> = AMPP_FUNCTION(<A HREF="#NB65L3">NB65L3</A>);


<P> --NB64L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~feeder at LCCOMB_X14_Y8_N0
<P><A NAME="NB64L5">NB64L5</A> = AMPP_FUNCTION(<A HREF="#NB64L3">NB64L3</A>);


<P> --B1L159 is sld_signaltap:ReSDMAC|acq_data_in_reg[44]~feeder at LCCOMB_X22_Y8_N18
<P><A NAME="B1L159">B1L159</A> = <A HREF="#INTA">INTA</A>;


<P> --B1L460 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[44]~feeder at LCCOMB_X15_Y9_N16
<P><A NAME="B1L460">B1L460</A> = <A HREF="#INTA">INTA</A>;


<P> --B1L202 is sld_signaltap:ReSDMAC|acq_data_in_reg[68]~feeder at LCCOMB_X24_Y4_N10
<P><A NAME="B1L202">B1L202</A> = <A HREF="#_CS">_CS</A>;


<P> --B1L85 is sld_signaltap:ReSDMAC|acq_data_in_reg[1]~feeder at LCCOMB_X24_Y9_N2
<P><A NAME="B1L85">B1L85</A> = <A HREF="#ADDR[3]">ADDR[3]</A>;


<P> --B1L381 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[1]~feeder at LCCOMB_X17_Y10_N24
<P><A NAME="B1L381">B1L381</A> = <A HREF="#ADDR[3]">ADDR[3]</A>;


<P> --B1L387 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[4]~feeder at LCCOMB_X17_Y9_N16
<P><A NAME="B1L387">B1L387</A> = <A HREF="#ADDR[6]">ADDR[6]</A>;


<P> --B1L83 is sld_signaltap:ReSDMAC|acq_data_in_reg[0]~feeder at LCCOMB_X24_Y9_N10
<P><A NAME="B1L83">B1L83</A> = <A HREF="#ADDR[2]">ADDR[2]</A>;


<P> --B1L379 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[0]~feeder at LCCOMB_X17_Y10_N4
<P><A NAME="B1L379">B1L379</A> = <A HREF="#ADDR[2]">ADDR[2]</A>;


<P> --B1L89 is sld_signaltap:ReSDMAC|acq_data_in_reg[3]~feeder at LCCOMB_X24_Y10_N2
<P><A NAME="B1L89">B1L89</A> = <A HREF="#ADDR[5]">ADDR[5]</A>;


<P> --B1L385 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[3]~feeder at LCCOMB_X17_Y9_N4
<P><A NAME="B1L385">B1L385</A> = <A HREF="#ADDR[5]">ADDR[5]</A>;


<P> --B1L87 is sld_signaltap:ReSDMAC|acq_data_in_reg[2]~feeder at LCCOMB_X24_Y10_N10
<P><A NAME="B1L87">B1L87</A> = <A HREF="#ADDR[4]">ADDR[4]</A>;


<P> --B1L383 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[2]~feeder at LCCOMB_X17_Y9_N24
<P><A NAME="B1L383">B1L383</A> = <A HREF="#ADDR[4]">ADDR[4]</A>;


<P> --B1L215 is sld_signaltap:ReSDMAC|acq_data_in_reg[75]~feeder at LCCOMB_X14_Y6_N18
<P><A NAME="B1L215">B1L215</A> = <A HREF="#_RST">_RST</A>;


<P> --B1L516 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[77]~feeder at LCCOMB_X15_Y5_N4
<P><A NAME="B1L516">B1L516</A> = <A HREF="#_STERM">_STERM</A>;


<P> --B1L219 is sld_signaltap:ReSDMAC|acq_data_in_reg[77]~feeder at LCCOMB_X24_Y4_N4
<P><A NAME="B1L219">B1L219</A> = <A HREF="#_STERM">_STERM</A>;


<P> --B1L154 is sld_signaltap:ReSDMAC|acq_data_in_reg[40]~feeder at LCCOMB_X15_Y10_N22
<P><A NAME="B1L154">B1L154</A> = <A HREF="#DSACK_I_[1]">DSACK_I_[1]</A>;


<P> --B1L454 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[40]~feeder at LCCOMB_X15_Y10_N30
<P><A NAME="B1L454">B1L454</A> = <A HREF="#DSACK_I_[1]">DSACK_I_[1]</A>;


<P> --B1L496 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[65]~feeder at LCCOMB_X13_Y4_N12
<P><A NAME="B1L496">B1L496</A> = <A HREF="#_BERR">_BERR</A>;


<P> --B1L196 is sld_signaltap:ReSDMAC|acq_data_in_reg[65]~feeder at LCCOMB_X14_Y5_N12
<P><A NAME="B1L196">B1L196</A> = <A HREF="#_BERR">_BERR</A>;


<P> --B1L152 is sld_signaltap:ReSDMAC|acq_data_in_reg[39]~feeder at LCCOMB_X14_Y7_N28
<P><A NAME="B1L152">B1L152</A> = <A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>;


<P> --B1L452 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[39]~feeder at LCCOMB_X13_Y12_N22
<P><A NAME="B1L452">B1L452</A> = <A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>;


<P> --B1L660 is sld_signaltap:ReSDMAC|trigger_in_reg~feeder at LCCOMB_X1_Y6_N8
<P><A NAME="B1L660">B1L660</A> = <A HREF="#SCLK">SCLK</A>;


<P> --B1L198 is sld_signaltap:ReSDMAC|acq_data_in_reg[66]~feeder at LCCOMB_X15_Y6_N30
<P><A NAME="B1L198">B1L198</A> = <A HREF="#_BG">_BG</A>;


<P> --B1L498 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[66]~feeder at LCCOMB_X15_Y6_N22
<P><A NAME="B1L498">B1L498</A> = <A HREF="#_BG">_BG</A>;


<P> --B1L207 is sld_signaltap:ReSDMAC|acq_data_in_reg[71]~feeder at LCCOMB_X25_Y4_N16
<P><A NAME="B1L207">B1L207</A> = <A HREF="#_DREQ">_DREQ</A>;


<P> --B1L506 is sld_signaltap:ReSDMAC|acq_trigger_in_reg[71]~feeder at LCCOMB_X17_Y4_N16
<P><A NAME="B1L506">B1L506</A> = <A HREF="#_DREQ">_DREQ</A>;


<P> --U1L115 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder at LCCOMB_X19_Y6_N4
<P><A NAME="U1L115">U1L115</A> = AMPP_FUNCTION();


<P> --M1L577 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]~feeder at LCCOMB_X15_Y7_N22
<P><A NAME="M1L577">M1L577</A> = AMPP_FUNCTION();


</body></html>