design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_vio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
lab3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/51af/src/lab3.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
led_ip_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/51af/hdl/led_ip_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
led_ip_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/51af/hdl/led_ip_v1_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_led_ip_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_led_ip_0_0/sim/design_1_led_ip_0_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3"
glbl.v,Verilog,xil_defaultlib,glbl.v
