#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5df91aa6e080 .scope module, "BidBussDriver" "BidBussDriver" 2 114;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INOUT 8 "io_a";
    .port_info 3 /INOUT 8 "io_y";
P_0x5df91aa6bee0 .param/l "BusWidth" 0 2 115, +C4<00000000000000000000000000001000>;
o0x733a566c1288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5df91aa9bae0 .functor OR 1, L_0x5df91aa9b9e0, o0x733a566c1288, C4<0>, C4<0>;
o0x733a566c12b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5df91aa9bd00 .functor OR 1, o0x733a566c12b8, o0x733a566c1288, C4<0>, C4<0>;
v0x5df91aa8ff80_0 .net *"_ivl_1", 0 0, L_0x5df91aa9b9e0;  1 drivers
v0x5df91aa90040_0 .net "i_oe_b", 0 0, o0x733a566c1288;  0 drivers
v0x5df91aa90100_0 .net "i_re_b", 0 0, o0x733a566c12b8;  0 drivers
v0x5df91aa901d0_0 .net "io_a", 7 0, L_0x5df91aa9bba0;  1 drivers
v0x5df91aa902e0_0 .net "io_y", 7 0, L_0x5df91aa9b8e0;  1 drivers
L_0x5df91aa9b9e0 .reduce/nor o0x733a566c12b8;
S_0x5df91aa6c9f0 .scope module, "inst1" "BussDriver" 2 123, 2 104 0, S_0x5df91aa6e080;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x5df91aa3c090 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x733a566c1018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa5c720_0 name=_ivl_0
v0x5df91aa58cc0_0 .net "i_a", 7 0, L_0x5df91aa9bba0;  alias, 1 drivers
v0x5df91aa55620_0 .net "i_oe_b", 0 0, L_0x5df91aa9bae0;  1 drivers
v0x5df91aa53e80_0 .net "o_y", 7 0, L_0x5df91aa9b8e0;  alias, 1 drivers
L_0x5df91aa9b8e0 .functor MUXZ 8, L_0x5df91aa9bba0, o0x733a566c1018, L_0x5df91aa9bae0, C4<>;
S_0x5df91aa8fb30 .scope module, "inst2" "BussDriver" 2 129, 2 104 0, S_0x5df91aa6e080;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x5df91aa8fd10 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x733a566c1168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa50570_0 name=_ivl_0
v0x5df91aa4f8d0_0 .net "i_a", 7 0, L_0x5df91aa9b8e0;  alias, 1 drivers
v0x5df91aa4e9f0_0 .net "i_oe_b", 0 0, L_0x5df91aa9bd00;  1 drivers
v0x5df91aa8fe80_0 .net "o_y", 7 0, L_0x5df91aa9bba0;  alias, 1 drivers
L_0x5df91aa9bba0 .functor MUXZ 8, L_0x5df91aa9b8e0, o0x733a566c1168, L_0x5df91aa9bd00, C4<>;
S_0x5df91aa60950 .scope module, "DLatch" "DLatch" 2 85;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 8 "i_in";
    .port_info 3 /OUTPUT 8 "o_out";
P_0x5df91aa21660 .param/l "Delay" 0 2 86, +C4<00000000000000000000000000000101>;
o0x733a566c13a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa90500_0 name=_ivl_0
o0x733a566c13d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5df91aa90600_0 .net "i_clk", 0 0, o0x733a566c13d8;  0 drivers
o0x733a566c1408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5df91aa906c0_0 .net "i_in", 7 0, o0x733a566c1408;  0 drivers
o0x733a566c1438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5df91aa90780_0 .net "i_oe_b", 0 0, o0x733a566c1438;  0 drivers
v0x5df91aa90840_0 .net "o_out", 7 0, L_0x5df91aa9bdc0;  1 drivers
v0x5df91aa90970_0 .var "reg_q", 7 0;
E_0x5df91aa23e80 .event posedge, v0x5df91aa90600_0;
L_0x5df91aa9bdc0 .delay 8 (50,50,50) L_0x5df91aa9bdc0/d;
L_0x5df91aa9bdc0/d .functor MUXZ 8, v0x5df91aa90970_0, o0x733a566c13a8, o0x733a566c1438, C4<>;
S_0x5df91aa5c8d0 .scope module, "DualPortRam" "DualPortRam" 2 39;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_l_b";
    .port_info 1 /INPUT 1 "i_rw_l_b";
    .port_info 2 /INPUT 1 "i_oe_l_b";
    .port_info 3 /INPUT 10 "i_addr_l";
    .port_info 4 /INOUT 8 "io_data_l";
    .port_info 5 /INPUT 1 "i_ce_r_b";
    .port_info 6 /INPUT 1 "i_rw_r_b";
    .port_info 7 /INPUT 1 "i_oe_r_b";
    .port_info 8 /INPUT 10 "i_addr_r";
    .port_info 9 /INOUT 8 "io_data_r";
P_0x5df91aa6a860 .param/l "AddrWidth" 0 2 40, +C4<00000000000000000000000000010000>;
P_0x5df91aa6a8a0 .param/l "Delay" 0 2 42, +C4<00000000000000000000000000000000>;
P_0x5df91aa6a8e0 .param/str "InitFile" 0 2 41, "\000";
L_0x5df91aa9c2d0/d .functor BUFZ 8, L_0x5df91aa9c060, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5df91aa9c2d0 .delay 8 (0,0,0) L_0x5df91aa9c2d0/d;
L_0x5df91aa9c6a0/d .functor BUFZ 8, L_0x5df91aa9c430, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5df91aa9c6a0 .delay 8 (0,0,0) L_0x5df91aa9c6a0/d;
o0x733a566c1948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5df91aa9c800 .functor NOT 1, o0x733a566c1948, C4<0>, C4<0>, C4<0>;
o0x733a566c18e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5df91aa9c8a0 .functor NOT 1, o0x733a566c18e8, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9c9a0 .functor AND 1, L_0x5df91aa9c800, L_0x5df91aa9c8a0, C4<1>, C4<1>;
o0x733a566c19a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5df91aa9cae0 .functor AND 1, L_0x5df91aa9c9a0, o0x733a566c19a8, C4<1>, C4<1>;
o0x733a566c1978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5df91aa9cd20 .functor NOT 1, o0x733a566c1978, C4<0>, C4<0>, C4<0>;
o0x733a566c1918 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5df91aa9cd90 .functor NOT 1, o0x733a566c1918, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9ceb0 .functor AND 1, L_0x5df91aa9cd20, L_0x5df91aa9cd90, C4<1>, C4<1>;
o0x733a566c19d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5df91aa9cff0 .functor AND 1, L_0x5df91aa9ceb0, o0x733a566c19d8, C4<1>, C4<1>;
v0x5df91aa90b50_0 .net *"_ivl_0", 7 0, L_0x5df91aa9c060;  1 drivers
v0x5df91aa90c50_0 .net *"_ivl_10", 17 0, L_0x5df91aa9c500;  1 drivers
L_0x733a56678060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5df91aa90d30_0 .net *"_ivl_13", 7 0, L_0x733a56678060;  1 drivers
v0x5df91aa90df0_0 .net *"_ivl_16", 0 0, L_0x5df91aa9c800;  1 drivers
v0x5df91aa90ed0_0 .net *"_ivl_18", 0 0, L_0x5df91aa9c8a0;  1 drivers
v0x5df91aa91000_0 .net *"_ivl_2", 17 0, L_0x5df91aa9c160;  1 drivers
v0x5df91aa910e0_0 .net *"_ivl_20", 0 0, L_0x5df91aa9c9a0;  1 drivers
v0x5df91aa911c0_0 .net *"_ivl_22", 0 0, L_0x5df91aa9cae0;  1 drivers
o0x733a566c1708 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa912a0_0 name=_ivl_24
v0x5df91aa91380_0 .net *"_ivl_28", 0 0, L_0x5df91aa9cd20;  1 drivers
v0x5df91aa91460_0 .net *"_ivl_30", 0 0, L_0x5df91aa9cd90;  1 drivers
v0x5df91aa91540_0 .net *"_ivl_32", 0 0, L_0x5df91aa9ceb0;  1 drivers
v0x5df91aa91620_0 .net *"_ivl_34", 0 0, L_0x5df91aa9cff0;  1 drivers
o0x733a566c17f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa91700_0 name=_ivl_36
L_0x733a56678018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5df91aa917e0_0 .net *"_ivl_5", 7 0, L_0x733a56678018;  1 drivers
v0x5df91aa918c0_0 .net *"_ivl_8", 7 0, L_0x5df91aa9c430;  1 drivers
o0x733a566c1888 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5df91aa919a0_0 .net "i_addr_l", 9 0, o0x733a566c1888;  0 drivers
o0x733a566c18b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5df91aa91a80_0 .net "i_addr_r", 9 0, o0x733a566c18b8;  0 drivers
v0x5df91aa91b60_0 .net "i_ce_l_b", 0 0, o0x733a566c18e8;  0 drivers
v0x5df91aa91c20_0 .net "i_ce_r_b", 0 0, o0x733a566c1918;  0 drivers
v0x5df91aa91ce0_0 .net "i_oe_l_b", 0 0, o0x733a566c1948;  0 drivers
v0x5df91aa91da0_0 .net "i_oe_r_b", 0 0, o0x733a566c1978;  0 drivers
v0x5df91aa91e60_0 .net "i_rw_l_b", 0 0, o0x733a566c19a8;  0 drivers
v0x5df91aa91f20_0 .net "i_rw_r_b", 0 0, o0x733a566c19d8;  0 drivers
v0x5df91aa91fe0_0 .net "int_data_l", 7 0, L_0x5df91aa9c2d0;  1 drivers
v0x5df91aa920c0_0 .net "int_data_r", 7 0, L_0x5df91aa9c6a0;  1 drivers
v0x5df91aa921a0_0 .net "io_data_l", 7 0, L_0x5df91aa9cbe0;  1 drivers
v0x5df91aa92280_0 .net "io_data_r", 7 0, L_0x5df91aa9d110;  1 drivers
v0x5df91aa92360 .array "reg_mem", 65535 0, 7 0;
E_0x5df91aa243e0 .event anyedge, v0x5df91aa92280_0, v0x5df91aa91a80_0, v0x5df91aa91f20_0, v0x5df91aa91c20_0;
E_0x5df91a9ff880 .event anyedge, v0x5df91aa921a0_0, v0x5df91aa919a0_0, v0x5df91aa91e60_0, v0x5df91aa91b60_0;
L_0x5df91aa9c060 .array/port v0x5df91aa92360, L_0x5df91aa9c160;
L_0x5df91aa9c160 .concat [ 10 8 0 0], o0x733a566c1888, L_0x733a56678018;
L_0x5df91aa9c430 .array/port v0x5df91aa92360, L_0x5df91aa9c500;
L_0x5df91aa9c500 .concat [ 10 8 0 0], o0x733a566c18b8, L_0x733a56678060;
L_0x5df91aa9cbe0 .functor MUXZ 8, o0x733a566c1708, L_0x5df91aa9c2d0, L_0x5df91aa9cae0, C4<>;
L_0x5df91aa9d110 .functor MUXZ 8, o0x733a566c17f8, L_0x5df91aa9c6a0, L_0x5df91aa9cff0, C4<>;
S_0x5df91aa6d9e0 .scope module, "GfxDmaTb" "GfxDmaTb" 3 6;
 .timescale -9 -10;
P_0x5df91a9dafc0 .param/l "HIGH" 1 3 11, C4<1>;
P_0x5df91a9db000 .param/l "HZ" 1 3 12, C4<z>;
P_0x5df91a9db040 .param/l "LOW" 1 3 10, C4<0>;
P_0x5df91a9db080 .param/real "UTCLK" 1 3 8, Cr<m4f71a2e7f6f4c000gfc8>; value=79.4439
P_0x5df91a9db0c0 .param/real "VTCLK" 1 3 7, Cr<m4f71a2e7f6f4c000gfc7>; value=39.7219
L_0x5df91aaa1320/d .functor BUFZ 1, v0x5df91aa9afb0_0, C4<0>, C4<0>, C4<0>;
L_0x5df91aaa1320 .delay 1 (100,100,100) L_0x5df91aaa1320/d;
L_0x733a566780f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5df91aa9a530_0 .net/2u *"_ivl_0", 1 0, L_0x733a566780f0;  1 drivers
L_0x733a566781c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5df91aa9a630_0 .net/2u *"_ivl_10", 3 0, L_0x733a566781c8;  1 drivers
v0x5df91aa9a710_0 .net "clk", 0 0, L_0x5df91aaa1320;  1 drivers
RS_0x733a566c1d38 .resolv tri, L_0x5df91aa9edb0, L_0x5df91aa9fce0;
v0x5df91aa9a7b0_0 .net8 "cram_addr", 12 0, RS_0x733a566c1d38;  2 drivers
L_0x5df91aa9f630 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x733a566c21b8 .resolv tri, L_0x5df91aa9f590, L_0x5df91aa9f630;
v0x5df91aa9a8a0_0 .net8 "cram_ce_b", 0 0, RS_0x733a566c21b8;  2 drivers, strength-aware
RS_0x733a566c1f78 .resolv tri, L_0x5df91aa9d880, L_0x5df91aa9eee0;
v0x5df91aa9a990_0 .net8 "cram_data", 7 0, RS_0x733a566c1f78;  2 drivers
L_0x5df91aa9f730 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x733a566c21e8 .resolv tri, L_0x5df91aa9f2e0, L_0x5df91aa9f730, L_0x5df91aaa0070;
v0x5df91aa9aa30_0 .net8 "cram_oe_b", 0 0, RS_0x733a566c21e8;  3 drivers, strength-aware
L_0x5df91aa9f7a0 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x733a566c2218 .resolv tri, L_0x5df91aa9f4a0, L_0x5df91aa9f7a0, L_0x5df91aaa0260;
v0x5df91aa9ab20_0 .net8 "cram_we_b", 0 0, RS_0x733a566c2218;  3 drivers, strength-aware
v0x5df91aa9ac10_0 .net "ctrlBusInput", 7 0, L_0x5df91aa9f0c0;  1 drivers
v0x5df91aa9ad40_0 .net "ctrlBusOutput", 7 0, L_0x5df91aa9ef80;  1 drivers
v0x5df91aa9ade0_0 .net "dma_active", 0 0, L_0x5df91aaa0fb0;  1 drivers
v0x5df91aa9af10_0 .var "reg_addr", 12 0;
v0x5df91aa9afb0_0 .var "reg_clk2", 0 0;
v0x5df91aa9b080_0 .var "reg_data", 7 0;
v0x5df91aa9b150_0 .var "reg_free_vbus_b", 0 0;
v0x5df91aa9b220_0 .var "reg_ram_ce_b", 0 0;
v0x5df91aa9b2c0_0 .var "reg_ram_re_b", 0 0;
v0x5df91aa9b360_0 .var "reg_ram_we_b", 0 0;
v0x5df91aa9b400_0 .var "reg_vga_active_b", 0 0;
v0x5df91aa9b4a0_0 .var "reg_vga_ce_b", 0 0;
L_0x5df91aa9f8a0 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x733a566c27b8 .resolv tri, L_0x5df91aa9f1b0, L_0x5df91aa9f8a0;
v0x5df91aa9b560_0 .net8 "vga_ce_b", 0 0, RS_0x733a566c27b8;  2 drivers, strength-aware
v0x5df91aa9b600_0 .net "vram_addr", 15 0, L_0x5df91aaa08d0;  1 drivers
o0x733a566c33e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5df91aa9b6d0_0 .net "vram_addr15_b", 0 0, o0x733a566c33e8;  0 drivers
RS_0x733a566c2818 .resolv tri, L_0x5df91aa9e120, L_0x5df91aa9eac0, L_0x5df91aaa0a60;
v0x5df91aa9b7a0_0 .net8 "vram_data", 7 0, RS_0x733a566c2818;  3 drivers
v0x5df91aa9b840_0 .net "vram_we_b", 0 0, L_0x5df91aaa0dc0;  1 drivers
L_0x5df91aa9da00 .concat [ 13 2 0 0], RS_0x733a566c1d38, L_0x733a566780f0;
L_0x5df91aa9e2a0 .part L_0x5df91aaa08d0, 15, 1;
L_0x5df91aa9e3e0 .part L_0x5df91aaa08d0, 0, 15;
L_0x5df91aa9ec00 .part L_0x5df91aaa08d0, 0, 15;
LS_0x5df91aa9f0c0_0_0 .concat [ 1 1 1 1], v0x5df91aa9b4a0_0, v0x5df91aa9b2c0_0, v0x5df91aa9b360_0, v0x5df91aa9b220_0;
LS_0x5df91aa9f0c0_0_4 .concat [ 4 0 0 0], L_0x733a566781c8;
L_0x5df91aa9f0c0 .concat [ 4 4 0 0], LS_0x5df91aa9f0c0_0_0, LS_0x5df91aa9f0c0_0_4;
L_0x5df91aa9f1b0 .part L_0x5df91aa9ef80, 0, 1;
L_0x5df91aa9f2e0 .part L_0x5df91aa9ef80, 1, 1;
L_0x5df91aa9f4a0 .part L_0x5df91aa9ef80, 2, 1;
L_0x5df91aa9f590 .part L_0x5df91aa9ef80, 3, 1;
L_0x5df91aaa1220 .part RS_0x733a566c1d38, 3, 1;
S_0x5df91aa925c0 .scope module, "bdAddrInst" "BussDriver" 3 78, 2 104 0, S_0x5df91aa6d9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 13 "i_a";
    .port_info 2 /OUTPUT 13 "o_y";
P_0x5df91aa92770 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001101>;
o0x733a566c1ca8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa92880_0 name=_ivl_0
v0x5df91aa92980_0 .net "i_a", 12 0, v0x5df91aa9af10_0;  1 drivers
v0x5df91aa92a60_0 .net "i_oe_b", 0 0, L_0x5df91aaa0fb0;  alias, 1 drivers
v0x5df91aa92b00_0 .net8 "o_y", 12 0, RS_0x733a566c1d38;  alias, 2 drivers
L_0x5df91aa9edb0 .functor MUXZ 13, v0x5df91aa9af10_0, o0x733a566c1ca8, L_0x5df91aaa0fb0, C4<>;
S_0x5df91aa92c60 .scope module, "bdCtrlInst" "BussDriver" 3 99, 2 104 0, S_0x5df91aa6d9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x5df91aa92e40 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x733a566c1df8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa92f30_0 name=_ivl_0
v0x5df91aa93030_0 .net "i_a", 7 0, L_0x5df91aa9f0c0;  alias, 1 drivers
v0x5df91aa93110_0 .net "i_oe_b", 0 0, L_0x5df91aaa0fb0;  alias, 1 drivers
v0x5df91aa93210_0 .net "o_y", 7 0, L_0x5df91aa9ef80;  alias, 1 drivers
L_0x5df91aa9ef80 .functor MUXZ 8, L_0x5df91aa9f0c0, o0x733a566c1df8, L_0x5df91aaa0fb0, C4<>;
S_0x5df91aa93330 .scope module, "bdDataInst" "BussDriver" 3 84, 2 104 0, S_0x5df91aa6d9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x5df91aa93540 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x733a566c1f18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa93660_0 name=_ivl_0
v0x5df91aa93740_0 .net "i_a", 7 0, v0x5df91aa9b080_0;  1 drivers
v0x5df91aa93820_0 .net "i_oe_b", 0 0, L_0x5df91aaa0fb0;  alias, 1 drivers
v0x5df91aa93940_0 .net8 "o_y", 7 0, RS_0x733a566c1f78;  alias, 2 drivers
L_0x5df91aa9eee0 .functor MUXZ 8, v0x5df91aa9b080_0, o0x733a566c1f18, L_0x5df91aaa0fb0, C4<>;
S_0x5df91aa93a80 .scope module, "cram32Inst" "Ram" 3 45, 2 3 0, S_0x5df91aa6d9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x5df91aa93c60 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x5df91aa93ca0 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x5df91aa93ce0 .param/str "InitFile" 0 2 5, "./ram/dma_ram";
L_0x5df91aa9d450/d .functor BUFZ 8, L_0x5df91aa9d240, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5df91aa9d450 .delay 8 (150,150,150) L_0x5df91aa9d450/d;
L_0x5df91aa9d5e0 .functor NOT 1, RS_0x733a566c21e8, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9d650 .functor NOT 1, RS_0x733a566c21b8, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9d740 .functor AND 1, L_0x5df91aa9d5e0, L_0x5df91aa9d650, C4<1>, C4<1>;
v0x5df91aa93ed0_0 .net *"_ivl_0", 7 0, L_0x5df91aa9d240;  1 drivers
v0x5df91aa93fd0_0 .net *"_ivl_10", 0 0, L_0x5df91aa9d650;  1 drivers
v0x5df91aa940b0_0 .net *"_ivl_13", 0 0, L_0x5df91aa9d740;  1 drivers
o0x733a566c20c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa94180_0 name=_ivl_14
v0x5df91aa94260_0 .net *"_ivl_2", 16 0, L_0x5df91aa9d2e0;  1 drivers
L_0x733a566780a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5df91aa94390_0 .net *"_ivl_5", 1 0, L_0x733a566780a8;  1 drivers
v0x5df91aa94470_0 .net *"_ivl_8", 0 0, L_0x5df91aa9d5e0;  1 drivers
v0x5df91aa94550_0 .net "i_addr", 14 0, L_0x5df91aa9da00;  1 drivers
v0x5df91aa94630_0 .net8 "i_ce_b", 0 0, RS_0x733a566c21b8;  alias, 2 drivers, strength-aware
v0x5df91aa946f0_0 .net8 "i_re_b", 0 0, RS_0x733a566c21e8;  alias, 3 drivers, strength-aware
v0x5df91aa947b0_0 .net8 "i_we_b", 0 0, RS_0x733a566c2218;  alias, 3 drivers, strength-aware
v0x5df91aa94870_0 .net "int_data", 7 0, L_0x5df91aa9d450;  1 drivers
v0x5df91aa94950_0 .net8 "io_data", 7 0, RS_0x733a566c1f78;  alias, 2 drivers
v0x5df91aa94a10 .array "reg_mem", 32767 0, 7 0;
E_0x5df91aa77b50/0 .event anyedge, v0x5df91aa93940_0, v0x5df91aa94550_0, v0x5df91aa946f0_0, v0x5df91aa947b0_0;
E_0x5df91aa77b50/1 .event anyedge, v0x5df91aa94630_0;
E_0x5df91aa77b50 .event/or E_0x5df91aa77b50/0, E_0x5df91aa77b50/1;
L_0x5df91aa9d240 .array/port v0x5df91aa94a10, L_0x5df91aa9d2e0;
L_0x5df91aa9d2e0 .concat [ 15 2 0 0], L_0x5df91aa9da00, L_0x733a566780a8;
L_0x5df91aa9d880 .functor MUXZ 8, o0x733a566c20c8, L_0x5df91aa9d450, L_0x5df91aa9d740, C4<>;
S_0x5df91aa94b80 .scope module, "gfxDmaInst" "GfxDma" 3 115, 4 42 0, S_0x5df91aa6d9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_clk2";
    .port_info 2 /INPUT 1 "i_src_ce_b";
    .port_info 3 /INPUT 1 "i_src_ce2_b";
    .port_info 4 /OUTPUT 1 "o_src_re_b";
    .port_info 5 /INOUT 1 "io_src_we_b";
    .port_info 6 /INOUT 13 "io_src_addr";
    .port_info 7 /OUTPUT 2 "o_src_ram_page";
    .port_info 8 /INPUT 8 "i_src_data";
    .port_info 9 /OUTPUT 1 "o_dst_we_b";
    .port_info 10 /OUTPUT 16 "o_dst_addr";
    .port_info 11 /OUTPUT 8 "o_dst_data";
    .port_info 12 /INPUT 1 "i_free_vbus_b";
    .port_info 13 /OUTPUT 1 "o_active";
P_0x5df91aa75000 .param/l "CFG_CPY_ALL" 1 4 77, C4<1>;
P_0x5df91aa75040 .param/l "CFG_CPY_NON_ZERO" 1 4 76, C4<0>;
P_0x5df91aa75080 .param/l "CTRL_ADDR_DST_ADDR_H" 1 4 70, C4<011>;
P_0x5df91aa750c0 .param/l "CTRL_ADDR_DST_ADDR_L" 1 4 69, C4<010>;
P_0x5df91aa75100 .param/l "CTRL_ADDR_HEIGHT" 1 4 72, C4<101>;
P_0x5df91aa75140 .param/l "CTRL_ADDR_MASK" 1 4 73, C4<110>;
P_0x5df91aa75180 .param/l "CTRL_ADDR_SRC_ADDR_H" 1 4 68, C4<001>;
P_0x5df91aa751c0 .param/l "CTRL_ADDR_SRC_ADDR_L" 1 4 67, C4<000>;
P_0x5df91aa75200 .param/l "CTRL_ADDR_STATE" 1 4 74, C4<111>;
P_0x5df91aa75240 .param/l "CTRL_ADDR_WIDTH" 1 4 71, C4<100>;
L_0x5df91aa9f910 .functor NOT 1, v0x5df91aa9b150_0, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9f980 .functor AND 1, v0x5df91aa96f90_0, L_0x5df91aa9f910, C4<1>, C4<1>;
L_0x733a56678210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9f9f0 .functor XNOR 1, v0x5df91aa97050_0, L_0x733a56678210, C4<0>, C4<0>;
L_0x5df91aa9fbf0 .functor AND 1, L_0x5df91aa9f9f0, L_0x5df91aa9faf0, C4<1>, C4<1>;
L_0x5df91aaa0500 .functor NOT 1, L_0x5df91aa9f980, C4<0>, C4<0>, C4<0>;
L_0x5df91aaa0c90 .functor OR 1, L_0x5df91aaa0500, L_0x5df91aa9fbf0, C4<0>, C4<0>;
L_0x5df91aaa0dc0/d .functor OR 1, L_0x5df91aaa0c90, v0x5df91aa9afb0_0, C4<0>, C4<0>;
L_0x5df91aaa0dc0 .delay 1 (60,60,60) L_0x5df91aaa0dc0/d;
L_0x5df91aaa0fb0/d .functor BUFZ 1, v0x5df91aa96e30_0, C4<0>, C4<0>, C4<0>;
L_0x5df91aaa0fb0 .delay 1 (20,20,20) L_0x5df91aaa0fb0/d;
v0x5df91aa95360_0 .net *"_ivl_0", 0 0, L_0x5df91aa9f910;  1 drivers
v0x5df91aa95460_0 .net *"_ivl_10", 0 0, L_0x5df91aa9faf0;  1 drivers
o0x733a566c23c8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa95520_0 name=_ivl_14
o0x733a566c23f8 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa955e0_0 name=_ivl_18
L_0x733a566782a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5df91aa956c0_0 .net/2u *"_ivl_22", 0 0, L_0x733a566782a0;  1 drivers
o0x733a566c2458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5df91aa957f0_0 name=_ivl_24
L_0x733a566782e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5df91aa958d0_0 .net/2u *"_ivl_28", 0 0, L_0x733a566782e8;  1 drivers
o0x733a566c24b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5df91aa959b0_0 name=_ivl_30
v0x5df91aa95a90_0 .net *"_ivl_34", 7 0, L_0x5df91aaa0460;  1 drivers
v0x5df91aa95b70_0 .net *"_ivl_36", 7 0, L_0x5df91aaa0610;  1 drivers
v0x5df91aa95c50_0 .net/2u *"_ivl_4", 0 0, L_0x733a56678210;  1 drivers
o0x733a566c2578 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa95d30_0 name=_ivl_40
o0x733a566c25a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa95e10_0 name=_ivl_44
v0x5df91aa95ef0_0 .net *"_ivl_48", 0 0, L_0x5df91aaa0500;  1 drivers
v0x5df91aa95fd0_0 .net *"_ivl_50", 0 0, L_0x5df91aaa0c90;  1 drivers
v0x5df91aa960b0_0 .net *"_ivl_6", 0 0, L_0x5df91aa9f9f0;  1 drivers
L_0x733a56678258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5df91aa96170_0 .net/2u *"_ivl_8", 7 0, L_0x733a56678258;  1 drivers
v0x5df91aa96250_0 .net "dst_addr_offset", 15 0, L_0x5df91aaa0710;  1 drivers
v0x5df91aa96330_0 .net "dst_out_enabled", 0 0, L_0x5df91aa9f980;  1 drivers
v0x5df91aa963f0_0 .net "i_clk", 0 0, L_0x5df91aaa1320;  alias, 1 drivers
v0x5df91aa964b0_0 .net "i_clk2", 0 0, v0x5df91aa9afb0_0;  1 drivers
v0x5df91aa96570_0 .net "i_free_vbus_b", 0 0, v0x5df91aa9b150_0;  1 drivers
v0x5df91aa96630_0 .net "i_src_ce2_b", 0 0, L_0x5df91aaa1220;  1 drivers
v0x5df91aa966f0_0 .net8 "i_src_ce_b", 0 0, RS_0x733a566c27b8;  alias, 2 drivers, strength-aware
v0x5df91aa967b0_0 .net8 "i_src_data", 7 0, RS_0x733a566c1f78;  alias, 2 drivers
v0x5df91aa96870_0 .net8 "io_src_addr", 12 0, RS_0x733a566c1d38;  alias, 2 drivers
v0x5df91aa96930_0 .net8 "io_src_we_b", 0 0, RS_0x733a566c2218;  alias, 3 drivers, strength-aware
v0x5df91aa969d0_0 .net "o_active", 0 0, L_0x5df91aaa0fb0;  alias, 1 drivers
v0x5df91aa96a70_0 .net "o_dst_addr", 15 0, L_0x5df91aaa08d0;  alias, 1 drivers
v0x5df91aa96b10_0 .net8 "o_dst_data", 7 0, RS_0x733a566c2818;  alias, 3 drivers
v0x5df91aa96bf0_0 .net "o_dst_we_b", 0 0, L_0x5df91aaa0dc0;  alias, 1 drivers
v0x5df91aa96cb0_0 .net "o_src_ram_page", 1 0, L_0x5df91aa9fe50;  1 drivers
v0x5df91aa96d90_0 .net8 "o_src_re_b", 0 0, RS_0x733a566c21e8;  alias, 3 drivers, strength-aware
v0x5df91aa96e30_0 .var "reg_active", 0 0;
v0x5df91aa96ed0_0 .var "reg_active_clk1", 0 0;
v0x5df91aa96f90_0 .var "reg_active_clk2", 0 0;
v0x5df91aa97050_0 .var "reg_ctrl_config", 0 0;
v0x5df91aa97110_0 .var "reg_ctrl_cpy_x_mask", 4 0;
v0x5df91aa971f0_0 .var "reg_ctrl_cpy_y_mask", 2 0;
v0x5df91aa972d0_0 .var "reg_ctrl_data_mask", 1 0;
v0x5df91aa973b0_0 .var "reg_ctrl_dst_x_origin", 7 0;
v0x5df91aa97490_0 .var "reg_ctrl_dst_y_origin", 7 0;
v0x5df91aa97570_0 .var "reg_ctrl_height", 7 0;
v0x5df91aa97650_0 .var "reg_ctrl_src_addr", 12 0;
v0x5df91aa97730_0 .var "reg_ctrl_src_x_origin", 7 0;
v0x5df91aa97810_0 .var "reg_ctrl_src_y_origin", 4 0;
v0x5df91aa978f0_0 .var "reg_ctrl_width", 7 0;
v0x5df91aa979d0_0 .var "reg_dst_addr_hold", 15 0;
v0x5df91aa97ab0_0 .var "reg_dst_data_hold", 7 0;
v0x5df91aa97b90_0 .var "reg_src_ram_page", 1 0;
v0x5df91aa97c70_0 .var "reg_x_cnt", 7 0;
v0x5df91aa97d50_0 .var "reg_y_cnt", 7 0;
v0x5df91aa97e30_0 .net "skip_cpy", 0 0, L_0x5df91aa9fbf0;  1 drivers
E_0x5df91aa78040 .event posedge, v0x5df91aa963f0_0;
L_0x5df91aa9faf0 .cmp/eq 8, v0x5df91aa97ab0_0, L_0x733a56678258;
L_0x5df91aa9fce0 .delay 13 (20,20,20) L_0x5df91aa9fce0/d;
L_0x5df91aa9fce0/d .functor MUXZ 13, o0x733a566c23c8, v0x5df91aa97650_0, v0x5df91aa96ed0_0, C4<>;
L_0x5df91aa9fe50 .delay 2 (20,20,20) L_0x5df91aa9fe50/d;
L_0x5df91aa9fe50/d .functor MUXZ 2, o0x733a566c23f8, v0x5df91aa97b90_0, v0x5df91aa96ed0_0, C4<>;
L_0x5df91aaa0070 .delay 1 (50,50,50) L_0x5df91aaa0070/d;
L_0x5df91aaa0070/d .functor MUXZ 1, o0x733a566c2458, L_0x733a566782a0, v0x5df91aa96ed0_0, C4<>;
L_0x5df91aaa0260 .delay 1 (50,50,50) L_0x5df91aaa0260/d;
L_0x5df91aaa0260/d .functor MUXZ 1, o0x733a566c24b8, L_0x733a566782e8, v0x5df91aa96ed0_0, C4<>;
L_0x5df91aaa0460 .arith/sub 8, v0x5df91aa97490_0, v0x5df91aa97d50_0;
L_0x5df91aaa0610 .arith/sub 8, v0x5df91aa973b0_0, v0x5df91aa97c70_0;
L_0x5df91aaa0710 .concat [ 8 8 0 0], L_0x5df91aaa0610, L_0x5df91aaa0460;
L_0x5df91aaa08d0 .delay 16 (0,0,0) L_0x5df91aaa08d0/d;
L_0x5df91aaa08d0/d .functor MUXZ 16, o0x733a566c2578, v0x5df91aa979d0_0, L_0x5df91aa9f980, C4<>;
L_0x5df91aaa0a60 .delay 8 (0,0,0) L_0x5df91aaa0a60/d;
L_0x5df91aaa0a60/d .functor MUXZ 8, o0x733a566c25a8, v0x5df91aa97ab0_0, L_0x5df91aa9f980, C4<>;
S_0x5df91aa980b0 .scope module, "vram32Inst1" "Ram" 3 57, 2 3 0, S_0x5df91aa6d9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x5df91aa98290 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x5df91aa982d0 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x5df91aa98310 .param/str "InitFile" 0 2 5, "\000";
L_0x5df91aa9dd70/d .functor BUFZ 8, L_0x5df91aa9db40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5df91aa9dd70 .delay 8 (150,150,150) L_0x5df91aa9dd70/d;
L_0x5df91aa9ded0 .functor NOT 1, v0x5df91aa9b400_0, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9df40 .functor NOT 1, L_0x5df91aa9e2a0, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9dfb0 .functor AND 1, L_0x5df91aa9ded0, L_0x5df91aa9df40, C4<1>, C4<1>;
v0x5df91aa98550_0 .net *"_ivl_0", 7 0, L_0x5df91aa9db40;  1 drivers
v0x5df91aa98650_0 .net *"_ivl_10", 0 0, L_0x5df91aa9df40;  1 drivers
v0x5df91aa98730_0 .net *"_ivl_13", 0 0, L_0x5df91aa9dfb0;  1 drivers
o0x733a566c2f98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa98800_0 name=_ivl_14
v0x5df91aa988e0_0 .net *"_ivl_2", 16 0, L_0x5df91aa9dbe0;  1 drivers
L_0x733a56678138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5df91aa98a10_0 .net *"_ivl_5", 1 0, L_0x733a56678138;  1 drivers
v0x5df91aa98af0_0 .net *"_ivl_8", 0 0, L_0x5df91aa9ded0;  1 drivers
v0x5df91aa98bd0_0 .var/i "i", 31 0;
v0x5df91aa98cb0_0 .net "i_addr", 14 0, L_0x5df91aa9e3e0;  1 drivers
v0x5df91aa98d90_0 .net "i_ce_b", 0 0, L_0x5df91aa9e2a0;  1 drivers
v0x5df91aa98e50_0 .net "i_re_b", 0 0, v0x5df91aa9b400_0;  1 drivers
v0x5df91aa98f10_0 .net "i_we_b", 0 0, L_0x5df91aaa0dc0;  alias, 1 drivers
v0x5df91aa98fb0_0 .net "int_data", 7 0, L_0x5df91aa9dd70;  1 drivers
v0x5df91aa99070_0 .net8 "io_data", 7 0, RS_0x733a566c2818;  alias, 3 drivers
v0x5df91aa99160 .array "reg_mem", 32767 0, 7 0;
E_0x5df91aa783d0/0 .event anyedge, v0x5df91aa96b10_0, v0x5df91aa98cb0_0, v0x5df91aa98e50_0, v0x5df91aa96bf0_0;
E_0x5df91aa783d0/1 .event anyedge, v0x5df91aa98d90_0;
E_0x5df91aa783d0 .event/or E_0x5df91aa783d0/0, E_0x5df91aa783d0/1;
L_0x5df91aa9db40 .array/port v0x5df91aa99160, L_0x5df91aa9dbe0;
L_0x5df91aa9dbe0 .concat [ 15 2 0 0], L_0x5df91aa9e3e0, L_0x733a56678138;
L_0x5df91aa9e120 .functor MUXZ 8, o0x733a566c2f98, L_0x5df91aa9dd70, L_0x5df91aa9dfb0, C4<>;
S_0x5df91aa992d0 .scope module, "vram32Inst2" "Ram" 3 68, 2 3 0, S_0x5df91aa6d9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x5df91aa99460 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x5df91aa994a0 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x5df91aa994e0 .param/str "InitFile" 0 2 5, "\000";
L_0x5df91aa9e6b0/d .functor BUFZ 8, L_0x5df91aa9e4d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5df91aa9e6b0 .delay 8 (150,150,150) L_0x5df91aa9e6b0/d;
L_0x5df91aa9e810 .functor NOT 1, v0x5df91aa9b400_0, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9e910 .functor NOT 1, o0x733a566c33e8, C4<0>, C4<0>, C4<0>;
L_0x5df91aa9e980 .functor AND 1, L_0x5df91aa9e810, L_0x5df91aa9e910, C4<1>, C4<1>;
v0x5df91aa997c0_0 .net *"_ivl_0", 7 0, L_0x5df91aa9e4d0;  1 drivers
v0x5df91aa998c0_0 .net *"_ivl_10", 0 0, L_0x5df91aa9e910;  1 drivers
v0x5df91aa999a0_0 .net *"_ivl_13", 0 0, L_0x5df91aa9e980;  1 drivers
o0x733a566c32c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5df91aa99a70_0 name=_ivl_14
v0x5df91aa99b50_0 .net *"_ivl_2", 16 0, L_0x5df91aa9e570;  1 drivers
L_0x733a56678180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5df91aa99c80_0 .net *"_ivl_5", 1 0, L_0x733a56678180;  1 drivers
v0x5df91aa99d60_0 .net *"_ivl_8", 0 0, L_0x5df91aa9e810;  1 drivers
v0x5df91aa99e40_0 .var/i "i", 31 0;
v0x5df91aa99f20_0 .net "i_addr", 14 0, L_0x5df91aa9ec00;  1 drivers
v0x5df91aa9a000_0 .net "i_ce_b", 0 0, o0x733a566c33e8;  alias, 0 drivers
v0x5df91aa9a0c0_0 .net "i_re_b", 0 0, v0x5df91aa9b400_0;  alias, 1 drivers
v0x5df91aa9a160_0 .net "i_we_b", 0 0, L_0x5df91aaa0dc0;  alias, 1 drivers
v0x5df91aa9a200_0 .net "int_data", 7 0, L_0x5df91aa9e6b0;  1 drivers
v0x5df91aa9a2c0_0 .net8 "io_data", 7 0, RS_0x733a566c2818;  alias, 3 drivers
v0x5df91aa9a3d0 .array "reg_mem", 32767 0, 7 0;
E_0x5df91aa99730/0 .event anyedge, v0x5df91aa96b10_0, v0x5df91aa99f20_0, v0x5df91aa98e50_0, v0x5df91aa96bf0_0;
E_0x5df91aa99730/1 .event anyedge, v0x5df91aa9a000_0;
E_0x5df91aa99730 .event/or E_0x5df91aa99730/0, E_0x5df91aa99730/1;
L_0x5df91aa9e4d0 .array/port v0x5df91aa9a3d0, L_0x5df91aa9e570;
L_0x5df91aa9e570 .concat [ 15 2 0 0], L_0x5df91aa9ec00, L_0x733a56678180;
L_0x5df91aa9eac0 .functor MUXZ 8, o0x733a566c32c8, L_0x5df91aa9e6b0, L_0x5df91aa9e980, C4<>;
    .scope S_0x5df91aa60950;
T_0 ;
    %wait E_0x5df91aa23e80;
    %load/vec4 v0x5df91aa906c0_0;
    %assign/vec4 v0x5df91aa90970_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5df91aa5c8d0;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x5df91aa5c8d0;
T_2 ;
    %wait E_0x5df91a9ff880;
    %load/vec4 v0x5df91aa91b60_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5df91aa91e60_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5df91aa921a0_0;
    %load/vec4 v0x5df91aa919a0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df91aa92360, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5df91aa5c8d0;
T_3 ;
    %wait E_0x5df91aa243e0;
    %load/vec4 v0x5df91aa91c20_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x5df91aa91f20_0;
    %inv;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5df91aa92280_0;
    %load/vec4 v0x5df91aa91a80_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df91aa92360, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5df91aa93a80;
T_4 ;
    %vpi_call 2 23 "$readmemh", P_0x5df91aa93ce0, v0x5df91aa94a10 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5df91aa93a80;
T_5 ;
    %wait E_0x5df91aa77b50;
    %load/vec4 v0x5df91aa94630_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0x5df91aa947b0_0;
    %inv;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x5df91aa946f0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 150, 0;
    %load/vec4 v0x5df91aa94950_0;
    %load/vec4 v0x5df91aa94550_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df91aa94a10, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5df91aa980b0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df91aa98bd0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5df91aa98bd0_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5df91aa98bd0_0;
    %pad/s 8;
    %ix/getv/s 4, v0x5df91aa98bd0_0;
    %store/vec4a v0x5df91aa99160, 4, 0;
    %load/vec4 v0x5df91aa98bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df91aa98bd0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5df91aa980b0;
T_7 ;
    %wait E_0x5df91aa783d0;
    %load/vec4 v0x5df91aa98d90_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0x5df91aa98f10_0;
    %inv;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x5df91aa98e50_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 150, 0;
    %load/vec4 v0x5df91aa99070_0;
    %load/vec4 v0x5df91aa98cb0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df91aa99160, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5df91aa992d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df91aa99e40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5df91aa99e40_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x5df91aa99e40_0;
    %pad/s 8;
    %ix/getv/s 4, v0x5df91aa99e40_0;
    %store/vec4a v0x5df91aa9a3d0, 4, 0;
    %load/vec4 v0x5df91aa99e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df91aa99e40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x5df91aa992d0;
T_9 ;
    %wait E_0x5df91aa99730;
    %load/vec4 v0x5df91aa9a000_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v0x5df91aa9a160_0;
    %inv;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x5df91aa9a0c0_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 150, 0;
    %load/vec4 v0x5df91aa9a2c0_0;
    %load/vec4 v0x5df91aa99f20_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df91aa9a3d0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5df91aa94b80;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa96e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa96ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa96f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa97050_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5df91aa97650_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa973b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa97490_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa978f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa97570_0, 0, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5df91aa97110_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5df91aa971f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa97c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa97d50_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5df91aa979d0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa97ab0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x5df91aa94b80;
T_11 ;
    %wait E_0x5df91aa78040;
    %load/vec4 v0x5df91aa96ed0_0;
    %assign/vec4 v0x5df91aa96f90_0, 0;
    %load/vec4 v0x5df91aa96e30_0;
    %assign/vec4 v0x5df91aa96ed0_0, 0;
    %load/vec4 v0x5df91aa96ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x5df91aa96570_0;
    %inv;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %delay 20, 0;
    %load/vec4 v0x5df91aa96250_0;
    %assign/vec4 v0x5df91aa979d0_0, 0;
    %delay 20, 0;
    %load/vec4 v0x5df91aa967b0_0;
    %load/vec4 v0x5df91aa972d0_0;
    %concati/vec4 0, 0, 6;
    %or;
    %assign/vec4 v0x5df91aa97ab0_0, 0;
    %load/vec4 v0x5df91aa97d50_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.3, 4;
    %delay 40, 0;
    %load/vec4 v0x5df91aa97570_0;
    %store/vec4 v0x5df91aa97d50_0, 0, 8;
    %delay 90, 0;
    %load/vec4 v0x5df91aa97c70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5df91aa97c70_0, 0;
    %delay 40, 0;
    %load/vec4 v0x5df91aa97810_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5df91aa97650_0, 4, 5;
    %delay 40, 0;
    %load/vec4 v0x5df91aa97650_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5df91aa97110_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x5df91aa97110_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5df91aa97650_0, 4, 5;
    %load/vec4 v0x5df91aa97c70_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5df91aa96ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5df91aa96e30_0, 0;
T_11.5 ;
    %jmp T_11.4;
T_11.3 ;
    %delay 70, 0;
    %load/vec4 v0x5df91aa97d50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5df91aa97d50_0, 0;
    %delay 40, 0;
    %load/vec4 v0x5df91aa97650_0;
    %parti/s 5, 8, 5;
    %addi 1, 0, 5;
    %load/vec4 v0x5df91aa971f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5df91aa971f0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x5df91aa971f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5df91aa97650_0, 4, 5;
T_11.4 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5df91aa966f0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.10, 10;
    %load/vec4 v0x5df91aa96630_0;
    %inv;
    %and;
T_11.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x5df91aa96930_0;
    %inv;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x5df91aa96870_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %jmp T_11.19;
T_11.11 ;
    %load/vec4 v0x5df91aa967b0_0;
    %assign/vec4 v0x5df91aa97730_0, 0;
    %jmp T_11.19;
T_11.12 ;
    %load/vec4 v0x5df91aa967b0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5df91aa97810_0, 0;
    %load/vec4 v0x5df91aa967b0_0;
    %parti/s 2, 5, 4;
    %assign/vec4 v0x5df91aa97b90_0, 0;
    %jmp T_11.19;
T_11.13 ;
    %load/vec4 v0x5df91aa967b0_0;
    %assign/vec4 v0x5df91aa973b0_0, 0;
    %jmp T_11.19;
T_11.14 ;
    %load/vec4 v0x5df91aa967b0_0;
    %assign/vec4 v0x5df91aa97490_0, 0;
    %jmp T_11.19;
T_11.15 ;
    %load/vec4 v0x5df91aa967b0_0;
    %assign/vec4 v0x5df91aa978f0_0, 0;
    %jmp T_11.19;
T_11.16 ;
    %load/vec4 v0x5df91aa967b0_0;
    %assign/vec4 v0x5df91aa97570_0, 0;
    %jmp T_11.19;
T_11.17 ;
    %load/vec4 v0x5df91aa967b0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5df91aa97110_0, 0;
    %load/vec4 v0x5df91aa967b0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x5df91aa971f0_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5df91aa978f0_0;
    %assign/vec4 v0x5df91aa97c70_0, 0;
    %load/vec4 v0x5df91aa97570_0;
    %assign/vec4 v0x5df91aa97d50_0, 0;
    %load/vec4 v0x5df91aa97730_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5df91aa97650_0, 4, 5;
    %load/vec4 v0x5df91aa97810_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5df91aa97650_0, 4, 5;
    %load/vec4 v0x5df91aa967b0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5df91aa97050_0, 0;
    %load/vec4 v0x5df91aa967b0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x5df91aa972d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5df91aa96e30_0, 0;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
T_11.7 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5df91aa6d9e0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9afb0_0, 0, 1;
    %delay 199, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9afb0_0, 0, 1;
    %delay 199, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5df91aa6d9e0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b400_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5df91aa6d9e0;
T_14 ;
    %vpi_call 3 156 "$dumpfile", "./out/gfx_dma_tb.vcd" {0 0 0};
    %vpi_call 3 157 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5df91aa6d9e0 {0 0 0};
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 4, 0, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 5, 0, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 6, 0, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 7, 0, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b360_0, 0, 1;
    %pushi/vec4 0, 8191, 13;
    %store/vec4 v0x5df91aa9af10_0, 0, 13;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x5df91aa9b080_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b4a0_0, 0, 1;
    %delay 4481, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df91aa9b150_0, 0, 1;
    %delay 1589, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df91aa9b150_0, 0, 1;
    %delay 1588878, 0;
    %vpi_call 3 198 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./tb_defs.v";
    "./gfx_dma_tb.v";
    "./gfx_dma.v";
