{
  "name": "ostd::arch::irq::chip::init",
  "span": "ostd/src/arch/x86/irq/chip/mod.rs:164:1: 164:68",
  "mir": "fn ostd::arch::irq::chip::init(_1: &io::io_mem::allocator::IoMemAllocatorBuilder) -> () {\n    let mut _0: ();\n    let  _2: acpi::AcpiTables<arch::kernel::acpi::AcpiMemoryHandler>;\n    let mut _3: core::option::Option<acpi::AcpiTables<arch::kernel::acpi::AcpiMemoryHandler>>;\n    let  _4: acpi::PhysicalMapping<arch::kernel::acpi::AcpiMemoryHandler, acpi::madt::Madt>;\n    let mut _5: core::result::Result<acpi::PhysicalMapping<arch::kernel::acpi::AcpiMemoryHandler, acpi::madt::Madt>, acpi::AcpiError>;\n    let mut _6: &acpi::AcpiTables<arch::kernel::acpi::AcpiMemoryHandler>;\n    let mut _7: u32;\n    let mut _8: u32;\n    let mut _9: &acpi::madt::Madt;\n    let mut _10: &core::pin::Pin<&acpi::madt::Madt>;\n    let  _11: core::pin::Pin<&acpi::madt::Madt>;\n    let mut _12: &acpi::PhysicalMapping<arch::kernel::acpi::AcpiMemoryHandler, acpi::madt::Madt>;\n    let  _13: ();\n    let mut _14: alloc::vec::Vec<arch::irq::chip::ioapic::IoApic>;\n    let mut _15: alloc::vec::Vec<arch::irq::chip::IsaOverride>;\n    let mut _16: acpi::madt::MadtEntryIter<'_>;\n    let mut _17: acpi::madt::MadtEntryIter<'_>;\n    let mut _18: core::pin::Pin<&acpi::madt::Madt>;\n    let mut _19: &acpi::PhysicalMapping<arch::kernel::acpi::AcpiMemoryHandler, acpi::madt::Madt>;\n    let mut _20: acpi::madt::MadtEntryIter<'_>;\n    let mut _21: core::option::Option<acpi::madt::MadtEntry<'_>>;\n    let mut _22: &mut acpi::madt::MadtEntryIter<'_>;\n    let mut _23: isize;\n    let  _24: acpi::madt::MadtEntry<'_>;\n    let mut _25: isize;\n    let  _26: &acpi::madt::IoApicEntry;\n    let  _27: arch::irq::chip::ioapic::IoApic;\n    let mut _28: usize;\n    let mut _29: u32;\n    let mut _30: u32;\n    let  _31: ();\n    let mut _32: &mut alloc::vec::Vec<arch::irq::chip::ioapic::IoApic>;\n    let  _33: &acpi::madt::InterruptSourceOverrideEntry;\n    let  _34: &&acpi::madt::InterruptSourceOverrideEntry;\n    let mut _35: bool;\n    let mut _36: u8;\n    let  _37: arch::irq::chip::IsaOverride;\n    let mut _38: u8;\n    let mut _39: u32;\n    let  _40: ();\n    let mut _41: &mut alloc::vec::Vec<arch::irq::chip::IsaOverride>;\n    let mut _42: bool;\n    let mut _43: &alloc::vec::Vec<arch::irq::chip::IsaOverride>;\n    let  _44: ();\n    let mut _45: &mut alloc::vec::Vec<arch::irq::chip::IsaOverride>;\n    let mut _46: arch::irq::chip::IsaOverride;\n    let mut _47: core::slice::Iter<'_, arch::irq::chip::IsaOverride>;\n    let mut _48: core::slice::Iter<'_, arch::irq::chip::IsaOverride>;\n    let  _49: &[arch::irq::chip::IsaOverride];\n    let mut _50: &alloc::vec::Vec<arch::irq::chip::IsaOverride>;\n    let mut _51: core::slice::Iter<'_, arch::irq::chip::IsaOverride>;\n    let mut _52: core::option::Option<&arch::irq::chip::IsaOverride>;\n    let mut _53: &mut core::slice::Iter<'_, arch::irq::chip::IsaOverride>;\n    let mut _54: isize;\n    let  _55: &arch::irq::chip::IsaOverride;\n    let  _56: log::Level;\n    let mut _57: bool;\n    let mut _58: &log::Level;\n    let mut _59: &log::LevelFilter;\n    let mut _60: bool;\n    let mut _61: &log::Level;\n    let mut _62: &log::LevelFilter;\n    let  _63: log::LevelFilter;\n    let  _64: ();\n    let mut _65: core::fmt::Arguments<'_>;\n    let  _66: (&u8, &u32);\n    let mut _67: &u8;\n    let mut _68: &u32;\n    let  _69: [core::fmt::rt::Argument<'_>; 2];\n    let mut _70: core::fmt::rt::Argument<'_>;\n    let mut _71: core::fmt::rt::Argument<'_>;\n    let mut _72: &[u8; 47];\n    let  _73: &[core::fmt::rt::Argument<'_>; 2];\n    let  _74: &(&str, &str, &core::panic::Location<'_>);\n    let  _75: (&str, &str, &core::panic::Location<'_>);\n    let mut _76: &str;\n    let  _77: &core::panic::Location<'_>;\n    let  _78: ();\n    let mut _79: &mut [arch::irq::chip::ioapic::IoApic];\n    let mut _80: &mut alloc::vec::Vec<arch::irq::chip::ioapic::IoApic>;\n    let mut _81: bool;\n    let mut _82: &alloc::vec::Vec<arch::irq::chip::ioapic::IoApic>;\n    let  _83: !;\n    let mut _84: core::fmt::Arguments<'_>;\n    let mut _85: (&u32, &u32);\n    let mut _86: &u32;\n    let  _87: u32;\n    let  _88: &arch::irq::chip::ioapic::IoApic;\n    let mut _89: &alloc::vec::Vec<arch::irq::chip::ioapic::IoApic>;\n    let mut _90: &u32;\n    let  _91: &u32;\n    let  _92: &u32;\n    let mut _93: bool;\n    let mut _94: u32;\n    let mut _95: u32;\n    let  _96: core::panicking::AssertKind;\n    let  _97: !;\n    let mut _98: core::option::Option<core::fmt::Arguments<'_>>;\n    let mut _99: core::fmt::Arguments<'_>;\n    let  _100: arch::irq::chip::IrqChip;\n    let mut _101: sync::spin::SpinLock<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>;\n    let mut _102: alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>;\n    let mut _103: alloc::vec::Vec<arch::irq::chip::ioapic::IoApic>;\n    let mut _104: alloc::boxed::Box<[arch::irq::chip::IsaOverride]>;\n    let mut _105: alloc::vec::Vec<arch::irq::chip::IsaOverride>;\n    let  _106: &arch::irq::chip::IrqChip;\n    let mut _107: &spin::once::Once<arch::irq::chip::IrqChip>;\n    let mut _108: {closure@ostd/src/arch/x86/irq/chip/mod.rs:242:24: 242:26};\n    let mut _109: &acpi::madt::InterruptSourceOverrideEntry;\n    let mut _110: &u8;\n    let mut _111: &u32;\n    debug io_mem_builder => _1;\n    debug acpi_tables => _2;\n    debug madt_table => _4;\n    debug io_apics => _14;\n    debug isa_overrides => _15;\n    debug iter => _20;\n    debug madt_entry => _24;\n    debug madt_io_apic => _26;\n    debug io_apic => _27;\n    debug madt_isa_override => _33;\n    debug madt_isa_override => _34;\n    debug isa_override => _37;\n    debug iter => _51;\n    debug isa_override => _55;\n    debug lvl => _56;\n    debug args => _66;\n    debug args => _69;\n    debug left_val => _91;\n    debug right_val => _92;\n    debug kind => _96;\n    debug irq_chip => _100;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = arch::kernel::acpi::get_acpi_tables() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _2 = core::option::Option::<acpi::AcpiTables<arch::kernel::acpi::AcpiMemoryHandler>>::unwrap(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = &_2;\n        _5 = acpi::AcpiTables::<arch::kernel::acpi::AcpiMemoryHandler>::find_table::<acpi::madt::Madt>(move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        _4 = core::result::Result::<acpi::PhysicalMapping<arch::kernel::acpi::AcpiMemoryHandler, acpi::madt::Madt>, acpi::AcpiError>::unwrap(move _5) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_5);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        StorageLive(_12);\n        _12 = &_4;\n        _11 = acpi::PhysicalMapping::<arch::kernel::acpi::AcpiMemoryHandler, acpi::madt::Madt>::get(move _12) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _10 = &_11;\n        _9 = <core::pin::Pin<&acpi::madt::Madt> as core::ops::Deref>::deref(move _10) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_12);\n        StorageDead(_10);\n        _8 = ((*_9).2: u32);\n        _7 = BitAnd(move _8, arch::irq::chip::init::PCAT_COMPAT);\n        StorageDead(_8);\n        switchInt(move _7) -> [0: bb8, otherwise: bb7];\n    }\n    bb7: {\n        StorageDead(_11);\n        StorageDead(_9);\n        StorageDead(_7);\n        _13 = arch::irq::chip::pic::init_and_disable() -> [return: bb9, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_11);\n        StorageDead(_9);\n        StorageDead(_7);\n        goto -> bb9;\n    }\n    bb9: {\n        StorageLive(_14);\n        _14 = alloc::vec::Vec::<arch::irq::chip::ioapic::IoApic>::with_capacity(2_usize) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageLive(_15);\n        _15 = alloc::vec::Vec::<arch::irq::chip::IsaOverride>::new() -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageLive(_16);\n        StorageLive(_17);\n        StorageLive(_18);\n        StorageLive(_19);\n        _19 = &_4;\n        _18 = acpi::PhysicalMapping::<arch::kernel::acpi::AcpiMemoryHandler, acpi::madt::Madt>::get(move _19) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        StorageDead(_19);\n        _17 = acpi::madt::Madt::entries(move _18) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageDead(_18);\n        _16 = <acpi::madt::MadtEntryIter<'_> as core::iter::IntoIterator>::into_iter(move _17) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageDead(_17);\n        StorageLive(_20);\n        _20 = move _16;\n        goto -> bb15;\n    }\n    bb15: {\n        StorageLive(_21);\n        _22 = &mut _20;\n        _21 = <acpi::madt::MadtEntryIter<'_> as core::iter::Iterator>::next(_22) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        _23 = discriminant(_21);\n        switchInt(move _23) -> [0: bb19, 1: bb18, otherwise: bb17];\n    }\n    bb17: {\n        unreachable;\n    }\n    bb18: {\n        StorageLive(_24);\n        _24 = move ((_21 as variant#1).0: acpi::madt::MadtEntry<'_>);\n        _25 = discriminant(_24);\n        switchInt(move _25) -> [1: bb21, 2: bb20, otherwise: bb27];\n    }\n    bb19: {\n        StorageDead(_21);\n        StorageDead(_20);\n        StorageDead(_16);\n        StorageLive(_42);\n        StorageLive(_43);\n        _43 = &_15;\n        _42 = alloc::vec::Vec::<arch::irq::chip::IsaOverride>::is_empty(move _43) -> [return: bb28, unwind unreachable];\n    }\n    bb20: {\n        StorageLive(_34);\n        _34 = &((_24 as variant#2).0: &acpi::madt::InterruptSourceOverrideEntry);\n        StorageLive(_35);\n        StorageLive(_36);\n        _109 = (*_34);\n        _36 = ((*_109).1: u8);\n        _35 = Eq(move _36, arch::irq::chip::init::BUS_ISA);\n        switchInt(move _35) -> [0: bb25, otherwise: bb24];\n    }\n    bb21: {\n        StorageLive(_26);\n        _26 = ((_24 as variant#1).0: &acpi::madt::IoApicEntry);\n        StorageLive(_28);\n        StorageLive(_29);\n        _29 = ((*_26).3: u32);\n        _28 = move _29 as usize;\n        StorageDead(_29);\n        StorageLive(_30);\n        _30 = ((*_26).4: u32);\n        _27 = arch::irq::chip::ioapic::IoApic::new(move _28, move _30, _1) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        StorageDead(_30);\n        StorageDead(_28);\n        StorageLive(_32);\n        _32 = &mut _14;\n        _31 = alloc::vec::Vec::<arch::irq::chip::ioapic::IoApic>::push(move _32, _27) -> [return: bb23, unwind unreachable];\n    }\n    bb23: {\n        StorageDead(_32);\n        StorageDead(_26);\n        goto -> bb27;\n    }\n    bb24: {\n        StorageDead(_36);\n        StorageDead(_35);\n        StorageLive(_33);\n        _33 = ((_24 as variant#2).0: &acpi::madt::InterruptSourceOverrideEntry);\n        StorageLive(_38);\n        _38 = ((*_33).2: u8);\n        StorageLive(_39);\n        _39 = ((*_33).3: u32);\n        _37 = IsaOverride(move _38, move _39);\n        StorageDead(_39);\n        StorageDead(_38);\n        StorageLive(_41);\n        _41 = &mut _15;\n        _40 = alloc::vec::Vec::<arch::irq::chip::IsaOverride>::push(move _41, _37) -> [return: bb26, unwind unreachable];\n    }\n    bb25: {\n        StorageDead(_36);\n        StorageDead(_35);\n        StorageDead(_34);\n        goto -> bb27;\n    }\n    bb26: {\n        StorageDead(_41);\n        StorageDead(_33);\n        StorageDead(_34);\n        goto -> bb27;\n    }\n    bb27: {\n        StorageDead(_24);\n        StorageDead(_21);\n        goto -> bb15;\n    }\n    bb28: {\n        switchInt(move _42) -> [0: bb31, otherwise: bb29];\n    }\n    bb29: {\n        StorageDead(_43);\n        StorageLive(_45);\n        _45 = &mut _15;\n        StorageLive(_46);\n        _46 = IsaOverride(0_u8, 2_u32);\n        _44 = alloc::vec::Vec::<arch::irq::chip::IsaOverride>::push(move _45, move _46) -> [return: bb30, unwind unreachable];\n    }\n    bb30: {\n        StorageDead(_46);\n        StorageDead(_45);\n        goto -> bb32;\n    }\n    bb31: {\n        StorageDead(_43);\n        goto -> bb32;\n    }\n    bb32: {\n        StorageDead(_42);\n        StorageLive(_47);\n        StorageLive(_48);\n        StorageLive(_50);\n        _50 = &_15;\n        _49 = <alloc::vec::Vec<arch::irq::chip::IsaOverride> as core::ops::Deref>::deref(move _50) -> [return: bb33, unwind unreachable];\n    }\n    bb33: {\n        StorageDead(_50);\n        _48 = core::slice::<impl [arch::irq::chip::IsaOverride]>::iter(_49) -> [return: bb34, unwind unreachable];\n    }\n    bb34: {\n        _47 = <core::slice::Iter<'_, arch::irq::chip::IsaOverride> as core::iter::IntoIterator>::into_iter(move _48) -> [return: bb35, unwind unreachable];\n    }\n    bb35: {\n        StorageDead(_48);\n        StorageLive(_51);\n        _51 = move _47;\n        goto -> bb36;\n    }\n    bb36: {\n        StorageLive(_52);\n        _53 = &mut _51;\n        _52 = <core::slice::Iter<'_, arch::irq::chip::IsaOverride> as core::iter::Iterator>::next(_53) -> [return: bb37, unwind unreachable];\n    }\n    bb37: {\n        _54 = discriminant(_52);\n        switchInt(move _54) -> [0: bb39, 1: bb38, otherwise: bb17];\n    }\n    bb38: {\n        StorageLive(_55);\n        _55 = ((_52 as variant#1).0: &arch::irq::chip::IsaOverride);\n        _56 = log::Level::Info;\n        StorageLive(_57);\n        StorageLive(_58);\n        _58 = &_56;\n        StorageLive(_59);\n        _59 = arch::irq::chip::init::promoted[0];\n        _57 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _58, move _59) -> [return: bb40, unwind unreachable];\n    }\n    bb39: {\n        StorageDead(_52);\n        StorageDead(_51);\n        StorageDead(_47);\n        StorageLive(_80);\n        _80 = &mut _14;\n        _79 = <alloc::vec::Vec<arch::irq::chip::ioapic::IoApic> as core::ops::DerefMut>::deref_mut(move _80) -> [return: bb53, unwind unreachable];\n    }\n    bb40: {\n        switchInt(move _57) -> [0: bb51, otherwise: bb41];\n    }\n    bb41: {\n        StorageDead(_59);\n        StorageDead(_58);\n        StorageLive(_60);\n        StorageLive(_61);\n        _61 = &_56;\n        StorageLive(_62);\n        StorageLive(_63);\n        _63 = log::max_level() -> [return: bb42, unwind unreachable];\n    }\n    bb42: {\n        _62 = &_63;\n        _60 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _61, move _62) -> [return: bb43, unwind unreachable];\n    }\n    bb43: {\n        switchInt(move _60) -> [0: bb50, otherwise: bb44];\n    }\n    bb44: {\n        StorageDead(_63);\n        StorageDead(_62);\n        StorageDead(_61);\n        StorageLive(_65);\n        StorageLive(_66);\n        StorageLive(_67);\n        _67 = &((*_55).0: u8);\n        StorageLive(_68);\n        _68 = &((*_55).1: u32);\n        _66 = (move _67, move _68);\n        StorageDead(_68);\n        StorageDead(_67);\n        StorageLive(_69);\n        StorageLive(_70);\n        _110 = (_66.0: &u8);\n        _70 = core::fmt::rt::Argument::<'_>::new_display::<u8>(_110) -> [return: bb45, unwind unreachable];\n    }\n    bb45: {\n        StorageLive(_71);\n        _111 = (_66.1: &u32);\n        _71 = core::fmt::rt::Argument::<'_>::new_display::<u32>(_111) -> [return: bb46, unwind unreachable];\n    }\n    bb46: {\n        _69 = [move _70, move _71];\n        StorageDead(_71);\n        StorageDead(_70);\n        StorageLive(_72);\n        _72 = b\"![IOAPIC]: Override ISA interrupt \\xc0\\t for GSI \\xc0\\x00\";\n        _73 = &_69;\n        _65 = core::fmt::Arguments::<'_>::new::<47, 2>(move _72, _73) -> [return: bb47, unwind unreachable];\n    }\n    bb47: {\n        StorageDead(_72);\n        StorageLive(_75);\n        StorageLive(_76);\n        _76 = \"ostd::arch::irq::chip\";\n        _77 = log::__private_api::loc() -> [return: bb48, unwind unreachable];\n    }\n    bb48: {\n        _75 = (move _76, \"ostd::arch::irq::chip\", _77);\n        StorageDead(_76);\n        _74 = &_75;\n        _64 = log::__private_api::log::<'_, (), log::__private_api::GlobalLogger>(log::__private_api::GlobalLogger, move _65, _56, _74, ()) -> [return: bb49, unwind unreachable];\n    }\n    bb49: {\n        StorageDead(_65);\n        StorageDead(_75);\n        StorageDead(_69);\n        StorageDead(_66);\n        goto -> bb52;\n    }\n    bb50: {\n        StorageDead(_63);\n        StorageDead(_62);\n        StorageDead(_61);\n        goto -> bb52;\n    }\n    bb51: {\n        StorageDead(_59);\n        StorageDead(_58);\n        goto -> bb52;\n    }\n    bb52: {\n        StorageDead(_60);\n        StorageDead(_57);\n        StorageDead(_55);\n        StorageDead(_52);\n        goto -> bb36;\n    }\n    bb53: {\n        StorageDead(_80);\n        _78 = alloc::slice::<impl [arch::irq::chip::ioapic::IoApic]>::sort_by_key::<u32, {closure@ostd/src/arch/x86/irq/chip/mod.rs:230:26: 230:35}>(_79, ZeroSized: {closure@ostd/src/arch/x86/irq/chip/mod.rs:230:26: 230:35}) -> [return: bb54, unwind unreachable];\n    }\n    bb54: {\n        StorageLive(_81);\n        StorageLive(_82);\n        _82 = &_14;\n        _81 = alloc::vec::Vec::<arch::irq::chip::ioapic::IoApic>::is_empty(move _82) -> [return: bb55, unwind unreachable];\n    }\n    bb55: {\n        switchInt(move _81) -> [0: bb57, otherwise: bb56];\n    }\n    bb56: {\n        StorageDead(_82);\n        StorageLive(_84);\n        _84 = core::fmt::Arguments::<'_>::from_str(\"No I/O APICs found\") -> [return: bb58, unwind unreachable];\n    }\n    bb57: {\n        StorageDead(_82);\n        StorageDead(_81);\n        StorageLive(_85);\n        StorageLive(_86);\n        StorageLive(_87);\n        StorageLive(_89);\n        _89 = &_14;\n        _88 = <alloc::vec::Vec<arch::irq::chip::ioapic::IoApic> as core::ops::Index<usize>>::index(move _89, 0_usize) -> [return: bb59, unwind unreachable];\n    }\n    bb58: {\n        _83 = core::panicking::panic_fmt(move _84) -> unwind unreachable;\n    }\n    bb59: {\n        StorageDead(_89);\n        _87 = arch::irq::chip::ioapic::IoApic::interrupt_base(_88) -> [return: bb60, unwind unreachable];\n    }\n    bb60: {\n        _86 = &_87;\n        StorageLive(_90);\n        _90 = arch::irq::chip::init::promoted[1];\n        _85 = (move _86, move _90);\n        StorageDead(_90);\n        StorageDead(_86);\n        _91 = (_85.0: &u32);\n        _92 = (_85.1: &u32);\n        StorageLive(_93);\n        StorageLive(_94);\n        _94 = (*_91);\n        StorageLive(_95);\n        _95 = (*_92);\n        _93 = Eq(move _94, move _95);\n        switchInt(move _93) -> [0: bb62, otherwise: bb61];\n    }\n    bb61: {\n        StorageDead(_95);\n        StorageDead(_94);\n        StorageDead(_93);\n        StorageDead(_87);\n        StorageDead(_85);\n        StorageLive(_100);\n        StorageLive(_101);\n        StorageLive(_102);\n        StorageLive(_103);\n        _103 = move _14;\n        _102 = alloc::vec::Vec::<arch::irq::chip::ioapic::IoApic>::into_boxed_slice(move _103) -> [return: bb64, unwind unreachable];\n    }\n    bb62: {\n        StorageDead(_95);\n        StorageDead(_94);\n        _96 = core::panicking::AssertKind::Eq;\n        StorageLive(_98);\n        StorageLive(_99);\n        _99 = core::fmt::Arguments::<'_>::from_str(\"No I/O APIC with zero interrupt base found\") -> [return: bb63, unwind unreachable];\n    }\n    bb63: {\n        _98 = core::option::Option::Some(move _99);\n        StorageDead(_99);\n        _97 = core::panicking::assert_failed::<u32, u32>(_96, _91, _92, move _98) -> unwind unreachable;\n    }\n    bb64: {\n        StorageDead(_103);\n        _101 = sync::spin::SpinLock::<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>::new(move _102) -> [return: bb65, unwind unreachable];\n    }\n    bb65: {\n        StorageDead(_102);\n        StorageLive(_104);\n        StorageLive(_105);\n        _105 = move _15;\n        _104 = alloc::vec::Vec::<arch::irq::chip::IsaOverride>::into_boxed_slice(move _105) -> [return: bb66, unwind unreachable];\n    }\n    bb66: {\n        StorageDead(_105);\n        _100 = IrqChip(move _101, move _104);\n        StorageDead(_104);\n        StorageDead(_101);\n        StorageLive(_106);\n        StorageLive(_107);\n        _107 = {alloc261: &spin::once::Once<arch::irq::chip::IrqChip>};\n        StorageLive(_108);\n        _108 = {closure@ostd/src/arch/x86/irq/chip/mod.rs:242:24: 242:26}(move _100);\n        _106 = spin::once::Once::<arch::irq::chip::IrqChip>::call_once::<{closure@ostd/src/arch/x86/irq/chip/mod.rs:242:24: 242:26}>(move _107, move _108) -> [return: bb67, unwind unreachable];\n    }\n    bb67: {\n        StorageDead(_108);\n        StorageDead(_107);\n        StorageDead(_106);\n        StorageDead(_100);\n        StorageDead(_15);\n        StorageDead(_14);\n        drop(_4) -> [return: bb68, unwind unreachable];\n    }\n    bb68: {\n        StorageDead(_4);\n        drop(_2) -> [return: bb69, unwind unreachable];\n    }\n    bb69: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}