
Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038b0  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  080039ec  080039ec  000049ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b4c  08003b4c  0000506c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003b4c  08003b4c  00004b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b54  08003b54  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b54  08003b54  00004b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b58  08003b58  00004b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08003b5c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  2000006c  08003bc8  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08003bc8  00005284  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000089df  00000000  00000000  00005095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018cb  00000000  00000000  0000da74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000808  00000000  00000000  0000f340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000061d  00000000  00000000  0000fb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bdd  00000000  00000000  00010165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000971e  00000000  00000000  00026d42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dc0f  00000000  00000000  00030460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000be06f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027d4  00000000  00000000  000be0b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000c0888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000006c 	.word	0x2000006c
 8000158:	00000000 	.word	0x00000000
 800015c:	080039d4 	.word	0x080039d4

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000070 	.word	0x20000070
 8000178:	080039d4 	.word	0x080039d4

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b98c 	b.w	80004ac <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9d08      	ldr	r5, [sp, #32]
 80001b2:	468e      	mov	lr, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14a      	bne.n	8000252 <__udivmoddi4+0xa6>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4617      	mov	r7, r2
 80001c0:	d962      	bls.n	8000288 <__udivmoddi4+0xdc>
 80001c2:	fab2 f682 	clz	r6, r2
 80001c6:	b14e      	cbz	r6, 80001dc <__udivmoddi4+0x30>
 80001c8:	f1c6 0320 	rsb	r3, r6, #32
 80001cc:	fa01 f806 	lsl.w	r8, r1, r6
 80001d0:	fa20 f303 	lsr.w	r3, r0, r3
 80001d4:	40b7      	lsls	r7, r6
 80001d6:	ea43 0808 	orr.w	r8, r3, r8
 80001da:	40b4      	lsls	r4, r6
 80001dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001e4:	fa1f fc87 	uxth.w	ip, r7
 80001e8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001ec:	fb01 f20c 	mul.w	r2, r1, ip
 80001f0:	0c23      	lsrs	r3, r4, #16
 80001f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d909      	bls.n	800020e <__udivmoddi4+0x62>
 80001fa:	18fb      	adds	r3, r7, r3
 80001fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000200:	f080 80eb 	bcs.w	80003da <__udivmoddi4+0x22e>
 8000204:	429a      	cmp	r2, r3
 8000206:	f240 80e8 	bls.w	80003da <__udivmoddi4+0x22e>
 800020a:	3902      	subs	r1, #2
 800020c:	443b      	add	r3, r7
 800020e:	1a9a      	subs	r2, r3, r2
 8000210:	fbb2 f0fe 	udiv	r0, r2, lr
 8000214:	fb0e 2210 	mls	r2, lr, r0, r2
 8000218:	fb00 fc0c 	mul.w	ip, r0, ip
 800021c:	b2a3      	uxth	r3, r4
 800021e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000222:	459c      	cmp	ip, r3
 8000224:	d909      	bls.n	800023a <__udivmoddi4+0x8e>
 8000226:	18fb      	adds	r3, r7, r3
 8000228:	f100 32ff 	add.w	r2, r0, #4294967295
 800022c:	f080 80d7 	bcs.w	80003de <__udivmoddi4+0x232>
 8000230:	459c      	cmp	ip, r3
 8000232:	f240 80d4 	bls.w	80003de <__udivmoddi4+0x232>
 8000236:	443b      	add	r3, r7
 8000238:	3802      	subs	r0, #2
 800023a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800023e:	2100      	movs	r1, #0
 8000240:	eba3 030c 	sub.w	r3, r3, ip
 8000244:	b11d      	cbz	r5, 800024e <__udivmoddi4+0xa2>
 8000246:	2200      	movs	r2, #0
 8000248:	40f3      	lsrs	r3, r6
 800024a:	e9c5 3200 	strd	r3, r2, [r5]
 800024e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000252:	428b      	cmp	r3, r1
 8000254:	d905      	bls.n	8000262 <__udivmoddi4+0xb6>
 8000256:	b10d      	cbz	r5, 800025c <__udivmoddi4+0xb0>
 8000258:	e9c5 0100 	strd	r0, r1, [r5]
 800025c:	2100      	movs	r1, #0
 800025e:	4608      	mov	r0, r1
 8000260:	e7f5      	b.n	800024e <__udivmoddi4+0xa2>
 8000262:	fab3 f183 	clz	r1, r3
 8000266:	2900      	cmp	r1, #0
 8000268:	d146      	bne.n	80002f8 <__udivmoddi4+0x14c>
 800026a:	4573      	cmp	r3, lr
 800026c:	d302      	bcc.n	8000274 <__udivmoddi4+0xc8>
 800026e:	4282      	cmp	r2, r0
 8000270:	f200 8108 	bhi.w	8000484 <__udivmoddi4+0x2d8>
 8000274:	1a84      	subs	r4, r0, r2
 8000276:	eb6e 0203 	sbc.w	r2, lr, r3
 800027a:	2001      	movs	r0, #1
 800027c:	4690      	mov	r8, r2
 800027e:	2d00      	cmp	r5, #0
 8000280:	d0e5      	beq.n	800024e <__udivmoddi4+0xa2>
 8000282:	e9c5 4800 	strd	r4, r8, [r5]
 8000286:	e7e2      	b.n	800024e <__udivmoddi4+0xa2>
 8000288:	2a00      	cmp	r2, #0
 800028a:	f000 8091 	beq.w	80003b0 <__udivmoddi4+0x204>
 800028e:	fab2 f682 	clz	r6, r2
 8000292:	2e00      	cmp	r6, #0
 8000294:	f040 80a5 	bne.w	80003e2 <__udivmoddi4+0x236>
 8000298:	1a8a      	subs	r2, r1, r2
 800029a:	2101      	movs	r1, #1
 800029c:	0c03      	lsrs	r3, r0, #16
 800029e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002a2:	b280      	uxth	r0, r0
 80002a4:	b2bc      	uxth	r4, r7
 80002a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb04 f20c 	mul.w	r2, r4, ip
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d907      	bls.n	80002ca <__udivmoddi4+0x11e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002c0:	d202      	bcs.n	80002c8 <__udivmoddi4+0x11c>
 80002c2:	429a      	cmp	r2, r3
 80002c4:	f200 80e3 	bhi.w	800048e <__udivmoddi4+0x2e2>
 80002c8:	46c4      	mov	ip, r8
 80002ca:	1a9b      	subs	r3, r3, r2
 80002cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80002d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002d4:	fb02 f404 	mul.w	r4, r2, r4
 80002d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002dc:	429c      	cmp	r4, r3
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x144>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x142>
 80002e8:	429c      	cmp	r4, r3
 80002ea:	f200 80cd 	bhi.w	8000488 <__udivmoddi4+0x2dc>
 80002ee:	4602      	mov	r2, r0
 80002f0:	1b1b      	subs	r3, r3, r4
 80002f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002f6:	e7a5      	b.n	8000244 <__udivmoddi4+0x98>
 80002f8:	f1c1 0620 	rsb	r6, r1, #32
 80002fc:	408b      	lsls	r3, r1
 80002fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000302:	431f      	orrs	r7, r3
 8000304:	fa2e fa06 	lsr.w	sl, lr, r6
 8000308:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800030c:	fbba f8f9 	udiv	r8, sl, r9
 8000310:	fa0e fe01 	lsl.w	lr, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fb09 aa18 	mls	sl, r9, r8, sl
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	ea43 030e 	orr.w	r3, r3, lr
 8000324:	fa00 fe01 	lsl.w	lr, r0, r1
 8000328:	fb08 f00c 	mul.w	r0, r8, ip
 800032c:	0c1c      	lsrs	r4, r3, #16
 800032e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000332:	42a0      	cmp	r0, r4
 8000334:	fa02 f201 	lsl.w	r2, r2, r1
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x1a4>
 800033a:	193c      	adds	r4, r7, r4
 800033c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000340:	f080 809e 	bcs.w	8000480 <__udivmoddi4+0x2d4>
 8000344:	42a0      	cmp	r0, r4
 8000346:	f240 809b 	bls.w	8000480 <__udivmoddi4+0x2d4>
 800034a:	f1a8 0802 	sub.w	r8, r8, #2
 800034e:	443c      	add	r4, r7
 8000350:	1a24      	subs	r4, r4, r0
 8000352:	b298      	uxth	r0, r3
 8000354:	fbb4 f3f9 	udiv	r3, r4, r9
 8000358:	fb09 4413 	mls	r4, r9, r3, r4
 800035c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000360:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x1d0>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f103 30ff 	add.w	r0, r3, #4294967295
 800036e:	f080 8085 	bcs.w	800047c <__udivmoddi4+0x2d0>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8082 	bls.w	800047c <__udivmoddi4+0x2d0>
 8000378:	3b02      	subs	r3, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	fba0 8c02 	umull	r8, ip, r0, r2
 8000388:	4564      	cmp	r4, ip
 800038a:	4643      	mov	r3, r8
 800038c:	46e1      	mov	r9, ip
 800038e:	d364      	bcc.n	800045a <__udivmoddi4+0x2ae>
 8000390:	d061      	beq.n	8000456 <__udivmoddi4+0x2aa>
 8000392:	b15d      	cbz	r5, 80003ac <__udivmoddi4+0x200>
 8000394:	ebbe 0203 	subs.w	r2, lr, r3
 8000398:	eb64 0409 	sbc.w	r4, r4, r9
 800039c:	fa04 f606 	lsl.w	r6, r4, r6
 80003a0:	fa22 f301 	lsr.w	r3, r2, r1
 80003a4:	431e      	orrs	r6, r3
 80003a6:	40cc      	lsrs	r4, r1
 80003a8:	e9c5 6400 	strd	r6, r4, [r5]
 80003ac:	2100      	movs	r1, #0
 80003ae:	e74e      	b.n	800024e <__udivmoddi4+0xa2>
 80003b0:	fbb1 fcf2 	udiv	ip, r1, r2
 80003b4:	0c01      	lsrs	r1, r0, #16
 80003b6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003c0:	463b      	mov	r3, r7
 80003c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003c6:	4638      	mov	r0, r7
 80003c8:	463c      	mov	r4, r7
 80003ca:	46b8      	mov	r8, r7
 80003cc:	46be      	mov	lr, r7
 80003ce:	2620      	movs	r6, #32
 80003d0:	eba2 0208 	sub.w	r2, r2, r8
 80003d4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003d8:	e765      	b.n	80002a6 <__udivmoddi4+0xfa>
 80003da:	4601      	mov	r1, r0
 80003dc:	e717      	b.n	800020e <__udivmoddi4+0x62>
 80003de:	4610      	mov	r0, r2
 80003e0:	e72b      	b.n	800023a <__udivmoddi4+0x8e>
 80003e2:	f1c6 0120 	rsb	r1, r6, #32
 80003e6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ea:	40b7      	lsls	r7, r6
 80003ec:	fa0e fe06 	lsl.w	lr, lr, r6
 80003f0:	fa20 f101 	lsr.w	r1, r0, r1
 80003f4:	ea41 010e 	orr.w	r1, r1, lr
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	fbbc f8fe 	udiv	r8, ip, lr
 8000400:	b2bc      	uxth	r4, r7
 8000402:	fb0e cc18 	mls	ip, lr, r8, ip
 8000406:	fb08 f904 	mul.w	r9, r8, r4
 800040a:	0c0a      	lsrs	r2, r1, #16
 800040c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000410:	40b0      	lsls	r0, r6
 8000412:	4591      	cmp	r9, r2
 8000414:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000418:	b280      	uxth	r0, r0
 800041a:	d93e      	bls.n	800049a <__udivmoddi4+0x2ee>
 800041c:	18ba      	adds	r2, r7, r2
 800041e:	f108 3cff 	add.w	ip, r8, #4294967295
 8000422:	d201      	bcs.n	8000428 <__udivmoddi4+0x27c>
 8000424:	4591      	cmp	r9, r2
 8000426:	d81f      	bhi.n	8000468 <__udivmoddi4+0x2bc>
 8000428:	eba2 0209 	sub.w	r2, r2, r9
 800042c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000430:	fb09 f804 	mul.w	r8, r9, r4
 8000434:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000438:	b28a      	uxth	r2, r1
 800043a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800043e:	4542      	cmp	r2, r8
 8000440:	d229      	bcs.n	8000496 <__udivmoddi4+0x2ea>
 8000442:	18ba      	adds	r2, r7, r2
 8000444:	f109 31ff 	add.w	r1, r9, #4294967295
 8000448:	d2c2      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044a:	4542      	cmp	r2, r8
 800044c:	d2c0      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044e:	f1a9 0102 	sub.w	r1, r9, #2
 8000452:	443a      	add	r2, r7
 8000454:	e7bc      	b.n	80003d0 <__udivmoddi4+0x224>
 8000456:	45c6      	cmp	lr, r8
 8000458:	d29b      	bcs.n	8000392 <__udivmoddi4+0x1e6>
 800045a:	ebb8 0302 	subs.w	r3, r8, r2
 800045e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000462:	3801      	subs	r0, #1
 8000464:	46e1      	mov	r9, ip
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e6>
 8000468:	eba7 0909 	sub.w	r9, r7, r9
 800046c:	444a      	add	r2, r9
 800046e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000472:	f1a8 0c02 	sub.w	ip, r8, #2
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	e7db      	b.n	8000434 <__udivmoddi4+0x288>
 800047c:	4603      	mov	r3, r0
 800047e:	e77d      	b.n	800037c <__udivmoddi4+0x1d0>
 8000480:	46d0      	mov	r8, sl
 8000482:	e765      	b.n	8000350 <__udivmoddi4+0x1a4>
 8000484:	4608      	mov	r0, r1
 8000486:	e6fa      	b.n	800027e <__udivmoddi4+0xd2>
 8000488:	443b      	add	r3, r7
 800048a:	3a02      	subs	r2, #2
 800048c:	e730      	b.n	80002f0 <__udivmoddi4+0x144>
 800048e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000492:	443b      	add	r3, r7
 8000494:	e719      	b.n	80002ca <__udivmoddi4+0x11e>
 8000496:	4649      	mov	r1, r9
 8000498:	e79a      	b.n	80003d0 <__udivmoddi4+0x224>
 800049a:	eba2 0209 	sub.w	r2, r2, r9
 800049e:	fbb2 f9fe 	udiv	r9, r2, lr
 80004a2:	46c4      	mov	ip, r8
 80004a4:	fb09 f804 	mul.w	r8, r9, r4
 80004a8:	e7c4      	b.n	8000434 <__udivmoddi4+0x288>
 80004aa:	bf00      	nop

080004ac <__aeabi_idiv0>:
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <_write>:

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
extern UART_HandleTypeDef huart2;

int _write(int file, char *ptr, int len) {
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b086      	sub	sp, #24
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	60f8      	str	r0, [r7, #12]
 80004b8:	60b9      	str	r1, [r7, #8]
 80004ba:	607a      	str	r2, [r7, #4]
	int i=0;
 80004bc:	2300      	movs	r3, #0
 80004be:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 80004c0:	2300      	movs	r3, #0
 80004c2:	617b      	str	r3, [r7, #20]
 80004c4:	e00b      	b.n	80004de <_write+0x2e>
	HAL_UART_Transmit(&huart2,(uint8_t *)(ptr++),1,1000);
 80004c6:	68b9      	ldr	r1, [r7, #8]
 80004c8:	1c4b      	adds	r3, r1, #1
 80004ca:	60bb      	str	r3, [r7, #8]
 80004cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004d0:	2201      	movs	r2, #1
 80004d2:	4807      	ldr	r0, [pc, #28]	@ (80004f0 <_write+0x40>)
 80004d4:	f002 f8be 	bl	8002654 <HAL_UART_Transmit>
	for(i=0; i<len; i++)
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	3301      	adds	r3, #1
 80004dc:	617b      	str	r3, [r7, #20]
 80004de:	697a      	ldr	r2, [r7, #20]
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	429a      	cmp	r2, r3
 80004e4:	dbef      	blt.n	80004c6 <_write+0x16>
	return len;
 80004e6:	687b      	ldr	r3, [r7, #4]
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	3718      	adds	r7, #24
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	200000dc 	.word	0x200000dc

080004f4 <waiting>:
void waiting(unsigned int delay) {
 80004f4:	b480      	push	{r7}
 80004f6:	b085      	sub	sp, #20
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	unsigned int i;
	for (i=0; i<delay; i++);
 80004fc:	2300      	movs	r3, #0
 80004fe:	60fb      	str	r3, [r7, #12]
 8000500:	e002      	b.n	8000508 <waiting+0x14>
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	3301      	adds	r3, #1
 8000506:	60fb      	str	r3, [r7, #12]
 8000508:	68fa      	ldr	r2, [r7, #12]
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	429a      	cmp	r2, r3
 800050e:	d3f8      	bcc.n	8000502 <waiting+0xe>
}
 8000510:	bf00      	nop
 8000512:	bf00      	nop
 8000514:	3714      	adds	r7, #20
 8000516:	46bd      	mov	sp, r7
 8000518:	bc80      	pop	{r7}
 800051a:	4770      	bx	lr

0800051c <EXTI15_10_IRQHandler>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void EXTI15_10_IRQHandler(void){
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
	if(EXTI->PR & (1 << 13)){
 8000520:	4b0f      	ldr	r3, [pc, #60]	@ (8000560 <EXTI15_10_IRQHandler+0x44>)
 8000522:	695b      	ldr	r3, [r3, #20]
 8000524:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000528:	2b00      	cmp	r3, #0
 800052a:	d017      	beq.n	800055c <EXTI15_10_IRQHandler+0x40>
		EXTI->PR = (0x01 << 13);
 800052c:	4b0c      	ldr	r3, [pc, #48]	@ (8000560 <EXTI15_10_IRQHandler+0x44>)
 800052e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000532:	615a      	str	r2, [r3, #20]
		state = state + 1;
 8000534:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <EXTI15_10_IRQHandler+0x48>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	3301      	adds	r3, #1
 800053a:	b2da      	uxtb	r2, r3
 800053c:	4b09      	ldr	r3, [pc, #36]	@ (8000564 <EXTI15_10_IRQHandler+0x48>)
 800053e:	701a      	strb	r2, [r3, #0]
		if (state >1) state = 0;
 8000540:	4b08      	ldr	r3, [pc, #32]	@ (8000564 <EXTI15_10_IRQHandler+0x48>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	2b01      	cmp	r3, #1
 8000546:	d902      	bls.n	800054e <EXTI15_10_IRQHandler+0x32>
 8000548:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <EXTI15_10_IRQHandler+0x48>)
 800054a:	2200      	movs	r2, #0
 800054c:	701a      	strb	r2, [r3, #0]
		if (medicion_end == 0) printf("Mode will change after finishing the measurement \r\n");
 800054e:	4b06      	ldr	r3, [pc, #24]	@ (8000568 <EXTI15_10_IRQHandler+0x4c>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d102      	bne.n	800055c <EXTI15_10_IRQHandler+0x40>
 8000556:	4805      	ldr	r0, [pc, #20]	@ (800056c <EXTI15_10_IRQHandler+0x50>)
 8000558:	f002 fbd0 	bl	8002cfc <puts>
	}
}
 800055c:	bf00      	nop
 800055e:	bd80      	pop	{r7, pc}
 8000560:	40010400 	.word	0x40010400
 8000564:	20000124 	.word	0x20000124
 8000568:	20000000 	.word	0x20000000
 800056c:	080039ec 	.word	0x080039ec

08000570 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
	// no need to verify EXTI PR as it only triggers this function with EXTI4
	EXTI->PR = (0x01 << 4);
 8000574:	4b06      	ldr	r3, [pc, #24]	@ (8000590 <EXTI4_IRQHandler+0x20>)
 8000576:	2210      	movs	r2, #16
 8000578:	615a      	str	r2, [r3, #20]
	medicion_init = 1;
 800057a:	4b06      	ldr	r3, [pc, #24]	@ (8000594 <EXTI4_IRQHandler+0x24>)
 800057c:	2201      	movs	r2, #1
 800057e:	701a      	strb	r2, [r3, #0]
	medicion_end = 0;
 8000580:	4b05      	ldr	r3, [pc, #20]	@ (8000598 <EXTI4_IRQHandler+0x28>)
 8000582:	2200      	movs	r2, #0
 8000584:	701a      	strb	r2, [r3, #0]

}
 8000586:	bf00      	nop
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	40010400 	.word	0x40010400
 8000594:	20000125 	.word	0x20000125
 8000598:	20000000 	.word	0x20000000

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	unsigned char prev_state = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a6:	f000 fc62 	bl	8000e6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005aa:	f000 f973 	bl	8000894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ae:	f000 fa41 	bl	8000a34 <MX_GPIO_Init>
  MX_ADC_Init();
 80005b2:	f000 f9bd 	bl	8000930 <MX_ADC_Init>
  MX_USART2_UART_Init();
 80005b6:	f000 fa13 	bl	80009e0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /*INPUTS: */
  /*PB4 configuration EXTI mode, moder (00)*/
  GPIOB ->MODER &= ~(1 << (4*2 + 1));
 80005ba:	4b8f      	ldr	r3, [pc, #572]	@ (80007f8 <main+0x25c>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a8e      	ldr	r2, [pc, #568]	@ (80007f8 <main+0x25c>)
 80005c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80005c4:	6013      	str	r3, [r2, #0]
  GPIOB ->MODER &= ~(1 << (4*2));
 80005c6:	4b8c      	ldr	r3, [pc, #560]	@ (80007f8 <main+0x25c>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a8b      	ldr	r2, [pc, #556]	@ (80007f8 <main+0x25c>)
 80005cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80005d0:	6013      	str	r3, [r2, #0]
  GPIOB ->PUPDR &= ~(3 << 8); // cleaning any previous configuration
 80005d2:	4b89      	ldr	r3, [pc, #548]	@ (80007f8 <main+0x25c>)
 80005d4:	68db      	ldr	r3, [r3, #12]
 80005d6:	4a88      	ldr	r2, [pc, #544]	@ (80007f8 <main+0x25c>)
 80005d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80005dc:	60d3      	str	r3, [r2, #12]
  GPIOB ->PUPDR |= (2 << 8); // Setting button on pull down (10)
 80005de:	4b86      	ldr	r3, [pc, #536]	@ (80007f8 <main+0x25c>)
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	4a85      	ldr	r2, [pc, #532]	@ (80007f8 <main+0x25c>)
 80005e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005e8:	60d3      	str	r3, [r2, #12]

  SYSCFG ->EXTICR[1] &= ~(0xF << 0);	//Cleaning any new previous at SYSCFG
 80005ea:	4b84      	ldr	r3, [pc, #528]	@ (80007fc <main+0x260>)
 80005ec:	68db      	ldr	r3, [r3, #12]
 80005ee:	4a83      	ldr	r2, [pc, #524]	@ (80007fc <main+0x260>)
 80005f0:	f023 030f 	bic.w	r3, r3, #15
 80005f4:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[1] |= (0x01 << 0);		// Enabling EXTI4 for PB4 with 0001
 80005f6:	4b81      	ldr	r3, [pc, #516]	@ (80007fc <main+0x260>)
 80005f8:	68db      	ldr	r3, [r3, #12]
 80005fa:	4a80      	ldr	r2, [pc, #512]	@ (80007fc <main+0x260>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	60d3      	str	r3, [r2, #12]
  EXTI ->FTSR &= ~(0x01 << 4);			// Disabling falling edge
 8000602:	4b7f      	ldr	r3, [pc, #508]	@ (8000800 <main+0x264>)
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	4a7e      	ldr	r2, [pc, #504]	@ (8000800 <main+0x264>)
 8000608:	f023 0310 	bic.w	r3, r3, #16
 800060c:	60d3      	str	r3, [r2, #12]
  EXTI ->RTSR |= (0x01 << 4);			// Enabling rising edge
 800060e:	4b7c      	ldr	r3, [pc, #496]	@ (8000800 <main+0x264>)
 8000610:	689b      	ldr	r3, [r3, #8]
 8000612:	4a7b      	ldr	r2, [pc, #492]	@ (8000800 <main+0x264>)
 8000614:	f043 0310 	orr.w	r3, r3, #16
 8000618:	6093      	str	r3, [r2, #8]
  EXTI ->IMR |= (0x01 << 4); 			// Enable EXTI 4
 800061a:	4b79      	ldr	r3, [pc, #484]	@ (8000800 <main+0x264>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a78      	ldr	r2, [pc, #480]	@ (8000800 <main+0x264>)
 8000620:	f043 0310 	orr.w	r3, r3, #16
 8000624:	6013      	str	r3, [r2, #0]
  NVIC ->ISER[0] |= (1 << 10); 	// Enable EXTI4 NVIC
 8000626:	4b77      	ldr	r3, [pc, #476]	@ (8000804 <main+0x268>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a76      	ldr	r2, [pc, #472]	@ (8000804 <main+0x268>)
 800062c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000630:	6013      	str	r3, [r2, #0]

  /*PC13 configuration EXTI mode, moder(00)*/
  GPIOC ->MODER &= ~(1 << (13*2 + 1));
 8000632:	4b75      	ldr	r3, [pc, #468]	@ (8000808 <main+0x26c>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a74      	ldr	r2, [pc, #464]	@ (8000808 <main+0x26c>)
 8000638:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800063c:	6013      	str	r3, [r2, #0]
  GPIOC ->MODER &= ~(1 << (13*2));
 800063e:	4b72      	ldr	r3, [pc, #456]	@ (8000808 <main+0x26c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a71      	ldr	r2, [pc, #452]	@ (8000808 <main+0x26c>)
 8000644:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8000648:	6013      	str	r3, [r2, #0]

  SYSCFG ->EXTICR[3] &= ~(0xF << 4);	//Cleaning any new previous at SYSCFG
 800064a:	4b6c      	ldr	r3, [pc, #432]	@ (80007fc <main+0x260>)
 800064c:	695b      	ldr	r3, [r3, #20]
 800064e:	4a6b      	ldr	r2, [pc, #428]	@ (80007fc <main+0x260>)
 8000650:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000654:	6153      	str	r3, [r2, #20]
  SYSCFG->EXTICR[3] |= (0x02 << 4);		// Enabling EXTI13 for PC13 with 0010
 8000656:	4b69      	ldr	r3, [pc, #420]	@ (80007fc <main+0x260>)
 8000658:	695b      	ldr	r3, [r3, #20]
 800065a:	4a68      	ldr	r2, [pc, #416]	@ (80007fc <main+0x260>)
 800065c:	f043 0320 	orr.w	r3, r3, #32
 8000660:	6153      	str	r3, [r2, #20]
  EXTI ->FTSR |= (0x01 << 13);			// Enable falling edge
 8000662:	4b67      	ldr	r3, [pc, #412]	@ (8000800 <main+0x264>)
 8000664:	68db      	ldr	r3, [r3, #12]
 8000666:	4a66      	ldr	r2, [pc, #408]	@ (8000800 <main+0x264>)
 8000668:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800066c:	60d3      	str	r3, [r2, #12]
  EXTI ->RTSR &= ~(0x01 << 13);			// Disable rising edge
 800066e:	4b64      	ldr	r3, [pc, #400]	@ (8000800 <main+0x264>)
 8000670:	689b      	ldr	r3, [r3, #8]
 8000672:	4a63      	ldr	r2, [pc, #396]	@ (8000800 <main+0x264>)
 8000674:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000678:	6093      	str	r3, [r2, #8]
  EXTI ->IMR |= (0x01 << 13); 			// Enable EXTI 13
 800067a:	4b61      	ldr	r3, [pc, #388]	@ (8000800 <main+0x264>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a60      	ldr	r2, [pc, #384]	@ (8000800 <main+0x264>)
 8000680:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000684:	6013      	str	r3, [r2, #0]
  NVIC ->ISER[1] |= (1 << (40-32)); 	// Enable EXTI15_10 NVIC
 8000686:	4b5f      	ldr	r3, [pc, #380]	@ (8000804 <main+0x268>)
 8000688:	685b      	ldr	r3, [r3, #4]
 800068a:	4a5e      	ldr	r2, [pc, #376]	@ (8000804 <main+0x268>)
 800068c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000690:	6053      	str	r3, [r2, #4]

  //PA1 as an input analog mode, (11)
  GPIOA->MODER &= ~(3 << (1*2));
 8000692:	4b5e      	ldr	r3, [pc, #376]	@ (800080c <main+0x270>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a5d      	ldr	r2, [pc, #372]	@ (800080c <main+0x270>)
 8000698:	f023 030c 	bic.w	r3, r3, #12
 800069c:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (3 << (1*2));
 800069e:	4b5b      	ldr	r3, [pc, #364]	@ (800080c <main+0x270>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a5a      	ldr	r2, [pc, #360]	@ (800080c <main+0x270>)
 80006a4:	f043 030c 	orr.w	r3, r3, #12
 80006a8:	6013      	str	r3, [r2, #0]
  ADC1->CR1 = 0x00000000;//Res (00) 12 bits, scan mode 0 disbabled, EOCIE 0
 80006aa:	4b59      	ldr	r3, [pc, #356]	@ (8000810 <main+0x274>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	605a      	str	r2, [r3, #4]
  ADC1->SQR1 = 0x00000000; // 1 channel enabled
 80006b0:	4b57      	ldr	r3, [pc, #348]	@ (8000810 <main+0x274>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	631a      	str	r2, [r3, #48]	@ 0x30
  ADC1->SQR3 = 1;
 80006b6:	4b56      	ldr	r3, [pc, #344]	@ (8000810 <main+0x274>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	639a      	str	r2, [r3, #56]	@ 0x38
  ADC1->CR2 |= (1 << 0);
 80006bc:	4b54      	ldr	r3, [pc, #336]	@ (8000810 <main+0x274>)
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	4a53      	ldr	r2, [pc, #332]	@ (8000810 <main+0x274>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6093      	str	r3, [r2, #8]

  /*OUTPUTS: */
  /*PA5 configuration in output mode, moder(01)  */
  GPIOA ->MODER &= ~(1 << (5*2 + 1));
 80006c8:	4b50      	ldr	r3, [pc, #320]	@ (800080c <main+0x270>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a4f      	ldr	r2, [pc, #316]	@ (800080c <main+0x270>)
 80006ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80006d2:	6013      	str	r3, [r2, #0]
  GPIOA ->MODER |= (1 << (5*2));
 80006d4:	4b4d      	ldr	r3, [pc, #308]	@ (800080c <main+0x270>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a4c      	ldr	r2, [pc, #304]	@ (800080c <main+0x270>)
 80006da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80006de:	6013      	str	r3, [r2, #0]


  /*PB5 configuration of the external led, moder(01)*/
  GPIOB ->MODER &= ~(1 << (5*2 + 1));
 80006e0:	4b45      	ldr	r3, [pc, #276]	@ (80007f8 <main+0x25c>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a44      	ldr	r2, [pc, #272]	@ (80007f8 <main+0x25c>)
 80006e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80006ea:	6013      	str	r3, [r2, #0]
  GPIOB ->MODER |= (1 << (5*2));
 80006ec:	4b42      	ldr	r3, [pc, #264]	@ (80007f8 <main+0x25c>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a41      	ldr	r2, [pc, #260]	@ (80007f8 <main+0x25c>)
 80006f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80006f6:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if ((state != prev_state) && (medicion_end == 1)){
 80006f8:	4b46      	ldr	r3, [pc, #280]	@ (8000814 <main+0x278>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	7bfa      	ldrb	r2, [r7, #15]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d018      	beq.n	8000734 <main+0x198>
 8000702:	4b45      	ldr	r3, [pc, #276]	@ (8000818 <main+0x27c>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b01      	cmp	r3, #1
 8000708:	d114      	bne.n	8000734 <main+0x198>
		  prev_state = state;
 800070a:	4b42      	ldr	r3, [pc, #264]	@ (8000814 <main+0x278>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	73fb      	strb	r3, [r7, #15]
		  switch(state){
 8000710:	4b40      	ldr	r3, [pc, #256]	@ (8000814 <main+0x278>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d107      	bne.n	8000728 <main+0x18c>
		  case 0: //Manual Mode led off
			  printf("Manual mode \r\n");
 8000718:	4840      	ldr	r0, [pc, #256]	@ (800081c <main+0x280>)
 800071a:	f002 faef 	bl	8002cfc <puts>
			  GPIOA->BSRR = (1<<5)<<16;
 800071e:	4b3b      	ldr	r3, [pc, #236]	@ (800080c <main+0x270>)
 8000720:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000724:	619a      	str	r2, [r3, #24]
			  break;
 8000726:	e005      	b.n	8000734 <main+0x198>

		  default: //Automatic Mode led onn
			  printf("Automatic mode \r\n");
 8000728:	483d      	ldr	r0, [pc, #244]	@ (8000820 <main+0x284>)
 800072a:	f002 fae7 	bl	8002cfc <puts>
			  GPIOA->BSRR = (1<<5);
 800072e:	4b37      	ldr	r3, [pc, #220]	@ (800080c <main+0x270>)
 8000730:	2220      	movs	r2, #32
 8000732:	619a      	str	r2, [r3, #24]
		  }
	  }
	  if (state == 0){
 8000734:	4b37      	ldr	r3, [pc, #220]	@ (8000814 <main+0x278>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d141      	bne.n	80007c0 <main+0x224>
		  /*Reading ADC*/
		  //reads the potenciometer (ADC)
		  ADC1->CR2 |= 0x40000000;
 800073c:	4b34      	ldr	r3, [pc, #208]	@ (8000810 <main+0x274>)
 800073e:	689b      	ldr	r3, [r3, #8]
 8000740:	4a33      	ldr	r2, [pc, #204]	@ (8000810 <main+0x274>)
 8000742:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000746:	6093      	str	r3, [r2, #8]
		  //Wait for the conversion to finish
		  while((ADC1->SR & 0x02)==0);
 8000748:	bf00      	nop
 800074a:	4b31      	ldr	r3, [pc, #196]	@ (8000810 <main+0x274>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f003 0302 	and.w	r3, r3, #2
 8000752:	2b00      	cmp	r3, #0
 8000754:	d0f9      	beq.n	800074a <main+0x1ae>
		  //read the result (Data Register)
		  value_adc = ADC1->DR;
 8000756:	4b2e      	ldr	r3, [pc, #184]	@ (8000810 <main+0x274>)
 8000758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800075a:	4a32      	ldr	r2, [pc, #200]	@ (8000824 <main+0x288>)
 800075c:	6013      	str	r3, [r2, #0]
		  //Compute the angle (0 to 180)
		  angle = ((value_adc * 180)/4095)-90;
 800075e:	4b31      	ldr	r3, [pc, #196]	@ (8000824 <main+0x288>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	22b4      	movs	r2, #180	@ 0xb4
 8000764:	fb03 f202 	mul.w	r2, r3, r2
 8000768:	4b2f      	ldr	r3, [pc, #188]	@ (8000828 <main+0x28c>)
 800076a:	fba3 1302 	umull	r1, r3, r3, r2
 800076e:	1ad2      	subs	r2, r2, r3
 8000770:	0852      	lsrs	r2, r2, #1
 8000772:	4413      	add	r3, r2
 8000774:	0adb      	lsrs	r3, r3, #11
 8000776:	3b5a      	subs	r3, #90	@ 0x5a
 8000778:	461a      	mov	r2, r3
 800077a:	4b2c      	ldr	r3, [pc, #176]	@ (800082c <main+0x290>)
 800077c:	601a      	str	r2, [r3, #0]
		  if(medicion_init == 1){
 800077e:	4b2c      	ldr	r3, [pc, #176]	@ (8000830 <main+0x294>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b01      	cmp	r3, #1
 8000784:	d1b8      	bne.n	80006f8 <main+0x15c>
			  medicion_init = 0;
 8000786:	4b2a      	ldr	r3, [pc, #168]	@ (8000830 <main+0x294>)
 8000788:	2200      	movs	r2, #0
 800078a:	701a      	strb	r2, [r3, #0]
			  //Print the value
			  printf("ADC raw: %lu\r\n", value_adc);
 800078c:	4b25      	ldr	r3, [pc, #148]	@ (8000824 <main+0x288>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4619      	mov	r1, r3
 8000792:	4828      	ldr	r0, [pc, #160]	@ (8000834 <main+0x298>)
 8000794:	f002 fa4a 	bl	8002c2c <iprintf>
			  printf("Manual mode -> Angle of the servomotor: %d \r\n", angle);
 8000798:	4b24      	ldr	r3, [pc, #144]	@ (800082c <main+0x290>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4619      	mov	r1, r3
 800079e:	4826      	ldr	r0, [pc, #152]	@ (8000838 <main+0x29c>)
 80007a0:	f002 fa44 	bl	8002c2c <iprintf>
			  //Pulse sent to the servo
			  GPIOB->BSRR = (1<<5);
 80007a4:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <main+0x25c>)
 80007a6:	2220      	movs	r2, #32
 80007a8:	619a      	str	r2, [r3, #24]
			  waiting(4000000); //0.5s this must be changed after by a timer
 80007aa:	4824      	ldr	r0, [pc, #144]	@ (800083c <main+0x2a0>)
 80007ac:	f7ff fea2 	bl	80004f4 <waiting>
			  GPIOB->BSRR = (1<<5)<<16;
 80007b0:	4b11      	ldr	r3, [pc, #68]	@ (80007f8 <main+0x25c>)
 80007b2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80007b6:	619a      	str	r2, [r3, #24]
			  medicion_end = 1;
 80007b8:	4b17      	ldr	r3, [pc, #92]	@ (8000818 <main+0x27c>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	701a      	strb	r2, [r3, #0]
 80007be:	e79b      	b.n	80006f8 <main+0x15c>
		  }
	  }else{
		  if(medicion_init == 1){
 80007c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000830 <main+0x294>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d197      	bne.n	80006f8 <main+0x15c>
			  medicion_init = 0;
 80007c8:	4b19      	ldr	r3, [pc, #100]	@ (8000830 <main+0x294>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
			  for(int i = 0; i<5; i++){
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	e04d      	b.n	8000870 <main+0x2d4>
				  angle = -90 + i*45;
 80007d4:	68ba      	ldr	r2, [r7, #8]
 80007d6:	4613      	mov	r3, r2
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	4413      	add	r3, r2
 80007dc:	011a      	lsls	r2, r3, #4
 80007de:	1ad3      	subs	r3, r2, r3
 80007e0:	3b5a      	subs	r3, #90	@ 0x5a
 80007e2:	4a12      	ldr	r2, [pc, #72]	@ (800082c <main+0x290>)
 80007e4:	6013      	str	r3, [r2, #0]
				  printf("Automatic mode -> Angle of the servomotor: %d\r\n", angle);
 80007e6:	4b11      	ldr	r3, [pc, #68]	@ (800082c <main+0x290>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4619      	mov	r1, r3
 80007ec:	4814      	ldr	r0, [pc, #80]	@ (8000840 <main+0x2a4>)
 80007ee:	f002 fa1d 	bl	8002c2c <iprintf>
				  for(int j = 0; j<2;j++){
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	e035      	b.n	8000864 <main+0x2c8>
 80007f8:	40020400 	.word	0x40020400
 80007fc:	40010000 	.word	0x40010000
 8000800:	40010400 	.word	0x40010400
 8000804:	e000e100 	.word	0xe000e100
 8000808:	40020800 	.word	0x40020800
 800080c:	40020000 	.word	0x40020000
 8000810:	40012400 	.word	0x40012400
 8000814:	20000124 	.word	0x20000124
 8000818:	20000000 	.word	0x20000000
 800081c:	08003a20 	.word	0x08003a20
 8000820:	08003a30 	.word	0x08003a30
 8000824:	20000128 	.word	0x20000128
 8000828:	00100101 	.word	0x00100101
 800082c:	2000012c 	.word	0x2000012c
 8000830:	20000125 	.word	0x20000125
 8000834:	08003a44 	.word	0x08003a44
 8000838:	08003a54 	.word	0x08003a54
 800083c:	003d0900 	.word	0x003d0900
 8000840:	08003a84 	.word	0x08003a84
				  	  GPIOB->BSRR = (1<<5);
 8000844:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <main+0x2e8>)
 8000846:	2220      	movs	r2, #32
 8000848:	619a      	str	r2, [r3, #24]
				  	  waiting(4000000);//0.5s this must be changed after by a timer
 800084a:	480f      	ldr	r0, [pc, #60]	@ (8000888 <main+0x2ec>)
 800084c:	f7ff fe52 	bl	80004f4 <waiting>
				  	  GPIOB->BSRR = (1<<5)<<16;
 8000850:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <main+0x2e8>)
 8000852:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000856:	619a      	str	r2, [r3, #24]
				  	  waiting(4000000);//0.5s this must be changed after by a timer
 8000858:	480b      	ldr	r0, [pc, #44]	@ (8000888 <main+0x2ec>)
 800085a:	f7ff fe4b 	bl	80004f4 <waiting>
				  for(int j = 0; j<2;j++){
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3301      	adds	r3, #1
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b01      	cmp	r3, #1
 8000868:	ddec      	ble.n	8000844 <main+0x2a8>
			  for(int i = 0; i<5; i++){
 800086a:	68bb      	ldr	r3, [r7, #8]
 800086c:	3301      	adds	r3, #1
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	2b04      	cmp	r3, #4
 8000874:	ddae      	ble.n	80007d4 <main+0x238>
				  }
			  }
			  printf("Returning to initial position -> Angle of the servomotor: 0 \r\n");
 8000876:	4805      	ldr	r0, [pc, #20]	@ (800088c <main+0x2f0>)
 8000878:	f002 fa40 	bl	8002cfc <puts>
			  medicion_end = 1;
 800087c:	4b04      	ldr	r3, [pc, #16]	@ (8000890 <main+0x2f4>)
 800087e:	2201      	movs	r2, #1
 8000880:	701a      	strb	r2, [r3, #0]
	  if ((state != prev_state) && (medicion_end == 1)){
 8000882:	e739      	b.n	80006f8 <main+0x15c>
 8000884:	40020400 	.word	0x40020400
 8000888:	003d0900 	.word	0x003d0900
 800088c:	08003ab4 	.word	0x08003ab4
 8000890:	20000000 	.word	0x20000000

08000894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b092      	sub	sp, #72	@ 0x48
 8000898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089a:	f107 0314 	add.w	r3, r7, #20
 800089e:	2234      	movs	r2, #52	@ 0x34
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f002 fb0a 	bl	8002ebc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a8:	463b      	mov	r3, r7
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008b6:	4b1d      	ldr	r3, [pc, #116]	@ (800092c <SystemClock_Config+0x98>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80008be:	4a1b      	ldr	r2, [pc, #108]	@ (800092c <SystemClock_Config+0x98>)
 80008c0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80008c4:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c6:	2302      	movs	r3, #2
 80008c8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ca:	2301      	movs	r3, #1
 80008cc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008ce:	2310      	movs	r3, #16
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d2:	2302      	movs	r3, #2
 80008d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008d6:	2300      	movs	r3, #0
 80008d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80008da:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80008de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80008e0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80008e4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4618      	mov	r0, r3
 80008ec:	f001 f86c 	bl	80019c8 <HAL_RCC_OscConfig>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80008f6:	f000 f925 	bl	8000b44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fa:	230f      	movs	r3, #15
 80008fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008fe:	2303      	movs	r3, #3
 8000900:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000902:	2300      	movs	r3, #0
 8000904:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800090e:	463b      	mov	r3, r7
 8000910:	2101      	movs	r1, #1
 8000912:	4618      	mov	r0, r3
 8000914:	f001 fb88 	bl	8002028 <HAL_RCC_ClockConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800091e:	f000 f911 	bl	8000b44 <Error_Handler>
  }
}
 8000922:	bf00      	nop
 8000924:	3748      	adds	r7, #72	@ 0x48
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40007000 	.word	0x40007000

08000930 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000936:	1d3b      	adds	r3, r7, #4
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000940:	4b25      	ldr	r3, [pc, #148]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000942:	4a26      	ldr	r2, [pc, #152]	@ (80009dc <MX_ADC_Init+0xac>)
 8000944:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000946:	4b24      	ldr	r3, [pc, #144]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000948:	2200      	movs	r2, #0
 800094a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800094c:	4b22      	ldr	r3, [pc, #136]	@ (80009d8 <MX_ADC_Init+0xa8>)
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000952:	4b21      	ldr	r3, [pc, #132]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000954:	2200      	movs	r2, #0
 8000956:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000958:	4b1f      	ldr	r3, [pc, #124]	@ (80009d8 <MX_ADC_Init+0xa8>)
 800095a:	2200      	movs	r2, #0
 800095c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800095e:	4b1e      	ldr	r3, [pc, #120]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000960:	2200      	movs	r2, #0
 8000962:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000964:	4b1c      	ldr	r3, [pc, #112]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000966:	2200      	movs	r2, #0
 8000968:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 800096a:	4b1b      	ldr	r3, [pc, #108]	@ (80009d8 <MX_ADC_Init+0xa8>)
 800096c:	2200      	movs	r2, #0
 800096e:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000970:	4b19      	ldr	r3, [pc, #100]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000972:	2200      	movs	r2, #0
 8000974:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000976:	4b18      	ldr	r3, [pc, #96]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000978:	2200      	movs	r2, #0
 800097a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc.Init.NbrOfConversion = 1;
 800097e:	4b16      	ldr	r3, [pc, #88]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000980:	2201      	movs	r2, #1
 8000982:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000984:	4b14      	ldr	r3, [pc, #80]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000986:	2200      	movs	r2, #0
 8000988:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800098c:	4b12      	ldr	r3, [pc, #72]	@ (80009d8 <MX_ADC_Init+0xa8>)
 800098e:	2210      	movs	r2, #16
 8000990:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000992:	4b11      	ldr	r3, [pc, #68]	@ (80009d8 <MX_ADC_Init+0xa8>)
 8000994:	2200      	movs	r2, #0
 8000996:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000998:	4b0f      	ldr	r3, [pc, #60]	@ (80009d8 <MX_ADC_Init+0xa8>)
 800099a:	2200      	movs	r2, #0
 800099c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80009a0:	480d      	ldr	r0, [pc, #52]	@ (80009d8 <MX_ADC_Init+0xa8>)
 80009a2:	f000 fad3 	bl	8000f4c <HAL_ADC_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 80009ac:	f000 f8ca 	bl	8000b44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009b0:	2301      	movs	r3, #1
 80009b2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009b4:	2301      	movs	r3, #1
 80009b6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 80009b8:	2300      	movs	r3, #0
 80009ba:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009bc:	1d3b      	adds	r3, r7, #4
 80009be:	4619      	mov	r1, r3
 80009c0:	4805      	ldr	r0, [pc, #20]	@ (80009d8 <MX_ADC_Init+0xa8>)
 80009c2:	f000 fc09 	bl	80011d8 <HAL_ADC_ConfigChannel>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 80009cc:	f000 f8ba 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80009d0:	bf00      	nop
 80009d2:	3710      	adds	r7, #16
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	20000088 	.word	0x20000088
 80009dc:	40012400 	.word	0x40012400

080009e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009e4:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <MX_USART2_UART_Init+0x4c>)
 80009e6:	4a12      	ldr	r2, [pc, #72]	@ (8000a30 <MX_USART2_UART_Init+0x50>)
 80009e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009ea:	4b10      	ldr	r3, [pc, #64]	@ (8000a2c <MX_USART2_UART_Init+0x4c>)
 80009ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009f2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <MX_USART2_UART_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009f8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a2c <MX_USART2_UART_Init+0x4c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009fe:	4b0b      	ldr	r3, [pc, #44]	@ (8000a2c <MX_USART2_UART_Init+0x4c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a04:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <MX_USART2_UART_Init+0x4c>)
 8000a06:	220c      	movs	r2, #12
 8000a08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a0a:	4b08      	ldr	r3, [pc, #32]	@ (8000a2c <MX_USART2_UART_Init+0x4c>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a10:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <MX_USART2_UART_Init+0x4c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a16:	4805      	ldr	r0, [pc, #20]	@ (8000a2c <MX_USART2_UART_Init+0x4c>)
 8000a18:	f001 fdcc 	bl	80025b4 <HAL_UART_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a22:	f000 f88f 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200000dc 	.word	0x200000dc
 8000a30:	40004400 	.word	0x40004400

08000a34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08a      	sub	sp, #40	@ 0x28
 8000a38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3a:	f107 0314 	add.w	r3, r7, #20
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
 8000a44:	609a      	str	r2, [r3, #8]
 8000a46:	60da      	str	r2, [r3, #12]
 8000a48:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a4a:	4b3a      	ldr	r3, [pc, #232]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a4c:	69db      	ldr	r3, [r3, #28]
 8000a4e:	4a39      	ldr	r2, [pc, #228]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	61d3      	str	r3, [r2, #28]
 8000a56:	4b37      	ldr	r3, [pc, #220]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	f003 0304 	and.w	r3, r3, #4
 8000a5e:	613b      	str	r3, [r7, #16]
 8000a60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a62:	4b34      	ldr	r3, [pc, #208]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a64:	69db      	ldr	r3, [r3, #28]
 8000a66:	4a33      	ldr	r2, [pc, #204]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a68:	f043 0320 	orr.w	r3, r3, #32
 8000a6c:	61d3      	str	r3, [r2, #28]
 8000a6e:	4b31      	ldr	r3, [pc, #196]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a70:	69db      	ldr	r3, [r3, #28]
 8000a72:	f003 0320 	and.w	r3, r3, #32
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a7c:	69db      	ldr	r3, [r3, #28]
 8000a7e:	4a2d      	ldr	r2, [pc, #180]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a80:	f043 0301 	orr.w	r3, r3, #1
 8000a84:	61d3      	str	r3, [r2, #28]
 8000a86:	4b2b      	ldr	r3, [pc, #172]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a88:	69db      	ldr	r3, [r3, #28]
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	60bb      	str	r3, [r7, #8]
 8000a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a92:	4b28      	ldr	r3, [pc, #160]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a94:	69db      	ldr	r3, [r3, #28]
 8000a96:	4a27      	ldr	r2, [pc, #156]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000a98:	f043 0302 	orr.w	r3, r3, #2
 8000a9c:	61d3      	str	r3, [r2, #28]
 8000a9e:	4b25      	ldr	r3, [pc, #148]	@ (8000b34 <MX_GPIO_Init+0x100>)
 8000aa0:	69db      	ldr	r3, [r3, #28]
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2120      	movs	r1, #32
 8000aae:	4822      	ldr	r0, [pc, #136]	@ (8000b38 <MX_GPIO_Init+0x104>)
 8000ab0:	f000 ff72 	bl	8001998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2120      	movs	r1, #32
 8000ab8:	4820      	ldr	r0, [pc, #128]	@ (8000b3c <MX_GPIO_Init+0x108>)
 8000aba:	f000 ff6d 	bl	8001998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000abe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ac4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	481a      	ldr	r0, [pc, #104]	@ (8000b40 <MX_GPIO_Init+0x10c>)
 8000ad6:	f000 fdcf 	bl	8001678 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ada:	2320      	movs	r3, #32
 8000adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	4811      	ldr	r0, [pc, #68]	@ (8000b38 <MX_GPIO_Init+0x104>)
 8000af2:	f000 fdc1 	bl	8001678 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000af6:	2310      	movs	r3, #16
 8000af8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000afa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000afe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	4619      	mov	r1, r3
 8000b0a:	480c      	ldr	r0, [pc, #48]	@ (8000b3c <MX_GPIO_Init+0x108>)
 8000b0c:	f000 fdb4 	bl	8001678 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000b10:	2320      	movs	r3, #32
 8000b12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b14:	2301      	movs	r3, #1
 8000b16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b20:	f107 0314 	add.w	r3, r7, #20
 8000b24:	4619      	mov	r1, r3
 8000b26:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <MX_GPIO_Init+0x108>)
 8000b28:	f000 fda6 	bl	8001678 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b2c:	bf00      	nop
 8000b2e:	3728      	adds	r7, #40	@ 0x28
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	40023800 	.word	0x40023800
 8000b38:	40020000 	.word	0x40020000
 8000b3c:	40020400 	.word	0x40020400
 8000b40:	40020800 	.word	0x40020800

08000b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b48:	b672      	cpsid	i
}
 8000b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <Error_Handler+0x8>

08000b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000b56:	4b15      	ldr	r3, [pc, #84]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b5a:	4a14      	ldr	r2, [pc, #80]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b60:	6253      	str	r3, [r2, #36]	@ 0x24
 8000b62:	4b12      	ldr	r3, [pc, #72]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b70:	6a1b      	ldr	r3, [r3, #32]
 8000b72:	4a0e      	ldr	r2, [pc, #56]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6213      	str	r3, [r2, #32]
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b7c:	6a1b      	ldr	r3, [r3, #32]
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	60bb      	str	r3, [r7, #8]
 8000b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b86:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b8a:	4a08      	ldr	r2, [pc, #32]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b90:	6253      	str	r3, [r2, #36]	@ 0x24
 8000b92:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9a:	607b      	str	r3, [r7, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b9e:	2007      	movs	r0, #7
 8000ba0:	f000 fd36 	bl	8001610 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	3710      	adds	r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40023800 	.word	0x40023800

08000bb0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08a      	sub	sp, #40	@ 0x28
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a15      	ldr	r2, [pc, #84]	@ (8000c24 <HAL_ADC_MspInit+0x74>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d123      	bne.n	8000c1a <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bd2:	4b15      	ldr	r3, [pc, #84]	@ (8000c28 <HAL_ADC_MspInit+0x78>)
 8000bd4:	6a1b      	ldr	r3, [r3, #32]
 8000bd6:	4a14      	ldr	r2, [pc, #80]	@ (8000c28 <HAL_ADC_MspInit+0x78>)
 8000bd8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bdc:	6213      	str	r3, [r2, #32]
 8000bde:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <HAL_ADC_MspInit+0x78>)
 8000be0:	6a1b      	ldr	r3, [r3, #32]
 8000be2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000be6:	613b      	str	r3, [r7, #16]
 8000be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bea:	4b0f      	ldr	r3, [pc, #60]	@ (8000c28 <HAL_ADC_MspInit+0x78>)
 8000bec:	69db      	ldr	r3, [r3, #28]
 8000bee:	4a0e      	ldr	r2, [pc, #56]	@ (8000c28 <HAL_ADC_MspInit+0x78>)
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	61d3      	str	r3, [r2, #28]
 8000bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8000c28 <HAL_ADC_MspInit+0x78>)
 8000bf8:	69db      	ldr	r3, [r3, #28]
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c02:	2302      	movs	r3, #2
 8000c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c06:	2303      	movs	r3, #3
 8000c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	4805      	ldr	r0, [pc, #20]	@ (8000c2c <HAL_ADC_MspInit+0x7c>)
 8000c16:	f000 fd2f 	bl	8001678 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c1a:	bf00      	nop
 8000c1c:	3728      	adds	r7, #40	@ 0x28
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40012400 	.word	0x40012400
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40020000 	.word	0x40020000

08000c30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	@ 0x28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a17      	ldr	r2, [pc, #92]	@ (8000cac <HAL_UART_MspInit+0x7c>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d127      	bne.n	8000ca2 <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c52:	4b17      	ldr	r3, [pc, #92]	@ (8000cb0 <HAL_UART_MspInit+0x80>)
 8000c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c56:	4a16      	ldr	r2, [pc, #88]	@ (8000cb0 <HAL_UART_MspInit+0x80>)
 8000c58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c5c:	6253      	str	r3, [r2, #36]	@ 0x24
 8000c5e:	4b14      	ldr	r3, [pc, #80]	@ (8000cb0 <HAL_UART_MspInit+0x80>)
 8000c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c66:	613b      	str	r3, [r7, #16]
 8000c68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <HAL_UART_MspInit+0x80>)
 8000c6c:	69db      	ldr	r3, [r3, #28]
 8000c6e:	4a10      	ldr	r2, [pc, #64]	@ (8000cb0 <HAL_UART_MspInit+0x80>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	61d3      	str	r3, [r2, #28]
 8000c76:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb0 <HAL_UART_MspInit+0x80>)
 8000c78:	69db      	ldr	r3, [r3, #28]
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c82:	230c      	movs	r3, #12
 8000c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c86:	2302      	movs	r3, #2
 8000c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c92:	2307      	movs	r3, #7
 8000c94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c96:	f107 0314 	add.w	r3, r7, #20
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4805      	ldr	r0, [pc, #20]	@ (8000cb4 <HAL_UART_MspInit+0x84>)
 8000c9e:	f000 fceb 	bl	8001678 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ca2:	bf00      	nop
 8000ca4:	3728      	adds	r7, #40	@ 0x28
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40004400 	.word	0x40004400
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	40020000 	.word	0x40020000

08000cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <NMI_Handler+0x4>

08000cc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <HardFault_Handler+0x4>

08000cc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <MemManage_Handler+0x4>

08000cd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <BusFault_Handler+0x4>

08000cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <UsageFault_Handler+0x4>

08000ce0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bc80      	pop	{r7}
 8000cea:	4770      	bx	lr

08000cec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr

08000cf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr

08000d04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d08:	f000 f904 	bl	8000f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	e00a      	b.n	8000d38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d22:	f3af 8000 	nop.w
 8000d26:	4601      	mov	r1, r0
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	1c5a      	adds	r2, r3, #1
 8000d2c:	60ba      	str	r2, [r7, #8]
 8000d2e:	b2ca      	uxtb	r2, r1
 8000d30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	3301      	adds	r3, #1
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	dbf0      	blt.n	8000d22 <_read+0x12>
  }

  return len;
 8000d40:	687b      	ldr	r3, [r7, #4]
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3718      	adds	r7, #24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	b083      	sub	sp, #12
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr

08000d60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d70:	605a      	str	r2, [r3, #4]
  return 0;
 8000d72:	2300      	movs	r3, #0
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bc80      	pop	{r7}
 8000d7c:	4770      	bx	lr

08000d7e <_isatty>:

int _isatty(int file)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	b083      	sub	sp, #12
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d86:	2301      	movs	r3, #1
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bc80      	pop	{r7}
 8000d90:	4770      	bx	lr

08000d92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d92:	b480      	push	{r7}
 8000d94:	b085      	sub	sp, #20
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	60f8      	str	r0, [r7, #12]
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3714      	adds	r7, #20
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr
	...

08000dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000db4:	4a14      	ldr	r2, [pc, #80]	@ (8000e08 <_sbrk+0x5c>)
 8000db6:	4b15      	ldr	r3, [pc, #84]	@ (8000e0c <_sbrk+0x60>)
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc0:	4b13      	ldr	r3, [pc, #76]	@ (8000e10 <_sbrk+0x64>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d102      	bne.n	8000dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dc8:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <_sbrk+0x64>)
 8000dca:	4a12      	ldr	r2, [pc, #72]	@ (8000e14 <_sbrk+0x68>)
 8000dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dce:	4b10      	ldr	r3, [pc, #64]	@ (8000e10 <_sbrk+0x64>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d207      	bcs.n	8000dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ddc:	f002 f8bc 	bl	8002f58 <__errno>
 8000de0:	4603      	mov	r3, r0
 8000de2:	220c      	movs	r2, #12
 8000de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000de6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dea:	e009      	b.n	8000e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dec:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <_sbrk+0x64>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000df2:	4b07      	ldr	r3, [pc, #28]	@ (8000e10 <_sbrk+0x64>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	4a05      	ldr	r2, [pc, #20]	@ (8000e10 <_sbrk+0x64>)
 8000dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dfe:	68fb      	ldr	r3, [r7, #12]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3718      	adds	r7, #24
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20014000 	.word	0x20014000
 8000e0c:	00000400 	.word	0x00000400
 8000e10:	20000130 	.word	0x20000130
 8000e14:	20000288 	.word	0x20000288

08000e18 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr

08000e24 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e24:	f7ff fff8 	bl	8000e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e28:	480b      	ldr	r0, [pc, #44]	@ (8000e58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e2a:	490c      	ldr	r1, [pc, #48]	@ (8000e5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e30:	e002      	b.n	8000e38 <LoopCopyDataInit>

08000e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e36:	3304      	adds	r3, #4

08000e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e3c:	d3f9      	bcc.n	8000e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e3e:	4a09      	ldr	r2, [pc, #36]	@ (8000e64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e40:	4c09      	ldr	r4, [pc, #36]	@ (8000e68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e44:	e001      	b.n	8000e4a <LoopFillZerobss>

08000e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e48:	3204      	adds	r2, #4

08000e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e4c:	d3fb      	bcc.n	8000e46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e4e:	f002 f889 	bl	8002f64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e52:	f7ff fba3 	bl	800059c <main>
  bx lr
 8000e56:	4770      	bx	lr
  ldr r0, =_sdata
 8000e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e5c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000e60:	08003b5c 	.word	0x08003b5c
  ldr r2, =_sbss
 8000e64:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000e68:	20000284 	.word	0x20000284

08000e6c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e6c:	e7fe      	b.n	8000e6c <ADC1_IRQHandler>

08000e6e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b082      	sub	sp, #8
 8000e72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e74:	2300      	movs	r3, #0
 8000e76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e78:	2003      	movs	r0, #3
 8000e7a:	f000 fbc9 	bl	8001610 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f000 f80e 	bl	8000ea0 <HAL_InitTick>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d002      	beq.n	8000e90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	71fb      	strb	r3, [r7, #7]
 8000e8e:	e001      	b.n	8000e94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e90:	f7ff fe5e 	bl	8000b50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e94:	79fb      	ldrb	r3, [r7, #7]
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
	...

08000ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000eac:	4b16      	ldr	r3, [pc, #88]	@ (8000f08 <HAL_InitTick+0x68>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d022      	beq.n	8000efa <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000eb4:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <HAL_InitTick+0x6c>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b13      	ldr	r3, [pc, #76]	@ (8000f08 <HAL_InitTick+0x68>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ec0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f000 fbc8 	bl	800165e <HAL_SYSTICK_Config>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d10f      	bne.n	8000ef4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b0f      	cmp	r3, #15
 8000ed8:	d809      	bhi.n	8000eee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eda:	2200      	movs	r2, #0
 8000edc:	6879      	ldr	r1, [r7, #4]
 8000ede:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee2:	f000 fba0 	bl	8001626 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f10 <HAL_InitTick+0x70>)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6013      	str	r3, [r2, #0]
 8000eec:	e007      	b.n	8000efe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	73fb      	strb	r3, [r7, #15]
 8000ef2:	e004      	b.n	8000efe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	73fb      	strb	r3, [r7, #15]
 8000ef8:	e001      	b.n	8000efe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	2000000c 	.word	0x2000000c
 8000f0c:	20000004 	.word	0x20000004
 8000f10:	20000008 	.word	0x20000008

08000f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f18:	4b05      	ldr	r3, [pc, #20]	@ (8000f30 <HAL_IncTick+0x1c>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	4b05      	ldr	r3, [pc, #20]	@ (8000f34 <HAL_IncTick+0x20>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4413      	add	r3, r2
 8000f22:	4a03      	ldr	r2, [pc, #12]	@ (8000f30 <HAL_IncTick+0x1c>)
 8000f24:	6013      	str	r3, [r2, #0]
}
 8000f26:	bf00      	nop
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	20000134 	.word	0x20000134
 8000f34:	2000000c 	.word	0x2000000c

08000f38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f3c:	4b02      	ldr	r3, [pc, #8]	@ (8000f48 <HAL_GetTick+0x10>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr
 8000f48:	20000134 	.word	0x20000134

08000f4c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08e      	sub	sp, #56	@ 0x38
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f54:	2300      	movs	r3, #0
 8000f56:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t tmp_cr1 = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t tmp_cr2 = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d101      	bne.n	8000f6c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e127      	b.n	80011bc <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	691b      	ldr	r3, [r3, #16]
 8000f70:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d115      	bne.n	8000fa6 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	651a      	str	r2, [r3, #80]	@ 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f88:	4b8e      	ldr	r3, [pc, #568]	@ (80011c4 <HAL_ADC_Init+0x278>)
 8000f8a:	6a1b      	ldr	r3, [r3, #32]
 8000f8c:	4a8d      	ldr	r2, [pc, #564]	@ (80011c4 <HAL_ADC_Init+0x278>)
 8000f8e:	f043 0301 	orr.w	r3, r3, #1
 8000f92:	6213      	str	r3, [r2, #32]
 8000f94:	4b8b      	ldr	r3, [pc, #556]	@ (80011c4 <HAL_ADC_Init+0x278>)
 8000f96:	6a1b      	ldr	r3, [r3, #32]
 8000f98:	f003 0301 	and.w	r3, r3, #1
 8000f9c:	60bb      	str	r3, [r7, #8]
 8000f9e:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff fe05 	bl	8000bb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000faa:	f003 0310 	and.w	r3, r3, #16
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	f040 80ff 	bne.w	80011b2 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000fbc:	f023 0302 	bic.w	r3, r3, #2
 8000fc0:	f043 0202 	orr.w	r2, r3, #2
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8000fc8:	4b7f      	ldr	r3, [pc, #508]	@ (80011c8 <HAL_ADC_Init+0x27c>)
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	497c      	ldr	r1, [pc, #496]	@ (80011c8 <HAL_ADC_Init+0x27c>)
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8000fe2:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000fea:	4619      	mov	r1, r3
 8000fec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ff0:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff2:	6a3b      	ldr	r3, [r7, #32]
 8000ff4:	fa93 f3a3 	rbit	r3, r3
 8000ff8:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	fab3 f383 	clz	r3, r3
 8001000:	b2db      	uxtb	r3, r3
 8001002:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001006:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800100c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001014:	4619      	mov	r1, r3
 8001016:	2302      	movs	r3, #2
 8001018:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800101a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800101c:	fa93 f3a3 	rbit	r3, r3
 8001020:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001024:	fab3 f383 	clz	r3, r3
 8001028:	b2db      	uxtb	r3, r3
 800102a:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 800102e:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001030:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001032:	4313      	orrs	r3, r2
 8001034:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800103a:	2b10      	cmp	r3, #16
 800103c:	d007      	beq.n	800104e <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001046:	4313      	orrs	r3, r2
 8001048:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800104a:	4313      	orrs	r3, r2
 800104c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001058:	2b40      	cmp	r3, #64	@ 0x40
 800105a:	d04f      	beq.n	80010fc <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001062:	4313      	orrs	r3, r2
 8001064:	62fb      	str	r3, [r7, #44]	@ 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800106e:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	6912      	ldr	r2, [r2, #16]
 8001074:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8001078:	d003      	beq.n	8001082 <HAL_ADC_Init+0x136>
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	6912      	ldr	r2, [r2, #16]
 800107e:	2a01      	cmp	r2, #1
 8001080:	d102      	bne.n	8001088 <HAL_ADC_Init+0x13c>
 8001082:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001086:	e000      	b.n	800108a <HAL_ADC_Init+0x13e>
 8001088:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 800108a:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800108c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800108e:	4313      	orrs	r3, r2
 8001090:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001098:	2b01      	cmp	r3, #1
 800109a:	d125      	bne.n	80010e8 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d114      	bne.n	80010d0 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	3b01      	subs	r3, #1
 80010ac:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 80010b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b2:	69ba      	ldr	r2, [r7, #24]
 80010b4:	fa92 f2a2 	rbit	r2, r2
 80010b8:	617a      	str	r2, [r7, #20]
  return result;
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	fab2 f282 	clz	r2, r2
 80010c0:	b2d2      	uxtb	r2, r2
 80010c2:	4093      	lsls	r3, r2
 80010c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010ca:	4313      	orrs	r3, r2
 80010cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80010ce:	e00b      	b.n	80010e8 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d4:	f043 0220 	orr.w	r2, r3, #32
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	64da      	str	r2, [r3, #76]	@ 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80010e0:	f043 0201 	orr.w	r2, r3, #1
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	651a      	str	r2, [r3, #80]	@ 0x50
      else
      {
        /* do nothing */
      }
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	685a      	ldr	r2, [r3, #4]
 80010ee:	4b37      	ldr	r3, [pc, #220]	@ (80011cc <HAL_ADC_Init+0x280>)
 80010f0:	4013      	ands	r3, r2
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	6812      	ldr	r2, [r2, #0]
 80010f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80010f8:	430b      	orrs	r3, r1
 80010fa:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	689a      	ldr	r2, [r3, #8]
 8001102:	4b33      	ldr	r3, [pc, #204]	@ (80011d0 <HAL_ADC_Init+0x284>)
 8001104:	4013      	ands	r3, r2
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	6812      	ldr	r2, [r2, #0]
 800110a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800110c:	430b      	orrs	r3, r1
 800110e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	691b      	ldr	r3, [r3, #16]
 8001114:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001118:	d003      	beq.n	8001122 <HAL_ADC_Init+0x1d6>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d119      	bne.n	8001156 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001128:	f023 71f8 	bic.w	r1, r3, #32505856	@ 0x1f00000
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001130:	3b01      	subs	r3, #1
 8001132:	f04f 72f8 	mov.w	r2, #32505856	@ 0x1f00000
 8001136:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	fa92 f2a2 	rbit	r2, r2
 800113e:	60fa      	str	r2, [r7, #12]
  return result;
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	fab2 f282 	clz	r2, r2
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	fa03 f202 	lsl.w	r2, r3, r2
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	430a      	orrs	r2, r1
 8001152:	631a      	str	r2, [r3, #48]	@ 0x30
 8001154:	e007      	b.n	8001166 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f022 72f8 	bic.w	r2, r2, #32505856	@ 0x1f00000
 8001164:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	689a      	ldr	r2, [r3, #8]
 800116c:	4b19      	ldr	r3, [pc, #100]	@ (80011d4 <HAL_ADC_Init+0x288>)
 800116e:	4013      	ands	r3, r2
 8001170:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001172:	429a      	cmp	r2, r3
 8001174:	d10b      	bne.n	800118e <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	651a      	str	r2, [r3, #80]	@ 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001180:	f023 0303 	bic.w	r3, r3, #3
 8001184:	f043 0201 	orr.w	r2, r3, #1
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800118c:	e014      	b.n	80011b8 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001192:	f023 0312 	bic.w	r3, r3, #18
 8001196:	f043 0210 	orr.w	r2, r3, #16
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	64da      	str	r2, [r3, #76]	@ 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80011a2:	f043 0201 	orr.w	r2, r3, #1
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	651a      	str	r2, [r3, #80]	@ 0x50
      
      tmp_hal_status = HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80011b0:	e002      	b.n	80011b8 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3738      	adds	r7, #56	@ 0x38
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40012700 	.word	0x40012700
 80011cc:	fcfc16ff 	.word	0xfcfc16ff
 80011d0:	c0fff189 	.word	0xc0fff189
 80011d4:	bf80fffe 	.word	0xbf80fffe

080011d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011e2:	2300      	movs	r3, #0
 80011e4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d101      	bne.n	80011f8 <HAL_ADC_ConfigChannel+0x20>
 80011f4:	2302      	movs	r3, #2
 80011f6:	e14f      	b.n	8001498 <HAL_ADC_ConfigChannel+0x2c0>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2201      	movs	r2, #1
 80011fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	2b06      	cmp	r3, #6
 8001206:	d81c      	bhi.n	8001242 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	3b05      	subs	r3, #5
 800121a:	221f      	movs	r2, #31
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	43db      	mvns	r3, r3
 8001222:	4019      	ands	r1, r3
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	6818      	ldr	r0, [r3, #0]
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685a      	ldr	r2, [r3, #4]
 800122c:	4613      	mov	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	3b05      	subs	r3, #5
 8001234:	fa00 f203 	lsl.w	r2, r0, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	430a      	orrs	r2, r1
 800123e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001240:	e07e      	b.n	8001340 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	2b0c      	cmp	r3, #12
 8001248:	d81c      	bhi.n	8001284 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	4613      	mov	r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4413      	add	r3, r2
 800125a:	3b23      	subs	r3, #35	@ 0x23
 800125c:	221f      	movs	r2, #31
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43db      	mvns	r3, r3
 8001264:	4019      	ands	r1, r3
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	6818      	ldr	r0, [r3, #0]
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685a      	ldr	r2, [r3, #4]
 800126e:	4613      	mov	r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	4413      	add	r3, r2
 8001274:	3b23      	subs	r3, #35	@ 0x23
 8001276:	fa00 f203 	lsl.w	r2, r0, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	430a      	orrs	r2, r1
 8001280:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001282:	e05d      	b.n	8001340 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b12      	cmp	r3, #18
 800128a:	d81c      	bhi.n	80012c6 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685a      	ldr	r2, [r3, #4]
 8001296:	4613      	mov	r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	4413      	add	r3, r2
 800129c:	3b41      	subs	r3, #65	@ 0x41
 800129e:	221f      	movs	r2, #31
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	4019      	ands	r1, r3
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	6818      	ldr	r0, [r3, #0]
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	4613      	mov	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4413      	add	r3, r2
 80012b6:	3b41      	subs	r3, #65	@ 0x41
 80012b8:	fa00 f203 	lsl.w	r2, r0, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	430a      	orrs	r2, r1
 80012c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80012c4:	e03c      	b.n	8001340 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	2b18      	cmp	r3, #24
 80012cc:	d81c      	bhi.n	8001308 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	4613      	mov	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4413      	add	r3, r2
 80012de:	3b5f      	subs	r3, #95	@ 0x5f
 80012e0:	221f      	movs	r2, #31
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43db      	mvns	r3, r3
 80012e8:	4019      	ands	r1, r3
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	6818      	ldr	r0, [r3, #0]
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685a      	ldr	r2, [r3, #4]
 80012f2:	4613      	mov	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	3b5f      	subs	r3, #95	@ 0x5f
 80012fa:	fa00 f203 	lsl.w	r2, r0, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	430a      	orrs	r2, r1
 8001304:	635a      	str	r2, [r3, #52]	@ 0x34
 8001306:	e01b      	b.n	8001340 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685a      	ldr	r2, [r3, #4]
 8001312:	4613      	mov	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	4413      	add	r3, r2
 8001318:	3b7d      	subs	r3, #125	@ 0x7d
 800131a:	221f      	movs	r2, #31
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	43db      	mvns	r3, r3
 8001322:	4019      	ands	r1, r3
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	6818      	ldr	r0, [r3, #0]
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685a      	ldr	r2, [r3, #4]
 800132c:	4613      	mov	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	4413      	add	r3, r2
 8001332:	3b7d      	subs	r3, #125	@ 0x7d
 8001334:	fa00 f203 	lsl.w	r2, r0, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	430a      	orrs	r2, r1
 800133e:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b09      	cmp	r3, #9
 8001346:	d81a      	bhi.n	800137e <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6959      	ldr	r1, [r3, #20]
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	4613      	mov	r3, r2
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	4413      	add	r3, r2
 8001358:	2207      	movs	r2, #7
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	43db      	mvns	r3, r3
 8001360:	4019      	ands	r1, r3
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	6898      	ldr	r0, [r3, #8]
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	4613      	mov	r3, r2
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	4413      	add	r3, r2
 8001370:	fa00 f203 	lsl.w	r2, r0, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	430a      	orrs	r2, r1
 800137a:	615a      	str	r2, [r3, #20]
 800137c:	e05d      	b.n	800143a <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2b13      	cmp	r3, #19
 8001384:	d81c      	bhi.n	80013c0 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	6919      	ldr	r1, [r3, #16]
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	4613      	mov	r3, r2
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	4413      	add	r3, r2
 8001396:	3b1e      	subs	r3, #30
 8001398:	2207      	movs	r2, #7
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	4019      	ands	r1, r3
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	6898      	ldr	r0, [r3, #8]
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	4613      	mov	r3, r2
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	4413      	add	r3, r2
 80013b0:	3b1e      	subs	r3, #30
 80013b2:	fa00 f203 	lsl.w	r2, r0, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	430a      	orrs	r2, r1
 80013bc:	611a      	str	r2, [r3, #16]
 80013be:	e03c      	b.n	800143a <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b1d      	cmp	r3, #29
 80013c6:	d81c      	bhi.n	8001402 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	68d9      	ldr	r1, [r3, #12]
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	4613      	mov	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	3b3c      	subs	r3, #60	@ 0x3c
 80013da:	2207      	movs	r2, #7
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	4019      	ands	r1, r3
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	6898      	ldr	r0, [r3, #8]
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	4613      	mov	r3, r2
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	4413      	add	r3, r2
 80013f2:	3b3c      	subs	r3, #60	@ 0x3c
 80013f4:	fa00 f203 	lsl.w	r2, r0, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	430a      	orrs	r2, r1
 80013fe:	60da      	str	r2, [r3, #12]
 8001400:	e01b      	b.n	800143a <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4613      	mov	r3, r2
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	4413      	add	r3, r2
 8001412:	3b5a      	subs	r3, #90	@ 0x5a
 8001414:	2207      	movs	r2, #7
 8001416:	fa02 f303 	lsl.w	r3, r2, r3
 800141a:	43db      	mvns	r3, r3
 800141c:	4019      	ands	r1, r3
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	6898      	ldr	r0, [r3, #8]
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	4613      	mov	r3, r2
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	4413      	add	r3, r2
 800142c:	3b5a      	subs	r3, #90	@ 0x5a
 800142e:	fa00 f203 	lsl.w	r2, r0, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	430a      	orrs	r2, r1
 8001438:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b10      	cmp	r3, #16
 8001440:	d003      	beq.n	800144a <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001446:	2b11      	cmp	r3, #17
 8001448:	d121      	bne.n	800148e <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 800144a:	4b16      	ldr	r3, [pc, #88]	@ (80014a4 <HAL_ADC_ConfigChannel+0x2cc>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d11b      	bne.n	800148e <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8001456:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <HAL_ADC_ConfigChannel+0x2cc>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	4a12      	ldr	r2, [pc, #72]	@ (80014a4 <HAL_ADC_ConfigChannel+0x2cc>)
 800145c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001460:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2b10      	cmp	r3, #16
 8001468:	d111      	bne.n	800148e <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800146a:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <HAL_ADC_ConfigChannel+0x2d0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a0f      	ldr	r2, [pc, #60]	@ (80014ac <HAL_ADC_ConfigChannel+0x2d4>)
 8001470:	fba2 2303 	umull	r2, r3, r2, r3
 8001474:	0c9a      	lsrs	r2, r3, #18
 8001476:	4613      	mov	r3, r2
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	4413      	add	r3, r2
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001480:	e002      	b.n	8001488 <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	3b01      	subs	r3, #1
 8001486:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d1f9      	bne.n	8001482 <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8001496:	7bfb      	ldrb	r3, [r7, #15]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40012700 	.word	0x40012700
 80014a8:	20000004 	.word	0x20000004
 80014ac:	431bde83 	.word	0x431bde83

080014b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f003 0307 	and.w	r3, r3, #7
 80014be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014c0:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <__NVIC_SetPriorityGrouping+0x44>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014c6:	68ba      	ldr	r2, [r7, #8]
 80014c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014cc:	4013      	ands	r3, r2
 80014ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014e2:	4a04      	ldr	r2, [pc, #16]	@ (80014f4 <__NVIC_SetPriorityGrouping+0x44>)
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	60d3      	str	r3, [r2, #12]
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc80      	pop	{r7}
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014fc:	4b04      	ldr	r3, [pc, #16]	@ (8001510 <__NVIC_GetPriorityGrouping+0x18>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	0a1b      	lsrs	r3, r3, #8
 8001502:	f003 0307 	and.w	r3, r3, #7
}
 8001506:	4618      	mov	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	6039      	str	r1, [r7, #0]
 800151e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001524:	2b00      	cmp	r3, #0
 8001526:	db0a      	blt.n	800153e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	b2da      	uxtb	r2, r3
 800152c:	490c      	ldr	r1, [pc, #48]	@ (8001560 <__NVIC_SetPriority+0x4c>)
 800152e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001532:	0112      	lsls	r2, r2, #4
 8001534:	b2d2      	uxtb	r2, r2
 8001536:	440b      	add	r3, r1
 8001538:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800153c:	e00a      	b.n	8001554 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	b2da      	uxtb	r2, r3
 8001542:	4908      	ldr	r1, [pc, #32]	@ (8001564 <__NVIC_SetPriority+0x50>)
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	f003 030f 	and.w	r3, r3, #15
 800154a:	3b04      	subs	r3, #4
 800154c:	0112      	lsls	r2, r2, #4
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	440b      	add	r3, r1
 8001552:	761a      	strb	r2, [r3, #24]
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	e000e100 	.word	0xe000e100
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001568:	b480      	push	{r7}
 800156a:	b089      	sub	sp, #36	@ 0x24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f003 0307 	and.w	r3, r3, #7
 800157a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	f1c3 0307 	rsb	r3, r3, #7
 8001582:	2b04      	cmp	r3, #4
 8001584:	bf28      	it	cs
 8001586:	2304      	movcs	r3, #4
 8001588:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	3304      	adds	r3, #4
 800158e:	2b06      	cmp	r3, #6
 8001590:	d902      	bls.n	8001598 <NVIC_EncodePriority+0x30>
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3b03      	subs	r3, #3
 8001596:	e000      	b.n	800159a <NVIC_EncodePriority+0x32>
 8001598:	2300      	movs	r3, #0
 800159a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800159c:	f04f 32ff 	mov.w	r2, #4294967295
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	43da      	mvns	r2, r3
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	401a      	ands	r2, r3
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b0:	f04f 31ff 	mov.w	r1, #4294967295
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ba:	43d9      	mvns	r1, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c0:	4313      	orrs	r3, r2
         );
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3724      	adds	r7, #36	@ 0x24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr

080015cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3b01      	subs	r3, #1
 80015d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015dc:	d301      	bcc.n	80015e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015de:	2301      	movs	r3, #1
 80015e0:	e00f      	b.n	8001602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015e2:	4a0a      	ldr	r2, [pc, #40]	@ (800160c <SysTick_Config+0x40>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ea:	210f      	movs	r1, #15
 80015ec:	f04f 30ff 	mov.w	r0, #4294967295
 80015f0:	f7ff ff90 	bl	8001514 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015f4:	4b05      	ldr	r3, [pc, #20]	@ (800160c <SysTick_Config+0x40>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015fa:	4b04      	ldr	r3, [pc, #16]	@ (800160c <SysTick_Config+0x40>)
 80015fc:	2207      	movs	r2, #7
 80015fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	e000e010 	.word	0xe000e010

08001610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ff49 	bl	80014b0 <__NVIC_SetPriorityGrouping>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b086      	sub	sp, #24
 800162a:	af00      	add	r7, sp, #0
 800162c:	4603      	mov	r3, r0
 800162e:	60b9      	str	r1, [r7, #8]
 8001630:	607a      	str	r2, [r7, #4]
 8001632:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001634:	2300      	movs	r3, #0
 8001636:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001638:	f7ff ff5e 	bl	80014f8 <__NVIC_GetPriorityGrouping>
 800163c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800163e:	687a      	ldr	r2, [r7, #4]
 8001640:	68b9      	ldr	r1, [r7, #8]
 8001642:	6978      	ldr	r0, [r7, #20]
 8001644:	f7ff ff90 	bl	8001568 <NVIC_EncodePriority>
 8001648:	4602      	mov	r2, r0
 800164a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800164e:	4611      	mov	r1, r2
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff ff5f 	bl	8001514 <__NVIC_SetPriority>
}
 8001656:	bf00      	nop
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff ffb0 	bl	80015cc <SysTick_Config>
 800166c:	4603      	mov	r3, r0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001678:	b480      	push	{r7}
 800167a:	b087      	sub	sp, #28
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800168e:	e160      	b.n	8001952 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	2101      	movs	r1, #1
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	fa01 f303 	lsl.w	r3, r1, r3
 800169c:	4013      	ands	r3, r2
 800169e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f000 8152 	beq.w	800194c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f003 0303 	and.w	r3, r3, #3
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d005      	beq.n	80016c0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d130      	bne.n	8001722 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	2203      	movs	r2, #3
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	4013      	ands	r3, r2
 80016d6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	68da      	ldr	r2, [r3, #12]
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80016f6:	2201      	movs	r2, #1
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	43db      	mvns	r3, r3
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	4013      	ands	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	091b      	lsrs	r3, r3, #4
 800170c:	f003 0201 	and.w	r2, r3, #1
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	693a      	ldr	r2, [r7, #16]
 8001718:	4313      	orrs	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f003 0303 	and.w	r3, r3, #3
 800172a:	2b03      	cmp	r3, #3
 800172c:	d017      	beq.n	800175e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	2203      	movs	r2, #3
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43db      	mvns	r3, r3
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	4013      	ands	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	689a      	ldr	r2, [r3, #8]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	fa02 f303 	lsl.w	r3, r2, r3
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	4313      	orrs	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f003 0303 	and.w	r3, r3, #3
 8001766:	2b02      	cmp	r3, #2
 8001768:	d123      	bne.n	80017b2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	08da      	lsrs	r2, r3, #3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3208      	adds	r2, #8
 8001772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001776:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	220f      	movs	r2, #15
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43db      	mvns	r3, r3
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	4013      	ands	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	691a      	ldr	r2, [r3, #16]
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	f003 0307 	and.w	r3, r3, #7
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	08da      	lsrs	r2, r3, #3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	3208      	adds	r2, #8
 80017ac:	6939      	ldr	r1, [r7, #16]
 80017ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	2203      	movs	r2, #3
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	43db      	mvns	r3, r3
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	4013      	ands	r3, r2
 80017c8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f003 0203 	and.w	r2, r3, #3
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	4313      	orrs	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f000 80ac 	beq.w	800194c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017f4:	4b5e      	ldr	r3, [pc, #376]	@ (8001970 <HAL_GPIO_Init+0x2f8>)
 80017f6:	6a1b      	ldr	r3, [r3, #32]
 80017f8:	4a5d      	ldr	r2, [pc, #372]	@ (8001970 <HAL_GPIO_Init+0x2f8>)
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	6213      	str	r3, [r2, #32]
 8001800:	4b5b      	ldr	r3, [pc, #364]	@ (8001970 <HAL_GPIO_Init+0x2f8>)
 8001802:	6a1b      	ldr	r3, [r3, #32]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	60bb      	str	r3, [r7, #8]
 800180a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800180c:	4a59      	ldr	r2, [pc, #356]	@ (8001974 <HAL_GPIO_Init+0x2fc>)
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	089b      	lsrs	r3, r3, #2
 8001812:	3302      	adds	r3, #2
 8001814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001818:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	f003 0303 	and.w	r3, r3, #3
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	220f      	movs	r2, #15
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	4013      	ands	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a51      	ldr	r2, [pc, #324]	@ (8001978 <HAL_GPIO_Init+0x300>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d025      	beq.n	8001884 <HAL_GPIO_Init+0x20c>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4a50      	ldr	r2, [pc, #320]	@ (800197c <HAL_GPIO_Init+0x304>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d01f      	beq.n	8001880 <HAL_GPIO_Init+0x208>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a4f      	ldr	r2, [pc, #316]	@ (8001980 <HAL_GPIO_Init+0x308>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d019      	beq.n	800187c <HAL_GPIO_Init+0x204>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a4e      	ldr	r2, [pc, #312]	@ (8001984 <HAL_GPIO_Init+0x30c>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d013      	beq.n	8001878 <HAL_GPIO_Init+0x200>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4a4d      	ldr	r2, [pc, #308]	@ (8001988 <HAL_GPIO_Init+0x310>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d00d      	beq.n	8001874 <HAL_GPIO_Init+0x1fc>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4a4c      	ldr	r2, [pc, #304]	@ (800198c <HAL_GPIO_Init+0x314>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d007      	beq.n	8001870 <HAL_GPIO_Init+0x1f8>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4a4b      	ldr	r2, [pc, #300]	@ (8001990 <HAL_GPIO_Init+0x318>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d101      	bne.n	800186c <HAL_GPIO_Init+0x1f4>
 8001868:	2306      	movs	r3, #6
 800186a:	e00c      	b.n	8001886 <HAL_GPIO_Init+0x20e>
 800186c:	2307      	movs	r3, #7
 800186e:	e00a      	b.n	8001886 <HAL_GPIO_Init+0x20e>
 8001870:	2305      	movs	r3, #5
 8001872:	e008      	b.n	8001886 <HAL_GPIO_Init+0x20e>
 8001874:	2304      	movs	r3, #4
 8001876:	e006      	b.n	8001886 <HAL_GPIO_Init+0x20e>
 8001878:	2303      	movs	r3, #3
 800187a:	e004      	b.n	8001886 <HAL_GPIO_Init+0x20e>
 800187c:	2302      	movs	r3, #2
 800187e:	e002      	b.n	8001886 <HAL_GPIO_Init+0x20e>
 8001880:	2301      	movs	r3, #1
 8001882:	e000      	b.n	8001886 <HAL_GPIO_Init+0x20e>
 8001884:	2300      	movs	r3, #0
 8001886:	697a      	ldr	r2, [r7, #20]
 8001888:	f002 0203 	and.w	r2, r2, #3
 800188c:	0092      	lsls	r2, r2, #2
 800188e:	4093      	lsls	r3, r2
 8001890:	693a      	ldr	r2, [r7, #16]
 8001892:	4313      	orrs	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001896:	4937      	ldr	r1, [pc, #220]	@ (8001974 <HAL_GPIO_Init+0x2fc>)
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	089b      	lsrs	r3, r3, #2
 800189c:	3302      	adds	r3, #2
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018a4:	4b3b      	ldr	r3, [pc, #236]	@ (8001994 <HAL_GPIO_Init+0x31c>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4013      	ands	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80018c8:	4a32      	ldr	r2, [pc, #200]	@ (8001994 <HAL_GPIO_Init+0x31c>)
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018ce:	4b31      	ldr	r3, [pc, #196]	@ (8001994 <HAL_GPIO_Init+0x31c>)
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	43db      	mvns	r3, r3
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	4013      	ands	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80018f2:	4a28      	ldr	r2, [pc, #160]	@ (8001994 <HAL_GPIO_Init+0x31c>)
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018f8:	4b26      	ldr	r3, [pc, #152]	@ (8001994 <HAL_GPIO_Init+0x31c>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	43db      	mvns	r3, r3
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d003      	beq.n	800191c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	4313      	orrs	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800191c:	4a1d      	ldr	r2, [pc, #116]	@ (8001994 <HAL_GPIO_Init+0x31c>)
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001922:	4b1c      	ldr	r3, [pc, #112]	@ (8001994 <HAL_GPIO_Init+0x31c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	43db      	mvns	r3, r3
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4013      	ands	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d003      	beq.n	8001946 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4313      	orrs	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001946:	4a13      	ldr	r2, [pc, #76]	@ (8001994 <HAL_GPIO_Init+0x31c>)
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	3301      	adds	r3, #1
 8001950:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	fa22 f303 	lsr.w	r3, r2, r3
 800195c:	2b00      	cmp	r3, #0
 800195e:	f47f ae97 	bne.w	8001690 <HAL_GPIO_Init+0x18>
  }
}
 8001962:	bf00      	nop
 8001964:	bf00      	nop
 8001966:	371c      	adds	r7, #28
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	40023800 	.word	0x40023800
 8001974:	40010000 	.word	0x40010000
 8001978:	40020000 	.word	0x40020000
 800197c:	40020400 	.word	0x40020400
 8001980:	40020800 	.word	0x40020800
 8001984:	40020c00 	.word	0x40020c00
 8001988:	40021000 	.word	0x40021000
 800198c:	40021400 	.word	0x40021400
 8001990:	40021800 	.word	0x40021800
 8001994:	40010400 	.word	0x40010400

08001998 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	807b      	strh	r3, [r7, #2]
 80019a4:	4613      	mov	r3, r2
 80019a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019a8:	787b      	ldrb	r3, [r7, #1]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d003      	beq.n	80019b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019ae:	887a      	ldrh	r2, [r7, #2]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80019b4:	e003      	b.n	80019be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80019b6:	887b      	ldrh	r3, [r7, #2]
 80019b8:	041a      	lsls	r2, r3, #16
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	619a      	str	r2, [r3, #24]
}
 80019be:	bf00      	nop
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr

080019c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b088      	sub	sp, #32
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e31d      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019da:	4b94      	ldr	r3, [pc, #592]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f003 030c 	and.w	r3, r3, #12
 80019e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019e4:	4b91      	ldr	r3, [pc, #580]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019ec:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d07b      	beq.n	8001af2 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d006      	beq.n	8001a0e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	2b0c      	cmp	r3, #12
 8001a04:	d10f      	bne.n	8001a26 <HAL_RCC_OscConfig+0x5e>
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a0c:	d10b      	bne.n	8001a26 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0e:	4b87      	ldr	r3, [pc, #540]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d06a      	beq.n	8001af0 <HAL_RCC_OscConfig+0x128>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d166      	bne.n	8001af0 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e2f7      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d106      	bne.n	8001a3c <HAL_RCC_OscConfig+0x74>
 8001a2e:	4b7f      	ldr	r3, [pc, #508]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a7e      	ldr	r2, [pc, #504]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a38:	6013      	str	r3, [r2, #0]
 8001a3a:	e02d      	b.n	8001a98 <HAL_RCC_OscConfig+0xd0>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d10c      	bne.n	8001a5e <HAL_RCC_OscConfig+0x96>
 8001a44:	4b79      	ldr	r3, [pc, #484]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a78      	ldr	r2, [pc, #480]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a4e:	6013      	str	r3, [r2, #0]
 8001a50:	4b76      	ldr	r3, [pc, #472]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a75      	ldr	r2, [pc, #468]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a5a:	6013      	str	r3, [r2, #0]
 8001a5c:	e01c      	b.n	8001a98 <HAL_RCC_OscConfig+0xd0>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	2b05      	cmp	r3, #5
 8001a64:	d10c      	bne.n	8001a80 <HAL_RCC_OscConfig+0xb8>
 8001a66:	4b71      	ldr	r3, [pc, #452]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a70      	ldr	r2, [pc, #448]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a70:	6013      	str	r3, [r2, #0]
 8001a72:	4b6e      	ldr	r3, [pc, #440]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a6d      	ldr	r2, [pc, #436]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a7c:	6013      	str	r3, [r2, #0]
 8001a7e:	e00b      	b.n	8001a98 <HAL_RCC_OscConfig+0xd0>
 8001a80:	4b6a      	ldr	r3, [pc, #424]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a69      	ldr	r2, [pc, #420]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a8a:	6013      	str	r3, [r2, #0]
 8001a8c:	4b67      	ldr	r3, [pc, #412]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a66      	ldr	r2, [pc, #408]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001a92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d013      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa0:	f7ff fa4a 	bl	8000f38 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001aa8:	f7ff fa46 	bl	8000f38 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b64      	cmp	r3, #100	@ 0x64
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e2ad      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001aba:	4b5c      	ldr	r3, [pc, #368]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0xe0>
 8001ac6:	e014      	b.n	8001af2 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac8:	f7ff fa36 	bl	8000f38 <HAL_GetTick>
 8001acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ace:	e008      	b.n	8001ae2 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ad0:	f7ff fa32 	bl	8000f38 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b64      	cmp	r3, #100	@ 0x64
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e299      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ae2:	4b52      	ldr	r3, [pc, #328]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1f0      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x108>
 8001aee:	e000      	b.n	8001af2 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d05a      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d005      	beq.n	8001b10 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b04:	69bb      	ldr	r3, [r7, #24]
 8001b06:	2b0c      	cmp	r3, #12
 8001b08:	d119      	bne.n	8001b3e <HAL_RCC_OscConfig+0x176>
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d116      	bne.n	8001b3e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b10:	4b46      	ldr	r3, [pc, #280]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0302 	and.w	r3, r3, #2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <HAL_RCC_OscConfig+0x160>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d001      	beq.n	8001b28 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e276      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b28:	4b40      	ldr	r3, [pc, #256]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	691b      	ldr	r3, [r3, #16]
 8001b34:	021b      	lsls	r3, r3, #8
 8001b36:	493d      	ldr	r1, [pc, #244]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b3c:	e03a      	b.n	8001bb4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d020      	beq.n	8001b88 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b46:	4b3a      	ldr	r3, [pc, #232]	@ (8001c30 <HAL_RCC_OscConfig+0x268>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4c:	f7ff f9f4 	bl	8000f38 <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b54:	f7ff f9f0 	bl	8000f38 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e257      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b66:	4b31      	ldr	r3, [pc, #196]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0f0      	beq.n	8001b54 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b72:	4b2e      	ldr	r3, [pc, #184]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	021b      	lsls	r3, r3, #8
 8001b80:	492a      	ldr	r1, [pc, #168]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001b82:	4313      	orrs	r3, r2
 8001b84:	604b      	str	r3, [r1, #4]
 8001b86:	e015      	b.n	8001bb4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b88:	4b29      	ldr	r3, [pc, #164]	@ (8001c30 <HAL_RCC_OscConfig+0x268>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8e:	f7ff f9d3 	bl	8000f38 <HAL_GetTick>
 8001b92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b94:	e008      	b.n	8001ba8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b96:	f7ff f9cf 	bl	8000f38 <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d901      	bls.n	8001ba8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	e236      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001ba8:	4b20      	ldr	r3, [pc, #128]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d1f0      	bne.n	8001b96 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0310 	and.w	r3, r3, #16
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f000 80b8 	beq.w	8001d32 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d170      	bne.n	8001caa <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bc8:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d005      	beq.n	8001be0 <HAL_RCC_OscConfig+0x218>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d101      	bne.n	8001be0 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e21a      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6a1a      	ldr	r2, [r3, #32]
 8001be4:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d921      	bls.n	8001c34 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f000 fc7d 	bl	80024f4 <RCC_SetFlashLatencyFromMSIRange>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e208      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c04:	4b09      	ldr	r3, [pc, #36]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	4906      	ldr	r1, [pc, #24]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001c12:	4313      	orrs	r3, r2
 8001c14:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c16:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	69db      	ldr	r3, [r3, #28]
 8001c22:	061b      	lsls	r3, r3, #24
 8001c24:	4901      	ldr	r1, [pc, #4]	@ (8001c2c <HAL_RCC_OscConfig+0x264>)
 8001c26:	4313      	orrs	r3, r2
 8001c28:	604b      	str	r3, [r1, #4]
 8001c2a:	e020      	b.n	8001c6e <HAL_RCC_OscConfig+0x2a6>
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c34:	4b99      	ldr	r3, [pc, #612]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	4996      	ldr	r1, [pc, #600]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001c42:	4313      	orrs	r3, r2
 8001c44:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c46:	4b95      	ldr	r3, [pc, #596]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	061b      	lsls	r3, r3, #24
 8001c54:	4991      	ldr	r1, [pc, #580]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001c56:	4313      	orrs	r3, r2
 8001c58:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 fc48 	bl	80024f4 <RCC_SetFlashLatencyFromMSIRange>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e1d3      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	0b5b      	lsrs	r3, r3, #13
 8001c74:	3301      	adds	r3, #1
 8001c76:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001c7e:	4a87      	ldr	r2, [pc, #540]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001c80:	6892      	ldr	r2, [r2, #8]
 8001c82:	0912      	lsrs	r2, r2, #4
 8001c84:	f002 020f 	and.w	r2, r2, #15
 8001c88:	4985      	ldr	r1, [pc, #532]	@ (8001ea0 <HAL_RCC_OscConfig+0x4d8>)
 8001c8a:	5c8a      	ldrb	r2, [r1, r2]
 8001c8c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001c8e:	4a85      	ldr	r2, [pc, #532]	@ (8001ea4 <HAL_RCC_OscConfig+0x4dc>)
 8001c90:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c92:	4b85      	ldr	r3, [pc, #532]	@ (8001ea8 <HAL_RCC_OscConfig+0x4e0>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff f902 	bl	8000ea0 <HAL_InitTick>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d045      	beq.n	8001d32 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
 8001ca8:	e1b5      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d029      	beq.n	8001d06 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001cb2:	4b7e      	ldr	r3, [pc, #504]	@ (8001eac <HAL_RCC_OscConfig+0x4e4>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb8:	f7ff f93e 	bl	8000f38 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cc0:	f7ff f93a 	bl	8000f38 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e1a1      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001cd2:	4b72      	ldr	r3, [pc, #456]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cde:	4b6f      	ldr	r3, [pc, #444]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	496c      	ldr	r1, [pc, #432]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001cec:	4313      	orrs	r3, r2
 8001cee:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cf0:	4b6a      	ldr	r3, [pc, #424]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69db      	ldr	r3, [r3, #28]
 8001cfc:	061b      	lsls	r3, r3, #24
 8001cfe:	4967      	ldr	r1, [pc, #412]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001d00:	4313      	orrs	r3, r2
 8001d02:	604b      	str	r3, [r1, #4]
 8001d04:	e015      	b.n	8001d32 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d06:	4b69      	ldr	r3, [pc, #420]	@ (8001eac <HAL_RCC_OscConfig+0x4e4>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0c:	f7ff f914 	bl	8000f38 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d14:	f7ff f910 	bl	8000f38 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e177      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001d26:	4b5d      	ldr	r3, [pc, #372]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0308 	and.w	r3, r3, #8
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d030      	beq.n	8001da0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d016      	beq.n	8001d74 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d46:	4b5a      	ldr	r3, [pc, #360]	@ (8001eb0 <HAL_RCC_OscConfig+0x4e8>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4c:	f7ff f8f4 	bl	8000f38 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d54:	f7ff f8f0 	bl	8000f38 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e157      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d66:	4b4d      	ldr	r3, [pc, #308]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001d68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d0f0      	beq.n	8001d54 <HAL_RCC_OscConfig+0x38c>
 8001d72:	e015      	b.n	8001da0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d74:	4b4e      	ldr	r3, [pc, #312]	@ (8001eb0 <HAL_RCC_OscConfig+0x4e8>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d7a:	f7ff f8dd 	bl	8000f38 <HAL_GetTick>
 8001d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d80:	e008      	b.n	8001d94 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d82:	f7ff f8d9 	bl	8000f38 <HAL_GetTick>
 8001d86:	4602      	mov	r2, r0
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d901      	bls.n	8001d94 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e140      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d94:	4b41      	ldr	r3, [pc, #260]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001d96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d98:	f003 0302 	and.w	r3, r3, #2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d1f0      	bne.n	8001d82 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	f000 80b5 	beq.w	8001f18 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dae:	2300      	movs	r3, #0
 8001db0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001db2:	4b3a      	ldr	r3, [pc, #232]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d10d      	bne.n	8001dda <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dbe:	4b37      	ldr	r3, [pc, #220]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc2:	4a36      	ldr	r2, [pc, #216]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001dc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc8:	6253      	str	r3, [r2, #36]	@ 0x24
 8001dca:	4b34      	ldr	r3, [pc, #208]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dda:	4b36      	ldr	r3, [pc, #216]	@ (8001eb4 <HAL_RCC_OscConfig+0x4ec>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d118      	bne.n	8001e18 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001de6:	4b33      	ldr	r3, [pc, #204]	@ (8001eb4 <HAL_RCC_OscConfig+0x4ec>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a32      	ldr	r2, [pc, #200]	@ (8001eb4 <HAL_RCC_OscConfig+0x4ec>)
 8001dec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001df2:	f7ff f8a1 	bl	8000f38 <HAL_GetTick>
 8001df6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dfa:	f7ff f89d 	bl	8000f38 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b64      	cmp	r3, #100	@ 0x64
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e104      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e0c:	4b29      	ldr	r3, [pc, #164]	@ (8001eb4 <HAL_RCC_OscConfig+0x4ec>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d0f0      	beq.n	8001dfa <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d106      	bne.n	8001e2e <HAL_RCC_OscConfig+0x466>
 8001e20:	4b1e      	ldr	r3, [pc, #120]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e24:	4a1d      	ldr	r2, [pc, #116]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e2a:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e2c:	e02d      	b.n	8001e8a <HAL_RCC_OscConfig+0x4c2>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d10c      	bne.n	8001e50 <HAL_RCC_OscConfig+0x488>
 8001e36:	4b19      	ldr	r3, [pc, #100]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e3a:	4a18      	ldr	r2, [pc, #96]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e40:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e42:	4b16      	ldr	r3, [pc, #88]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e46:	4a15      	ldr	r2, [pc, #84]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001e4c:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e4e:	e01c      	b.n	8001e8a <HAL_RCC_OscConfig+0x4c2>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	2b05      	cmp	r3, #5
 8001e56:	d10c      	bne.n	8001e72 <HAL_RCC_OscConfig+0x4aa>
 8001e58:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e62:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e64:	4b0d      	ldr	r3, [pc, #52]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e68:	4a0c      	ldr	r2, [pc, #48]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e6e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e70:	e00b      	b.n	8001e8a <HAL_RCC_OscConfig+0x4c2>
 8001e72:	4b0a      	ldr	r3, [pc, #40]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e76:	4a09      	ldr	r2, [pc, #36]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e7c:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e7e:	4b07      	ldr	r3, [pc, #28]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e82:	4a06      	ldr	r2, [pc, #24]	@ (8001e9c <HAL_RCC_OscConfig+0x4d4>)
 8001e84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001e88:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d024      	beq.n	8001edc <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e92:	f7ff f851 	bl	8000f38 <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e98:	e019      	b.n	8001ece <HAL_RCC_OscConfig+0x506>
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	08003b00 	.word	0x08003b00
 8001ea4:	20000004 	.word	0x20000004
 8001ea8:	20000008 	.word	0x20000008
 8001eac:	42470020 	.word	0x42470020
 8001eb0:	42470680 	.word	0x42470680
 8001eb4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001eb8:	f7ff f83e 	bl	8000f38 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e0a3      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ece:	4b54      	ldr	r3, [pc, #336]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ed2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d0ee      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x4f0>
 8001eda:	e014      	b.n	8001f06 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001edc:	f7ff f82c 	bl	8000f38 <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ee2:	e00a      	b.n	8001efa <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ee4:	f7ff f828 	bl	8000f38 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e08d      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001efa:	4b49      	ldr	r3, [pc, #292]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001efe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1ee      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f06:	7ffb      	ldrb	r3, [r7, #31]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d105      	bne.n	8001f18 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0c:	4b44      	ldr	r3, [pc, #272]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f10:	4a43      	ldr	r2, [pc, #268]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001f12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d079      	beq.n	8002014 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	2b0c      	cmp	r3, #12
 8001f24:	d056      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d13b      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002024 <HAL_RCC_OscConfig+0x65c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f34:	f7ff f800 	bl	8000f38 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f3c:	f7fe fffc 	bl	8000f38 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e063      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f4e:	4b34      	ldr	r3, [pc, #208]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1f0      	bne.n	8001f3c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f5a:	4b31      	ldr	r3, [pc, #196]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6a:	4319      	orrs	r1, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f70:	430b      	orrs	r3, r1
 8001f72:	492b      	ldr	r1, [pc, #172]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001f74:	4313      	orrs	r3, r2
 8001f76:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f78:	4b2a      	ldr	r3, [pc, #168]	@ (8002024 <HAL_RCC_OscConfig+0x65c>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7e:	f7fe ffdb 	bl	8000f38 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f84:	e008      	b.n	8001f98 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f86:	f7fe ffd7 	bl	8000f38 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e03e      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f98:	4b21      	ldr	r3, [pc, #132]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0f0      	beq.n	8001f86 <HAL_RCC_OscConfig+0x5be>
 8001fa4:	e036      	b.n	8002014 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fa6:	4b1f      	ldr	r3, [pc, #124]	@ (8002024 <HAL_RCC_OscConfig+0x65c>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fac:	f7fe ffc4 	bl	8000f38 <HAL_GetTick>
 8001fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb4:	f7fe ffc0 	bl	8000f38 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e027      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fc6:	4b16      	ldr	r3, [pc, #88]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1f0      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x5ec>
 8001fd2:	e01f      	b.n	8002014 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d101      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e01a      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8002020 <HAL_RCC_OscConfig+0x658>)
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d10d      	bne.n	8002010 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d106      	bne.n	8002010 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800200c:	429a      	cmp	r2, r3
 800200e:	d001      	beq.n	8002014 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e000      	b.n	8002016 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3720      	adds	r7, #32
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40023800 	.word	0x40023800
 8002024:	42470060 	.word	0x42470060

08002028 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e11a      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800203c:	4b8f      	ldr	r3, [pc, #572]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	683a      	ldr	r2, [r7, #0]
 8002046:	429a      	cmp	r2, r3
 8002048:	d919      	bls.n	800207e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d105      	bne.n	800205c <HAL_RCC_ClockConfig+0x34>
 8002050:	4b8a      	ldr	r3, [pc, #552]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a89      	ldr	r2, [pc, #548]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 8002056:	f043 0304 	orr.w	r3, r3, #4
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	4b87      	ldr	r3, [pc, #540]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f023 0201 	bic.w	r2, r3, #1
 8002064:	4985      	ldr	r1, [pc, #532]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	4313      	orrs	r3, r2
 800206a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800206c:	4b83      	ldr	r3, [pc, #524]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0301 	and.w	r3, r3, #1
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	d001      	beq.n	800207e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e0f9      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d008      	beq.n	800209c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800208a:	4b7d      	ldr	r3, [pc, #500]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	497a      	ldr	r1, [pc, #488]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 8002098:	4313      	orrs	r3, r2
 800209a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 808e 	beq.w	80021c6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80020b2:	4b73      	ldr	r3, [pc, #460]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d121      	bne.n	8002102 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e0d7      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d107      	bne.n	80020da <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80020ca:	4b6d      	ldr	r3, [pc, #436]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d115      	bne.n	8002102 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e0cb      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d107      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020e2:	4b67      	ldr	r3, [pc, #412]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d109      	bne.n	8002102 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e0bf      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80020f2:	4b63      	ldr	r3, [pc, #396]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e0b7      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002102:	4b5f      	ldr	r3, [pc, #380]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f023 0203 	bic.w	r2, r3, #3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	495c      	ldr	r1, [pc, #368]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 8002110:	4313      	orrs	r3, r2
 8002112:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002114:	f7fe ff10 	bl	8000f38 <HAL_GetTick>
 8002118:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b02      	cmp	r3, #2
 8002120:	d112      	bne.n	8002148 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002122:	e00a      	b.n	800213a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002124:	f7fe ff08 	bl	8000f38 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002132:	4293      	cmp	r3, r2
 8002134:	d901      	bls.n	800213a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e09b      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800213a:	4b51      	ldr	r3, [pc, #324]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f003 030c 	and.w	r3, r3, #12
 8002142:	2b08      	cmp	r3, #8
 8002144:	d1ee      	bne.n	8002124 <HAL_RCC_ClockConfig+0xfc>
 8002146:	e03e      	b.n	80021c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b03      	cmp	r3, #3
 800214e:	d112      	bne.n	8002176 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002150:	e00a      	b.n	8002168 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002152:	f7fe fef1 	bl	8000f38 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002160:	4293      	cmp	r3, r2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e084      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002168:	4b45      	ldr	r3, [pc, #276]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f003 030c 	and.w	r3, r3, #12
 8002170:	2b0c      	cmp	r3, #12
 8002172:	d1ee      	bne.n	8002152 <HAL_RCC_ClockConfig+0x12a>
 8002174:	e027      	b.n	80021c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d11d      	bne.n	80021ba <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800217e:	e00a      	b.n	8002196 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002180:	f7fe feda 	bl	8000f38 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800218e:	4293      	cmp	r3, r2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e06d      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002196:	4b3a      	ldr	r3, [pc, #232]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f003 030c 	and.w	r3, r3, #12
 800219e:	2b04      	cmp	r3, #4
 80021a0:	d1ee      	bne.n	8002180 <HAL_RCC_ClockConfig+0x158>
 80021a2:	e010      	b.n	80021c6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a4:	f7fe fec8 	bl	8000f38 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e05b      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80021ba:	4b31      	ldr	r3, [pc, #196]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f003 030c 	and.w	r3, r3, #12
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1ee      	bne.n	80021a4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021c6:	4b2d      	ldr	r3, [pc, #180]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d219      	bcs.n	8002208 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d105      	bne.n	80021e6 <HAL_RCC_ClockConfig+0x1be>
 80021da:	4b28      	ldr	r3, [pc, #160]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a27      	ldr	r2, [pc, #156]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 80021e0:	f043 0304 	orr.w	r3, r3, #4
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	4b25      	ldr	r3, [pc, #148]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f023 0201 	bic.w	r2, r3, #1
 80021ee:	4923      	ldr	r1, [pc, #140]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021f6:	4b21      	ldr	r3, [pc, #132]	@ (800227c <HAL_RCC_ClockConfig+0x254>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	683a      	ldr	r2, [r7, #0]
 8002200:	429a      	cmp	r2, r3
 8002202:	d001      	beq.n	8002208 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e034      	b.n	8002272 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b00      	cmp	r3, #0
 8002212:	d008      	beq.n	8002226 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002214:	4b1a      	ldr	r3, [pc, #104]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	4917      	ldr	r1, [pc, #92]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 8002222:	4313      	orrs	r3, r2
 8002224:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	2b00      	cmp	r3, #0
 8002230:	d009      	beq.n	8002246 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002232:	4b13      	ldr	r3, [pc, #76]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	691b      	ldr	r3, [r3, #16]
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	490f      	ldr	r1, [pc, #60]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 8002242:	4313      	orrs	r3, r2
 8002244:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002246:	f000 f823 	bl	8002290 <HAL_RCC_GetSysClockFreq>
 800224a:	4602      	mov	r2, r0
 800224c:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <HAL_RCC_ClockConfig+0x258>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	091b      	lsrs	r3, r3, #4
 8002252:	f003 030f 	and.w	r3, r3, #15
 8002256:	490b      	ldr	r1, [pc, #44]	@ (8002284 <HAL_RCC_ClockConfig+0x25c>)
 8002258:	5ccb      	ldrb	r3, [r1, r3]
 800225a:	fa22 f303 	lsr.w	r3, r2, r3
 800225e:	4a0a      	ldr	r2, [pc, #40]	@ (8002288 <HAL_RCC_ClockConfig+0x260>)
 8002260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002262:	4b0a      	ldr	r3, [pc, #40]	@ (800228c <HAL_RCC_ClockConfig+0x264>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe fe1a 	bl	8000ea0 <HAL_InitTick>
 800226c:	4603      	mov	r3, r0
 800226e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002270:	7afb      	ldrb	r3, [r7, #11]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40023c00 	.word	0x40023c00
 8002280:	40023800 	.word	0x40023800
 8002284:	08003b00 	.word	0x08003b00
 8002288:	20000004 	.word	0x20000004
 800228c:	20000008 	.word	0x20000008

08002290 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002294:	b092      	sub	sp, #72	@ 0x48
 8002296:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002298:	4b79      	ldr	r3, [pc, #484]	@ (8002480 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800229e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	2b0c      	cmp	r3, #12
 80022a6:	d00d      	beq.n	80022c4 <HAL_RCC_GetSysClockFreq+0x34>
 80022a8:	2b0c      	cmp	r3, #12
 80022aa:	f200 80d5 	bhi.w	8002458 <HAL_RCC_GetSysClockFreq+0x1c8>
 80022ae:	2b04      	cmp	r3, #4
 80022b0:	d002      	beq.n	80022b8 <HAL_RCC_GetSysClockFreq+0x28>
 80022b2:	2b08      	cmp	r3, #8
 80022b4:	d003      	beq.n	80022be <HAL_RCC_GetSysClockFreq+0x2e>
 80022b6:	e0cf      	b.n	8002458 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022b8:	4b72      	ldr	r3, [pc, #456]	@ (8002484 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80022ba:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80022bc:	e0da      	b.n	8002474 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022be:	4b72      	ldr	r3, [pc, #456]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80022c0:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80022c2:	e0d7      	b.n	8002474 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80022c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022c6:	0c9b      	lsrs	r3, r3, #18
 80022c8:	f003 020f 	and.w	r2, r3, #15
 80022cc:	4b6f      	ldr	r3, [pc, #444]	@ (800248c <HAL_RCC_GetSysClockFreq+0x1fc>)
 80022ce:	5c9b      	ldrb	r3, [r3, r2]
 80022d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80022d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022d4:	0d9b      	lsrs	r3, r3, #22
 80022d6:	f003 0303 	and.w	r3, r3, #3
 80022da:	3301      	adds	r3, #1
 80022dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022de:	4b68      	ldr	r3, [pc, #416]	@ (8002480 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d05d      	beq.n	80023a6 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80022ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ec:	2200      	movs	r2, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	4611      	mov	r1, r2
 80022f2:	4604      	mov	r4, r0
 80022f4:	460d      	mov	r5, r1
 80022f6:	4622      	mov	r2, r4
 80022f8:	462b      	mov	r3, r5
 80022fa:	f04f 0000 	mov.w	r0, #0
 80022fe:	f04f 0100 	mov.w	r1, #0
 8002302:	0159      	lsls	r1, r3, #5
 8002304:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002308:	0150      	lsls	r0, r2, #5
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	4621      	mov	r1, r4
 8002310:	1a51      	subs	r1, r2, r1
 8002312:	6139      	str	r1, [r7, #16]
 8002314:	4629      	mov	r1, r5
 8002316:	eb63 0301 	sbc.w	r3, r3, r1
 800231a:	617b      	str	r3, [r7, #20]
 800231c:	f04f 0200 	mov.w	r2, #0
 8002320:	f04f 0300 	mov.w	r3, #0
 8002324:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002328:	4659      	mov	r1, fp
 800232a:	018b      	lsls	r3, r1, #6
 800232c:	4651      	mov	r1, sl
 800232e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002332:	4651      	mov	r1, sl
 8002334:	018a      	lsls	r2, r1, #6
 8002336:	46d4      	mov	ip, sl
 8002338:	ebb2 080c 	subs.w	r8, r2, ip
 800233c:	4659      	mov	r1, fp
 800233e:	eb63 0901 	sbc.w	r9, r3, r1
 8002342:	f04f 0200 	mov.w	r2, #0
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800234e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002352:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002356:	4690      	mov	r8, r2
 8002358:	4699      	mov	r9, r3
 800235a:	4623      	mov	r3, r4
 800235c:	eb18 0303 	adds.w	r3, r8, r3
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	462b      	mov	r3, r5
 8002364:	eb49 0303 	adc.w	r3, r9, r3
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	f04f 0300 	mov.w	r3, #0
 8002372:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002376:	4629      	mov	r1, r5
 8002378:	024b      	lsls	r3, r1, #9
 800237a:	4620      	mov	r0, r4
 800237c:	4629      	mov	r1, r5
 800237e:	4604      	mov	r4, r0
 8002380:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002384:	4601      	mov	r1, r0
 8002386:	024a      	lsls	r2, r1, #9
 8002388:	4610      	mov	r0, r2
 800238a:	4619      	mov	r1, r3
 800238c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800238e:	2200      	movs	r2, #0
 8002390:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002392:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002394:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002398:	f7fd fef0 	bl	800017c <__aeabi_uldivmod>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	4613      	mov	r3, r2
 80023a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80023a4:	e055      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80023a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023a8:	2200      	movs	r2, #0
 80023aa:	623b      	str	r3, [r7, #32]
 80023ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80023ae:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80023b2:	4642      	mov	r2, r8
 80023b4:	464b      	mov	r3, r9
 80023b6:	f04f 0000 	mov.w	r0, #0
 80023ba:	f04f 0100 	mov.w	r1, #0
 80023be:	0159      	lsls	r1, r3, #5
 80023c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023c4:	0150      	lsls	r0, r2, #5
 80023c6:	4602      	mov	r2, r0
 80023c8:	460b      	mov	r3, r1
 80023ca:	46c4      	mov	ip, r8
 80023cc:	ebb2 0a0c 	subs.w	sl, r2, ip
 80023d0:	4640      	mov	r0, r8
 80023d2:	4649      	mov	r1, r9
 80023d4:	468c      	mov	ip, r1
 80023d6:	eb63 0b0c 	sbc.w	fp, r3, ip
 80023da:	f04f 0200 	mov.w	r2, #0
 80023de:	f04f 0300 	mov.w	r3, #0
 80023e2:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80023e6:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80023ea:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80023ee:	ebb2 040a 	subs.w	r4, r2, sl
 80023f2:	eb63 050b 	sbc.w	r5, r3, fp
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	f04f 0300 	mov.w	r3, #0
 80023fe:	00eb      	lsls	r3, r5, #3
 8002400:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002404:	00e2      	lsls	r2, r4, #3
 8002406:	4614      	mov	r4, r2
 8002408:	461d      	mov	r5, r3
 800240a:	4603      	mov	r3, r0
 800240c:	18e3      	adds	r3, r4, r3
 800240e:	603b      	str	r3, [r7, #0]
 8002410:	460b      	mov	r3, r1
 8002412:	eb45 0303 	adc.w	r3, r5, r3
 8002416:	607b      	str	r3, [r7, #4]
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	f04f 0300 	mov.w	r3, #0
 8002420:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002424:	4629      	mov	r1, r5
 8002426:	028b      	lsls	r3, r1, #10
 8002428:	4620      	mov	r0, r4
 800242a:	4629      	mov	r1, r5
 800242c:	4604      	mov	r4, r0
 800242e:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002432:	4601      	mov	r1, r0
 8002434:	028a      	lsls	r2, r1, #10
 8002436:	4610      	mov	r0, r2
 8002438:	4619      	mov	r1, r3
 800243a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800243c:	2200      	movs	r2, #0
 800243e:	61bb      	str	r3, [r7, #24]
 8002440:	61fa      	str	r2, [r7, #28]
 8002442:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002446:	f7fd fe99 	bl	800017c <__aeabi_uldivmod>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4613      	mov	r3, r2
 8002450:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8002452:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002454:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002456:	e00d      	b.n	8002474 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002458:	4b09      	ldr	r3, [pc, #36]	@ (8002480 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	0b5b      	lsrs	r3, r3, #13
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002466:	3301      	adds	r3, #1
 8002468:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002472:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8002476:	4618      	mov	r0, r3
 8002478:	3748      	adds	r7, #72	@ 0x48
 800247a:	46bd      	mov	sp, r7
 800247c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002480:	40023800 	.word	0x40023800
 8002484:	00f42400 	.word	0x00f42400
 8002488:	007a1200 	.word	0x007a1200
 800248c:	08003af4 	.word	0x08003af4

08002490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002494:	4b02      	ldr	r3, [pc, #8]	@ (80024a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002496:	681b      	ldr	r3, [r3, #0]
}
 8002498:	4618      	mov	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr
 80024a0:	20000004 	.word	0x20000004

080024a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024a8:	f7ff fff2 	bl	8002490 <HAL_RCC_GetHCLKFreq>
 80024ac:	4602      	mov	r2, r0
 80024ae:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	0a1b      	lsrs	r3, r3, #8
 80024b4:	f003 0307 	and.w	r3, r3, #7
 80024b8:	4903      	ldr	r1, [pc, #12]	@ (80024c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024ba:	5ccb      	ldrb	r3, [r1, r3]
 80024bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	40023800 	.word	0x40023800
 80024c8:	08003b10 	.word	0x08003b10

080024cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024d0:	f7ff ffde 	bl	8002490 <HAL_RCC_GetHCLKFreq>
 80024d4:	4602      	mov	r2, r0
 80024d6:	4b05      	ldr	r3, [pc, #20]	@ (80024ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	0adb      	lsrs	r3, r3, #11
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	4903      	ldr	r1, [pc, #12]	@ (80024f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024e2:	5ccb      	ldrb	r3, [r1, r3]
 80024e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	40023800 	.word	0x40023800
 80024f0:	08003b10 	.word	0x08003b10

080024f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b087      	sub	sp, #28
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80024fc:	2300      	movs	r3, #0
 80024fe:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002500:	4b29      	ldr	r3, [pc, #164]	@ (80025a8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d12c      	bne.n	8002566 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800250c:	4b26      	ldr	r3, [pc, #152]	@ (80025a8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800250e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002510:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d005      	beq.n	8002524 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002518:	4b24      	ldr	r3, [pc, #144]	@ (80025ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	e016      	b.n	8002552 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002524:	4b20      	ldr	r3, [pc, #128]	@ (80025a8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002528:	4a1f      	ldr	r2, [pc, #124]	@ (80025a8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800252a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800252e:	6253      	str	r3, [r2, #36]	@ 0x24
 8002530:	4b1d      	ldr	r3, [pc, #116]	@ (80025a8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800253c:	4b1b      	ldr	r3, [pc, #108]	@ (80025ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002544:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002546:	4b18      	ldr	r3, [pc, #96]	@ (80025a8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254a:	4a17      	ldr	r2, [pc, #92]	@ (80025a8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800254c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002550:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8002558:	d105      	bne.n	8002566 <RCC_SetFlashLatencyFromMSIRange+0x72>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002560:	d101      	bne.n	8002566 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002562:	2301      	movs	r3, #1
 8002564:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d105      	bne.n	8002578 <RCC_SetFlashLatencyFromMSIRange+0x84>
 800256c:	4b10      	ldr	r3, [pc, #64]	@ (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a0f      	ldr	r2, [pc, #60]	@ (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002572:	f043 0304 	orr.w	r3, r3, #4
 8002576:	6013      	str	r3, [r2, #0]
 8002578:	4b0d      	ldr	r3, [pc, #52]	@ (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f023 0201 	bic.w	r2, r3, #1
 8002580:	490b      	ldr	r1, [pc, #44]	@ (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	4313      	orrs	r3, r2
 8002586:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002588:	4b09      	ldr	r3, [pc, #36]	@ (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	429a      	cmp	r2, r3
 8002594:	d001      	beq.n	800259a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e000      	b.n	800259c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	371c      	adds	r7, #28
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40023800 	.word	0x40023800
 80025ac:	40007000 	.word	0x40007000
 80025b0:	40023c00 	.word	0x40023c00

080025b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e042      	b.n	800264c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d106      	bne.n	80025e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f7fe fb28 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2224      	movs	r2, #36	@ 0x24
 80025e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68da      	ldr	r2, [r3, #12]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80025f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 f971 	bl	80028e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	691a      	ldr	r2, [r3, #16]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800260c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	695a      	ldr	r2, [r3, #20]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800261c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800262c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2220      	movs	r2, #32
 8002638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2220      	movs	r2, #32
 8002640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08a      	sub	sp, #40	@ 0x28
 8002658:	af02      	add	r7, sp, #8
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	603b      	str	r3, [r7, #0]
 8002660:	4613      	mov	r3, r2
 8002662:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b20      	cmp	r3, #32
 8002672:	d175      	bne.n	8002760 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d002      	beq.n	8002680 <HAL_UART_Transmit+0x2c>
 800267a:	88fb      	ldrh	r3, [r7, #6]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e06e      	b.n	8002762 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2221      	movs	r2, #33	@ 0x21
 800268e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002692:	f7fe fc51 	bl	8000f38 <HAL_GetTick>
 8002696:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	88fa      	ldrh	r2, [r7, #6]
 800269c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	88fa      	ldrh	r2, [r7, #6]
 80026a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026ac:	d108      	bne.n	80026c0 <HAL_UART_Transmit+0x6c>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d104      	bne.n	80026c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	61bb      	str	r3, [r7, #24]
 80026be:	e003      	b.n	80026c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80026c8:	e02e      	b.n	8002728 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	2200      	movs	r2, #0
 80026d2:	2180      	movs	r1, #128	@ 0x80
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 f848 	bl	800276a <UART_WaitOnFlagUntilTimeout>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2220      	movs	r2, #32
 80026e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e03a      	b.n	8002762 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10b      	bne.n	800270a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	461a      	mov	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002700:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	3302      	adds	r3, #2
 8002706:	61bb      	str	r3, [r7, #24]
 8002708:	e007      	b.n	800271a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	781a      	ldrb	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	3301      	adds	r3, #1
 8002718:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800271e:	b29b      	uxth	r3, r3
 8002720:	3b01      	subs	r3, #1
 8002722:	b29a      	uxth	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800272c:	b29b      	uxth	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1cb      	bne.n	80026ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	2200      	movs	r2, #0
 800273a:	2140      	movs	r1, #64	@ 0x40
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 f814 	bl	800276a <UART_WaitOnFlagUntilTimeout>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d005      	beq.n	8002754 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2220      	movs	r2, #32
 800274c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e006      	b.n	8002762 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2220      	movs	r2, #32
 8002758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800275c:	2300      	movs	r3, #0
 800275e:	e000      	b.n	8002762 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002760:	2302      	movs	r3, #2
  }
}
 8002762:	4618      	mov	r0, r3
 8002764:	3720      	adds	r7, #32
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b086      	sub	sp, #24
 800276e:	af00      	add	r7, sp, #0
 8002770:	60f8      	str	r0, [r7, #12]
 8002772:	60b9      	str	r1, [r7, #8]
 8002774:	603b      	str	r3, [r7, #0]
 8002776:	4613      	mov	r3, r2
 8002778:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800277a:	e03b      	b.n	80027f4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800277c:	6a3b      	ldr	r3, [r7, #32]
 800277e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002782:	d037      	beq.n	80027f4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002784:	f7fe fbd8 	bl	8000f38 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	6a3a      	ldr	r2, [r7, #32]
 8002790:	429a      	cmp	r2, r3
 8002792:	d302      	bcc.n	800279a <UART_WaitOnFlagUntilTimeout+0x30>
 8002794:	6a3b      	ldr	r3, [r7, #32]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e03a      	b.n	8002814 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d023      	beq.n	80027f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	2b80      	cmp	r3, #128	@ 0x80
 80027b0:	d020      	beq.n	80027f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	2b40      	cmp	r3, #64	@ 0x40
 80027b6:	d01d      	beq.n	80027f4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	2b08      	cmp	r3, #8
 80027c4:	d116      	bne.n	80027f4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f000 f81d 	bl	800281c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2208      	movs	r2, #8
 80027e6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e00f      	b.n	8002814 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	4013      	ands	r3, r2
 80027fe:	68ba      	ldr	r2, [r7, #8]
 8002800:	429a      	cmp	r2, r3
 8002802:	bf0c      	ite	eq
 8002804:	2301      	moveq	r3, #1
 8002806:	2300      	movne	r3, #0
 8002808:	b2db      	uxtb	r3, r3
 800280a:	461a      	mov	r2, r3
 800280c:	79fb      	ldrb	r3, [r7, #7]
 800280e:	429a      	cmp	r2, r3
 8002810:	d0b4      	beq.n	800277c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800281c:	b480      	push	{r7}
 800281e:	b095      	sub	sp, #84	@ 0x54
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	330c      	adds	r3, #12
 800282a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800282c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800282e:	e853 3f00 	ldrex	r3, [r3]
 8002832:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002836:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800283a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	330c      	adds	r3, #12
 8002842:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002844:	643a      	str	r2, [r7, #64]	@ 0x40
 8002846:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002848:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800284a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800284c:	e841 2300 	strex	r3, r2, [r1]
 8002850:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1e5      	bne.n	8002824 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	3314      	adds	r3, #20
 800285e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002860:	6a3b      	ldr	r3, [r7, #32]
 8002862:	e853 3f00 	ldrex	r3, [r3]
 8002866:	61fb      	str	r3, [r7, #28]
   return(result);
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	f023 0301 	bic.w	r3, r3, #1
 800286e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	3314      	adds	r3, #20
 8002876:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002878:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800287a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800287c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800287e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002880:	e841 2300 	strex	r3, r2, [r1]
 8002884:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1e5      	bne.n	8002858 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002890:	2b01      	cmp	r3, #1
 8002892:	d119      	bne.n	80028c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	330c      	adds	r3, #12
 800289a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	e853 3f00 	ldrex	r3, [r3]
 80028a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	f023 0310 	bic.w	r3, r3, #16
 80028aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	330c      	adds	r3, #12
 80028b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028b4:	61ba      	str	r2, [r7, #24]
 80028b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028b8:	6979      	ldr	r1, [r7, #20]
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	e841 2300 	strex	r3, r2, [r1]
 80028c0:	613b      	str	r3, [r7, #16]
   return(result);
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1e5      	bne.n	8002894 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2220      	movs	r2, #32
 80028cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80028d6:	bf00      	nop
 80028d8:	3754      	adds	r7, #84	@ 0x54
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	68da      	ldr	r2, [r3, #12]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	431a      	orrs	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	431a      	orrs	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	4313      	orrs	r3, r2
 8002914:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002920:	f023 030c 	bic.w	r3, r3, #12
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	6812      	ldr	r2, [r2, #0]
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	430b      	orrs	r3, r1
 800292c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	699a      	ldr	r2, [r3, #24]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a55      	ldr	r2, [pc, #340]	@ (8002aa0 <UART_SetConfig+0x1c0>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d103      	bne.n	8002956 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800294e:	f7ff fdbd 	bl	80024cc <HAL_RCC_GetPCLK2Freq>
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	e002      	b.n	800295c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002956:	f7ff fda5 	bl	80024a4 <HAL_RCC_GetPCLK1Freq>
 800295a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002964:	d14c      	bne.n	8002a00 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	4613      	mov	r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	4413      	add	r3, r2
 800296e:	009a      	lsls	r2, r3, #2
 8002970:	441a      	add	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	fbb2 f3f3 	udiv	r3, r2, r3
 800297c:	4a49      	ldr	r2, [pc, #292]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 800297e:	fba2 2303 	umull	r2, r3, r2, r3
 8002982:	095b      	lsrs	r3, r3, #5
 8002984:	0119      	lsls	r1, r3, #4
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	4613      	mov	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4413      	add	r3, r2
 800298e:	009a      	lsls	r2, r3, #2
 8002990:	441a      	add	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	fbb2 f2f3 	udiv	r2, r2, r3
 800299c:	4b41      	ldr	r3, [pc, #260]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 800299e:	fba3 0302 	umull	r0, r3, r3, r2
 80029a2:	095b      	lsrs	r3, r3, #5
 80029a4:	2064      	movs	r0, #100	@ 0x64
 80029a6:	fb00 f303 	mul.w	r3, r0, r3
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	3332      	adds	r3, #50	@ 0x32
 80029b0:	4a3c      	ldr	r2, [pc, #240]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	095b      	lsrs	r3, r3, #5
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80029be:	4419      	add	r1, r3
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	4613      	mov	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	4413      	add	r3, r2
 80029c8:	009a      	lsls	r2, r3, #2
 80029ca:	441a      	add	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80029d6:	4b33      	ldr	r3, [pc, #204]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 80029d8:	fba3 0302 	umull	r0, r3, r3, r2
 80029dc:	095b      	lsrs	r3, r3, #5
 80029de:	2064      	movs	r0, #100	@ 0x64
 80029e0:	fb00 f303 	mul.w	r3, r0, r3
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	3332      	adds	r3, #50	@ 0x32
 80029ea:	4a2e      	ldr	r2, [pc, #184]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 80029ec:	fba2 2303 	umull	r2, r3, r2, r3
 80029f0:	095b      	lsrs	r3, r3, #5
 80029f2:	f003 0207 	and.w	r2, r3, #7
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	440a      	add	r2, r1
 80029fc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80029fe:	e04a      	b.n	8002a96 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	4613      	mov	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	4413      	add	r3, r2
 8002a08:	009a      	lsls	r2, r3, #2
 8002a0a:	441a      	add	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a16:	4a23      	ldr	r2, [pc, #140]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 8002a18:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1c:	095b      	lsrs	r3, r3, #5
 8002a1e:	0119      	lsls	r1, r3, #4
 8002a20:	68fa      	ldr	r2, [r7, #12]
 8002a22:	4613      	mov	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4413      	add	r3, r2
 8002a28:	009a      	lsls	r2, r3, #2
 8002a2a:	441a      	add	r2, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a36:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 8002a38:	fba3 0302 	umull	r0, r3, r3, r2
 8002a3c:	095b      	lsrs	r3, r3, #5
 8002a3e:	2064      	movs	r0, #100	@ 0x64
 8002a40:	fb00 f303 	mul.w	r3, r0, r3
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	3332      	adds	r3, #50	@ 0x32
 8002a4a:	4a16      	ldr	r2, [pc, #88]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 8002a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a50:	095b      	lsrs	r3, r3, #5
 8002a52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a56:	4419      	add	r1, r3
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	4413      	add	r3, r2
 8002a60:	009a      	lsls	r2, r3, #2
 8002a62:	441a      	add	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 8002a70:	fba3 0302 	umull	r0, r3, r3, r2
 8002a74:	095b      	lsrs	r3, r3, #5
 8002a76:	2064      	movs	r0, #100	@ 0x64
 8002a78:	fb00 f303 	mul.w	r3, r0, r3
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	011b      	lsls	r3, r3, #4
 8002a80:	3332      	adds	r3, #50	@ 0x32
 8002a82:	4a08      	ldr	r2, [pc, #32]	@ (8002aa4 <UART_SetConfig+0x1c4>)
 8002a84:	fba2 2303 	umull	r2, r3, r2, r3
 8002a88:	095b      	lsrs	r3, r3, #5
 8002a8a:	f003 020f 	and.w	r2, r3, #15
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	440a      	add	r2, r1
 8002a94:	609a      	str	r2, [r3, #8]
}
 8002a96:	bf00      	nop
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40013800 	.word	0x40013800
 8002aa4:	51eb851f 	.word	0x51eb851f

08002aa8 <std>:
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	b510      	push	{r4, lr}
 8002aac:	4604      	mov	r4, r0
 8002aae:	e9c0 3300 	strd	r3, r3, [r0]
 8002ab2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002ab6:	6083      	str	r3, [r0, #8]
 8002ab8:	8181      	strh	r1, [r0, #12]
 8002aba:	6643      	str	r3, [r0, #100]	@ 0x64
 8002abc:	81c2      	strh	r2, [r0, #14]
 8002abe:	6183      	str	r3, [r0, #24]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	2208      	movs	r2, #8
 8002ac4:	305c      	adds	r0, #92	@ 0x5c
 8002ac6:	f000 f9f9 	bl	8002ebc <memset>
 8002aca:	4b0d      	ldr	r3, [pc, #52]	@ (8002b00 <std+0x58>)
 8002acc:	6224      	str	r4, [r4, #32]
 8002ace:	6263      	str	r3, [r4, #36]	@ 0x24
 8002ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b04 <std+0x5c>)
 8002ad2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <std+0x60>)
 8002ad6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b0c <std+0x64>)
 8002ada:	6323      	str	r3, [r4, #48]	@ 0x30
 8002adc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <std+0x68>)
 8002ade:	429c      	cmp	r4, r3
 8002ae0:	d006      	beq.n	8002af0 <std+0x48>
 8002ae2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002ae6:	4294      	cmp	r4, r2
 8002ae8:	d002      	beq.n	8002af0 <std+0x48>
 8002aea:	33d0      	adds	r3, #208	@ 0xd0
 8002aec:	429c      	cmp	r4, r3
 8002aee:	d105      	bne.n	8002afc <std+0x54>
 8002af0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002af4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002af8:	f000 ba58 	b.w	8002fac <__retarget_lock_init_recursive>
 8002afc:	bd10      	pop	{r4, pc}
 8002afe:	bf00      	nop
 8002b00:	08002d0d 	.word	0x08002d0d
 8002b04:	08002d2f 	.word	0x08002d2f
 8002b08:	08002d67 	.word	0x08002d67
 8002b0c:	08002d8b 	.word	0x08002d8b
 8002b10:	20000138 	.word	0x20000138

08002b14 <stdio_exit_handler>:
 8002b14:	4a02      	ldr	r2, [pc, #8]	@ (8002b20 <stdio_exit_handler+0xc>)
 8002b16:	4903      	ldr	r1, [pc, #12]	@ (8002b24 <stdio_exit_handler+0x10>)
 8002b18:	4803      	ldr	r0, [pc, #12]	@ (8002b28 <stdio_exit_handler+0x14>)
 8002b1a:	f000 b869 	b.w	8002bf0 <_fwalk_sglue>
 8002b1e:	bf00      	nop
 8002b20:	20000010 	.word	0x20000010
 8002b24:	08003841 	.word	0x08003841
 8002b28:	20000020 	.word	0x20000020

08002b2c <cleanup_stdio>:
 8002b2c:	6841      	ldr	r1, [r0, #4]
 8002b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b60 <cleanup_stdio+0x34>)
 8002b30:	b510      	push	{r4, lr}
 8002b32:	4299      	cmp	r1, r3
 8002b34:	4604      	mov	r4, r0
 8002b36:	d001      	beq.n	8002b3c <cleanup_stdio+0x10>
 8002b38:	f000 fe82 	bl	8003840 <_fflush_r>
 8002b3c:	68a1      	ldr	r1, [r4, #8]
 8002b3e:	4b09      	ldr	r3, [pc, #36]	@ (8002b64 <cleanup_stdio+0x38>)
 8002b40:	4299      	cmp	r1, r3
 8002b42:	d002      	beq.n	8002b4a <cleanup_stdio+0x1e>
 8002b44:	4620      	mov	r0, r4
 8002b46:	f000 fe7b 	bl	8003840 <_fflush_r>
 8002b4a:	68e1      	ldr	r1, [r4, #12]
 8002b4c:	4b06      	ldr	r3, [pc, #24]	@ (8002b68 <cleanup_stdio+0x3c>)
 8002b4e:	4299      	cmp	r1, r3
 8002b50:	d004      	beq.n	8002b5c <cleanup_stdio+0x30>
 8002b52:	4620      	mov	r0, r4
 8002b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b58:	f000 be72 	b.w	8003840 <_fflush_r>
 8002b5c:	bd10      	pop	{r4, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000138 	.word	0x20000138
 8002b64:	200001a0 	.word	0x200001a0
 8002b68:	20000208 	.word	0x20000208

08002b6c <global_stdio_init.part.0>:
 8002b6c:	b510      	push	{r4, lr}
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b9c <global_stdio_init.part.0+0x30>)
 8002b70:	4c0b      	ldr	r4, [pc, #44]	@ (8002ba0 <global_stdio_init.part.0+0x34>)
 8002b72:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba4 <global_stdio_init.part.0+0x38>)
 8002b74:	4620      	mov	r0, r4
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	2104      	movs	r1, #4
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f7ff ff94 	bl	8002aa8 <std>
 8002b80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002b84:	2201      	movs	r2, #1
 8002b86:	2109      	movs	r1, #9
 8002b88:	f7ff ff8e 	bl	8002aa8 <std>
 8002b8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002b90:	2202      	movs	r2, #2
 8002b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b96:	2112      	movs	r1, #18
 8002b98:	f7ff bf86 	b.w	8002aa8 <std>
 8002b9c:	20000270 	.word	0x20000270
 8002ba0:	20000138 	.word	0x20000138
 8002ba4:	08002b15 	.word	0x08002b15

08002ba8 <__sfp_lock_acquire>:
 8002ba8:	4801      	ldr	r0, [pc, #4]	@ (8002bb0 <__sfp_lock_acquire+0x8>)
 8002baa:	f000 ba00 	b.w	8002fae <__retarget_lock_acquire_recursive>
 8002bae:	bf00      	nop
 8002bb0:	20000279 	.word	0x20000279

08002bb4 <__sfp_lock_release>:
 8002bb4:	4801      	ldr	r0, [pc, #4]	@ (8002bbc <__sfp_lock_release+0x8>)
 8002bb6:	f000 b9fb 	b.w	8002fb0 <__retarget_lock_release_recursive>
 8002bba:	bf00      	nop
 8002bbc:	20000279 	.word	0x20000279

08002bc0 <__sinit>:
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	4604      	mov	r4, r0
 8002bc4:	f7ff fff0 	bl	8002ba8 <__sfp_lock_acquire>
 8002bc8:	6a23      	ldr	r3, [r4, #32]
 8002bca:	b11b      	cbz	r3, 8002bd4 <__sinit+0x14>
 8002bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bd0:	f7ff bff0 	b.w	8002bb4 <__sfp_lock_release>
 8002bd4:	4b04      	ldr	r3, [pc, #16]	@ (8002be8 <__sinit+0x28>)
 8002bd6:	6223      	str	r3, [r4, #32]
 8002bd8:	4b04      	ldr	r3, [pc, #16]	@ (8002bec <__sinit+0x2c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1f5      	bne.n	8002bcc <__sinit+0xc>
 8002be0:	f7ff ffc4 	bl	8002b6c <global_stdio_init.part.0>
 8002be4:	e7f2      	b.n	8002bcc <__sinit+0xc>
 8002be6:	bf00      	nop
 8002be8:	08002b2d 	.word	0x08002b2d
 8002bec:	20000270 	.word	0x20000270

08002bf0 <_fwalk_sglue>:
 8002bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bf4:	4607      	mov	r7, r0
 8002bf6:	4688      	mov	r8, r1
 8002bf8:	4614      	mov	r4, r2
 8002bfa:	2600      	movs	r6, #0
 8002bfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002c00:	f1b9 0901 	subs.w	r9, r9, #1
 8002c04:	d505      	bpl.n	8002c12 <_fwalk_sglue+0x22>
 8002c06:	6824      	ldr	r4, [r4, #0]
 8002c08:	2c00      	cmp	r4, #0
 8002c0a:	d1f7      	bne.n	8002bfc <_fwalk_sglue+0xc>
 8002c0c:	4630      	mov	r0, r6
 8002c0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c12:	89ab      	ldrh	r3, [r5, #12]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d907      	bls.n	8002c28 <_fwalk_sglue+0x38>
 8002c18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	d003      	beq.n	8002c28 <_fwalk_sglue+0x38>
 8002c20:	4629      	mov	r1, r5
 8002c22:	4638      	mov	r0, r7
 8002c24:	47c0      	blx	r8
 8002c26:	4306      	orrs	r6, r0
 8002c28:	3568      	adds	r5, #104	@ 0x68
 8002c2a:	e7e9      	b.n	8002c00 <_fwalk_sglue+0x10>

08002c2c <iprintf>:
 8002c2c:	b40f      	push	{r0, r1, r2, r3}
 8002c2e:	b507      	push	{r0, r1, r2, lr}
 8002c30:	4906      	ldr	r1, [pc, #24]	@ (8002c4c <iprintf+0x20>)
 8002c32:	ab04      	add	r3, sp, #16
 8002c34:	6808      	ldr	r0, [r1, #0]
 8002c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c3a:	6881      	ldr	r1, [r0, #8]
 8002c3c:	9301      	str	r3, [sp, #4]
 8002c3e:	f000 fad7 	bl	80031f0 <_vfiprintf_r>
 8002c42:	b003      	add	sp, #12
 8002c44:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c48:	b004      	add	sp, #16
 8002c4a:	4770      	bx	lr
 8002c4c:	2000001c 	.word	0x2000001c

08002c50 <_puts_r>:
 8002c50:	6a03      	ldr	r3, [r0, #32]
 8002c52:	b570      	push	{r4, r5, r6, lr}
 8002c54:	4605      	mov	r5, r0
 8002c56:	460e      	mov	r6, r1
 8002c58:	6884      	ldr	r4, [r0, #8]
 8002c5a:	b90b      	cbnz	r3, 8002c60 <_puts_r+0x10>
 8002c5c:	f7ff ffb0 	bl	8002bc0 <__sinit>
 8002c60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c62:	07db      	lsls	r3, r3, #31
 8002c64:	d405      	bmi.n	8002c72 <_puts_r+0x22>
 8002c66:	89a3      	ldrh	r3, [r4, #12]
 8002c68:	0598      	lsls	r0, r3, #22
 8002c6a:	d402      	bmi.n	8002c72 <_puts_r+0x22>
 8002c6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c6e:	f000 f99e 	bl	8002fae <__retarget_lock_acquire_recursive>
 8002c72:	89a3      	ldrh	r3, [r4, #12]
 8002c74:	0719      	lsls	r1, r3, #28
 8002c76:	d502      	bpl.n	8002c7e <_puts_r+0x2e>
 8002c78:	6923      	ldr	r3, [r4, #16]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d135      	bne.n	8002cea <_puts_r+0x9a>
 8002c7e:	4621      	mov	r1, r4
 8002c80:	4628      	mov	r0, r5
 8002c82:	f000 f8c5 	bl	8002e10 <__swsetup_r>
 8002c86:	b380      	cbz	r0, 8002cea <_puts_r+0x9a>
 8002c88:	f04f 35ff 	mov.w	r5, #4294967295
 8002c8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c8e:	07da      	lsls	r2, r3, #31
 8002c90:	d405      	bmi.n	8002c9e <_puts_r+0x4e>
 8002c92:	89a3      	ldrh	r3, [r4, #12]
 8002c94:	059b      	lsls	r3, r3, #22
 8002c96:	d402      	bmi.n	8002c9e <_puts_r+0x4e>
 8002c98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c9a:	f000 f989 	bl	8002fb0 <__retarget_lock_release_recursive>
 8002c9e:	4628      	mov	r0, r5
 8002ca0:	bd70      	pop	{r4, r5, r6, pc}
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	da04      	bge.n	8002cb0 <_puts_r+0x60>
 8002ca6:	69a2      	ldr	r2, [r4, #24]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	dc17      	bgt.n	8002cdc <_puts_r+0x8c>
 8002cac:	290a      	cmp	r1, #10
 8002cae:	d015      	beq.n	8002cdc <_puts_r+0x8c>
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	6022      	str	r2, [r4, #0]
 8002cb6:	7019      	strb	r1, [r3, #0]
 8002cb8:	68a3      	ldr	r3, [r4, #8]
 8002cba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	60a3      	str	r3, [r4, #8]
 8002cc2:	2900      	cmp	r1, #0
 8002cc4:	d1ed      	bne.n	8002ca2 <_puts_r+0x52>
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	da11      	bge.n	8002cee <_puts_r+0x9e>
 8002cca:	4622      	mov	r2, r4
 8002ccc:	210a      	movs	r1, #10
 8002cce:	4628      	mov	r0, r5
 8002cd0:	f000 f85f 	bl	8002d92 <__swbuf_r>
 8002cd4:	3001      	adds	r0, #1
 8002cd6:	d0d7      	beq.n	8002c88 <_puts_r+0x38>
 8002cd8:	250a      	movs	r5, #10
 8002cda:	e7d7      	b.n	8002c8c <_puts_r+0x3c>
 8002cdc:	4622      	mov	r2, r4
 8002cde:	4628      	mov	r0, r5
 8002ce0:	f000 f857 	bl	8002d92 <__swbuf_r>
 8002ce4:	3001      	adds	r0, #1
 8002ce6:	d1e7      	bne.n	8002cb8 <_puts_r+0x68>
 8002ce8:	e7ce      	b.n	8002c88 <_puts_r+0x38>
 8002cea:	3e01      	subs	r6, #1
 8002cec:	e7e4      	b.n	8002cb8 <_puts_r+0x68>
 8002cee:	6823      	ldr	r3, [r4, #0]
 8002cf0:	1c5a      	adds	r2, r3, #1
 8002cf2:	6022      	str	r2, [r4, #0]
 8002cf4:	220a      	movs	r2, #10
 8002cf6:	701a      	strb	r2, [r3, #0]
 8002cf8:	e7ee      	b.n	8002cd8 <_puts_r+0x88>
	...

08002cfc <puts>:
 8002cfc:	4b02      	ldr	r3, [pc, #8]	@ (8002d08 <puts+0xc>)
 8002cfe:	4601      	mov	r1, r0
 8002d00:	6818      	ldr	r0, [r3, #0]
 8002d02:	f7ff bfa5 	b.w	8002c50 <_puts_r>
 8002d06:	bf00      	nop
 8002d08:	2000001c 	.word	0x2000001c

08002d0c <__sread>:
 8002d0c:	b510      	push	{r4, lr}
 8002d0e:	460c      	mov	r4, r1
 8002d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d14:	f000 f8fc 	bl	8002f10 <_read_r>
 8002d18:	2800      	cmp	r0, #0
 8002d1a:	bfab      	itete	ge
 8002d1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002d1e:	89a3      	ldrhlt	r3, [r4, #12]
 8002d20:	181b      	addge	r3, r3, r0
 8002d22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002d26:	bfac      	ite	ge
 8002d28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002d2a:	81a3      	strhlt	r3, [r4, #12]
 8002d2c:	bd10      	pop	{r4, pc}

08002d2e <__swrite>:
 8002d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d32:	461f      	mov	r7, r3
 8002d34:	898b      	ldrh	r3, [r1, #12]
 8002d36:	4605      	mov	r5, r0
 8002d38:	05db      	lsls	r3, r3, #23
 8002d3a:	460c      	mov	r4, r1
 8002d3c:	4616      	mov	r6, r2
 8002d3e:	d505      	bpl.n	8002d4c <__swrite+0x1e>
 8002d40:	2302      	movs	r3, #2
 8002d42:	2200      	movs	r2, #0
 8002d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d48:	f000 f8d0 	bl	8002eec <_lseek_r>
 8002d4c:	89a3      	ldrh	r3, [r4, #12]
 8002d4e:	4632      	mov	r2, r6
 8002d50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d54:	81a3      	strh	r3, [r4, #12]
 8002d56:	4628      	mov	r0, r5
 8002d58:	463b      	mov	r3, r7
 8002d5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d62:	f000 b8e7 	b.w	8002f34 <_write_r>

08002d66 <__sseek>:
 8002d66:	b510      	push	{r4, lr}
 8002d68:	460c      	mov	r4, r1
 8002d6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d6e:	f000 f8bd 	bl	8002eec <_lseek_r>
 8002d72:	1c43      	adds	r3, r0, #1
 8002d74:	89a3      	ldrh	r3, [r4, #12]
 8002d76:	bf15      	itete	ne
 8002d78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002d7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002d7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002d82:	81a3      	strheq	r3, [r4, #12]
 8002d84:	bf18      	it	ne
 8002d86:	81a3      	strhne	r3, [r4, #12]
 8002d88:	bd10      	pop	{r4, pc}

08002d8a <__sclose>:
 8002d8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d8e:	f000 b89d 	b.w	8002ecc <_close_r>

08002d92 <__swbuf_r>:
 8002d92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d94:	460e      	mov	r6, r1
 8002d96:	4614      	mov	r4, r2
 8002d98:	4605      	mov	r5, r0
 8002d9a:	b118      	cbz	r0, 8002da4 <__swbuf_r+0x12>
 8002d9c:	6a03      	ldr	r3, [r0, #32]
 8002d9e:	b90b      	cbnz	r3, 8002da4 <__swbuf_r+0x12>
 8002da0:	f7ff ff0e 	bl	8002bc0 <__sinit>
 8002da4:	69a3      	ldr	r3, [r4, #24]
 8002da6:	60a3      	str	r3, [r4, #8]
 8002da8:	89a3      	ldrh	r3, [r4, #12]
 8002daa:	071a      	lsls	r2, r3, #28
 8002dac:	d501      	bpl.n	8002db2 <__swbuf_r+0x20>
 8002dae:	6923      	ldr	r3, [r4, #16]
 8002db0:	b943      	cbnz	r3, 8002dc4 <__swbuf_r+0x32>
 8002db2:	4621      	mov	r1, r4
 8002db4:	4628      	mov	r0, r5
 8002db6:	f000 f82b 	bl	8002e10 <__swsetup_r>
 8002dba:	b118      	cbz	r0, 8002dc4 <__swbuf_r+0x32>
 8002dbc:	f04f 37ff 	mov.w	r7, #4294967295
 8002dc0:	4638      	mov	r0, r7
 8002dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dc4:	6823      	ldr	r3, [r4, #0]
 8002dc6:	6922      	ldr	r2, [r4, #16]
 8002dc8:	b2f6      	uxtb	r6, r6
 8002dca:	1a98      	subs	r0, r3, r2
 8002dcc:	6963      	ldr	r3, [r4, #20]
 8002dce:	4637      	mov	r7, r6
 8002dd0:	4283      	cmp	r3, r0
 8002dd2:	dc05      	bgt.n	8002de0 <__swbuf_r+0x4e>
 8002dd4:	4621      	mov	r1, r4
 8002dd6:	4628      	mov	r0, r5
 8002dd8:	f000 fd32 	bl	8003840 <_fflush_r>
 8002ddc:	2800      	cmp	r0, #0
 8002dde:	d1ed      	bne.n	8002dbc <__swbuf_r+0x2a>
 8002de0:	68a3      	ldr	r3, [r4, #8]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	60a3      	str	r3, [r4, #8]
 8002de6:	6823      	ldr	r3, [r4, #0]
 8002de8:	1c5a      	adds	r2, r3, #1
 8002dea:	6022      	str	r2, [r4, #0]
 8002dec:	701e      	strb	r6, [r3, #0]
 8002dee:	6962      	ldr	r2, [r4, #20]
 8002df0:	1c43      	adds	r3, r0, #1
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d004      	beq.n	8002e00 <__swbuf_r+0x6e>
 8002df6:	89a3      	ldrh	r3, [r4, #12]
 8002df8:	07db      	lsls	r3, r3, #31
 8002dfa:	d5e1      	bpl.n	8002dc0 <__swbuf_r+0x2e>
 8002dfc:	2e0a      	cmp	r6, #10
 8002dfe:	d1df      	bne.n	8002dc0 <__swbuf_r+0x2e>
 8002e00:	4621      	mov	r1, r4
 8002e02:	4628      	mov	r0, r5
 8002e04:	f000 fd1c 	bl	8003840 <_fflush_r>
 8002e08:	2800      	cmp	r0, #0
 8002e0a:	d0d9      	beq.n	8002dc0 <__swbuf_r+0x2e>
 8002e0c:	e7d6      	b.n	8002dbc <__swbuf_r+0x2a>
	...

08002e10 <__swsetup_r>:
 8002e10:	b538      	push	{r3, r4, r5, lr}
 8002e12:	4b29      	ldr	r3, [pc, #164]	@ (8002eb8 <__swsetup_r+0xa8>)
 8002e14:	4605      	mov	r5, r0
 8002e16:	6818      	ldr	r0, [r3, #0]
 8002e18:	460c      	mov	r4, r1
 8002e1a:	b118      	cbz	r0, 8002e24 <__swsetup_r+0x14>
 8002e1c:	6a03      	ldr	r3, [r0, #32]
 8002e1e:	b90b      	cbnz	r3, 8002e24 <__swsetup_r+0x14>
 8002e20:	f7ff fece 	bl	8002bc0 <__sinit>
 8002e24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e28:	0719      	lsls	r1, r3, #28
 8002e2a:	d422      	bmi.n	8002e72 <__swsetup_r+0x62>
 8002e2c:	06da      	lsls	r2, r3, #27
 8002e2e:	d407      	bmi.n	8002e40 <__swsetup_r+0x30>
 8002e30:	2209      	movs	r2, #9
 8002e32:	602a      	str	r2, [r5, #0]
 8002e34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e38:	f04f 30ff 	mov.w	r0, #4294967295
 8002e3c:	81a3      	strh	r3, [r4, #12]
 8002e3e:	e033      	b.n	8002ea8 <__swsetup_r+0x98>
 8002e40:	0758      	lsls	r0, r3, #29
 8002e42:	d512      	bpl.n	8002e6a <__swsetup_r+0x5a>
 8002e44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e46:	b141      	cbz	r1, 8002e5a <__swsetup_r+0x4a>
 8002e48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e4c:	4299      	cmp	r1, r3
 8002e4e:	d002      	beq.n	8002e56 <__swsetup_r+0x46>
 8002e50:	4628      	mov	r0, r5
 8002e52:	f000 f8af 	bl	8002fb4 <_free_r>
 8002e56:	2300      	movs	r3, #0
 8002e58:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e5a:	89a3      	ldrh	r3, [r4, #12]
 8002e5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002e60:	81a3      	strh	r3, [r4, #12]
 8002e62:	2300      	movs	r3, #0
 8002e64:	6063      	str	r3, [r4, #4]
 8002e66:	6923      	ldr	r3, [r4, #16]
 8002e68:	6023      	str	r3, [r4, #0]
 8002e6a:	89a3      	ldrh	r3, [r4, #12]
 8002e6c:	f043 0308 	orr.w	r3, r3, #8
 8002e70:	81a3      	strh	r3, [r4, #12]
 8002e72:	6923      	ldr	r3, [r4, #16]
 8002e74:	b94b      	cbnz	r3, 8002e8a <__swsetup_r+0x7a>
 8002e76:	89a3      	ldrh	r3, [r4, #12]
 8002e78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e80:	d003      	beq.n	8002e8a <__swsetup_r+0x7a>
 8002e82:	4621      	mov	r1, r4
 8002e84:	4628      	mov	r0, r5
 8002e86:	f000 fd28 	bl	80038da <__smakebuf_r>
 8002e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e8e:	f013 0201 	ands.w	r2, r3, #1
 8002e92:	d00a      	beq.n	8002eaa <__swsetup_r+0x9a>
 8002e94:	2200      	movs	r2, #0
 8002e96:	60a2      	str	r2, [r4, #8]
 8002e98:	6962      	ldr	r2, [r4, #20]
 8002e9a:	4252      	negs	r2, r2
 8002e9c:	61a2      	str	r2, [r4, #24]
 8002e9e:	6922      	ldr	r2, [r4, #16]
 8002ea0:	b942      	cbnz	r2, 8002eb4 <__swsetup_r+0xa4>
 8002ea2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002ea6:	d1c5      	bne.n	8002e34 <__swsetup_r+0x24>
 8002ea8:	bd38      	pop	{r3, r4, r5, pc}
 8002eaa:	0799      	lsls	r1, r3, #30
 8002eac:	bf58      	it	pl
 8002eae:	6962      	ldrpl	r2, [r4, #20]
 8002eb0:	60a2      	str	r2, [r4, #8]
 8002eb2:	e7f4      	b.n	8002e9e <__swsetup_r+0x8e>
 8002eb4:	2000      	movs	r0, #0
 8002eb6:	e7f7      	b.n	8002ea8 <__swsetup_r+0x98>
 8002eb8:	2000001c 	.word	0x2000001c

08002ebc <memset>:
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	4402      	add	r2, r0
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d100      	bne.n	8002ec6 <memset+0xa>
 8002ec4:	4770      	bx	lr
 8002ec6:	f803 1b01 	strb.w	r1, [r3], #1
 8002eca:	e7f9      	b.n	8002ec0 <memset+0x4>

08002ecc <_close_r>:
 8002ecc:	b538      	push	{r3, r4, r5, lr}
 8002ece:	2300      	movs	r3, #0
 8002ed0:	4d05      	ldr	r5, [pc, #20]	@ (8002ee8 <_close_r+0x1c>)
 8002ed2:	4604      	mov	r4, r0
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	602b      	str	r3, [r5, #0]
 8002ed8:	f7fd ff37 	bl	8000d4a <_close>
 8002edc:	1c43      	adds	r3, r0, #1
 8002ede:	d102      	bne.n	8002ee6 <_close_r+0x1a>
 8002ee0:	682b      	ldr	r3, [r5, #0]
 8002ee2:	b103      	cbz	r3, 8002ee6 <_close_r+0x1a>
 8002ee4:	6023      	str	r3, [r4, #0]
 8002ee6:	bd38      	pop	{r3, r4, r5, pc}
 8002ee8:	20000274 	.word	0x20000274

08002eec <_lseek_r>:
 8002eec:	b538      	push	{r3, r4, r5, lr}
 8002eee:	4604      	mov	r4, r0
 8002ef0:	4608      	mov	r0, r1
 8002ef2:	4611      	mov	r1, r2
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	4d05      	ldr	r5, [pc, #20]	@ (8002f0c <_lseek_r+0x20>)
 8002ef8:	602a      	str	r2, [r5, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	f7fd ff49 	bl	8000d92 <_lseek>
 8002f00:	1c43      	adds	r3, r0, #1
 8002f02:	d102      	bne.n	8002f0a <_lseek_r+0x1e>
 8002f04:	682b      	ldr	r3, [r5, #0]
 8002f06:	b103      	cbz	r3, 8002f0a <_lseek_r+0x1e>
 8002f08:	6023      	str	r3, [r4, #0]
 8002f0a:	bd38      	pop	{r3, r4, r5, pc}
 8002f0c:	20000274 	.word	0x20000274

08002f10 <_read_r>:
 8002f10:	b538      	push	{r3, r4, r5, lr}
 8002f12:	4604      	mov	r4, r0
 8002f14:	4608      	mov	r0, r1
 8002f16:	4611      	mov	r1, r2
 8002f18:	2200      	movs	r2, #0
 8002f1a:	4d05      	ldr	r5, [pc, #20]	@ (8002f30 <_read_r+0x20>)
 8002f1c:	602a      	str	r2, [r5, #0]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	f7fd fef6 	bl	8000d10 <_read>
 8002f24:	1c43      	adds	r3, r0, #1
 8002f26:	d102      	bne.n	8002f2e <_read_r+0x1e>
 8002f28:	682b      	ldr	r3, [r5, #0]
 8002f2a:	b103      	cbz	r3, 8002f2e <_read_r+0x1e>
 8002f2c:	6023      	str	r3, [r4, #0]
 8002f2e:	bd38      	pop	{r3, r4, r5, pc}
 8002f30:	20000274 	.word	0x20000274

08002f34 <_write_r>:
 8002f34:	b538      	push	{r3, r4, r5, lr}
 8002f36:	4604      	mov	r4, r0
 8002f38:	4608      	mov	r0, r1
 8002f3a:	4611      	mov	r1, r2
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	4d05      	ldr	r5, [pc, #20]	@ (8002f54 <_write_r+0x20>)
 8002f40:	602a      	str	r2, [r5, #0]
 8002f42:	461a      	mov	r2, r3
 8002f44:	f7fd fab4 	bl	80004b0 <_write>
 8002f48:	1c43      	adds	r3, r0, #1
 8002f4a:	d102      	bne.n	8002f52 <_write_r+0x1e>
 8002f4c:	682b      	ldr	r3, [r5, #0]
 8002f4e:	b103      	cbz	r3, 8002f52 <_write_r+0x1e>
 8002f50:	6023      	str	r3, [r4, #0]
 8002f52:	bd38      	pop	{r3, r4, r5, pc}
 8002f54:	20000274 	.word	0x20000274

08002f58 <__errno>:
 8002f58:	4b01      	ldr	r3, [pc, #4]	@ (8002f60 <__errno+0x8>)
 8002f5a:	6818      	ldr	r0, [r3, #0]
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	2000001c 	.word	0x2000001c

08002f64 <__libc_init_array>:
 8002f64:	b570      	push	{r4, r5, r6, lr}
 8002f66:	2600      	movs	r6, #0
 8002f68:	4d0c      	ldr	r5, [pc, #48]	@ (8002f9c <__libc_init_array+0x38>)
 8002f6a:	4c0d      	ldr	r4, [pc, #52]	@ (8002fa0 <__libc_init_array+0x3c>)
 8002f6c:	1b64      	subs	r4, r4, r5
 8002f6e:	10a4      	asrs	r4, r4, #2
 8002f70:	42a6      	cmp	r6, r4
 8002f72:	d109      	bne.n	8002f88 <__libc_init_array+0x24>
 8002f74:	f000 fd2e 	bl	80039d4 <_init>
 8002f78:	2600      	movs	r6, #0
 8002f7a:	4d0a      	ldr	r5, [pc, #40]	@ (8002fa4 <__libc_init_array+0x40>)
 8002f7c:	4c0a      	ldr	r4, [pc, #40]	@ (8002fa8 <__libc_init_array+0x44>)
 8002f7e:	1b64      	subs	r4, r4, r5
 8002f80:	10a4      	asrs	r4, r4, #2
 8002f82:	42a6      	cmp	r6, r4
 8002f84:	d105      	bne.n	8002f92 <__libc_init_array+0x2e>
 8002f86:	bd70      	pop	{r4, r5, r6, pc}
 8002f88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f8c:	4798      	blx	r3
 8002f8e:	3601      	adds	r6, #1
 8002f90:	e7ee      	b.n	8002f70 <__libc_init_array+0xc>
 8002f92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f96:	4798      	blx	r3
 8002f98:	3601      	adds	r6, #1
 8002f9a:	e7f2      	b.n	8002f82 <__libc_init_array+0x1e>
 8002f9c:	08003b54 	.word	0x08003b54
 8002fa0:	08003b54 	.word	0x08003b54
 8002fa4:	08003b54 	.word	0x08003b54
 8002fa8:	08003b58 	.word	0x08003b58

08002fac <__retarget_lock_init_recursive>:
 8002fac:	4770      	bx	lr

08002fae <__retarget_lock_acquire_recursive>:
 8002fae:	4770      	bx	lr

08002fb0 <__retarget_lock_release_recursive>:
 8002fb0:	4770      	bx	lr
	...

08002fb4 <_free_r>:
 8002fb4:	b538      	push	{r3, r4, r5, lr}
 8002fb6:	4605      	mov	r5, r0
 8002fb8:	2900      	cmp	r1, #0
 8002fba:	d040      	beq.n	800303e <_free_r+0x8a>
 8002fbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fc0:	1f0c      	subs	r4, r1, #4
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	bfb8      	it	lt
 8002fc6:	18e4      	addlt	r4, r4, r3
 8002fc8:	f000 f8de 	bl	8003188 <__malloc_lock>
 8002fcc:	4a1c      	ldr	r2, [pc, #112]	@ (8003040 <_free_r+0x8c>)
 8002fce:	6813      	ldr	r3, [r2, #0]
 8002fd0:	b933      	cbnz	r3, 8002fe0 <_free_r+0x2c>
 8002fd2:	6063      	str	r3, [r4, #4]
 8002fd4:	6014      	str	r4, [r2, #0]
 8002fd6:	4628      	mov	r0, r5
 8002fd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002fdc:	f000 b8da 	b.w	8003194 <__malloc_unlock>
 8002fe0:	42a3      	cmp	r3, r4
 8002fe2:	d908      	bls.n	8002ff6 <_free_r+0x42>
 8002fe4:	6820      	ldr	r0, [r4, #0]
 8002fe6:	1821      	adds	r1, r4, r0
 8002fe8:	428b      	cmp	r3, r1
 8002fea:	bf01      	itttt	eq
 8002fec:	6819      	ldreq	r1, [r3, #0]
 8002fee:	685b      	ldreq	r3, [r3, #4]
 8002ff0:	1809      	addeq	r1, r1, r0
 8002ff2:	6021      	streq	r1, [r4, #0]
 8002ff4:	e7ed      	b.n	8002fd2 <_free_r+0x1e>
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	b10b      	cbz	r3, 8003000 <_free_r+0x4c>
 8002ffc:	42a3      	cmp	r3, r4
 8002ffe:	d9fa      	bls.n	8002ff6 <_free_r+0x42>
 8003000:	6811      	ldr	r1, [r2, #0]
 8003002:	1850      	adds	r0, r2, r1
 8003004:	42a0      	cmp	r0, r4
 8003006:	d10b      	bne.n	8003020 <_free_r+0x6c>
 8003008:	6820      	ldr	r0, [r4, #0]
 800300a:	4401      	add	r1, r0
 800300c:	1850      	adds	r0, r2, r1
 800300e:	4283      	cmp	r3, r0
 8003010:	6011      	str	r1, [r2, #0]
 8003012:	d1e0      	bne.n	8002fd6 <_free_r+0x22>
 8003014:	6818      	ldr	r0, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	4408      	add	r0, r1
 800301a:	6010      	str	r0, [r2, #0]
 800301c:	6053      	str	r3, [r2, #4]
 800301e:	e7da      	b.n	8002fd6 <_free_r+0x22>
 8003020:	d902      	bls.n	8003028 <_free_r+0x74>
 8003022:	230c      	movs	r3, #12
 8003024:	602b      	str	r3, [r5, #0]
 8003026:	e7d6      	b.n	8002fd6 <_free_r+0x22>
 8003028:	6820      	ldr	r0, [r4, #0]
 800302a:	1821      	adds	r1, r4, r0
 800302c:	428b      	cmp	r3, r1
 800302e:	bf01      	itttt	eq
 8003030:	6819      	ldreq	r1, [r3, #0]
 8003032:	685b      	ldreq	r3, [r3, #4]
 8003034:	1809      	addeq	r1, r1, r0
 8003036:	6021      	streq	r1, [r4, #0]
 8003038:	6063      	str	r3, [r4, #4]
 800303a:	6054      	str	r4, [r2, #4]
 800303c:	e7cb      	b.n	8002fd6 <_free_r+0x22>
 800303e:	bd38      	pop	{r3, r4, r5, pc}
 8003040:	20000280 	.word	0x20000280

08003044 <sbrk_aligned>:
 8003044:	b570      	push	{r4, r5, r6, lr}
 8003046:	4e0f      	ldr	r6, [pc, #60]	@ (8003084 <sbrk_aligned+0x40>)
 8003048:	460c      	mov	r4, r1
 800304a:	6831      	ldr	r1, [r6, #0]
 800304c:	4605      	mov	r5, r0
 800304e:	b911      	cbnz	r1, 8003056 <sbrk_aligned+0x12>
 8003050:	f000 fca2 	bl	8003998 <_sbrk_r>
 8003054:	6030      	str	r0, [r6, #0]
 8003056:	4621      	mov	r1, r4
 8003058:	4628      	mov	r0, r5
 800305a:	f000 fc9d 	bl	8003998 <_sbrk_r>
 800305e:	1c43      	adds	r3, r0, #1
 8003060:	d103      	bne.n	800306a <sbrk_aligned+0x26>
 8003062:	f04f 34ff 	mov.w	r4, #4294967295
 8003066:	4620      	mov	r0, r4
 8003068:	bd70      	pop	{r4, r5, r6, pc}
 800306a:	1cc4      	adds	r4, r0, #3
 800306c:	f024 0403 	bic.w	r4, r4, #3
 8003070:	42a0      	cmp	r0, r4
 8003072:	d0f8      	beq.n	8003066 <sbrk_aligned+0x22>
 8003074:	1a21      	subs	r1, r4, r0
 8003076:	4628      	mov	r0, r5
 8003078:	f000 fc8e 	bl	8003998 <_sbrk_r>
 800307c:	3001      	adds	r0, #1
 800307e:	d1f2      	bne.n	8003066 <sbrk_aligned+0x22>
 8003080:	e7ef      	b.n	8003062 <sbrk_aligned+0x1e>
 8003082:	bf00      	nop
 8003084:	2000027c 	.word	0x2000027c

08003088 <_malloc_r>:
 8003088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800308c:	1ccd      	adds	r5, r1, #3
 800308e:	f025 0503 	bic.w	r5, r5, #3
 8003092:	3508      	adds	r5, #8
 8003094:	2d0c      	cmp	r5, #12
 8003096:	bf38      	it	cc
 8003098:	250c      	movcc	r5, #12
 800309a:	2d00      	cmp	r5, #0
 800309c:	4606      	mov	r6, r0
 800309e:	db01      	blt.n	80030a4 <_malloc_r+0x1c>
 80030a0:	42a9      	cmp	r1, r5
 80030a2:	d904      	bls.n	80030ae <_malloc_r+0x26>
 80030a4:	230c      	movs	r3, #12
 80030a6:	6033      	str	r3, [r6, #0]
 80030a8:	2000      	movs	r0, #0
 80030aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003184 <_malloc_r+0xfc>
 80030b2:	f000 f869 	bl	8003188 <__malloc_lock>
 80030b6:	f8d8 3000 	ldr.w	r3, [r8]
 80030ba:	461c      	mov	r4, r3
 80030bc:	bb44      	cbnz	r4, 8003110 <_malloc_r+0x88>
 80030be:	4629      	mov	r1, r5
 80030c0:	4630      	mov	r0, r6
 80030c2:	f7ff ffbf 	bl	8003044 <sbrk_aligned>
 80030c6:	1c43      	adds	r3, r0, #1
 80030c8:	4604      	mov	r4, r0
 80030ca:	d158      	bne.n	800317e <_malloc_r+0xf6>
 80030cc:	f8d8 4000 	ldr.w	r4, [r8]
 80030d0:	4627      	mov	r7, r4
 80030d2:	2f00      	cmp	r7, #0
 80030d4:	d143      	bne.n	800315e <_malloc_r+0xd6>
 80030d6:	2c00      	cmp	r4, #0
 80030d8:	d04b      	beq.n	8003172 <_malloc_r+0xea>
 80030da:	6823      	ldr	r3, [r4, #0]
 80030dc:	4639      	mov	r1, r7
 80030de:	4630      	mov	r0, r6
 80030e0:	eb04 0903 	add.w	r9, r4, r3
 80030e4:	f000 fc58 	bl	8003998 <_sbrk_r>
 80030e8:	4581      	cmp	r9, r0
 80030ea:	d142      	bne.n	8003172 <_malloc_r+0xea>
 80030ec:	6821      	ldr	r1, [r4, #0]
 80030ee:	4630      	mov	r0, r6
 80030f0:	1a6d      	subs	r5, r5, r1
 80030f2:	4629      	mov	r1, r5
 80030f4:	f7ff ffa6 	bl	8003044 <sbrk_aligned>
 80030f8:	3001      	adds	r0, #1
 80030fa:	d03a      	beq.n	8003172 <_malloc_r+0xea>
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	442b      	add	r3, r5
 8003100:	6023      	str	r3, [r4, #0]
 8003102:	f8d8 3000 	ldr.w	r3, [r8]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	bb62      	cbnz	r2, 8003164 <_malloc_r+0xdc>
 800310a:	f8c8 7000 	str.w	r7, [r8]
 800310e:	e00f      	b.n	8003130 <_malloc_r+0xa8>
 8003110:	6822      	ldr	r2, [r4, #0]
 8003112:	1b52      	subs	r2, r2, r5
 8003114:	d420      	bmi.n	8003158 <_malloc_r+0xd0>
 8003116:	2a0b      	cmp	r2, #11
 8003118:	d917      	bls.n	800314a <_malloc_r+0xc2>
 800311a:	1961      	adds	r1, r4, r5
 800311c:	42a3      	cmp	r3, r4
 800311e:	6025      	str	r5, [r4, #0]
 8003120:	bf18      	it	ne
 8003122:	6059      	strne	r1, [r3, #4]
 8003124:	6863      	ldr	r3, [r4, #4]
 8003126:	bf08      	it	eq
 8003128:	f8c8 1000 	streq.w	r1, [r8]
 800312c:	5162      	str	r2, [r4, r5]
 800312e:	604b      	str	r3, [r1, #4]
 8003130:	4630      	mov	r0, r6
 8003132:	f000 f82f 	bl	8003194 <__malloc_unlock>
 8003136:	f104 000b 	add.w	r0, r4, #11
 800313a:	1d23      	adds	r3, r4, #4
 800313c:	f020 0007 	bic.w	r0, r0, #7
 8003140:	1ac2      	subs	r2, r0, r3
 8003142:	bf1c      	itt	ne
 8003144:	1a1b      	subne	r3, r3, r0
 8003146:	50a3      	strne	r3, [r4, r2]
 8003148:	e7af      	b.n	80030aa <_malloc_r+0x22>
 800314a:	6862      	ldr	r2, [r4, #4]
 800314c:	42a3      	cmp	r3, r4
 800314e:	bf0c      	ite	eq
 8003150:	f8c8 2000 	streq.w	r2, [r8]
 8003154:	605a      	strne	r2, [r3, #4]
 8003156:	e7eb      	b.n	8003130 <_malloc_r+0xa8>
 8003158:	4623      	mov	r3, r4
 800315a:	6864      	ldr	r4, [r4, #4]
 800315c:	e7ae      	b.n	80030bc <_malloc_r+0x34>
 800315e:	463c      	mov	r4, r7
 8003160:	687f      	ldr	r7, [r7, #4]
 8003162:	e7b6      	b.n	80030d2 <_malloc_r+0x4a>
 8003164:	461a      	mov	r2, r3
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	42a3      	cmp	r3, r4
 800316a:	d1fb      	bne.n	8003164 <_malloc_r+0xdc>
 800316c:	2300      	movs	r3, #0
 800316e:	6053      	str	r3, [r2, #4]
 8003170:	e7de      	b.n	8003130 <_malloc_r+0xa8>
 8003172:	230c      	movs	r3, #12
 8003174:	4630      	mov	r0, r6
 8003176:	6033      	str	r3, [r6, #0]
 8003178:	f000 f80c 	bl	8003194 <__malloc_unlock>
 800317c:	e794      	b.n	80030a8 <_malloc_r+0x20>
 800317e:	6005      	str	r5, [r0, #0]
 8003180:	e7d6      	b.n	8003130 <_malloc_r+0xa8>
 8003182:	bf00      	nop
 8003184:	20000280 	.word	0x20000280

08003188 <__malloc_lock>:
 8003188:	4801      	ldr	r0, [pc, #4]	@ (8003190 <__malloc_lock+0x8>)
 800318a:	f7ff bf10 	b.w	8002fae <__retarget_lock_acquire_recursive>
 800318e:	bf00      	nop
 8003190:	20000278 	.word	0x20000278

08003194 <__malloc_unlock>:
 8003194:	4801      	ldr	r0, [pc, #4]	@ (800319c <__malloc_unlock+0x8>)
 8003196:	f7ff bf0b 	b.w	8002fb0 <__retarget_lock_release_recursive>
 800319a:	bf00      	nop
 800319c:	20000278 	.word	0x20000278

080031a0 <__sfputc_r>:
 80031a0:	6893      	ldr	r3, [r2, #8]
 80031a2:	b410      	push	{r4}
 80031a4:	3b01      	subs	r3, #1
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	6093      	str	r3, [r2, #8]
 80031aa:	da07      	bge.n	80031bc <__sfputc_r+0x1c>
 80031ac:	6994      	ldr	r4, [r2, #24]
 80031ae:	42a3      	cmp	r3, r4
 80031b0:	db01      	blt.n	80031b6 <__sfputc_r+0x16>
 80031b2:	290a      	cmp	r1, #10
 80031b4:	d102      	bne.n	80031bc <__sfputc_r+0x1c>
 80031b6:	bc10      	pop	{r4}
 80031b8:	f7ff bdeb 	b.w	8002d92 <__swbuf_r>
 80031bc:	6813      	ldr	r3, [r2, #0]
 80031be:	1c58      	adds	r0, r3, #1
 80031c0:	6010      	str	r0, [r2, #0]
 80031c2:	7019      	strb	r1, [r3, #0]
 80031c4:	4608      	mov	r0, r1
 80031c6:	bc10      	pop	{r4}
 80031c8:	4770      	bx	lr

080031ca <__sfputs_r>:
 80031ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031cc:	4606      	mov	r6, r0
 80031ce:	460f      	mov	r7, r1
 80031d0:	4614      	mov	r4, r2
 80031d2:	18d5      	adds	r5, r2, r3
 80031d4:	42ac      	cmp	r4, r5
 80031d6:	d101      	bne.n	80031dc <__sfputs_r+0x12>
 80031d8:	2000      	movs	r0, #0
 80031da:	e007      	b.n	80031ec <__sfputs_r+0x22>
 80031dc:	463a      	mov	r2, r7
 80031de:	4630      	mov	r0, r6
 80031e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031e4:	f7ff ffdc 	bl	80031a0 <__sfputc_r>
 80031e8:	1c43      	adds	r3, r0, #1
 80031ea:	d1f3      	bne.n	80031d4 <__sfputs_r+0xa>
 80031ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080031f0 <_vfiprintf_r>:
 80031f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031f4:	460d      	mov	r5, r1
 80031f6:	4614      	mov	r4, r2
 80031f8:	4698      	mov	r8, r3
 80031fa:	4606      	mov	r6, r0
 80031fc:	b09d      	sub	sp, #116	@ 0x74
 80031fe:	b118      	cbz	r0, 8003208 <_vfiprintf_r+0x18>
 8003200:	6a03      	ldr	r3, [r0, #32]
 8003202:	b90b      	cbnz	r3, 8003208 <_vfiprintf_r+0x18>
 8003204:	f7ff fcdc 	bl	8002bc0 <__sinit>
 8003208:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800320a:	07d9      	lsls	r1, r3, #31
 800320c:	d405      	bmi.n	800321a <_vfiprintf_r+0x2a>
 800320e:	89ab      	ldrh	r3, [r5, #12]
 8003210:	059a      	lsls	r2, r3, #22
 8003212:	d402      	bmi.n	800321a <_vfiprintf_r+0x2a>
 8003214:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003216:	f7ff feca 	bl	8002fae <__retarget_lock_acquire_recursive>
 800321a:	89ab      	ldrh	r3, [r5, #12]
 800321c:	071b      	lsls	r3, r3, #28
 800321e:	d501      	bpl.n	8003224 <_vfiprintf_r+0x34>
 8003220:	692b      	ldr	r3, [r5, #16]
 8003222:	b99b      	cbnz	r3, 800324c <_vfiprintf_r+0x5c>
 8003224:	4629      	mov	r1, r5
 8003226:	4630      	mov	r0, r6
 8003228:	f7ff fdf2 	bl	8002e10 <__swsetup_r>
 800322c:	b170      	cbz	r0, 800324c <_vfiprintf_r+0x5c>
 800322e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003230:	07dc      	lsls	r4, r3, #31
 8003232:	d504      	bpl.n	800323e <_vfiprintf_r+0x4e>
 8003234:	f04f 30ff 	mov.w	r0, #4294967295
 8003238:	b01d      	add	sp, #116	@ 0x74
 800323a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800323e:	89ab      	ldrh	r3, [r5, #12]
 8003240:	0598      	lsls	r0, r3, #22
 8003242:	d4f7      	bmi.n	8003234 <_vfiprintf_r+0x44>
 8003244:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003246:	f7ff feb3 	bl	8002fb0 <__retarget_lock_release_recursive>
 800324a:	e7f3      	b.n	8003234 <_vfiprintf_r+0x44>
 800324c:	2300      	movs	r3, #0
 800324e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003250:	2320      	movs	r3, #32
 8003252:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003256:	2330      	movs	r3, #48	@ 0x30
 8003258:	f04f 0901 	mov.w	r9, #1
 800325c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003260:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800340c <_vfiprintf_r+0x21c>
 8003264:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003268:	4623      	mov	r3, r4
 800326a:	469a      	mov	sl, r3
 800326c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003270:	b10a      	cbz	r2, 8003276 <_vfiprintf_r+0x86>
 8003272:	2a25      	cmp	r2, #37	@ 0x25
 8003274:	d1f9      	bne.n	800326a <_vfiprintf_r+0x7a>
 8003276:	ebba 0b04 	subs.w	fp, sl, r4
 800327a:	d00b      	beq.n	8003294 <_vfiprintf_r+0xa4>
 800327c:	465b      	mov	r3, fp
 800327e:	4622      	mov	r2, r4
 8003280:	4629      	mov	r1, r5
 8003282:	4630      	mov	r0, r6
 8003284:	f7ff ffa1 	bl	80031ca <__sfputs_r>
 8003288:	3001      	adds	r0, #1
 800328a:	f000 80a7 	beq.w	80033dc <_vfiprintf_r+0x1ec>
 800328e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003290:	445a      	add	r2, fp
 8003292:	9209      	str	r2, [sp, #36]	@ 0x24
 8003294:	f89a 3000 	ldrb.w	r3, [sl]
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 809f 	beq.w	80033dc <_vfiprintf_r+0x1ec>
 800329e:	2300      	movs	r3, #0
 80032a0:	f04f 32ff 	mov.w	r2, #4294967295
 80032a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80032a8:	f10a 0a01 	add.w	sl, sl, #1
 80032ac:	9304      	str	r3, [sp, #16]
 80032ae:	9307      	str	r3, [sp, #28]
 80032b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80032b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80032b6:	4654      	mov	r4, sl
 80032b8:	2205      	movs	r2, #5
 80032ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032be:	4853      	ldr	r0, [pc, #332]	@ (800340c <_vfiprintf_r+0x21c>)
 80032c0:	f000 fb7a 	bl	80039b8 <memchr>
 80032c4:	9a04      	ldr	r2, [sp, #16]
 80032c6:	b9d8      	cbnz	r0, 8003300 <_vfiprintf_r+0x110>
 80032c8:	06d1      	lsls	r1, r2, #27
 80032ca:	bf44      	itt	mi
 80032cc:	2320      	movmi	r3, #32
 80032ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032d2:	0713      	lsls	r3, r2, #28
 80032d4:	bf44      	itt	mi
 80032d6:	232b      	movmi	r3, #43	@ 0x2b
 80032d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032dc:	f89a 3000 	ldrb.w	r3, [sl]
 80032e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80032e2:	d015      	beq.n	8003310 <_vfiprintf_r+0x120>
 80032e4:	4654      	mov	r4, sl
 80032e6:	2000      	movs	r0, #0
 80032e8:	f04f 0c0a 	mov.w	ip, #10
 80032ec:	9a07      	ldr	r2, [sp, #28]
 80032ee:	4621      	mov	r1, r4
 80032f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032f4:	3b30      	subs	r3, #48	@ 0x30
 80032f6:	2b09      	cmp	r3, #9
 80032f8:	d94b      	bls.n	8003392 <_vfiprintf_r+0x1a2>
 80032fa:	b1b0      	cbz	r0, 800332a <_vfiprintf_r+0x13a>
 80032fc:	9207      	str	r2, [sp, #28]
 80032fe:	e014      	b.n	800332a <_vfiprintf_r+0x13a>
 8003300:	eba0 0308 	sub.w	r3, r0, r8
 8003304:	fa09 f303 	lsl.w	r3, r9, r3
 8003308:	4313      	orrs	r3, r2
 800330a:	46a2      	mov	sl, r4
 800330c:	9304      	str	r3, [sp, #16]
 800330e:	e7d2      	b.n	80032b6 <_vfiprintf_r+0xc6>
 8003310:	9b03      	ldr	r3, [sp, #12]
 8003312:	1d19      	adds	r1, r3, #4
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	9103      	str	r1, [sp, #12]
 8003318:	2b00      	cmp	r3, #0
 800331a:	bfbb      	ittet	lt
 800331c:	425b      	neglt	r3, r3
 800331e:	f042 0202 	orrlt.w	r2, r2, #2
 8003322:	9307      	strge	r3, [sp, #28]
 8003324:	9307      	strlt	r3, [sp, #28]
 8003326:	bfb8      	it	lt
 8003328:	9204      	strlt	r2, [sp, #16]
 800332a:	7823      	ldrb	r3, [r4, #0]
 800332c:	2b2e      	cmp	r3, #46	@ 0x2e
 800332e:	d10a      	bne.n	8003346 <_vfiprintf_r+0x156>
 8003330:	7863      	ldrb	r3, [r4, #1]
 8003332:	2b2a      	cmp	r3, #42	@ 0x2a
 8003334:	d132      	bne.n	800339c <_vfiprintf_r+0x1ac>
 8003336:	9b03      	ldr	r3, [sp, #12]
 8003338:	3402      	adds	r4, #2
 800333a:	1d1a      	adds	r2, r3, #4
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	9203      	str	r2, [sp, #12]
 8003340:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003344:	9305      	str	r3, [sp, #20]
 8003346:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003410 <_vfiprintf_r+0x220>
 800334a:	2203      	movs	r2, #3
 800334c:	4650      	mov	r0, sl
 800334e:	7821      	ldrb	r1, [r4, #0]
 8003350:	f000 fb32 	bl	80039b8 <memchr>
 8003354:	b138      	cbz	r0, 8003366 <_vfiprintf_r+0x176>
 8003356:	2240      	movs	r2, #64	@ 0x40
 8003358:	9b04      	ldr	r3, [sp, #16]
 800335a:	eba0 000a 	sub.w	r0, r0, sl
 800335e:	4082      	lsls	r2, r0
 8003360:	4313      	orrs	r3, r2
 8003362:	3401      	adds	r4, #1
 8003364:	9304      	str	r3, [sp, #16]
 8003366:	f814 1b01 	ldrb.w	r1, [r4], #1
 800336a:	2206      	movs	r2, #6
 800336c:	4829      	ldr	r0, [pc, #164]	@ (8003414 <_vfiprintf_r+0x224>)
 800336e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003372:	f000 fb21 	bl	80039b8 <memchr>
 8003376:	2800      	cmp	r0, #0
 8003378:	d03f      	beq.n	80033fa <_vfiprintf_r+0x20a>
 800337a:	4b27      	ldr	r3, [pc, #156]	@ (8003418 <_vfiprintf_r+0x228>)
 800337c:	bb1b      	cbnz	r3, 80033c6 <_vfiprintf_r+0x1d6>
 800337e:	9b03      	ldr	r3, [sp, #12]
 8003380:	3307      	adds	r3, #7
 8003382:	f023 0307 	bic.w	r3, r3, #7
 8003386:	3308      	adds	r3, #8
 8003388:	9303      	str	r3, [sp, #12]
 800338a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800338c:	443b      	add	r3, r7
 800338e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003390:	e76a      	b.n	8003268 <_vfiprintf_r+0x78>
 8003392:	460c      	mov	r4, r1
 8003394:	2001      	movs	r0, #1
 8003396:	fb0c 3202 	mla	r2, ip, r2, r3
 800339a:	e7a8      	b.n	80032ee <_vfiprintf_r+0xfe>
 800339c:	2300      	movs	r3, #0
 800339e:	f04f 0c0a 	mov.w	ip, #10
 80033a2:	4619      	mov	r1, r3
 80033a4:	3401      	adds	r4, #1
 80033a6:	9305      	str	r3, [sp, #20]
 80033a8:	4620      	mov	r0, r4
 80033aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80033ae:	3a30      	subs	r2, #48	@ 0x30
 80033b0:	2a09      	cmp	r2, #9
 80033b2:	d903      	bls.n	80033bc <_vfiprintf_r+0x1cc>
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d0c6      	beq.n	8003346 <_vfiprintf_r+0x156>
 80033b8:	9105      	str	r1, [sp, #20]
 80033ba:	e7c4      	b.n	8003346 <_vfiprintf_r+0x156>
 80033bc:	4604      	mov	r4, r0
 80033be:	2301      	movs	r3, #1
 80033c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80033c4:	e7f0      	b.n	80033a8 <_vfiprintf_r+0x1b8>
 80033c6:	ab03      	add	r3, sp, #12
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	462a      	mov	r2, r5
 80033cc:	4630      	mov	r0, r6
 80033ce:	4b13      	ldr	r3, [pc, #76]	@ (800341c <_vfiprintf_r+0x22c>)
 80033d0:	a904      	add	r1, sp, #16
 80033d2:	f3af 8000 	nop.w
 80033d6:	4607      	mov	r7, r0
 80033d8:	1c78      	adds	r0, r7, #1
 80033da:	d1d6      	bne.n	800338a <_vfiprintf_r+0x19a>
 80033dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80033de:	07d9      	lsls	r1, r3, #31
 80033e0:	d405      	bmi.n	80033ee <_vfiprintf_r+0x1fe>
 80033e2:	89ab      	ldrh	r3, [r5, #12]
 80033e4:	059a      	lsls	r2, r3, #22
 80033e6:	d402      	bmi.n	80033ee <_vfiprintf_r+0x1fe>
 80033e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80033ea:	f7ff fde1 	bl	8002fb0 <__retarget_lock_release_recursive>
 80033ee:	89ab      	ldrh	r3, [r5, #12]
 80033f0:	065b      	lsls	r3, r3, #25
 80033f2:	f53f af1f 	bmi.w	8003234 <_vfiprintf_r+0x44>
 80033f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80033f8:	e71e      	b.n	8003238 <_vfiprintf_r+0x48>
 80033fa:	ab03      	add	r3, sp, #12
 80033fc:	9300      	str	r3, [sp, #0]
 80033fe:	462a      	mov	r2, r5
 8003400:	4630      	mov	r0, r6
 8003402:	4b06      	ldr	r3, [pc, #24]	@ (800341c <_vfiprintf_r+0x22c>)
 8003404:	a904      	add	r1, sp, #16
 8003406:	f000 f87d 	bl	8003504 <_printf_i>
 800340a:	e7e4      	b.n	80033d6 <_vfiprintf_r+0x1e6>
 800340c:	08003b18 	.word	0x08003b18
 8003410:	08003b1e 	.word	0x08003b1e
 8003414:	08003b22 	.word	0x08003b22
 8003418:	00000000 	.word	0x00000000
 800341c:	080031cb 	.word	0x080031cb

08003420 <_printf_common>:
 8003420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003424:	4616      	mov	r6, r2
 8003426:	4698      	mov	r8, r3
 8003428:	688a      	ldr	r2, [r1, #8]
 800342a:	690b      	ldr	r3, [r1, #16]
 800342c:	4607      	mov	r7, r0
 800342e:	4293      	cmp	r3, r2
 8003430:	bfb8      	it	lt
 8003432:	4613      	movlt	r3, r2
 8003434:	6033      	str	r3, [r6, #0]
 8003436:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800343a:	460c      	mov	r4, r1
 800343c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003440:	b10a      	cbz	r2, 8003446 <_printf_common+0x26>
 8003442:	3301      	adds	r3, #1
 8003444:	6033      	str	r3, [r6, #0]
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	0699      	lsls	r1, r3, #26
 800344a:	bf42      	ittt	mi
 800344c:	6833      	ldrmi	r3, [r6, #0]
 800344e:	3302      	addmi	r3, #2
 8003450:	6033      	strmi	r3, [r6, #0]
 8003452:	6825      	ldr	r5, [r4, #0]
 8003454:	f015 0506 	ands.w	r5, r5, #6
 8003458:	d106      	bne.n	8003468 <_printf_common+0x48>
 800345a:	f104 0a19 	add.w	sl, r4, #25
 800345e:	68e3      	ldr	r3, [r4, #12]
 8003460:	6832      	ldr	r2, [r6, #0]
 8003462:	1a9b      	subs	r3, r3, r2
 8003464:	42ab      	cmp	r3, r5
 8003466:	dc2b      	bgt.n	80034c0 <_printf_common+0xa0>
 8003468:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800346c:	6822      	ldr	r2, [r4, #0]
 800346e:	3b00      	subs	r3, #0
 8003470:	bf18      	it	ne
 8003472:	2301      	movne	r3, #1
 8003474:	0692      	lsls	r2, r2, #26
 8003476:	d430      	bmi.n	80034da <_printf_common+0xba>
 8003478:	4641      	mov	r1, r8
 800347a:	4638      	mov	r0, r7
 800347c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003480:	47c8      	blx	r9
 8003482:	3001      	adds	r0, #1
 8003484:	d023      	beq.n	80034ce <_printf_common+0xae>
 8003486:	6823      	ldr	r3, [r4, #0]
 8003488:	6922      	ldr	r2, [r4, #16]
 800348a:	f003 0306 	and.w	r3, r3, #6
 800348e:	2b04      	cmp	r3, #4
 8003490:	bf14      	ite	ne
 8003492:	2500      	movne	r5, #0
 8003494:	6833      	ldreq	r3, [r6, #0]
 8003496:	f04f 0600 	mov.w	r6, #0
 800349a:	bf08      	it	eq
 800349c:	68e5      	ldreq	r5, [r4, #12]
 800349e:	f104 041a 	add.w	r4, r4, #26
 80034a2:	bf08      	it	eq
 80034a4:	1aed      	subeq	r5, r5, r3
 80034a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80034aa:	bf08      	it	eq
 80034ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80034b0:	4293      	cmp	r3, r2
 80034b2:	bfc4      	itt	gt
 80034b4:	1a9b      	subgt	r3, r3, r2
 80034b6:	18ed      	addgt	r5, r5, r3
 80034b8:	42b5      	cmp	r5, r6
 80034ba:	d11a      	bne.n	80034f2 <_printf_common+0xd2>
 80034bc:	2000      	movs	r0, #0
 80034be:	e008      	b.n	80034d2 <_printf_common+0xb2>
 80034c0:	2301      	movs	r3, #1
 80034c2:	4652      	mov	r2, sl
 80034c4:	4641      	mov	r1, r8
 80034c6:	4638      	mov	r0, r7
 80034c8:	47c8      	blx	r9
 80034ca:	3001      	adds	r0, #1
 80034cc:	d103      	bne.n	80034d6 <_printf_common+0xb6>
 80034ce:	f04f 30ff 	mov.w	r0, #4294967295
 80034d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034d6:	3501      	adds	r5, #1
 80034d8:	e7c1      	b.n	800345e <_printf_common+0x3e>
 80034da:	2030      	movs	r0, #48	@ 0x30
 80034dc:	18e1      	adds	r1, r4, r3
 80034de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80034e2:	1c5a      	adds	r2, r3, #1
 80034e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80034e8:	4422      	add	r2, r4
 80034ea:	3302      	adds	r3, #2
 80034ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80034f0:	e7c2      	b.n	8003478 <_printf_common+0x58>
 80034f2:	2301      	movs	r3, #1
 80034f4:	4622      	mov	r2, r4
 80034f6:	4641      	mov	r1, r8
 80034f8:	4638      	mov	r0, r7
 80034fa:	47c8      	blx	r9
 80034fc:	3001      	adds	r0, #1
 80034fe:	d0e6      	beq.n	80034ce <_printf_common+0xae>
 8003500:	3601      	adds	r6, #1
 8003502:	e7d9      	b.n	80034b8 <_printf_common+0x98>

08003504 <_printf_i>:
 8003504:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003508:	7e0f      	ldrb	r7, [r1, #24]
 800350a:	4691      	mov	r9, r2
 800350c:	2f78      	cmp	r7, #120	@ 0x78
 800350e:	4680      	mov	r8, r0
 8003510:	460c      	mov	r4, r1
 8003512:	469a      	mov	sl, r3
 8003514:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003516:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800351a:	d807      	bhi.n	800352c <_printf_i+0x28>
 800351c:	2f62      	cmp	r7, #98	@ 0x62
 800351e:	d80a      	bhi.n	8003536 <_printf_i+0x32>
 8003520:	2f00      	cmp	r7, #0
 8003522:	f000 80d1 	beq.w	80036c8 <_printf_i+0x1c4>
 8003526:	2f58      	cmp	r7, #88	@ 0x58
 8003528:	f000 80b8 	beq.w	800369c <_printf_i+0x198>
 800352c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003530:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003534:	e03a      	b.n	80035ac <_printf_i+0xa8>
 8003536:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800353a:	2b15      	cmp	r3, #21
 800353c:	d8f6      	bhi.n	800352c <_printf_i+0x28>
 800353e:	a101      	add	r1, pc, #4	@ (adr r1, 8003544 <_printf_i+0x40>)
 8003540:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003544:	0800359d 	.word	0x0800359d
 8003548:	080035b1 	.word	0x080035b1
 800354c:	0800352d 	.word	0x0800352d
 8003550:	0800352d 	.word	0x0800352d
 8003554:	0800352d 	.word	0x0800352d
 8003558:	0800352d 	.word	0x0800352d
 800355c:	080035b1 	.word	0x080035b1
 8003560:	0800352d 	.word	0x0800352d
 8003564:	0800352d 	.word	0x0800352d
 8003568:	0800352d 	.word	0x0800352d
 800356c:	0800352d 	.word	0x0800352d
 8003570:	080036af 	.word	0x080036af
 8003574:	080035db 	.word	0x080035db
 8003578:	08003669 	.word	0x08003669
 800357c:	0800352d 	.word	0x0800352d
 8003580:	0800352d 	.word	0x0800352d
 8003584:	080036d1 	.word	0x080036d1
 8003588:	0800352d 	.word	0x0800352d
 800358c:	080035db 	.word	0x080035db
 8003590:	0800352d 	.word	0x0800352d
 8003594:	0800352d 	.word	0x0800352d
 8003598:	08003671 	.word	0x08003671
 800359c:	6833      	ldr	r3, [r6, #0]
 800359e:	1d1a      	adds	r2, r3, #4
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	6032      	str	r2, [r6, #0]
 80035a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80035a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80035ac:	2301      	movs	r3, #1
 80035ae:	e09c      	b.n	80036ea <_printf_i+0x1e6>
 80035b0:	6833      	ldr	r3, [r6, #0]
 80035b2:	6820      	ldr	r0, [r4, #0]
 80035b4:	1d19      	adds	r1, r3, #4
 80035b6:	6031      	str	r1, [r6, #0]
 80035b8:	0606      	lsls	r6, r0, #24
 80035ba:	d501      	bpl.n	80035c0 <_printf_i+0xbc>
 80035bc:	681d      	ldr	r5, [r3, #0]
 80035be:	e003      	b.n	80035c8 <_printf_i+0xc4>
 80035c0:	0645      	lsls	r5, r0, #25
 80035c2:	d5fb      	bpl.n	80035bc <_printf_i+0xb8>
 80035c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80035c8:	2d00      	cmp	r5, #0
 80035ca:	da03      	bge.n	80035d4 <_printf_i+0xd0>
 80035cc:	232d      	movs	r3, #45	@ 0x2d
 80035ce:	426d      	negs	r5, r5
 80035d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80035d4:	230a      	movs	r3, #10
 80035d6:	4858      	ldr	r0, [pc, #352]	@ (8003738 <_printf_i+0x234>)
 80035d8:	e011      	b.n	80035fe <_printf_i+0xfa>
 80035da:	6821      	ldr	r1, [r4, #0]
 80035dc:	6833      	ldr	r3, [r6, #0]
 80035de:	0608      	lsls	r0, r1, #24
 80035e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80035e4:	d402      	bmi.n	80035ec <_printf_i+0xe8>
 80035e6:	0649      	lsls	r1, r1, #25
 80035e8:	bf48      	it	mi
 80035ea:	b2ad      	uxthmi	r5, r5
 80035ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80035ee:	6033      	str	r3, [r6, #0]
 80035f0:	bf14      	ite	ne
 80035f2:	230a      	movne	r3, #10
 80035f4:	2308      	moveq	r3, #8
 80035f6:	4850      	ldr	r0, [pc, #320]	@ (8003738 <_printf_i+0x234>)
 80035f8:	2100      	movs	r1, #0
 80035fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80035fe:	6866      	ldr	r6, [r4, #4]
 8003600:	2e00      	cmp	r6, #0
 8003602:	60a6      	str	r6, [r4, #8]
 8003604:	db05      	blt.n	8003612 <_printf_i+0x10e>
 8003606:	6821      	ldr	r1, [r4, #0]
 8003608:	432e      	orrs	r6, r5
 800360a:	f021 0104 	bic.w	r1, r1, #4
 800360e:	6021      	str	r1, [r4, #0]
 8003610:	d04b      	beq.n	80036aa <_printf_i+0x1a6>
 8003612:	4616      	mov	r6, r2
 8003614:	fbb5 f1f3 	udiv	r1, r5, r3
 8003618:	fb03 5711 	mls	r7, r3, r1, r5
 800361c:	5dc7      	ldrb	r7, [r0, r7]
 800361e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003622:	462f      	mov	r7, r5
 8003624:	42bb      	cmp	r3, r7
 8003626:	460d      	mov	r5, r1
 8003628:	d9f4      	bls.n	8003614 <_printf_i+0x110>
 800362a:	2b08      	cmp	r3, #8
 800362c:	d10b      	bne.n	8003646 <_printf_i+0x142>
 800362e:	6823      	ldr	r3, [r4, #0]
 8003630:	07df      	lsls	r7, r3, #31
 8003632:	d508      	bpl.n	8003646 <_printf_i+0x142>
 8003634:	6923      	ldr	r3, [r4, #16]
 8003636:	6861      	ldr	r1, [r4, #4]
 8003638:	4299      	cmp	r1, r3
 800363a:	bfde      	ittt	le
 800363c:	2330      	movle	r3, #48	@ 0x30
 800363e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003642:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003646:	1b92      	subs	r2, r2, r6
 8003648:	6122      	str	r2, [r4, #16]
 800364a:	464b      	mov	r3, r9
 800364c:	4621      	mov	r1, r4
 800364e:	4640      	mov	r0, r8
 8003650:	f8cd a000 	str.w	sl, [sp]
 8003654:	aa03      	add	r2, sp, #12
 8003656:	f7ff fee3 	bl	8003420 <_printf_common>
 800365a:	3001      	adds	r0, #1
 800365c:	d14a      	bne.n	80036f4 <_printf_i+0x1f0>
 800365e:	f04f 30ff 	mov.w	r0, #4294967295
 8003662:	b004      	add	sp, #16
 8003664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003668:	6823      	ldr	r3, [r4, #0]
 800366a:	f043 0320 	orr.w	r3, r3, #32
 800366e:	6023      	str	r3, [r4, #0]
 8003670:	2778      	movs	r7, #120	@ 0x78
 8003672:	4832      	ldr	r0, [pc, #200]	@ (800373c <_printf_i+0x238>)
 8003674:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003678:	6823      	ldr	r3, [r4, #0]
 800367a:	6831      	ldr	r1, [r6, #0]
 800367c:	061f      	lsls	r7, r3, #24
 800367e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003682:	d402      	bmi.n	800368a <_printf_i+0x186>
 8003684:	065f      	lsls	r7, r3, #25
 8003686:	bf48      	it	mi
 8003688:	b2ad      	uxthmi	r5, r5
 800368a:	6031      	str	r1, [r6, #0]
 800368c:	07d9      	lsls	r1, r3, #31
 800368e:	bf44      	itt	mi
 8003690:	f043 0320 	orrmi.w	r3, r3, #32
 8003694:	6023      	strmi	r3, [r4, #0]
 8003696:	b11d      	cbz	r5, 80036a0 <_printf_i+0x19c>
 8003698:	2310      	movs	r3, #16
 800369a:	e7ad      	b.n	80035f8 <_printf_i+0xf4>
 800369c:	4826      	ldr	r0, [pc, #152]	@ (8003738 <_printf_i+0x234>)
 800369e:	e7e9      	b.n	8003674 <_printf_i+0x170>
 80036a0:	6823      	ldr	r3, [r4, #0]
 80036a2:	f023 0320 	bic.w	r3, r3, #32
 80036a6:	6023      	str	r3, [r4, #0]
 80036a8:	e7f6      	b.n	8003698 <_printf_i+0x194>
 80036aa:	4616      	mov	r6, r2
 80036ac:	e7bd      	b.n	800362a <_printf_i+0x126>
 80036ae:	6833      	ldr	r3, [r6, #0]
 80036b0:	6825      	ldr	r5, [r4, #0]
 80036b2:	1d18      	adds	r0, r3, #4
 80036b4:	6961      	ldr	r1, [r4, #20]
 80036b6:	6030      	str	r0, [r6, #0]
 80036b8:	062e      	lsls	r6, r5, #24
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	d501      	bpl.n	80036c2 <_printf_i+0x1be>
 80036be:	6019      	str	r1, [r3, #0]
 80036c0:	e002      	b.n	80036c8 <_printf_i+0x1c4>
 80036c2:	0668      	lsls	r0, r5, #25
 80036c4:	d5fb      	bpl.n	80036be <_printf_i+0x1ba>
 80036c6:	8019      	strh	r1, [r3, #0]
 80036c8:	2300      	movs	r3, #0
 80036ca:	4616      	mov	r6, r2
 80036cc:	6123      	str	r3, [r4, #16]
 80036ce:	e7bc      	b.n	800364a <_printf_i+0x146>
 80036d0:	6833      	ldr	r3, [r6, #0]
 80036d2:	2100      	movs	r1, #0
 80036d4:	1d1a      	adds	r2, r3, #4
 80036d6:	6032      	str	r2, [r6, #0]
 80036d8:	681e      	ldr	r6, [r3, #0]
 80036da:	6862      	ldr	r2, [r4, #4]
 80036dc:	4630      	mov	r0, r6
 80036de:	f000 f96b 	bl	80039b8 <memchr>
 80036e2:	b108      	cbz	r0, 80036e8 <_printf_i+0x1e4>
 80036e4:	1b80      	subs	r0, r0, r6
 80036e6:	6060      	str	r0, [r4, #4]
 80036e8:	6863      	ldr	r3, [r4, #4]
 80036ea:	6123      	str	r3, [r4, #16]
 80036ec:	2300      	movs	r3, #0
 80036ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036f2:	e7aa      	b.n	800364a <_printf_i+0x146>
 80036f4:	4632      	mov	r2, r6
 80036f6:	4649      	mov	r1, r9
 80036f8:	4640      	mov	r0, r8
 80036fa:	6923      	ldr	r3, [r4, #16]
 80036fc:	47d0      	blx	sl
 80036fe:	3001      	adds	r0, #1
 8003700:	d0ad      	beq.n	800365e <_printf_i+0x15a>
 8003702:	6823      	ldr	r3, [r4, #0]
 8003704:	079b      	lsls	r3, r3, #30
 8003706:	d413      	bmi.n	8003730 <_printf_i+0x22c>
 8003708:	68e0      	ldr	r0, [r4, #12]
 800370a:	9b03      	ldr	r3, [sp, #12]
 800370c:	4298      	cmp	r0, r3
 800370e:	bfb8      	it	lt
 8003710:	4618      	movlt	r0, r3
 8003712:	e7a6      	b.n	8003662 <_printf_i+0x15e>
 8003714:	2301      	movs	r3, #1
 8003716:	4632      	mov	r2, r6
 8003718:	4649      	mov	r1, r9
 800371a:	4640      	mov	r0, r8
 800371c:	47d0      	blx	sl
 800371e:	3001      	adds	r0, #1
 8003720:	d09d      	beq.n	800365e <_printf_i+0x15a>
 8003722:	3501      	adds	r5, #1
 8003724:	68e3      	ldr	r3, [r4, #12]
 8003726:	9903      	ldr	r1, [sp, #12]
 8003728:	1a5b      	subs	r3, r3, r1
 800372a:	42ab      	cmp	r3, r5
 800372c:	dcf2      	bgt.n	8003714 <_printf_i+0x210>
 800372e:	e7eb      	b.n	8003708 <_printf_i+0x204>
 8003730:	2500      	movs	r5, #0
 8003732:	f104 0619 	add.w	r6, r4, #25
 8003736:	e7f5      	b.n	8003724 <_printf_i+0x220>
 8003738:	08003b29 	.word	0x08003b29
 800373c:	08003b3a 	.word	0x08003b3a

08003740 <__sflush_r>:
 8003740:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003746:	0716      	lsls	r6, r2, #28
 8003748:	4605      	mov	r5, r0
 800374a:	460c      	mov	r4, r1
 800374c:	d454      	bmi.n	80037f8 <__sflush_r+0xb8>
 800374e:	684b      	ldr	r3, [r1, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	dc02      	bgt.n	800375a <__sflush_r+0x1a>
 8003754:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003756:	2b00      	cmp	r3, #0
 8003758:	dd48      	ble.n	80037ec <__sflush_r+0xac>
 800375a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800375c:	2e00      	cmp	r6, #0
 800375e:	d045      	beq.n	80037ec <__sflush_r+0xac>
 8003760:	2300      	movs	r3, #0
 8003762:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003766:	682f      	ldr	r7, [r5, #0]
 8003768:	6a21      	ldr	r1, [r4, #32]
 800376a:	602b      	str	r3, [r5, #0]
 800376c:	d030      	beq.n	80037d0 <__sflush_r+0x90>
 800376e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003770:	89a3      	ldrh	r3, [r4, #12]
 8003772:	0759      	lsls	r1, r3, #29
 8003774:	d505      	bpl.n	8003782 <__sflush_r+0x42>
 8003776:	6863      	ldr	r3, [r4, #4]
 8003778:	1ad2      	subs	r2, r2, r3
 800377a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800377c:	b10b      	cbz	r3, 8003782 <__sflush_r+0x42>
 800377e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003780:	1ad2      	subs	r2, r2, r3
 8003782:	2300      	movs	r3, #0
 8003784:	4628      	mov	r0, r5
 8003786:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003788:	6a21      	ldr	r1, [r4, #32]
 800378a:	47b0      	blx	r6
 800378c:	1c43      	adds	r3, r0, #1
 800378e:	89a3      	ldrh	r3, [r4, #12]
 8003790:	d106      	bne.n	80037a0 <__sflush_r+0x60>
 8003792:	6829      	ldr	r1, [r5, #0]
 8003794:	291d      	cmp	r1, #29
 8003796:	d82b      	bhi.n	80037f0 <__sflush_r+0xb0>
 8003798:	4a28      	ldr	r2, [pc, #160]	@ (800383c <__sflush_r+0xfc>)
 800379a:	40ca      	lsrs	r2, r1
 800379c:	07d6      	lsls	r6, r2, #31
 800379e:	d527      	bpl.n	80037f0 <__sflush_r+0xb0>
 80037a0:	2200      	movs	r2, #0
 80037a2:	6062      	str	r2, [r4, #4]
 80037a4:	6922      	ldr	r2, [r4, #16]
 80037a6:	04d9      	lsls	r1, r3, #19
 80037a8:	6022      	str	r2, [r4, #0]
 80037aa:	d504      	bpl.n	80037b6 <__sflush_r+0x76>
 80037ac:	1c42      	adds	r2, r0, #1
 80037ae:	d101      	bne.n	80037b4 <__sflush_r+0x74>
 80037b0:	682b      	ldr	r3, [r5, #0]
 80037b2:	b903      	cbnz	r3, 80037b6 <__sflush_r+0x76>
 80037b4:	6560      	str	r0, [r4, #84]	@ 0x54
 80037b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037b8:	602f      	str	r7, [r5, #0]
 80037ba:	b1b9      	cbz	r1, 80037ec <__sflush_r+0xac>
 80037bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80037c0:	4299      	cmp	r1, r3
 80037c2:	d002      	beq.n	80037ca <__sflush_r+0x8a>
 80037c4:	4628      	mov	r0, r5
 80037c6:	f7ff fbf5 	bl	8002fb4 <_free_r>
 80037ca:	2300      	movs	r3, #0
 80037cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80037ce:	e00d      	b.n	80037ec <__sflush_r+0xac>
 80037d0:	2301      	movs	r3, #1
 80037d2:	4628      	mov	r0, r5
 80037d4:	47b0      	blx	r6
 80037d6:	4602      	mov	r2, r0
 80037d8:	1c50      	adds	r0, r2, #1
 80037da:	d1c9      	bne.n	8003770 <__sflush_r+0x30>
 80037dc:	682b      	ldr	r3, [r5, #0]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d0c6      	beq.n	8003770 <__sflush_r+0x30>
 80037e2:	2b1d      	cmp	r3, #29
 80037e4:	d001      	beq.n	80037ea <__sflush_r+0xaa>
 80037e6:	2b16      	cmp	r3, #22
 80037e8:	d11d      	bne.n	8003826 <__sflush_r+0xe6>
 80037ea:	602f      	str	r7, [r5, #0]
 80037ec:	2000      	movs	r0, #0
 80037ee:	e021      	b.n	8003834 <__sflush_r+0xf4>
 80037f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037f4:	b21b      	sxth	r3, r3
 80037f6:	e01a      	b.n	800382e <__sflush_r+0xee>
 80037f8:	690f      	ldr	r7, [r1, #16]
 80037fa:	2f00      	cmp	r7, #0
 80037fc:	d0f6      	beq.n	80037ec <__sflush_r+0xac>
 80037fe:	0793      	lsls	r3, r2, #30
 8003800:	bf18      	it	ne
 8003802:	2300      	movne	r3, #0
 8003804:	680e      	ldr	r6, [r1, #0]
 8003806:	bf08      	it	eq
 8003808:	694b      	ldreq	r3, [r1, #20]
 800380a:	1bf6      	subs	r6, r6, r7
 800380c:	600f      	str	r7, [r1, #0]
 800380e:	608b      	str	r3, [r1, #8]
 8003810:	2e00      	cmp	r6, #0
 8003812:	ddeb      	ble.n	80037ec <__sflush_r+0xac>
 8003814:	4633      	mov	r3, r6
 8003816:	463a      	mov	r2, r7
 8003818:	4628      	mov	r0, r5
 800381a:	6a21      	ldr	r1, [r4, #32]
 800381c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003820:	47e0      	blx	ip
 8003822:	2800      	cmp	r0, #0
 8003824:	dc07      	bgt.n	8003836 <__sflush_r+0xf6>
 8003826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800382a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800382e:	f04f 30ff 	mov.w	r0, #4294967295
 8003832:	81a3      	strh	r3, [r4, #12]
 8003834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003836:	4407      	add	r7, r0
 8003838:	1a36      	subs	r6, r6, r0
 800383a:	e7e9      	b.n	8003810 <__sflush_r+0xd0>
 800383c:	20400001 	.word	0x20400001

08003840 <_fflush_r>:
 8003840:	b538      	push	{r3, r4, r5, lr}
 8003842:	690b      	ldr	r3, [r1, #16]
 8003844:	4605      	mov	r5, r0
 8003846:	460c      	mov	r4, r1
 8003848:	b913      	cbnz	r3, 8003850 <_fflush_r+0x10>
 800384a:	2500      	movs	r5, #0
 800384c:	4628      	mov	r0, r5
 800384e:	bd38      	pop	{r3, r4, r5, pc}
 8003850:	b118      	cbz	r0, 800385a <_fflush_r+0x1a>
 8003852:	6a03      	ldr	r3, [r0, #32]
 8003854:	b90b      	cbnz	r3, 800385a <_fflush_r+0x1a>
 8003856:	f7ff f9b3 	bl	8002bc0 <__sinit>
 800385a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d0f3      	beq.n	800384a <_fflush_r+0xa>
 8003862:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003864:	07d0      	lsls	r0, r2, #31
 8003866:	d404      	bmi.n	8003872 <_fflush_r+0x32>
 8003868:	0599      	lsls	r1, r3, #22
 800386a:	d402      	bmi.n	8003872 <_fflush_r+0x32>
 800386c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800386e:	f7ff fb9e 	bl	8002fae <__retarget_lock_acquire_recursive>
 8003872:	4628      	mov	r0, r5
 8003874:	4621      	mov	r1, r4
 8003876:	f7ff ff63 	bl	8003740 <__sflush_r>
 800387a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800387c:	4605      	mov	r5, r0
 800387e:	07da      	lsls	r2, r3, #31
 8003880:	d4e4      	bmi.n	800384c <_fflush_r+0xc>
 8003882:	89a3      	ldrh	r3, [r4, #12]
 8003884:	059b      	lsls	r3, r3, #22
 8003886:	d4e1      	bmi.n	800384c <_fflush_r+0xc>
 8003888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800388a:	f7ff fb91 	bl	8002fb0 <__retarget_lock_release_recursive>
 800388e:	e7dd      	b.n	800384c <_fflush_r+0xc>

08003890 <__swhatbuf_r>:
 8003890:	b570      	push	{r4, r5, r6, lr}
 8003892:	460c      	mov	r4, r1
 8003894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003898:	4615      	mov	r5, r2
 800389a:	2900      	cmp	r1, #0
 800389c:	461e      	mov	r6, r3
 800389e:	b096      	sub	sp, #88	@ 0x58
 80038a0:	da0c      	bge.n	80038bc <__swhatbuf_r+0x2c>
 80038a2:	89a3      	ldrh	r3, [r4, #12]
 80038a4:	2100      	movs	r1, #0
 80038a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80038aa:	bf14      	ite	ne
 80038ac:	2340      	movne	r3, #64	@ 0x40
 80038ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80038b2:	2000      	movs	r0, #0
 80038b4:	6031      	str	r1, [r6, #0]
 80038b6:	602b      	str	r3, [r5, #0]
 80038b8:	b016      	add	sp, #88	@ 0x58
 80038ba:	bd70      	pop	{r4, r5, r6, pc}
 80038bc:	466a      	mov	r2, sp
 80038be:	f000 f849 	bl	8003954 <_fstat_r>
 80038c2:	2800      	cmp	r0, #0
 80038c4:	dbed      	blt.n	80038a2 <__swhatbuf_r+0x12>
 80038c6:	9901      	ldr	r1, [sp, #4]
 80038c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80038cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80038d0:	4259      	negs	r1, r3
 80038d2:	4159      	adcs	r1, r3
 80038d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80038d8:	e7eb      	b.n	80038b2 <__swhatbuf_r+0x22>

080038da <__smakebuf_r>:
 80038da:	898b      	ldrh	r3, [r1, #12]
 80038dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038de:	079d      	lsls	r5, r3, #30
 80038e0:	4606      	mov	r6, r0
 80038e2:	460c      	mov	r4, r1
 80038e4:	d507      	bpl.n	80038f6 <__smakebuf_r+0x1c>
 80038e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80038ea:	6023      	str	r3, [r4, #0]
 80038ec:	6123      	str	r3, [r4, #16]
 80038ee:	2301      	movs	r3, #1
 80038f0:	6163      	str	r3, [r4, #20]
 80038f2:	b003      	add	sp, #12
 80038f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038f6:	466a      	mov	r2, sp
 80038f8:	ab01      	add	r3, sp, #4
 80038fa:	f7ff ffc9 	bl	8003890 <__swhatbuf_r>
 80038fe:	9f00      	ldr	r7, [sp, #0]
 8003900:	4605      	mov	r5, r0
 8003902:	4639      	mov	r1, r7
 8003904:	4630      	mov	r0, r6
 8003906:	f7ff fbbf 	bl	8003088 <_malloc_r>
 800390a:	b948      	cbnz	r0, 8003920 <__smakebuf_r+0x46>
 800390c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003910:	059a      	lsls	r2, r3, #22
 8003912:	d4ee      	bmi.n	80038f2 <__smakebuf_r+0x18>
 8003914:	f023 0303 	bic.w	r3, r3, #3
 8003918:	f043 0302 	orr.w	r3, r3, #2
 800391c:	81a3      	strh	r3, [r4, #12]
 800391e:	e7e2      	b.n	80038e6 <__smakebuf_r+0xc>
 8003920:	89a3      	ldrh	r3, [r4, #12]
 8003922:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003926:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800392a:	81a3      	strh	r3, [r4, #12]
 800392c:	9b01      	ldr	r3, [sp, #4]
 800392e:	6020      	str	r0, [r4, #0]
 8003930:	b15b      	cbz	r3, 800394a <__smakebuf_r+0x70>
 8003932:	4630      	mov	r0, r6
 8003934:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003938:	f000 f81e 	bl	8003978 <_isatty_r>
 800393c:	b128      	cbz	r0, 800394a <__smakebuf_r+0x70>
 800393e:	89a3      	ldrh	r3, [r4, #12]
 8003940:	f023 0303 	bic.w	r3, r3, #3
 8003944:	f043 0301 	orr.w	r3, r3, #1
 8003948:	81a3      	strh	r3, [r4, #12]
 800394a:	89a3      	ldrh	r3, [r4, #12]
 800394c:	431d      	orrs	r5, r3
 800394e:	81a5      	strh	r5, [r4, #12]
 8003950:	e7cf      	b.n	80038f2 <__smakebuf_r+0x18>
	...

08003954 <_fstat_r>:
 8003954:	b538      	push	{r3, r4, r5, lr}
 8003956:	2300      	movs	r3, #0
 8003958:	4d06      	ldr	r5, [pc, #24]	@ (8003974 <_fstat_r+0x20>)
 800395a:	4604      	mov	r4, r0
 800395c:	4608      	mov	r0, r1
 800395e:	4611      	mov	r1, r2
 8003960:	602b      	str	r3, [r5, #0]
 8003962:	f7fd f9fd 	bl	8000d60 <_fstat>
 8003966:	1c43      	adds	r3, r0, #1
 8003968:	d102      	bne.n	8003970 <_fstat_r+0x1c>
 800396a:	682b      	ldr	r3, [r5, #0]
 800396c:	b103      	cbz	r3, 8003970 <_fstat_r+0x1c>
 800396e:	6023      	str	r3, [r4, #0]
 8003970:	bd38      	pop	{r3, r4, r5, pc}
 8003972:	bf00      	nop
 8003974:	20000274 	.word	0x20000274

08003978 <_isatty_r>:
 8003978:	b538      	push	{r3, r4, r5, lr}
 800397a:	2300      	movs	r3, #0
 800397c:	4d05      	ldr	r5, [pc, #20]	@ (8003994 <_isatty_r+0x1c>)
 800397e:	4604      	mov	r4, r0
 8003980:	4608      	mov	r0, r1
 8003982:	602b      	str	r3, [r5, #0]
 8003984:	f7fd f9fb 	bl	8000d7e <_isatty>
 8003988:	1c43      	adds	r3, r0, #1
 800398a:	d102      	bne.n	8003992 <_isatty_r+0x1a>
 800398c:	682b      	ldr	r3, [r5, #0]
 800398e:	b103      	cbz	r3, 8003992 <_isatty_r+0x1a>
 8003990:	6023      	str	r3, [r4, #0]
 8003992:	bd38      	pop	{r3, r4, r5, pc}
 8003994:	20000274 	.word	0x20000274

08003998 <_sbrk_r>:
 8003998:	b538      	push	{r3, r4, r5, lr}
 800399a:	2300      	movs	r3, #0
 800399c:	4d05      	ldr	r5, [pc, #20]	@ (80039b4 <_sbrk_r+0x1c>)
 800399e:	4604      	mov	r4, r0
 80039a0:	4608      	mov	r0, r1
 80039a2:	602b      	str	r3, [r5, #0]
 80039a4:	f7fd fa02 	bl	8000dac <_sbrk>
 80039a8:	1c43      	adds	r3, r0, #1
 80039aa:	d102      	bne.n	80039b2 <_sbrk_r+0x1a>
 80039ac:	682b      	ldr	r3, [r5, #0]
 80039ae:	b103      	cbz	r3, 80039b2 <_sbrk_r+0x1a>
 80039b0:	6023      	str	r3, [r4, #0]
 80039b2:	bd38      	pop	{r3, r4, r5, pc}
 80039b4:	20000274 	.word	0x20000274

080039b8 <memchr>:
 80039b8:	4603      	mov	r3, r0
 80039ba:	b510      	push	{r4, lr}
 80039bc:	b2c9      	uxtb	r1, r1
 80039be:	4402      	add	r2, r0
 80039c0:	4293      	cmp	r3, r2
 80039c2:	4618      	mov	r0, r3
 80039c4:	d101      	bne.n	80039ca <memchr+0x12>
 80039c6:	2000      	movs	r0, #0
 80039c8:	e003      	b.n	80039d2 <memchr+0x1a>
 80039ca:	7804      	ldrb	r4, [r0, #0]
 80039cc:	3301      	adds	r3, #1
 80039ce:	428c      	cmp	r4, r1
 80039d0:	d1f6      	bne.n	80039c0 <memchr+0x8>
 80039d2:	bd10      	pop	{r4, pc}

080039d4 <_init>:
 80039d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039d6:	bf00      	nop
 80039d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039da:	bc08      	pop	{r3}
 80039dc:	469e      	mov	lr, r3
 80039de:	4770      	bx	lr

080039e0 <_fini>:
 80039e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039e2:	bf00      	nop
 80039e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039e6:	bc08      	pop	{r3}
 80039e8:	469e      	mov	lr, r3
 80039ea:	4770      	bx	lr
