<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TCAN4550: main.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TCAN4550
   &#160;<span id="projectnumber">1p1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('main_8c_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">main.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="main_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * main.c</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Author: Texas Instruments</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Date: 5/18/2018</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Description: A stripped down version of the code to simply set up and receive a packet</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  - It assumes TCAN4550 Oscillator of 40 MHz</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  - Sets CAN arbitration rate at 500 kBaud</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  - Sets CAN FD data phase for 2 MBaud</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  Pinout</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *   - P1.4 SPI Clock</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *   - P1.6 MOSI</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *   - P1.7 MISO</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *   - P4.7 SPI Chip Select</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *   - P1.5 MCAN Interrupt 1</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * Copyright (c) 2017 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * Software License Agreement</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * documentation and/or other materials provided with the</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * distribution.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * from this software without specific prior written permission.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &lt;driverlib.h&gt;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &lt;msp430.h&gt;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_t_c_a_n4550_8h.html">TCAN4550.h</a>&gt;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keywordtype">void</span> <a class="code" href="main_8c.html#a821a6be05546e42b0cf74b392b40c9bd">Init_GPIO</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keywordtype">void</span> <a class="code" href="main_8c.html#aa3ad887e0e5a699859e5ad219faf5822">Init_Clock</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keywordtype">void</span> <a class="code" href="main_8c.html#a5421b5d877224ecabedbd978dd4912b4">Init_SPI</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keywordtype">void</span> <a class="code" href="main_8c.html#a7ce111e40fc91d2875b2092555fae567">Init_CAN</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="main_8c.html#a8565b1f4c46d49cb189dca7c28172f38">   63</a></span>&#160;<span class="keyword">volatile</span> uint8_t <a class="code" href="main_8c.html#a8565b1f4c46d49cb189dca7c28172f38">TCAN_Int_Cnt</a> = 0;                  <span class="comment">// A variable used to keep track of interrupts on P1.3 (MCAN Interrupt pin)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe">   66</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">/***********************************</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">     * MSP430 Specific Initializations *</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">     ***********************************/</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    WDT_A_hold(__MSP430_BASEADDRESS_WDT_A__);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="main_8c.html#a821a6be05546e42b0cf74b392b40c9bd">Init_GPIO</a>();                                    <span class="comment">// Set up GPIOs for SPI and TCAN4550 connections</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="main_8c.html#aa3ad887e0e5a699859e5ad219faf5822">Init_Clock</a>();                                   <span class="comment">// Set up the system clocks for 16 MHz (on the MSP430)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="main_8c.html#a5421b5d877224ecabedbd978dd4912b4">Init_SPI</a>();                                     <span class="comment">// Initialize the SPI hardware module for 2 MHz SPI</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    GPIO_clearInterrupt(GPIO_PORT_P1, GPIO_PIN5);   <span class="comment">// Clear any interrupts on pin 1.5 before we enable global interrupts</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    __enable_interrupt();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">/*********************************************</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">     * Everything at this point is for TCAN4550  *</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">     *********************************************/</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="main_8c.html#a7ce111e40fc91d2875b2092555fae567">Init_CAN</a>();                                     <span class="comment">// Run the main MCAN configuration sequence. The bulk of the configuration is in this!</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html">TCAN4x5x_MCAN_TX_Header</a> header = {0};           <span class="comment">// Remember to initialize to 0, or you&#39;ll get random garbage!</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    uint8_t data[4] = {0x55, 0x66, 0x77, 0x88};     <span class="comment">// Define the data payload</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a7c01b9b51fd9ad9340a63c4fb8ef8b85">DLC</a> = <a class="code" href="_t_c_a_n4x5x___reg_8h.html#a78ce7dc5550ab4ac43b312cd1d6b5d41">MCAN_DLC_4B</a>;                       <span class="comment">// Set the DLC to be equal to or less than the data payload (it is ok to pass a 64 byte data array into the WriteTXFIFO function if your DLC is 8 bytes, only the first 8 bytes will be read)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a564142402363036c449d3f7b0bd952a6">ID</a> = 0x144;                              <span class="comment">// Set the ID</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a75717f9ee3dc38e12fa53c29a9dbb273">FDF</a> = 1;                                 <span class="comment">// CAN FD frame enabled</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a649dde685b51dbbf27694f42c2927209">BRS</a> = 1;                                 <span class="comment">// Bit rate switch enabled</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a2b1c62d2a0f36c4b332d1dcf1ffa0674">EFC</a> = 0;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a2d00eae46bac2262e501307a7dac482d">MM</a> = 0;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a525ff946c0704226d3f15b360cff69d7">RTR</a> = 0;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a05733be737d44a17b8d916fa6464a550">XTD</a> = 0;                                 <span class="comment">// We are not using an extended ID in this example</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#aa10ba7f0589f6cd7a7f07174b7acda3a">ESI</a> = 0;                                 <span class="comment">// Error state indicator</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a364b8211d85ca8e5ba2550b8c1faa426">TCAN4x5x_MCAN_WriteTXBuffer</a>(0, &amp;header, data);  <span class="comment">// This function actually writes the header and data payload to the specified TX Fifo number. It returns the bit necessary to write to TXBAR,</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                                    <span class="comment">// but does not necessarily require you to use it. In this example, we won&#39;t, so that we can send the data queued up at a later point.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">// Let&#39;s make another packet</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    data[0] = 0x11;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    data[1] = 0x22;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    data[2] = 0x33;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    data[3] = 0x44;                                 <span class="comment">// Define the data payload</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a7c01b9b51fd9ad9340a63c4fb8ef8b85">DLC</a> = <a class="code" href="_t_c_a_n4x5x___reg_8h.html#a78ce7dc5550ab4ac43b312cd1d6b5d41">MCAN_DLC_4B</a>;                       <span class="comment">// Set the DLC to be equal to or less than the data payload (it is ok to pass a 64 byte data array into the WriteTXFIFO function if your DLC is 8 bytes, only the first 8 bytes will be read)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a564142402363036c449d3f7b0bd952a6">ID</a> = 0x123;                              <span class="comment">// Set the ID</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a75717f9ee3dc38e12fa53c29a9dbb273">FDF</a> = 1;                                 <span class="comment">// CAN FD frame enabled</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a649dde685b51dbbf27694f42c2927209">BRS</a> = 1;                                 <span class="comment">// Bit rate switch enabled</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a2b1c62d2a0f36c4b332d1dcf1ffa0674">EFC</a> = 0;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a2d00eae46bac2262e501307a7dac482d">MM</a> = 0;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a525ff946c0704226d3f15b360cff69d7">RTR</a> = 0;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a05733be737d44a17b8d916fa6464a550">XTD</a> = 0;                                 <span class="comment">// We are not using an extended ID in this example</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    header.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#aa10ba7f0589f6cd7a7f07174b7acda3a">ESI</a> = 0;                                 <span class="comment">// Error state indicator</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a364b8211d85ca8e5ba2550b8c1faa426">TCAN4x5x_MCAN_WriteTXBuffer</a>(1, &amp;header, data);  <span class="comment">// This line writes the data and header to TX FIFO 1</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#aaab44f66c009148b5c21382f76a04d36">TCAN4x5x_MCAN_TransmitBufferContents</a>(1);        <span class="comment">// Request that TX Buffer 1 be transmitted</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#aaab44f66c009148b5c21382f76a04d36">TCAN4x5x_MCAN_TransmitBufferContents</a>(0);        <span class="comment">// Now we can send the TX FIFO element 0 data that we had queued up earlier but didn&#39;t send.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">while</span> (1)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    {</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="main_8c.html#a8565b1f4c46d49cb189dca7c28172f38">TCAN_Int_Cnt</a> &gt; 0 )</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            <a class="code" href="main_8c.html#a8565b1f4c46d49cb189dca7c28172f38">TCAN_Int_Cnt</a>--;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html">TCAN4x5x_MCAN_Interrupts</a> mcan_ir = {0};             <span class="comment">// Setup a new MCAN IR object for easy interrupt checking</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <a class="code" href="_t_c_a_n4550_8c.html#a67bf1c0f36aa1292820d790426c4bbb5">TCAN4x5x_MCAN_ReadInterrupts</a>(&amp;mcan_ir);     <span class="comment">// Read the interrupt register</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            <span class="keywordflow">if</span> (mcan_ir.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html#a6e239ef31914da4a9759945bde1031a6">RF0N</a>)                                   <span class="comment">// If a new message in RX FIFO 0</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                <a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___r_x___h_e_a_d_e_r.html">TCAN4x5x_MCAN_RX_Header</a> MsgHeader = {0};        <span class="comment">// Initialize to 0 or you&#39;ll get garbage</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                uint8_t numBytes = 0;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                uint8_t dataPayload[64] = {0};</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                <a class="code" href="_t_c_a_n4550_8c.html#a3fe214868be964bf971c6321631c600b">TCAN4x5x_MCAN_ClearInterrupts</a>(&amp;mcan_ir);    <span class="comment">// Clear any of the interrupt bits that are set.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                numBytes = <a class="code" href="_t_c_a_n4550_8c.html#ad19a121fc0a018185a1b52009a3b0401">TCAN4x5x_MCAN_ReadNextFIFO</a>( <a class="code" href="_t_c_a_n4550_8h.html#a6ed831def4f51152b2a5dac999e10205a217fc0d3665626b16a49aa8ef0b40a7e">RXFIFO0</a>, &amp;MsgHeader, dataPayload);   <span class="comment">// This will read the next element in the RX FIFO 0</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                <span class="comment">// numBytes will have the number of bytes it transfered in it. Or you can decode the DLC value in MsgHeader.DLC</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                <span class="comment">// The data is now in dataPayload[], and message specific information is in the MsgHeader struct.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                <span class="keywordflow">if</span> (MsgHeader.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___r_x___h_e_a_d_e_r.html#aedd4842322411564deca0f9ac36626fd">ID</a> == 0x0AA)      <span class="comment">// Example of how you can do an action based off a received address</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                    <span class="comment">// Do something</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * Configure the TCAN4550</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="main_8c.html#a7ce111e40fc91d2875b2092555fae567">  156</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="main_8c.html#a7ce111e40fc91d2875b2092555fae567">Init_CAN</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// Step one attempt to clear all interrupts</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___device___interrupt___enable.html">TCAN4x5x_Device_Interrupt_Enable</a> dev_ie = {0};              <span class="comment">// Initialize to 0 to all bits are set to 0.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a0623e67e7e52f10150280d84d4da756d">TCAN4x5x_Device_ConfigureInterruptEnable</a>(&amp;dev_ie);  <span class="comment">// Disable all non-MCAN related interrupts for simplicity</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___device___interrupts.html">TCAN4x5x_Device_Interrupts</a> dev_ir = {0};                    <span class="comment">// Setup a new MCAN IR object for easy interrupt checking</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a35371aedfb0c866d42f6d68f017f3c83">TCAN4x5x_Device_ReadInterrupts</a>(&amp;dev_ir);                        <span class="comment">// Request that the struct be updated with current DEVICE (not MCAN) interrupt values</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">if</span> (dev_ir.<a class="code" href="struct_t_c_a_n4x5x___device___interrupts.html#a40404ca27d408e5e47c9747f8c8823e9">PWRON</a>)</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <a class="code" href="_t_c_a_n4550_8c.html#a72e9ecdbfeb063f5c5e4c338257fbf91">TCAN4x5x_Device_ClearInterrupts</a>(&amp;dev_ir);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// Configure the CAN bus speeds</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html">TCAN4x5x_MCAN_Nominal_Timing_Simple</a> TCANNomTiming = {0};    <span class="comment">// 500k arbitration with a 40 MHz crystal ((40E6 / 2) / (32 + 8) = 500E3)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    TCANNomTiming.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html#a2cf98064599016cbe2d5cbbea5fb9524">NominalBitRatePrescaler</a> = 2;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    TCANNomTiming.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html#ac206e5fc64eda01ced7b32d2bb65fccc">NominalTqBeforeSamplePoint</a> = 32;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    TCANNomTiming.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html#ac85b046995a059b14773badba6de2847">NominalTqAfterSamplePoint</a> = 8;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html">TCAN4x5x_MCAN_Data_Timing_Simple</a> TCANDataTiming = {0};      <span class="comment">// 2 Mbps CAN FD with a 40 MHz crystal (40E6 / (15 + 5) = 2E6)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    TCANDataTiming.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html#a7ac4c4e3b3513113708d4f818cdd4421">DataBitRatePrescaler</a> = 1;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    TCANDataTiming.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html#a0881077c4989d045a60e4f0b560b4f2d">DataTqBeforeSamplePoint</a> = 15;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    TCANDataTiming.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html#a0487610a24029dc1d42764bc9dc82c27">DataTqAfterSamplePoint</a> = 5;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// Configure the MCAN core settings</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html">TCAN4x5x_MCAN_CCCR_Config</a> cccrConfig = {0};                 <span class="comment">// Remember to initialize to 0, or you&#39;ll get random garbage!</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    cccrConfig.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html#a524234a9130b16b9fad729d80c4abb48">FDOE</a> = 1;                                        <span class="comment">// CAN FD mode enable</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    cccrConfig.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html#a42447267fab788e48f9d82bf31d76dee">BRSE</a> = 1;                                        <span class="comment">// CAN FD Bit rate switch enable</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    cccrConfig.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html#a572668da5c49b0e5ee215903f1419ca0">DAR</a> = 1;                                         <span class="comment">// Disable automatic transmission</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">/* ************************************************************************</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">     * In the next configuration block, we will set the MCAN core up to have:</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">     *   - 1 SID filter element</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">     *   - 1 XID Filter element</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">     *   - 5 RX FIFO 0 elements</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">     *   - RX FIFO 0 supports data payloads up to 64 bytes</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">     *   - RX FIFO 1 and RX Buffer will not have any elements, but we still set their data payload sizes, even though it&#39;s not required</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">     *   - No TX Event FIFOs</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">     *   - 2 Transmit buffers supporting up to 64 bytes of data payload</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html">TCAN4x5x_MRAM_Config</a> MRAMConfiguration = {0};</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#ad5683f92addcf78f915dd10679a0f1c5">SIDNumElements</a> = 1;                       <span class="comment">// Standard ID number of elements</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a23952797ff8bbae6942ca3f4302009d4">XIDNumElements</a> = 1;                       <span class="comment">// Extended ID number of elements</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a18877c17684c2cc2aa9571031424d58e">Rx0NumElements</a> = 5;                       <span class="comment">// RX0 Number of elements</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#abd989d8facaf7a88d9e5a31b71f5ef46">Rx0ElementSize</a> = <a class="code" href="_t_c_a_n4x5x___data___structs_8h.html#a480ad6b04f20568949a90c1379726f11ad4350db40d95fb413d0ca8a8374e4905">MRAM_64_Byte_Data</a>;       <span class="comment">// RX0 data payload size</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a35865c2bdca31a4e43baf9e42e984f5d">Rx1NumElements</a> = 0;                       <span class="comment">// RX1 number of elements</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a577643f4a0e04e7c7f6b1ebd8ab9ac15">Rx1ElementSize</a> = <a class="code" href="_t_c_a_n4x5x___data___structs_8h.html#a480ad6b04f20568949a90c1379726f11ad4350db40d95fb413d0ca8a8374e4905">MRAM_64_Byte_Data</a>;       <span class="comment">// RX1 data payload size</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a5d9d82e49fc0312730c464cb87352aad">RxBufNumElements</a> = 0;                     <span class="comment">// RX buffer number of elements</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#aecfde4b5fb442de2eaac57892a6792e1">RxBufElementSize</a> = <a class="code" href="_t_c_a_n4x5x___data___structs_8h.html#a480ad6b04f20568949a90c1379726f11ad4350db40d95fb413d0ca8a8374e4905">MRAM_64_Byte_Data</a>;     <span class="comment">// RX buffer data payload size</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a9dfc59f4d4c14ac70d99b254256b0d32">TxEventFIFONumElements</a> = 0;               <span class="comment">// TX Event FIFO number of elements</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#af84e9a9dccd075bb5b00c7da0bba2c50">TxBufferNumElements</a> = 2;                  <span class="comment">// TX buffer number of elements</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    MRAMConfiguration.<a class="code" href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a375648290c262ddff9436471b26c6a47">TxBufferElementSize</a> = <a class="code" href="_t_c_a_n4x5x___data___structs_8h.html#a480ad6b04f20568949a90c1379726f11ad4350db40d95fb413d0ca8a8374e4905">MRAM_64_Byte_Data</a>;  <span class="comment">// TX buffer data payload size</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">// Configure the MCAN core with the settings above, these changes in this block all are protected write registers, so we just knock them out at once</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9">TCAN4x5x_MCAN_EnableProtectedRegisters</a>();                   <span class="comment">// Start by making protected registers accessible</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a7f7bf51fc300286fbd783e3ed074b2ca">TCAN4x5x_MCAN_ConfigureCCCRRegister</a>(&amp;cccrConfig);           <span class="comment">// Enable FD mode and Bit rate switching</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#ae943c021bfb22ca2dfa9a155b35e9c10">TCAN4x5x_MCAN_ConfigureNominalTiming_Simple</a>(&amp;TCANNomTiming);<span class="comment">// Setup nominal/arbitration bit timing</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a879e671a83fec0ff0303db10d6d601de">TCAN4x5x_MCAN_ConfigureDataTiming_Simple</a>(&amp;TCANDataTiming);  <span class="comment">// Setup CAN FD timing</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a764162e2b955a76ffb4889d509987738">TCAN4x5x_MRAM_Clear</a>();                                      <span class="comment">// Clear all of MRAM (Writes 0&#39;s to all of it)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#af330017c252aa3a559b45f9db9406feb">TCAN4x5x_MRAM_Configure</a>(&amp;MRAMConfiguration);                <span class="comment">// Set up the applicable registers related to MRAM configuration</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576">TCAN4x5x_MCAN_DisableProtectedRegisters</a>();                  <span class="comment">// Disable protected write and take device out of INIT mode</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// Set the interrupts we want to enable for MCAN</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html">TCAN4x5x_MCAN_Interrupt_Enable</a> mcan_ie = {0};               <span class="comment">// Remember to initialize to 0, or you&#39;ll get random garbage!</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    mcan_ie.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html#adcdafa190980dd9e6d115aa5161f5b64">RF0NE</a> = 1;                                          <span class="comment">// RX FIFO 0 new message enable</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#aab9082a24795223c330eb1755e6de2f5">TCAN4x5x_MCAN_ConfigureInterruptEnable</a>(&amp;mcan_ie);           <span class="comment">// Enable the appropriate registers</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// Setup filters, this filter will mark any message with ID 0x055 as a priority message</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html">TCAN4x5x_MCAN_SID_Filter</a> SID_ID = {0};</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    SID_ID.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html#ab1da3bc6ad49f6d5da9a2ce93095daf2">SFT</a> = <a class="code" href="_t_c_a_n4x5x___data___structs_8h.html#a8926706306049c7298cd2814185d9b5ea5d848201c5df80ace218c82dff629fe5">TCAN4x5x_SID_SFT_CLASSIC</a>;                      <span class="comment">// SFT: Standard filter type. Configured as a classic filter</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    SID_ID.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html#aee1d6fe4c1a91bb4af441d12d6428518">SFEC</a> = <a class="code" href="_t_c_a_n4x5x___data___structs_8h.html#afca9b84f676d6c9418c2128593d49514a041a89bae5c3a8b734a066461ad85bcc">TCAN4x5x_SID_SFEC_PRIORITYSTORERX0</a>;           <span class="comment">// Standard filter element configuration, store it in RX fifo 0 as a priority message</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    SID_ID.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html#a86d892900cc9c2253c0447564a96754f">SFID1</a> = 0x055;                                       <span class="comment">// SFID1 (Classic mode Filter)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    SID_ID.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html#ace34c93d8b8b1fd197dfd9280f9a3eb7">SFID2</a> = 0x7FF;                                       <span class="comment">// SFID2 (Classic mode Mask)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a3be63da94dd5b3e2071aae064a0dfbf9">TCAN4x5x_MCAN_WriteSIDFilter</a>(0, &amp;SID_ID);                   <span class="comment">// Write to the MRAM</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// Store ID 0x12345678 as a priority message</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html">TCAN4x5x_MCAN_XID_Filter</a> XID_ID = {0};</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    XID_ID.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html#a702f41f25ec762fdf7da4d48c6c8b488">EFT</a> = <a class="code" href="_t_c_a_n4x5x___data___structs_8h.html#af2cfb5e3ea7b282ce6d6a9cddaa72434ae3bca328e16101902ca7fcefcdd4a874">TCAN4x5x_XID_EFT_CLASSIC</a>;                      <span class="comment">// EFT</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    XID_ID.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html#ab5b53140c18f9f432b5e5e4cb739fddc">EFEC</a> = <a class="code" href="_t_c_a_n4x5x___data___structs_8h.html#adc06c1d688618437934562b68fa7303aa9ac3446858e309415a4e707fc8b52aaa">TCAN4x5x_XID_EFEC_PRIORITYSTORERX0</a>;           <span class="comment">// EFEC</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    XID_ID.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html#a1711ea60419e2157d0e42c59e386df24">EFID1</a> = 0x12345678;                                  <span class="comment">// EFID1 (Classic mode filter)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    XID_ID.<a class="code" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html#a01c572efc861d2f68cdf5378c3ef00eb">EFID2</a> = 0x1FFFFFFF;                                  <span class="comment">// EFID2 (Classic mode mask)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#af1569af542b2473e6a5683ac34e6fbb9">TCAN4x5x_MCAN_WriteXIDFilter</a>(0, &amp;XID_ID);                   <span class="comment">// Write to the MRAM</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a87121656a188d0443311a0fc0191792f">TCAN4x5x_Device_SetMode</a>(<a class="code" href="_t_c_a_n4550_8h.html#a0d11dcc15c934f40648dba53376e786da6d05650ce0d3d292640c259e156e437f">TCAN4x5x_DEVICE_MODE_NORMAL</a>);               <span class="comment">// Set to normal mode, since configuration is done. This line turns on the transceiver</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="_t_c_a_n4550_8c.html#a111eb57918ed28884c9624979b1797bc">TCAN4x5x_MCAN_ClearInterruptsAll</a>();                 <span class="comment">// Resets all MCAN interrupts</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * GPIO Initialization</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="main_8c.html#a821a6be05546e42b0cf74b392b40c9bd">  254</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="main_8c.html#a821a6be05546e42b0cf74b392b40c9bd">Init_GPIO</a>()</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">// Set all GPIO pins to output low to prevent floating input and reduce power consumption</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P1, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P2, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P3, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P4, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P5, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P6, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P7, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P8, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P9, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    GPIO_setAsOutputPin(GPIO_PORT_P1, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    GPIO_setAsOutputPin(GPIO_PORT_P2, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    GPIO_setAsOutputPin(GPIO_PORT_P3, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    GPIO_setAsOutputPin(GPIO_PORT_P4, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    GPIO_setAsOutputPin(GPIO_PORT_P5, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    GPIO_setAsOutputPin(GPIO_PORT_P6, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    GPIO_setAsOutputPin(GPIO_PORT_P7, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    GPIO_setAsOutputPin(GPIO_PORT_P8, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    GPIO_setAsOutputPin(GPIO_PORT_P9, GPIO_PIN0|GPIO_PIN1|GPIO_PIN2|GPIO_PIN3|GPIO_PIN4|GPIO_PIN5|GPIO_PIN6|GPIO_PIN7);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    GPIO_setAsInputPin(GPIO_PORT_P1, GPIO_PIN5);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// Configure P1.3 interrupt for MCAN Interrupt 1</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    GPIO_selectInterruptEdge(GPIO_PORT_P1, GPIO_PIN5, GPIO_HIGH_TO_LOW_TRANSITION);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    GPIO_setAsInputPinWithPullUpResistor(GPIO_PORT_P1, GPIO_PIN5);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    GPIO_clearInterrupt(GPIO_PORT_P1, GPIO_PIN5);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    GPIO_enableInterrupt(GPIO_PORT_P1, GPIO_PIN5);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">// Set P4.1 and P4.2 as Secondary Module Function Input, LFXT.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    GPIO_setAsPeripheralModuleFunctionInputPin(</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        GPIO_PORT_PJ,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        GPIO_PIN4 + GPIO_PIN5,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        GPIO_PRIMARY_MODULE_FUNCTION</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    );</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">/*********************************************************</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">     *                  SPI Interface Pins</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">     *********************************************************/</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">//P1.4(SPI CLK on UCB0CLK)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    GPIO_setAsPeripheralModuleFunctionOutputPin(</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        GPIO_PORT_P1,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        GPIO_PIN4,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        GPIO_PRIMARY_MODULE_FUNCTION</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    );</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">//P1.6(MOSI on UCB0SIMO)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    GPIO_setAsPeripheralModuleFunctionOutputPin(</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        GPIO_PORT_P1,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        GPIO_PIN6,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        GPIO_PRIMARY_MODULE_FUNCTION</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    );</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">//P1.7(MISO on UCB0SOMI)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    GPIO_setAsPeripheralModuleFunctionInputPin(</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        GPIO_PORT_P1,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        GPIO_PIN7,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        GPIO_PRIMARY_MODULE_FUNCTION</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    );</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">//set P4.7 as SPI CS, already set to output above</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    GPIO_setOutputLowOnPin(GPIO_PORT_P2, GPIO_PIN5);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    GPIO_setOutputHighOnPin(GPIO_PORT_P2, GPIO_PIN5);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">// Disable the GPIO power-on default high-impedance mode</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// to activate previously configured port settings</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    PMM_unlockLPM5();</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * Clock System Initialization</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="main_8c.html#aa3ad887e0e5a699859e5ad219faf5822">  328</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="main_8c.html#aa3ad887e0e5a699859e5ad219faf5822">Init_Clock</a>()</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="comment">// Set DCO frequency to default 8MHz</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    CS_setDCOFreq(CS_DCORSEL_0, CS_DCOFSEL_6);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="comment">// Configure MCLK and SMCLK to 8MHz</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    CS_initClockSignal(CS_MCLK, CS_DCOCLK_SELECT, CS_CLOCK_DIVIDER_1);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    CS_initClockSignal(CS_SMCLK, CS_DCOCLK_SELECT, CS_CLOCK_DIVIDER_1);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="comment">// Initializes the XT1 crystal oscillator</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    CS_turnOnLFXT(CS_LFXT_DRIVE_3);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;}</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * Initialize the EUSCI B SPI</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="main_8c.html#a5421b5d877224ecabedbd978dd4912b4">  345</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="main_8c.html#a5421b5d877224ecabedbd978dd4912b4">Init_SPI</a>()</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keyword">struct </span>EUSCI_B_SPI_initMasterParam SPIParam = {0};</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    SPIParam.selectClockSource=EUSCI_B_SPI_CLOCKSOURCE_SMCLK;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    SPIParam.clockSourceFrequency=8000000;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    SPIParam.desiredSpiClock=2000000;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    SPIParam.msbFirst=EUSCI_B_SPI_MSB_FIRST;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    SPIParam.clockPhase=EUSCI_B_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    SPIParam.clockPolarity=EUSCI_B_SPI_CLOCKPOLARITY_INACTIVITY_LOW;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    SPIParam.spiMode=EUSCI_B_SPI_4PIN_UCxSTE_ACTIVE_HIGH;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    EUSCI_B_SPI_initMaster(EUSCI_B0_BASE, &amp;SPIParam);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    EUSCI_B_SPI_select4PinFunctionality(EUSCI_B0_BASE,0x00);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    EUSCI_B_SPI_enable(EUSCI_B0_BASE);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;}</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> * PORT1 Interrupt Service Routine</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * Handles Interrupt from the TCAN4550 on P1.5</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#pragma vector = PORT1_VECTOR</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="main_8c.html#a30a6a305ab51297fa0e5020249726b20">  370</a></span>&#160;__interrupt <span class="keywordtype">void</span> <a class="code" href="main_8c.html#a30a6a305ab51297fa0e5020249726b20">PORT1_ISR</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;{</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">switch</span>(__even_in_range(P1IV, P1IV_P1IFG7))</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">case</span> P1IV_NONE : <span class="keywordflow">break</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">case</span> P1IV_P1IFG0 : <span class="keywordflow">break</span>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">case</span> P1IV_P1IFG1 : <span class="keywordflow">break</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">case</span> P1IV_P1IFG2 : <span class="keywordflow">break</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">case</span> P1IV_P1IFG3 : <span class="keywordflow">break</span>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">case</span> P1IV_P1IFG4 : <span class="keywordflow">break</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">case</span> P1IV_P1IFG5 : <a class="code" href="main_8c.html#a8565b1f4c46d49cb189dca7c28172f38">TCAN_Int_Cnt</a>++; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">case</span> P1IV_P1IFG6 : <span class="keywordflow">break</span>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">case</span> P1IV_P1IFG7 : <span class="keywordflow">break</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;}</div><div class="ttc" id="_t_c_a_n4550_8c_html_ae88ac104f3b111894f0280bd12fc6576"><div class="ttname"><a href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576">TCAN4x5x_MCAN_DisableProtectedRegisters</a></div><div class="ttdeci">bool TCAN4x5x_MCAN_DisableProtectedRegisters(void)</div><div class="ttdoc">Disable Protected MCAN Registers. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l00096">TCAN4550.c:96</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html_a564142402363036c449d3f7b0bd952a6"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a564142402363036c449d3f7b0bd952a6">TCAN4x5x_MCAN_TX_Header::ID</a></div><div class="ttdeci">uint32_t ID</div><div class="ttdoc">CAN ID to send. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00570">TCAN4x5x_Data_Structs.h:570</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple_html_a0881077c4989d045a60e4f0b560b4f2d"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html#a0881077c4989d045a60e4f0b560b4f2d">TCAN4x5x_MCAN_Data_Timing_Simple::DataTqBeforeSamplePoint</a></div><div class="ttdeci">uint8_t DataTqBeforeSamplePoint</div><div class="ttdoc">DTQBSP: Number of time quanta before sample point   Valid values are: 2 to 33. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00064">TCAN4x5x_Data_Structs.h:64</a></div></div>
<div class="ttc" id="_t_c_a_n4x5x___data___structs_8h_html_a480ad6b04f20568949a90c1379726f11ad4350db40d95fb413d0ca8a8374e4905"><div class="ttname"><a href="_t_c_a_n4x5x___data___structs_8h.html#a480ad6b04f20568949a90c1379726f11ad4350db40d95fb413d0ca8a8374e4905">MRAM_64_Byte_Data</a></div><div class="ttdoc">64 bytes of data payload </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00178">TCAN4x5x_Data_Structs.h:178</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html_a75717f9ee3dc38e12fa53c29a9dbb273"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a75717f9ee3dc38e12fa53c29a9dbb273">TCAN4x5x_MCAN_TX_Header::FDF</a></div><div class="ttdeci">uint8_t FDF</div><div class="ttdoc">CAN FD Format flag. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00588">TCAN4x5x_Data_Structs.h:588</a></div></div>
<div class="ttc" id="main_8c_html_a5421b5d877224ecabedbd978dd4912b4"><div class="ttname"><a href="main_8c.html#a5421b5d877224ecabedbd978dd4912b4">Init_SPI</a></div><div class="ttdeci">void Init_SPI(void)</div><div class="ttdef"><b>Definition:</b> <a href="main_8c_source.html#l00345">main.c:345</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_a375648290c262ddff9436471b26c6a47"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a375648290c262ddff9436471b26c6a47">TCAN4x5x_MRAM_Config::TxBufferElementSize</a></div><div class="ttdeci">TCAN4x5x_MRAM_Element_Data_Size TxBufferElementSize</div><div class="ttdoc">TX Buffers element size: The number of bytes for the TX Buffers (data payload) </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00237">TCAN4x5x_Data_Structs.h:237</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r_html_ab1da3bc6ad49f6d5da9a2ce93095daf2"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html#ab1da3bc6ad49f6d5da9a2ce93095daf2">TCAN4x5x_MCAN_SID_Filter::SFT</a></div><div class="ttdeci">TCAN4x5x_SID_SFT_Values SFT</div><div class="ttdoc">SFT Standard Filter Type. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00670">TCAN4x5x_Data_Structs.h:670</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html_aa10ba7f0589f6cd7a7f07174b7acda3a"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#aa10ba7f0589f6cd7a7f07174b7acda3a">TCAN4x5x_MCAN_TX_Header::ESI</a></div><div class="ttdeci">uint8_t ESI</div><div class="ttdoc">Error state indicator flag. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00579">TCAN4x5x_Data_Structs.h:579</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_ad5683f92addcf78f915dd10679a0f1c5"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#ad5683f92addcf78f915dd10679a0f1c5">TCAN4x5x_MRAM_Config::SIDNumElements</a></div><div class="ttdeci">uint8_t SIDNumElements</div><div class="ttdoc">Standard ID Number of Filter Elements: The number of 11-bit filters the user would like   Valid range...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00192">TCAN4x5x_Data_Structs.h:192</a></div></div>
<div class="ttc" id="main_8c_html_a30a6a305ab51297fa0e5020249726b20"><div class="ttname"><a href="main_8c.html#a30a6a305ab51297fa0e5020249726b20">PORT1_ISR</a></div><div class="ttdeci">__interrupt void PORT1_ISR(void)</div><div class="ttdef"><b>Definition:</b> <a href="main_8c_source.html#l00370">main.c:370</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html">TCAN4x5x_MCAN_TX_Header</a></div><div class="ttdoc">CAN message header for transmitted messages. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00567">TCAN4x5x_Data_Structs.h:567</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config_html_a524234a9130b16b9fad729d80c4abb48"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html#a524234a9130b16b9fad729d80c4abb48">TCAN4x5x_MCAN_CCCR_Config::FDOE</a></div><div class="ttdeci">uint8_t FDOE</div><div class="ttdoc">FDOE: Can FD mode enabled, master enable for CAN FD support. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00276">TCAN4x5x_Data_Structs.h:276</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r_html_a1711ea60419e2157d0e42c59e386df24"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html#a1711ea60419e2157d0e42c59e386df24">TCAN4x5x_MCAN_XID_Filter::EFID1</a></div><div class="ttdeci">uint32_t EFID1</div><div class="ttdoc">EFID1[28:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00736">TCAN4x5x_Data_Structs.h:736</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html">TCAN4x5x_MCAN_XID_Filter</a></div><div class="ttdoc">Extended ID filter struct. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00723">TCAN4x5x_Data_Structs.h:723</a></div></div>
<div class="ttc" id="_t_c_a_n4x5x___data___structs_8h_html_af2cfb5e3ea7b282ce6d6a9cddaa72434ae3bca328e16101902ca7fcefcdd4a874"><div class="ttname"><a href="_t_c_a_n4x5x___data___structs_8h.html#af2cfb5e3ea7b282ce6d6a9cddaa72434ae3bca328e16101902ca7fcefcdd4a874">TCAN4x5x_XID_EFT_CLASSIC</a></div><div class="ttdoc">Classic Filter, EFID1 is the ID/filter, and EFID2 is the mask. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00710">TCAN4x5x_Data_Structs.h:710</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple_html_a2cf98064599016cbe2d5cbbea5fb9524"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html#a2cf98064599016cbe2d5cbbea5fb9524">TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalBitRatePrescaler</a></div><div class="ttdeci">uint16_t NominalBitRatePrescaler</div><div class="ttdoc">NBRP: The prescaler value from the MCAN system clock. Value interpreted as 1:x   Valid range is: 1 to...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00114">TCAN4x5x_Data_Structs.h:114</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___device___interrupt___enable_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___device___interrupt___enable.html">TCAN4x5x_Device_Interrupt_Enable</a></div><div class="ttdoc">Struct containing the device interrupt enable bit field. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00866">TCAN4x5x_Data_Structs.h:866</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_aab9082a24795223c330eb1755e6de2f5"><div class="ttname"><a href="_t_c_a_n4550_8c.html#aab9082a24795223c330eb1755e6de2f5">TCAN4x5x_MCAN_ConfigureInterruptEnable</a></div><div class="ttdeci">void TCAN4x5x_MCAN_ConfigureInterruptEnable(TCAN4x5x_MCAN_Interrupt_Enable *ie)</div><div class="ttdoc">Configures the MCAN interrupt enable register. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01191">TCAN4550.c:1191</a></div></div>
<div class="ttc" id="main_8c_html_a8565b1f4c46d49cb189dca7c28172f38"><div class="ttname"><a href="main_8c.html#a8565b1f4c46d49cb189dca7c28172f38">TCAN_Int_Cnt</a></div><div class="ttdeci">volatile uint8_t TCAN_Int_Cnt</div><div class="ttdef"><b>Definition:</b> <a href="main_8c_source.html#l00063">main.c:63</a></div></div>
<div class="ttc" id="_t_c_a_n4x5x___data___structs_8h_html_adc06c1d688618437934562b68fa7303aa9ac3446858e309415a4e707fc8b52aaa"><div class="ttname"><a href="_t_c_a_n4x5x___data___structs_8h.html#adc06c1d688618437934562b68fa7303aa9ac3446858e309415a4e707fc8b52aaa">TCAN4x5x_XID_EFEC_PRIORITYSTORERX0</a></div><div class="ttdoc">Store in RX FIFO 0 and set a high priority message interrupt if the filter matches the incoming messa...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00695">TCAN4x5x_Data_Structs.h:695</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a364b8211d85ca8e5ba2550b8c1faa426"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a364b8211d85ca8e5ba2550b8c1faa426">TCAN4x5x_MCAN_WriteTXBuffer</a></div><div class="ttdeci">uint32_t TCAN4x5x_MCAN_WriteTXBuffer(uint8_t bufIndex, TCAN4x5x_MCAN_TX_Header *header, uint8_t dataPayload[])</div><div class="ttdoc">Write CAN message to the specified TX buffer. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l00926">TCAN4550.c:926</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___device___interrupts_html_a40404ca27d408e5e47c9747f8c8823e9"><div class="ttname"><a href="struct_t_c_a_n4x5x___device___interrupts.html#a40404ca27d408e5e47c9747f8c8823e9">TCAN4x5x_Device_Interrupts::PWRON</a></div><div class="ttdeci">uint8_t PWRON</div><div class="ttdoc">DEV_IR[20] : PWRON, Power On Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00825">TCAN4x5x_Data_Structs.h:825</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8h_html_a6ed831def4f51152b2a5dac999e10205a217fc0d3665626b16a49aa8ef0b40a7e"><div class="ttname"><a href="_t_c_a_n4550_8h.html#a6ed831def4f51152b2a5dac999e10205a217fc0d3665626b16a49aa8ef0b40a7e">RXFIFO0</a></div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8h_source.html#l00054">TCAN4550.h:54</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple_html_ac85b046995a059b14773badba6de2847"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html#ac85b046995a059b14773badba6de2847">TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalTqAfterSamplePoint</a></div><div class="ttdeci">uint8_t NominalTqAfterSamplePoint</div><div class="ttdoc">NTQASP: The total number of time quanta after the sample point   Valid values are: 2 to 128...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00122">TCAN4x5x_Data_Structs.h:122</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_af84e9a9dccd075bb5b00c7da0bba2c50"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#af84e9a9dccd075bb5b00c7da0bba2c50">TCAN4x5x_MRAM_Config::TxBufferNumElements</a></div><div class="ttdeci">uint8_t TxBufferNumElements</div><div class="ttdoc">TX Buffers number of elements: The number of elements for the TX Buffers   Valid range is: 0 to 32...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00234">TCAN4x5x_Data_Structs.h:234</a></div></div>
<div class="ttc" id="main_8c_html_aa3ad887e0e5a699859e5ad219faf5822"><div class="ttname"><a href="main_8c.html#aa3ad887e0e5a699859e5ad219faf5822">Init_Clock</a></div><div class="ttdeci">void Init_Clock(void)</div><div class="ttdef"><b>Definition:</b> <a href="main_8c_source.html#l00328">main.c:328</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable_html_adcdafa190980dd9e6d115aa5161f5b64"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html#adcdafa190980dd9e6d115aa5161f5b64">TCAN4x5x_MCAN_Interrupt_Enable::RF0NE</a></div><div class="ttdeci">uint8_t RF0NE</div><div class="ttdoc">IE[0] RF0NE: Rx FIFO 0 new message. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00427">TCAN4x5x_Data_Structs.h:427</a></div></div>
<div class="ttc" id="main_8c_html_a821a6be05546e42b0cf74b392b40c9bd"><div class="ttname"><a href="main_8c.html#a821a6be05546e42b0cf74b392b40c9bd">Init_GPIO</a></div><div class="ttdeci">void Init_GPIO(void)</div><div class="ttdef"><b>Definition:</b> <a href="main_8c_source.html#l00254">main.c:254</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a879e671a83fec0ff0303db10d6d601de"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a879e671a83fec0ff0303db10d6d601de">TCAN4x5x_MCAN_ConfigureDataTiming_Simple</a></div><div class="ttdeci">bool TCAN4x5x_MCAN_ConfigureDataTiming_Simple(TCAN4x5x_MCAN_Data_Timing_Simple *dataTiming)</div><div class="ttdoc">Writes the MCAN data time settings, using the simple data timing struct. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l00233">TCAN4550.c:233</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8h_html_a0d11dcc15c934f40648dba53376e786da6d05650ce0d3d292640c259e156e437f"><div class="ttname"><a href="_t_c_a_n4550_8h.html#a0d11dcc15c934f40648dba53376e786da6d05650ce0d3d292640c259e156e437f">TCAN4x5x_DEVICE_MODE_NORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8h_source.html#l00057">TCAN4550.h:57</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r_html_a01c572efc861d2f68cdf5378c3ef00eb"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html#a01c572efc861d2f68cdf5378c3ef00eb">TCAN4x5x_MCAN_XID_Filter::EFID2</a></div><div class="ttdeci">uint32_t EFID2</div><div class="ttdoc">EFID2[28:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00727">TCAN4x5x_Data_Structs.h:727</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html_a2b1c62d2a0f36c4b332d1dcf1ffa0674"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a2b1c62d2a0f36c4b332d1dcf1ffa0674">TCAN4x5x_MCAN_TX_Header::EFC</a></div><div class="ttdeci">uint8_t EFC</div><div class="ttdoc">Event FIFO Control flag, to store tx events or not. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00594">TCAN4x5x_Data_Structs.h:594</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_a35865c2bdca31a4e43baf9e42e984f5d"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a35865c2bdca31a4e43baf9e42e984f5d">TCAN4x5x_MRAM_Config::Rx1NumElements</a></div><div class="ttdeci">uint8_t Rx1NumElements</div><div class="ttdoc">RX FIFO 1 number of elements: The number of elements for the RX FIFO 1   Valid range is: 0 to 64...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00212">TCAN4x5x_Data_Structs.h:212</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a67bf1c0f36aa1292820d790426c4bbb5"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a67bf1c0f36aa1292820d790426c4bbb5">TCAN4x5x_MCAN_ReadInterrupts</a></div><div class="ttdeci">void TCAN4x5x_MCAN_ReadInterrupts(TCAN4x5x_MCAN_Interrupts *ir)</div><div class="ttdoc">Read the MCAN interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01136">TCAN4550.c:1136</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a72e9ecdbfeb063f5c5e4c338257fbf91"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a72e9ecdbfeb063f5c5e4c338257fbf91">TCAN4x5x_Device_ClearInterrupts</a></div><div class="ttdeci">void TCAN4x5x_Device_ClearInterrupts(TCAN4x5x_Device_Interrupts *ir)</div><div class="ttdoc">Clear the device interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01278">TCAN4550.c:1278</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_a5d9d82e49fc0312730c464cb87352aad"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a5d9d82e49fc0312730c464cb87352aad">TCAN4x5x_MRAM_Config::RxBufNumElements</a></div><div class="ttdeci">uint8_t RxBufNumElements</div><div class="ttdoc">RX Buffers number of elements: The number of elements for the RX Buffers (Not the FIFO)   Valid range...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00219">TCAN4x5x_Data_Structs.h:219</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a3fe214868be964bf971c6321631c600b"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a3fe214868be964bf971c6321631c600b">TCAN4x5x_MCAN_ClearInterrupts</a></div><div class="ttdeci">void TCAN4x5x_MCAN_ClearInterrupts(TCAN4x5x_MCAN_Interrupts *ir)</div><div class="ttdoc">Clear the MCAN interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01150">TCAN4550.c:1150</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html">TCAN4x5x_MCAN_SID_Filter</a></div><div class="ttdoc">Standard ID filter struct. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00648">TCAN4x5x_Data_Structs.h:648</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a0623e67e7e52f10150280d84d4da756d"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a0623e67e7e52f10150280d84d4da756d">TCAN4x5x_Device_ConfigureInterruptEnable</a></div><div class="ttdeci">bool TCAN4x5x_Device_ConfigureInterruptEnable(TCAN4x5x_Device_Interrupt_Enable *ie)</div><div class="ttdoc">Configures the device interrupt enable register. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01320">TCAN4550.c:1320</a></div></div>
<div class="ttc" id="_t_c_a_n4x5x___data___structs_8h_html_afca9b84f676d6c9418c2128593d49514a041a89bae5c3a8b734a066461ad85bcc"><div class="ttname"><a href="_t_c_a_n4x5x___data___structs_8h.html#afca9b84f676d6c9418c2128593d49514a041a89bae5c3a8b734a066461ad85bcc">TCAN4x5x_SID_SFEC_PRIORITYSTORERX0</a></div><div class="ttdoc">Store in RX FIFO 0 and set a high priority message interrupt if the filter matches the incoming messa...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00620">TCAN4x5x_Data_Structs.h:620</a></div></div>
<div class="ttc" id="_t_c_a_n4x5x___data___structs_8h_html_a8926706306049c7298cd2814185d9b5ea5d848201c5df80ace218c82dff629fe5"><div class="ttname"><a href="_t_c_a_n4x5x___data___structs_8h.html#a8926706306049c7298cd2814185d9b5ea5d848201c5df80ace218c82dff629fe5">TCAN4x5x_SID_SFT_CLASSIC</a></div><div class="ttdoc">Classic filter with SFID1 as the ID to match, and SFID2 as the bit mask that applies to SFID1...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00635">TCAN4x5x_Data_Structs.h:635</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___r_x___h_e_a_d_e_r_html_aedd4842322411564deca0f9ac36626fd"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___r_x___h_e_a_d_e_r.html#aedd4842322411564deca0f9ac36626fd">TCAN4x5x_MCAN_RX_Header::ID</a></div><div class="ttdeci">uint32_t ID</div><div class="ttdoc">CAN ID received. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00529">TCAN4x5x_Data_Structs.h:529</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___r_x___h_e_a_d_e_r_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___r_x___h_e_a_d_e_r.html">TCAN4x5x_MCAN_RX_Header</a></div><div class="ttdoc">CAN message header. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00526">TCAN4x5x_Data_Structs.h:526</a></div></div>
<div class="ttc" id="_t_c_a_n4x5x___reg_8h_html_a78ce7dc5550ab4ac43b312cd1d6b5d41"><div class="ttname"><a href="_t_c_a_n4x5x___reg_8h.html#a78ce7dc5550ab4ac43b312cd1d6b5d41">MCAN_DLC_4B</a></div><div class="ttdeci">#define MCAN_DLC_4B</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___reg_8h_source.html#l00143">TCAN4x5x_Reg.h:143</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_af1569af542b2473e6a5683ac34e6fbb9"><div class="ttname"><a href="_t_c_a_n4550_8c.html#af1569af542b2473e6a5683ac34e6fbb9">TCAN4x5x_MCAN_WriteXIDFilter</a></div><div class="ttdeci">bool TCAN4x5x_MCAN_WriteXIDFilter(uint8_t filterIndex, TCAN4x5x_MCAN_XID_Filter *filter)</div><div class="ttdoc">Write MCAN Extended ID filter into MRAM. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01091">TCAN4550.c:1091</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html_a05733be737d44a17b8d916fa6464a550"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a05733be737d44a17b8d916fa6464a550">TCAN4x5x_MCAN_TX_Header::XTD</a></div><div class="ttdeci">uint8_t XTD</div><div class="ttdoc">Extended Identifier flag. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00576">TCAN4x5x_Data_Structs.h:576</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html">TCAN4x5x_MRAM_Config</a></div><div class="ttdoc">Defines the number of MRAM elements and the size of the elements. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00184">TCAN4x5x_Data_Structs.h:184</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html">TCAN4x5x_MCAN_Interrupt_Enable</a></div><div class="ttdoc">Struct containing the MCAN interrupt enable bit field. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00418">TCAN4x5x_Data_Structs.h:418</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a87121656a188d0443311a0fc0191792f"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a87121656a188d0443311a0fc0191792f">TCAN4x5x_Device_SetMode</a></div><div class="ttdeci">bool TCAN4x5x_Device_SetMode(TCAN4x5x_Device_Mode_Enum modeDefine)</div><div class="ttdoc">Sets the TCAN4x5x device mode. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01342">TCAN4550.c:1342</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a3be63da94dd5b3e2071aae064a0dfbf9"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a3be63da94dd5b3e2071aae064a0dfbf9">TCAN4x5x_MCAN_WriteSIDFilter</a></div><div class="ttdeci">bool TCAN4x5x_MCAN_WriteSIDFilter(uint8_t filterIndex, TCAN4x5x_MCAN_SID_Filter *filter)</div><div class="ttdoc">Write MCAN Standard ID filter into MRAM. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01052">TCAN4550.c:1052</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html">TCAN4x5x_MCAN_CCCR_Config</a></div><div class="ttdoc">struct containing the bit fields of the MCAN CCCR register </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00245">TCAN4x5x_Data_Structs.h:245</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_a18877c17684c2cc2aa9571031424d58e"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a18877c17684c2cc2aa9571031424d58e">TCAN4x5x_MRAM_Config::Rx0NumElements</a></div><div class="ttdeci">uint8_t Rx0NumElements</div><div class="ttdoc">RX FIFO 0 number of elements: The number of elements for the RX FIFO 0   Valid range is: 0 to 64...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00205">TCAN4x5x_Data_Structs.h:205</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r_html_a86d892900cc9c2253c0447564a96754f"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html#a86d892900cc9c2253c0447564a96754f">TCAN4x5x_MCAN_SID_Filter::SFID1</a></div><div class="ttdeci">uint16_t SFID1</div><div class="ttdoc">SFID1[10:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00664">TCAN4x5x_Data_Structs.h:664</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html_a525ff946c0704226d3f15b360cff69d7"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a525ff946c0704226d3f15b360cff69d7">TCAN4x5x_MCAN_TX_Header::RTR</a></div><div class="ttdeci">uint8_t RTR</div><div class="ttdoc">Remote Transmission Request flag. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00573">TCAN4x5x_Data_Structs.h:573</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r_html_aee1d6fe4c1a91bb4af441d12d6428518"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html#aee1d6fe4c1a91bb4af441d12d6428518">TCAN4x5x_MCAN_SID_Filter::SFEC</a></div><div class="ttdeci">TCAN4x5x_SID_SFEC_Values SFEC</div><div class="ttdoc">SFEC[2:0] Standard filter element configuration. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00667">TCAN4x5x_Data_Structs.h:667</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html">TCAN4x5x_MCAN_Data_Timing_Simple</a></div><div class="ttdoc">Used to setup the data timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00056">TCAN4x5x_Data_Structs.h:56</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_a9dfc59f4d4c14ac70d99b254256b0d32"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a9dfc59f4d4c14ac70d99b254256b0d32">TCAN4x5x_MRAM_Config::TxEventFIFONumElements</a></div><div class="ttdeci">uint8_t TxEventFIFONumElements</div><div class="ttdoc">TX Event FIFO number of elements: The number of elements for the TX Event FIFO   Valid range is: 0 to...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00230">TCAN4x5x_Data_Structs.h:230</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_aecfde4b5fb442de2eaac57892a6792e1"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#aecfde4b5fb442de2eaac57892a6792e1">TCAN4x5x_MRAM_Config::RxBufElementSize</a></div><div class="ttdeci">TCAN4x5x_MRAM_Element_Data_Size RxBufElementSize</div><div class="ttdoc">RX Buffers element size: The number of bytes for the RX Buffers (data payload), not the FIFO...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00222">TCAN4x5x_Data_Structs.h:222</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___device___interrupts_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___device___interrupts.html">TCAN4x5x_Device_Interrupts</a></div><div class="ttdoc">Struct containing the device interrupt bit field. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00755">TCAN4x5x_Data_Structs.h:755</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_ad19a121fc0a018185a1b52009a3b0401"><div class="ttname"><a href="_t_c_a_n4550_8c.html#ad19a121fc0a018185a1b52009a3b0401">TCAN4x5x_MCAN_ReadNextFIFO</a></div><div class="ttdeci">uint8_t TCAN4x5x_MCAN_ReadNextFIFO(TCAN4x5x_MCAN_FIFO_Enum FIFODefine, TCAN4x5x_MCAN_RX_Header *header, uint8_t dataPayload[])</div><div class="ttdoc">Read the next MCAN FIFO element. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l00721">TCAN4550.c:721</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8h_html"><div class="ttname"><a href="_t_c_a_n4550_8h.html">TCAN4550.h</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r_html_ace34c93d8b8b1fd197dfd9280f9a3eb7"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___f_i_l_t_e_r.html#ace34c93d8b8b1fd197dfd9280f9a3eb7">TCAN4x5x_MCAN_SID_Filter::SFID2</a></div><div class="ttdeci">uint16_t SFID2</div><div class="ttdoc">SFID2[10:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00658">TCAN4x5x_Data_Structs.h:658</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a111eb57918ed28884c9624979b1797bc"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a111eb57918ed28884c9624979b1797bc">TCAN4x5x_MCAN_ClearInterruptsAll</a></div><div class="ttdeci">void TCAN4x5x_MCAN_ClearInterruptsAll(void)</div><div class="ttdoc">Clear all MCAN interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01162">TCAN4550.c:1162</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple_html_a0487610a24029dc1d42764bc9dc82c27"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html#a0487610a24029dc1d42764bc9dc82c27">TCAN4x5x_MCAN_Data_Timing_Simple::DataTqAfterSamplePoint</a></div><div class="ttdeci">uint8_t DataTqAfterSamplePoint</div><div class="ttdoc">DTQASP: Number of time quanta after sample point   Valid values are: 1 to 16. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00068">TCAN4x5x_Data_Structs.h:68</a></div></div>
<div class="ttc" id="main_8c_html_a7ce111e40fc91d2875b2092555fae567"><div class="ttname"><a href="main_8c.html#a7ce111e40fc91d2875b2092555fae567">Init_CAN</a></div><div class="ttdeci">void Init_CAN(void)</div><div class="ttdef"><b>Definition:</b> <a href="main_8c_source.html#l00156">main.c:156</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple_html_ac206e5fc64eda01ced7b32d2bb65fccc"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html#ac206e5fc64eda01ced7b32d2bb65fccc">TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalTqBeforeSamplePoint</a></div><div class="ttdeci">uint16_t NominalTqBeforeSamplePoint</div><div class="ttdoc">NTQBSP: The total number of time quanta prior to sample point   Valid values are: 2 to 257...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00118">TCAN4x5x_Data_Structs.h:118</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_a23952797ff8bbae6942ca3f4302009d4"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a23952797ff8bbae6942ca3f4302009d4">TCAN4x5x_MRAM_Config::XIDNumElements</a></div><div class="ttdeci">uint8_t XIDNumElements</div><div class="ttdoc">Extended ID Number of Filter Elements: The number of 29-bit filters the user would like   Valid range...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00196">TCAN4x5x_Data_Structs.h:196</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___interrupts_html_a6e239ef31914da4a9759945bde1031a6"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html#a6e239ef31914da4a9759945bde1031a6">TCAN4x5x_MCAN_Interrupts::RF0N</a></div><div class="ttdeci">uint8_t RF0N</div><div class="ttdoc">IR[0] RF0N: Rx FIFO 0 new message. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00319">TCAN4x5x_Data_Structs.h:319</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_af330017c252aa3a559b45f9db9406feb"><div class="ttname"><a href="_t_c_a_n4550_8c.html#af330017c252aa3a559b45f9db9406feb">TCAN4x5x_MRAM_Configure</a></div><div class="ttdeci">bool TCAN4x5x_MRAM_Configure(TCAN4x5x_MRAM_Config *MRAMConfig)</div><div class="ttdoc">Configures the MRAM registers. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l00507">TCAN4550.c:507</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple_html_a7ac4c4e3b3513113708d4f818cdd4421"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html#a7ac4c4e3b3513113708d4f818cdd4421">TCAN4x5x_MCAN_Data_Timing_Simple::DataBitRatePrescaler</a></div><div class="ttdeci">uint8_t DataBitRatePrescaler</div><div class="ttdoc">Prescaler value, interpreted as 1:x   Valid range is: 1 to 32. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00060">TCAN4x5x_Data_Structs.h:60</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_abd989d8facaf7a88d9e5a31b71f5ef46"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#abd989d8facaf7a88d9e5a31b71f5ef46">TCAN4x5x_MRAM_Config::Rx0ElementSize</a></div><div class="ttdeci">TCAN4x5x_MRAM_Element_Data_Size Rx0ElementSize</div><div class="ttdoc">RX FIFO 0 element size: The number of bytes for the RX 0 FIFO (data payload) </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00208">TCAN4x5x_Data_Structs.h:208</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_adbd1346faf97b69e2c53468fa64afda9"><div class="ttname"><a href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9">TCAN4x5x_MCAN_EnableProtectedRegisters</a></div><div class="ttdeci">bool TCAN4x5x_MCAN_EnableProtectedRegisters(void)</div><div class="ttdoc">Enable Protected MCAN Registers. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l00062">TCAN4550.c:62</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_ae943c021bfb22ca2dfa9a155b35e9c10"><div class="ttname"><a href="_t_c_a_n4550_8c.html#ae943c021bfb22ca2dfa9a155b35e9c10">TCAN4x5x_MCAN_ConfigureNominalTiming_Simple</a></div><div class="ttdeci">bool TCAN4x5x_MCAN_ConfigureNominalTiming_Simple(TCAN4x5x_MCAN_Nominal_Timing_Simple *nomTiming)</div><div class="ttdoc">Writes the MCAN nominal timing settings, using the simple nominal timing struct. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l00413">TCAN4550.c:413</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___interrupts_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html">TCAN4x5x_MCAN_Interrupts</a></div><div class="ttdoc">Struct containing the MCAN interrupt bit field. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00310">TCAN4x5x_Data_Structs.h:310</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a35371aedfb0c866d42f6d68f017f3c83"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a35371aedfb0c866d42f6d68f017f3c83">TCAN4x5x_Device_ReadInterrupts</a></div><div class="ttdeci">void TCAN4x5x_Device_ReadInterrupts(TCAN4x5x_Device_Interrupts *ir)</div><div class="ttdoc">Read the device interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01265">TCAN4550.c:1265</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config_html_a42447267fab788e48f9d82bf31d76dee"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html#a42447267fab788e48f9d82bf31d76dee">TCAN4x5x_MCAN_CCCR_Config::BRSE</a></div><div class="ttdeci">uint8_t BRSE</div><div class="ttdoc">BRSE: Bit rate switch enabled for can FD. Master enable for bit rate switching support. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00279">TCAN4x5x_Data_Structs.h:279</a></div></div>
<div class="ttc" id="main_8c_html_a840291bc02cba5474a4cb46a9b9566fe"><div class="ttname"><a href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a></div><div class="ttdeci">int main(void)</div><div class="ttdef"><b>Definition:</b> <a href="main_8c_source.html#l00066">main.c:66</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_aaab44f66c009148b5c21382f76a04d36"><div class="ttname"><a href="_t_c_a_n4550_8c.html#aaab44f66c009148b5c21382f76a04d36">TCAN4x5x_MCAN_TransmitBufferContents</a></div><div class="ttdeci">bool TCAN4x5x_MCAN_TransmitBufferContents(uint8_t bufIndex)</div><div class="ttdoc">Transmit TX buffer contents of the specified tx buffer. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l01027">TCAN4550.c:1027</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a764162e2b955a76ffb4889d509987738"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a764162e2b955a76ffb4889d509987738">TCAN4x5x_MRAM_Clear</a></div><div class="ttdeci">void TCAN4x5x_MRAM_Clear(void)</div><div class="ttdoc">Clear (Zero-fill) the contents of MRAM. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l00689">TCAN4550.c:689</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_r_a_m___config_html_a577643f4a0e04e7c7f6b1ebd8ab9ac15"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_r_a_m___config.html#a577643f4a0e04e7c7f6b1ebd8ab9ac15">TCAN4x5x_MRAM_Config::Rx1ElementSize</a></div><div class="ttdeci">TCAN4x5x_MRAM_Element_Data_Size Rx1ElementSize</div><div class="ttdoc">RX FIFO 1 element size: The number of bytes for the RX 1 FIFO (data payload) </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00215">TCAN4x5x_Data_Structs.h:215</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r_html_a702f41f25ec762fdf7da4d48c6c8b488"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html#a702f41f25ec762fdf7da4d48c6c8b488">TCAN4x5x_MCAN_XID_Filter::EFT</a></div><div class="ttdeci">TCAN4x5x_XID_EFT_Values EFT</div><div class="ttdoc">EFT[1:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00733">TCAN4x5x_Data_Structs.h:733</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html_a7c01b9b51fd9ad9340a63c4fb8ef8b85"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a7c01b9b51fd9ad9340a63c4fb8ef8b85">TCAN4x5x_MCAN_TX_Header::DLC</a></div><div class="ttdeci">uint8_t DLC</div><div class="ttdoc">Data length code. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00582">TCAN4x5x_Data_Structs.h:582</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html_a649dde685b51dbbf27694f42c2927209"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a649dde685b51dbbf27694f42c2927209">TCAN4x5x_MCAN_TX_Header::BRS</a></div><div class="ttdeci">uint8_t BRS</div><div class="ttdoc">Bit rate switch used flag. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00585">TCAN4x5x_Data_Structs.h:585</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r_html_a2d00eae46bac2262e501307a7dac482d"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___t_x___h_e_a_d_e_r.html#a2d00eae46bac2262e501307a7dac482d">TCAN4x5x_MCAN_TX_Header::MM</a></div><div class="ttdeci">uint8_t MM</div><div class="ttdoc">Message Marker, used if EFC is set to 1. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00597">TCAN4x5x_Data_Structs.h:597</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r_html_ab5b53140c18f9f432b5e5e4cb739fddc"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___f_i_l_t_e_r.html#ab5b53140c18f9f432b5e5e4cb739fddc">TCAN4x5x_MCAN_XID_Filter::EFEC</a></div><div class="ttdeci">TCAN4x5x_XID_EFEC_Values EFEC</div><div class="ttdoc">SFT Standard Filter Type. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00739">TCAN4x5x_Data_Structs.h:739</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config_html_a572668da5c49b0e5ee215903f1419ca0"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html#a572668da5c49b0e5ee215903f1419ca0">TCAN4x5x_MCAN_CCCR_Config::DAR</a></div><div class="ttdeci">uint8_t DAR</div><div class="ttdoc">DAR: Disable automatic retransmission. If a transmission errors, gets a NACK, or loses arbitration...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00270">TCAN4x5x_Data_Structs.h:270</a></div></div>
<div class="ttc" id="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple_html"><div class="ttname"><a href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html">TCAN4x5x_MCAN_Nominal_Timing_Simple</a></div><div class="ttdoc">Used to setup the nominal timing parameters of the MCAN module This is a simplified struct...</div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4x5x___data___structs_8h_source.html#l00110">TCAN4x5x_Data_Structs.h:110</a></div></div>
<div class="ttc" id="_t_c_a_n4550_8c_html_a7f7bf51fc300286fbd783e3ed074b2ca"><div class="ttname"><a href="_t_c_a_n4550_8c.html#a7f7bf51fc300286fbd783e3ed074b2ca">TCAN4x5x_MCAN_ConfigureCCCRRegister</a></div><div class="ttdeci">bool TCAN4x5x_MCAN_ConfigureCCCRRegister(TCAN4x5x_MCAN_CCCR_Config *cccrConfig)</div><div class="ttdoc">Configure the MCAN CCCR Register. </div><div class="ttdef"><b>Definition:</b> <a href="_t_c_a_n4550_8c_source.html#l00133">TCAN4550.c:133</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="main_8c.html">main.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
