{
  "design": {
    "design_info": {
      "boundary_crc": "0xD949AD60F16E0DBD",
      "device": "xc7a50tcpg236-1",
      "gen_directory": "../../../../CAN.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "can_node_top_0": ""
    },
    "ports": {
      "bus_line_0": {
        "direction": "IO"
      },
      "cfg_mode_0": {
        "direction": "I"
      },
      "clock_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clock_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "frame_rx_out_0": {
        "direction": "O",
        "left": "107",
        "right": "0"
      },
      "frame_tx_in_0": {
        "direction": "I",
        "left": "82",
        "right": "0"
      },
      "phase_seg1_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "phase_seg2_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "pop_fifo_rx_0": {
        "direction": "I"
      },
      "prop_seg_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "push_fifo_tx_0": {
        "direction": "I"
      },
      "ram_addrID_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "ram_dinID_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "ram_rdy_0": {
        "direction": "O"
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "we_memID_0": {
        "direction": "I"
      }
    },
    "components": {
      "can_node_top_0": {
        "vlnv": "xilinx.com:user:can_node_top:1.0",
        "ip_revision": "2",
        "xci_name": "design_1_can_node_top_0_0",
        "xci_path": "ip\\design_1_can_node_top_0_0\\design_1_can_node_top_0_0.xci",
        "inst_hier_path": "can_node_top_0",
        "has_run_ip_tcl": "true"
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "bus_line_0",
          "can_node_top_0/bus_line"
        ]
      },
      "can_node_top_0_frame_rx_out": {
        "ports": [
          "can_node_top_0/frame_rx_out",
          "frame_rx_out_0"
        ]
      },
      "can_node_top_0_ram_rdy": {
        "ports": [
          "can_node_top_0/ram_rdy",
          "ram_rdy_0"
        ]
      },
      "cfg_mode_0_1": {
        "ports": [
          "cfg_mode_0",
          "can_node_top_0/cfg_mode"
        ]
      },
      "clock_0_1": {
        "ports": [
          "clock_0",
          "can_node_top_0/clock"
        ]
      },
      "frame_tx_in_0_1": {
        "ports": [
          "frame_tx_in_0",
          "can_node_top_0/frame_tx_in"
        ]
      },
      "phase_seg1_0_1": {
        "ports": [
          "phase_seg1_0",
          "can_node_top_0/phase_seg1"
        ]
      },
      "phase_seg2_0_1": {
        "ports": [
          "phase_seg2_0",
          "can_node_top_0/phase_seg2"
        ]
      },
      "pop_fifo_rx_0_1": {
        "ports": [
          "pop_fifo_rx_0",
          "can_node_top_0/pop_fifo_rx"
        ]
      },
      "prop_seg_0_1": {
        "ports": [
          "prop_seg_0",
          "can_node_top_0/prop_seg"
        ]
      },
      "push_fifo_tx_0_1": {
        "ports": [
          "push_fifo_tx_0",
          "can_node_top_0/push_fifo_tx"
        ]
      },
      "ram_addrID_0_1": {
        "ports": [
          "ram_addrID_0",
          "can_node_top_0/ram_addrID"
        ]
      },
      "ram_dinID_0_1": {
        "ports": [
          "ram_dinID_0",
          "can_node_top_0/ram_dinID"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "can_node_top_0/reset"
        ]
      },
      "we_memID_0_1": {
        "ports": [
          "we_memID_0",
          "can_node_top_0/we_memID"
        ]
      }
    }
  }
}