# System Verilog implementation of computer arithmetic
## Content
* **adder_subtractor**: Carry-Look-Ahead adders (4-bit, 24-bit, 48-bit, 53-bit, 106-bit)
* **divider**: Radix-2 and Radix-4 SRT (Sweeney, Robertson, and Tocher) dividers based on Hennessy&Patterson, Computer Architecture: a quantitative approach, 6th edition, appendix-J: pages 54-57
* **intSqrt**: generic binary integer square root unit
* **multiplier**: combinational and pipelined Radix-4 modified-Booth/Wallace-Tree multipliers (16-bit, 24-bit, 32-bit, 53-bit, 64-bit) 
