Fitter report for pcie_core_example_chaining_top
Sun Nov 17 18:49:42 2013
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. GXB Receiver Summary
 21. GXB Receiver Channel
 22. GXB Transmitter Summary
 23. GXB Transmitter Channel
 24. Output Pin Default Load For Reported TCO
 25. PCI Express Hard-IP Blocks
 26. Fitter Resource Utilization by Entity
 27. Delay Chain Summary
 28. Pad To Core Delay Chain Fanout
 29. Control Signals
 30. Global & Other Fast Signals
 31. Non-Global High Fan-Out Signals
 32. Fitter RAM Summary
 33. Interconnect Usage Summary
 34. LAB Logic Elements
 35. LAB-wide Signals
 36. LAB Signals Sourced
 37. LAB Signals Sourced Out
 38. LAB Distinct Inputs
 39. I/O Rules Summary
 40. I/O Rules Details
 41. I/O Rules Matrix
 42. Fitter Device Options
 43. Operating Settings and Conditions
 44. Estimated Delay Added for Hold Timing Summary
 45. Estimated Delay Added for Hold Timing Details
 46. Fitter Messages
 47. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Sun Nov 17 18:49:42 2013          ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; pcie_core_example_chaining_top                 ;
; Top-level Entity Name              ; pcie_core_example_chaining_top                 ;
; Family                             ; Cyclone IV GX                                  ;
; Device                             ; EP4CGX22CF19C6                                 ;
; Timing Models                      ; Preliminary                                    ;
; Total logic elements               ; 5,486 / 21,280 ( 26 % )                        ;
;     Total combinational functions  ; 4,464 / 21,280 ( 21 % )                        ;
;     Dedicated logic registers      ; 3,951 / 21,280 ( 19 % )                        ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 25 / 167 ( 15 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 282,660 / 774,144 ( 37 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                                 ;
; Total GXB Receiver Channel PCS     ; 1 / 4 ( 25 % )                                 ;
; Total GXB Receiver Channel PMA     ; 1 / 4 ( 25 % )                                 ;
; Total GXB Transmitter Channel PCS  ; 1 / 4 ( 25 % )                                 ;
; Total GXB Transmitter Channel PMA  ; 1 / 4 ( 25 % )                                 ;
; Total PLLs                         ; 2 / 4 ( 50 % )                                 ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CGX22CF19C6                        ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                                       ; Off                                   ; Off                                   ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.37        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  20.0%      ;
;     3-4 processors         ;  17.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; I/O Assignment Warnings                                      ;
+------------------------------+-------------------------------+
; Pin Name                     ; Reason                        ;
+------------------------------+-------------------------------+
; usr_sw[1]                    ; Incomplete set of assignments ;
; usr_sw[2]                    ; Incomplete set of assignments ;
; usr_sw[3]                    ; Incomplete set of assignments ;
; usr_sw[4]                    ; Incomplete set of assignments ;
; usr_sw[5]                    ; Incomplete set of assignments ;
; usr_sw[6]                    ; Incomplete set of assignments ;
; usr_sw[7]                    ; Incomplete set of assignments ;
; L0_led                       ; Incomplete set of assignments ;
; alive_led                    ; Incomplete set of assignments ;
; comp_led                     ; Incomplete set of assignments ;
; lane_active_led[0]           ; Incomplete set of assignments ;
; lane_active_led[1]           ; Incomplete set of assignments ;
; lane_active_led[2]           ; Incomplete set of assignments ;
; lane_active_led[3]           ; Incomplete set of assignments ;
; pcie_rstn                    ; Incomplete set of assignments ;
; usr_sw[0]                    ; Incomplete set of assignments ;
; free_100MHz                  ; Incomplete set of assignments ;
; local_rstn_ext               ; Incomplete set of assignments ;
; req_compliance_push_button_n ; Incomplete set of assignments ;
+------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                 ;
+-------------+--------------------------------+--------------+----------------------+---------------+----------------+
; Name        ; Ignored Entity                 ; Ignored From ; Ignored To           ; Ignored Value ; Ignored Source ;
+-------------+--------------------------------+--------------+----------------------+---------------+----------------+
; Virtual Pin ; pcie_core_example_chaining_top ;              ; app_clk              ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; app_int_ack          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; app_int_sts          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; app_msi_ack          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; app_msi_num          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; app_msi_req          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; app_msi_tc           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; busy_altgxb_reconfig ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; cal_blk_clk          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; clk250_out           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; clk500_out           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; core_clk_out         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; cpl_err              ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; cpl_pending          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; crst                 ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; derr_cor_ext_rcv0    ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; derr_cor_ext_rpl     ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; derr_rpl             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; dlup_exit            ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; fixedclk_serdes      ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; gxb_powerdown        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; hotrst_exit          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; hpg_ctrler           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; ko_cpl_spc_vc0       ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; l2_exit              ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; lane_act             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; lmi_ack              ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; lmi_addr             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; lmi_din              ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; lmi_dout             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; lmi_rden             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; lmi_wren             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; ltssm                ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; pclk_in              ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; pex_msi_num          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; phystatus_ext        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; pld_clk              ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; pll_powerdown        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; pm_auxpwr            ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; pm_data              ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; pm_event             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; pme_to_cr            ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; pme_to_sr            ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; powerdown_ext        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; r2c_err0             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rate_ext             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rc_pll_locked        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rc_rx_digitalreset   ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; reconfig_clk         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; reconfig_fromgxb     ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; reconfig_togxb       ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; reset_status         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_fifo_empty0       ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_fifo_full0        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_st_bardec0        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_st_be0            ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_st_data0          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_st_eop0           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_st_err0           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_st_mask0          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_st_ready0         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_st_sop0           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rx_st_valid0         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rxdata0_ext          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rxdatak0_ext         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rxelecidle0_ext      ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rxpolarity0_ext      ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rxstatus0_ext        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; rxvalid0_ext         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; srst                 ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; suc_spd_neg          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; test_in              ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tl_cfg_add           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tl_cfg_ctl           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tl_cfg_ctl_wr        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tl_cfg_sts           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tl_cfg_sts_wr        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_cred0             ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_fifo_empty0       ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_fifo_full0        ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_fifo_rdptr0       ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_fifo_wrptr0       ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_st_data0          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_st_eop0           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_st_err0           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_st_ready0         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_st_sop0           ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; tx_st_valid0         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; txcompl0_ext         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; txdata0_ext          ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; txdatak0_ext         ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; txdetectrx_ext       ; ON            ; QSF Assignment ;
; Virtual Pin ; pcie_core_example_chaining_top ;              ; txelecidle0_ext      ; ON            ; QSF Assignment ;
+-------------+--------------------------------+--------------+----------------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 9097 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 9097 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 9075    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 22      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/pcie_core_example_chaining_top.pin.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 5,486 / 21,280 ( 26 % )                                                                                                                                                         ;
;     -- Combinational with no register       ; 1535                                                                                                                                                                            ;
;     -- Register only                        ; 1022                                                                                                                                                                            ;
;     -- Combinational with a register        ; 2929                                                                                                                                                                            ;
;                                             ;                                                                                                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                 ;
;     -- 4 input functions                    ; 1645                                                                                                                                                                            ;
;     -- 3 input functions                    ; 1245                                                                                                                                                                            ;
;     -- <=2 input functions                  ; 1574                                                                                                                                                                            ;
;     -- Register only                        ; 1022                                                                                                                                                                            ;
;                                             ;                                                                                                                                                                                 ;
; Logic elements by mode                      ;                                                                                                                                                                                 ;
;     -- normal mode                          ; 3334                                                                                                                                                                            ;
;     -- arithmetic mode                      ; 1130                                                                                                                                                                            ;
;                                             ;                                                                                                                                                                                 ;
; Total registers*                            ; 3,951 / 22,031 ( 18 % )                                                                                                                                                         ;
;     -- Dedicated logic registers            ; 3,951 / 21,280 ( 19 % )                                                                                                                                                         ;
;     -- I/O registers                        ; 0 / 751 ( 0 % )                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                                 ;
; Total LABs:  partially or completely used   ; 431 / 1,330 ( 32 % )                                                                                                                                                            ;
; User inserted logic elements                ; 0                                                                                                                                                                               ;
; Virtual pins                                ; 0                                                                                                                                                                               ;
; I/O pins                                    ; 25 / 167 ( 15 % )                                                                                                                                                               ;
;     -- Clock pins                           ; 3 / 6 ( 50 % )                                                                                                                                                                  ;
;     -- Dedicated input pins                 ; 2 / 16 ( 13 % )                                                                                                                                                                 ;
; Global signals                              ; 8                                                                                                                                                                               ;
; M9Ks                                        ; 54 / 84 ( 64 % )                                                                                                                                                                ;
; Total block memory bits                     ; 282,660 / 774,144 ( 37 % )                                                                                                                                                      ;
; Total block memory implementation bits      ; 497,664 / 774,144 ( 64 % )                                                                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )                                                                                                                                                                  ;
; PLLs                                        ; 2 / 4 ( 50 % )                                                                                                                                                                  ;
; Global clocks                               ; 8 / 20 ( 40 % )                                                                                                                                                                 ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                                                                                                   ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                                                                                   ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                                                                                   ;
; GXB Receiver channel PCSs                   ; 1 / 4 ( 25 % )                                                                                                                                                                  ;
; GXB Receiver channel PMAs                   ; 1 / 4 ( 25 % )                                                                                                                                                                  ;
; GXB Transmitter channel PCSs                ; 1 / 4 ( 25 % )                                                                                                                                                                  ;
; GXB Transmitter channel PMAs                ; 1 / 4 ( 25 % )                                                                                                                                                                  ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )                                                                                                                                                                   ;
; Average interconnect usage (total/H/V)      ; 8% / 9% / 8%                                                                                                                                                                    ;
; Peak interconnect usage (total/H/V)         ; 32% / 36% / 27%                                                                                                                                                                 ;
; Maximum fan-out node                        ; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl         ;
; Maximum fan-out                             ; 3800                                                                                                                                                                            ;
; Highest non-global fan-out signal           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|init ;
; Highest non-global fan-out                  ; 327                                                                                                                                                                             ;
; Total fan-out                               ; 27781                                                                                                                                                                           ;
; Average fan-out                             ; 2.97                                                                                                                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 5486 / 21280 ( 25 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register       ; 1535                  ; 0                              ;
;     -- Register only                        ; 1022                  ; 0                              ;
;     -- Combinational with a register        ; 2929                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1645                  ; 0                              ;
;     -- 3 input functions                    ; 1245                  ; 0                              ;
;     -- <=2 input functions                  ; 1574                  ; 0                              ;
;     -- Register only                        ; 1022                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3334                  ; 0                              ;
;     -- arithmetic mode                      ; 1130                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 3951                  ; 0                              ;
;     -- Dedicated logic registers            ; 3951 / 21280 ( 18 % ) ; 0 / 21280 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 431 / 1330 ( 32 % )   ; 0 / 1330 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 25                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )                 ;
; Total memory bits                           ; 282660                ; 0                              ;
; Total RAM block bits                        ; 497664                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 54 / 84 ( 64 % )      ; 0 / 84 ( 0 % )                 ;
; Clock control block                         ; 5 / 24 ( 20 % )       ; 3 / 24 ( 12 % )                ;
; GXB Central control unit                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; Calibration block                           ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; GXB Receiver channel PCS                    ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; GXB Receiver channel PMA                    ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; GXB Transmitter channel PCS                 ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; GXB Transmitter channel PMA                 ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; PCI Express hard IP                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 4210                  ; 109                            ;
;     -- Registered Input Connections         ; 4058                  ; 0                              ;
;     -- Output Connections                   ; 109                   ; 4210                           ;
;     -- Registered Output Connections        ; 93                    ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 28038                 ; 6751                           ;
;     -- Registered Connections               ; 16438                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 4319                           ;
;     -- hard_block:auto_generated_inst       ; 4319                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 14                    ; 109                            ;
;     -- Output Ports                         ; 8                     ; 264                            ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 8                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 132                            ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+
; Name                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination  ; Termination Control Block ; Location assigned by ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+
; free_100MHz                  ; A12   ; 7        ; 27           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; local_rstn_ext               ; N6    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; pcie_rstn                    ; B12   ; 7        ; 27           ; 41           ; 7            ; 11                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; refclk                       ; M9    ; 3A       ; 27           ; 0            ; 21           ; 25                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; HCSL         ; Off          ; --                        ; Fitter               ;
; refclk(n)                    ; M10   ; 3A       ; 27           ; 0            ; 14           ; 0                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; HCSL         ; Off          ; --                        ; Fitter               ;
; req_compliance_push_button_n ; B10   ; 8        ; 21           ; 41           ; 7            ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; rx_in0                       ; T2    ; QL0      ; 0            ; 8            ; 18           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ;
; rx_in0(n)                    ; T1    ; QL0      ; 0            ; 8            ; 20           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ;
; usr_sw[0]                    ; A7    ; 8        ; 12           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; usr_sw[1]                    ; H18   ; 6        ; 52           ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; usr_sw[2]                    ; J18   ; 6        ; 52           ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; usr_sw[3]                    ; D15   ; 7        ; 46           ; 41           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; usr_sw[4]                    ; D8    ; 8        ; 14           ; 41           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; usr_sw[5]                    ; D11   ; 7        ; 31           ; 41           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; usr_sw[6]                    ; V14   ; 4        ; 34           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
; usr_sw[7]                    ; T11   ; 4        ; 31           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; Fitter               ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; L0_led             ; U10   ; 3        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; alive_led          ; P10   ; 3        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; comp_led           ; T10   ; 3        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lane_active_led[0] ; A8    ; 8        ; 16           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lane_active_led[1] ; V10   ; 3        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lane_active_led[2] ; R10   ; 3        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lane_active_led[3] ; A9    ; 8        ; 16           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; tx_out0            ; P2    ; QL0      ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; tx_out0(n)         ; P1    ; QL0      ; 0            ; 8            ; 16           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                       ;
+----------+------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name         ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+------------------+--------------------------+------------------+---------------------------+
; P4       ; MSEL2            ; -                        ; -                ; Dedicated Programming Pin ;
; R5       ; MSEL1            ; -                        ; -                ; Dedicated Programming Pin ;
; T5       ; MSEL0            ; -                        ; -                ; Dedicated Programming Pin ;
; U4       ; CONF_DONE        ; -                        ; -                ; Dedicated Programming Pin ;
; V4       ; nSTATUS          ; -                        ; -                ; Dedicated Programming Pin ;
; R6       ; DIFFIO_B1n, NCEO ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; A4       ; DATA0            ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B4       ; ASDO             ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO             ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; D5       ; DCLK             ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; C4       ; nCONFIG          ; -                        ; -                ; Dedicated Programming Pin ;
; D3       ; nCE              ; -                        ; -                ; Dedicated Programming Pin ;
+----------+------------------+--------------------------+------------------+---------------------------+


+------------------------------------------------------------------------------+
; I/O Bank Usage                                                               ;
+----------+-----------------+---------------+--------------+------------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-----------------+---------------+--------------+------------------+
; QL0      ; 4 / 16 ( 25 % ) ; --            ; --           ; --               ;
; 3        ; 7 / 26 ( 27 % ) ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % ) ; --            ; --           ; 2.5V             ;
; 4        ; 2 / 28 ( 7 % )  ; 2.5V          ; --           ; --               ;
; 5        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 2 / 18 ( 11 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 4 / 28 ( 14 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 8        ; 5 / 23 ( 22 % ) ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % ) ; 2.5V          ; --           ; --               ;
+----------+-----------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 161        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 157        ; 8        ; usr_sw[0]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 153        ; 8        ; lane_active_led[0]                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 154        ; 8        ; lane_active_led[3]                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 147        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 148        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 141        ; 7        ; free_100MHz                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 137        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 133        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 134        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 129        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 121        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 122        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ; 1          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 0          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ; 166        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 162        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 158        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 149        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 150        ; 8        ; req_compliance_push_button_n                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 142        ; 7        ; pcie_rstn                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 138        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 125        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 130        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 116        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 163        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 159        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 156        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 151        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 145        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 146        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 131        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 132        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 123        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 126        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 117        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 118        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 115        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ; 3          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ; 2          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 174        ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D6       ; 164        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 160        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 155        ; 8        ; usr_sw[4]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 152        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 139        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 135        ; 7        ; usr_sw[5]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 136        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 127        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 124        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 119        ; 7        ; usr_sw[3]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 120        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 110        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D18      ; 109        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 176        ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 177        ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 175        ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 167        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 140        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 128        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 113        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E16      ; 111        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 107        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 5          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 4          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F9       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F15      ; 114        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 112        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F17      ; 102        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 108        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 105        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 104        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G17      ; 103        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 101        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 7          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 6          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ; 106        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ; 97         ; 6        ; usr_sw[1]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ; 100        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 99         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 98         ; 6        ; usr_sw[2]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 92         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 91         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 96         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K18      ; 95         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 86         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 85         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 93         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 31         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 47         ; 3A       ; refclk                                           ; input  ; HCSL         ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 48         ; 3A       ; refclk(n)                                        ; input  ; HCSL         ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ; 88         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 87         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M18      ; 94         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 22         ; 3        ; local_rstn_ext                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ; 32         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N8       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N14      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 77         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 78         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 90         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 89         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 13         ; QL0      ; tx_out0(n)                                       ; output ; 1.5-V PCML   ;         ; --         ; N               ; no       ; Off          ;
; P2       ; 12         ; QL0      ; tx_out0                                          ; output ; 1.5-V PCML   ;         ; --         ; N               ; no       ; Off          ;
; P3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P10      ; 45         ; 3        ; alive_led                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 61         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 62         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P16      ; 79         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 83         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 29         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 36         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 39         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 46         ; 3        ; lane_active_led[2]                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 53         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 59         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 60         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 73         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 80         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 82         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 84         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 15         ; QL0      ; rx_in0(n)                                        ; input  ; 1.5-V PCML   ;         ; --         ; N               ; no       ; Off          ;
; T2       ; 14         ; QL0      ; rx_in0                                           ; input  ; 1.5-V PCML   ;         ; --         ; N               ; no       ; Off          ;
; T3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 30         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 35         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 40         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 43         ; 3        ; comp_led                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 54         ; 4        ; usr_sw[7]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 55         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 63         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 64         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 71         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 72         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T18      ; 81         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 33         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 37         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 44         ; 3        ; L0_led                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ; 56         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 51         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ; 65         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 66         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 69         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 34         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 38         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 41         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 42         ; 3        ; lane_active_led[1]                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 49         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V12      ; 50         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ; 52         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 57         ; 4        ; usr_sw[6]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 58         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 67         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 68         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 70         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|pll1 ; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1                                                                                                                                 ; core|reconfig_pll|altpll_component|auto_generated|pll1                                                                                                        ;
; PLL type                      ; MPLL                                                                                                                                                                                                                         ; MPLL                                                                                                                                                          ;
; PLL mode                      ; No compensation                                                                                                                                                                                                              ; Normal                                                                                                                                                        ;
; Compensate clock              ; --                                                                                                                                                                                                                           ; clock0                                                                                                                                                        ;
; Compensated input/output pins ; --                                                                                                                                                                                                                           ; --                                                                                                                                                            ;
; Switchover type               ; --                                                                                                                                                                                                                           ; --                                                                                                                                                            ;
; Input frequency 0             ; 100.0 MHz                                                                                                                                                                                                                    ; 100.0 MHz                                                                                                                                                     ;
; Input frequency 1             ; --                                                                                                                                                                                                                           ; --                                                                                                                                                            ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                                                                                                                     ; 100.0 MHz                                                                                                                                                     ;
; Nominal VCO frequency         ; 1250.0 MHz                                                                                                                                                                                                                   ; 500.0 MHz                                                                                                                                                     ;
; VCO post scale                ; --                                                                                                                                                                                                                           ; 2                                                                                                                                                             ;
; VCO frequency control         ; Auto                                                                                                                                                                                                                         ; Auto                                                                                                                                                          ;
; VCO phase shift step          ; 100 ps                                                                                                                                                                                                                       ; 250 ps                                                                                                                                                        ;
; VCO multiply                  ; --                                                                                                                                                                                                                           ; --                                                                                                                                                            ;
; VCO divide                    ; --                                                                                                                                                                                                                           ; --                                                                                                                                                            ;
; DPA multiply                  ; 25                                                                                                                                                                                                                           ; --                                                                                                                                                            ;
; DPA divide                    ; 2                                                                                                                                                                                                                            ; --                                                                                                                                                            ;
; DPA divider counter value     ; 1                                                                                                                                                                                                                            ; 1                                                                                                                                                             ;
; Freq min lock                 ; 48.02 MHz                                                                                                                                                                                                                    ; 60.01 MHz                                                                                                                                                     ;
; Freq max lock                 ; 104.04 MHz                                                                                                                                                                                                                   ; 130.04 MHz                                                                                                                                                    ;
; M VCO Tap                     ; 0                                                                                                                                                                                                                            ; 0                                                                                                                                                             ;
; M Initial                     ; 1                                                                                                                                                                                                                            ; 1                                                                                                                                                             ;
; M value                       ; 25                                                                                                                                                                                                                           ; 5                                                                                                                                                             ;
; N value                       ; 2                                                                                                                                                                                                                            ; 1                                                                                                                                                             ;
; Charge pump current           ; setting 1                                                                                                                                                                                                                    ; setting 1                                                                                                                                                     ;
; Loop filter resistance        ; setting 27                                                                                                                                                                                                                   ; setting 28                                                                                                                                                    ;
; Loop filter capacitance       ; setting 0                                                                                                                                                                                                                    ; setting 0                                                                                                                                                     ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                                                                                                                           ; 1.19 MHz to 1.7 MHz                                                                                                                                           ;
; Bandwidth type                ; Medium                                                                                                                                                                                                                       ; Medium                                                                                                                                                        ;
; Real time reconfigurable      ; Off                                                                                                                                                                                                                          ; Off                                                                                                                                                           ;
; Scan chain MIF file           ; --                                                                                                                                                                                                                           ; --                                                                                                                                                            ;
; Preserve PLL counter order    ; Off                                                                                                                                                                                                                          ; Off                                                                                                                                                           ;
; PLL location                  ; PLL_1                                                                                                                                                                                                                        ; PLL_2                                                                                                                                                         ;
; Inclk0 signal                 ; refclk                                                                                                                                                                                                                       ; free_100MHz                                                                                                                                                   ;
; Inclk1 signal                 ; --                                                                                                                                                                                                                           ; --                                                                                                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                                                                                                                ; Dedicated Pin                                                                                                                                                 ;
; Inclk1 signal type            ; --                                                                                                                                                                                                                           ; --                                                                                                                                                            ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------+
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|clk[0] ; clock0       ; 25   ; 2   ; 1250.0 MHz       ; 0 (0 ps)    ; 45.00 (100 ps)   ; 50/50      ; C1      ; Bypass        ; --         ; --            ; 1       ; 0       ; core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[0] ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|clk[1] ; clock1       ; 5    ; 2   ; 250.0 MHz        ; 0 (0 ps)    ; 9.00 (100 ps)    ; 50/50      ; C3      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[1] ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|clk[2] ; clock2       ; 5    ; 2   ; 250.0 MHz        ; 0 (0 ps)    ; 9.00 (100 ps)    ; 20/80      ; C2      ; 5             ; 1/4 Even   ; --            ; 1       ; 0       ; core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[2] ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0]                                                      ; clock0       ; 1    ; 2   ; 50.0 MHz         ; 0 (0 ps)    ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[1]                                                      ; clock1       ; 5    ; 4   ; 125.0 MHz        ; 0 (0 ps)    ; 11.25 (250 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; GXB Receiver Summary                                                                 ;
+--------------+----------------+---------------------+--------------------------------+
; Name         ; Base Data Rate ; Effective Data Rate ; Receiver Channel Location      ;
+--------------+----------------+---------------------+--------------------------------+
; rx_in0~input ; 2500.0 Mbps    ; 2500.0 Mbps         ; RXPMA_X0_Y8_N6, RXPCS_X0_Y8_N8 ;
+--------------+----------------+---------------------+--------------------------------+


+------------------------------------------------------------------+
; GXB Receiver Channel                                             ;
+---------------------------------+--------------------------------+
; Name                            ; rx_in0~input                   ;
+---------------------------------+--------------------------------+
; Protocol                        ; pcie                           ;
; Channel Number                  ; 0                              ;
; Logical Channel Number          ; 0                              ;
; Channel Width                   ; 8                              ;
; Base Data Rate                  ; 2500.0 Mbps                    ;
; Effective Data Rate             ; 2500.0 Mbps                    ;
; Run Length                      ; 40                             ;
; Rate Matcher                    ; Enabled                        ;
; Word Aligner Mode               ; Sync State Machine             ;
; Word Alignment Pattern          ; 0101111100                     ;
; Bad Pattern Count for Sync Loss ; 17                             ;
; Patterns to Reduce Error Count  ; 16                             ;
; Number of Patterns Until Sync   ; 4                              ;
; PPM Selection                   ; 8                              ;
; Low Latency PCS Mode Enable     ; Off                            ;
; 8B10B Mode                      ; normal                         ;
; Byte Deserializer               ; Off                            ;
; Deserialization Factor          ; 10                             ;
; Byte Ordering Mode              ; none                           ;
; Receiver Channel Location       ; RXPMA_X0_Y8_N6, RXPCS_X0_Y8_N8 ;
; CMU Location                    ; CMU_X0_Y20_N6                  ;
; PCIE HIP Enable                 ; On                             ;
; Channel Bonding                 ; none                           ;
; Equalizer DC Gain               ; 3                              ;
; Core Clock Frequency            ; 250.0 MHz                      ;
; Core Clock Source               ;                                ;
; VCM                             ; 0.82V                          ;
+---------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; GXB Transmitter Summary                                                                ;
+----------------+----------------+---------------------+--------------------------------+
; Name           ; Base Data Rate ; Effective Data Rate ; Transmitter Channel Location   ;
+----------------+----------------+---------------------+--------------------------------+
; tx_out0~output ; 2500.0 Mbps    ; 2500.0 Mbps         ; TXPMA_X0_Y8_N7, TXPCS_X0_Y8_N9 ;
+----------------+----------------+---------------------+--------------------------------+


+---------------------------------------------------------------+
; GXB Transmitter Channel                                       ;
+------------------------------+--------------------------------+
; Name                         ; tx_out0~output                 ;
+------------------------------+--------------------------------+
; Channel Number               ; 0                              ;
; Logical Channel Number       ; 0                              ;
; Channel Width                ; 8                              ;
; Base Data Rate               ; 2500.0 Mbps                    ;
; Effective Data Rate          ; 2500.0 Mbps                    ;
; Transmit Protocol            ; pcie                           ;
; Voltage Output Differential  ; 4                              ;
; 8B10B Mode                   ; normal                         ;
; Byte Serializer              ; Off                            ;
; Serialization Factor         ; 10                             ;
; Transmitter Channel Location ; TXPMA_X0_Y8_N7, TXPCS_X0_Y8_N9 ;
; CMU Location                 ; CMU_X0_Y20_N6                  ;
; PCIE HIP Enable              ; On                             ;
; Channel Bonding              ; none                           ;
; Polarity Inversion           ; Off                            ;
; Bit Reversal                 ; Off                            ;
; Preemphasis First Post Tap   ; 1                              ;
; Core Clock Frequency         ; 250.0 MHz                      ;
; Core Clock Source            ;                                ;
; VCM                          ; 0.65V                          ;
+------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; HCSL                             ; 0 pF  ; Not Available                      ;
; 3.3-V PCML                       ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 2.5-V PCML                       ; 0 pF  ; Not Available                      ;
; 1.5-V PCML                       ; 0 pF  ; Not Available                      ;
; 1.2-V PCML                       ; 0 pF  ; Not Available                      ;
; 1.4-V PCML                       ; 0 pF  ; Not Available                      ;
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCI Express Hard-IP Blocks                                                                                                                                                                                        ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Location                 ; PCIEHIP_X0_Y8_N5                                                                                                                                                                       ;
; Protocol Spec            ; 2.0                                                                                                                                                                                    ;
; Datarate Spec            ; 2.5 Gbps                                                                                                                                                                               ;
; Link Width               ; 1                                                                                                                                                                                      ;
; Max Payload Size (bytes) ; 256                                                                                                                                                                                    ;
; Virtual Channels         ; 1                                                                                                                                                                                      ;
; BAR Registers            ;                                                                                                                                                                                        ;
;  BAR0 Type               ; 32-bit Non-Prefetchable                                                                                                                                                                ;
;  BAR0 Size               ; 28 bits                                                                                                                                                                                ;
;  BAR1 Type               ; 32-bit Non-Prefetchable                                                                                                                                                                ;
;  BAR1 Size               ; 0 bits                                                                                                                                                                                 ;
;  BAR2 Type               ; 32-bit Non-Prefetchable                                                                                                                                                                ;
;  BAR2 Size               ; 0 bits                                                                                                                                                                                 ;
;  BAR3 Type               ; 32-bit Non-Prefetchable                                                                                                                                                                ;
;  BAR3 Size               ; 0 bits                                                                                                                                                                                 ;
;  BAR4 Type               ; 32-bit Non-Prefetchable                                                                                                                                                                ;
;  BAR4 Size               ; 0 bits                                                                                                                                                                                 ;
;  BAR5 Type               ; 32-bit Non-Prefetchable                                                                                                                                                                ;
;  BAR5 Size               ; 0 bits                                                                                                                                                                                 ;
; BAR I/O                  ; 32BIT                                                                                                                                                                                  ;
; BAR Prefetch             ; 32                                                                                                                                                                                     ;
; Device ID                ; 0xe001                                                                                                                                                                                 ;
; Subsystem ID             ; 0xe001                                                                                                                                                                                 ;
; Revision ID              ; 0x1                                                                                                                                                                                    ;
; Vendor ID                ; 0x1172                                                                                                                                                                                 ;
; Subsystem Vendor ID      ; 0x1172                                                                                                                                                                                 ;
; Class Code               ; 0xff0000                                                                                                                                                                               ;
; Link Port Number         ; 0x1                                                                                                                                                                                    ;
; Tags Supported           ; 32                                                                                                                                                                                     ;
; Completion Timeout       ; NONE                                                                                                                                                                                   ;
; MSI Messages             ; 1                                                                                                                                                                                      ;
; MSI-X                    ; No                                                                                                                                                                                     ;
;  MSI-X Table Size        ; 0x0                                                                                                                                                                                    ;
;  MSI-X Offset            ; 0x0                                                                                                                                                                                    ;
;  MSI-X BAR               ; 0                                                                                                                                                                                      ;
;  MSI-X PBA Offset        ; 0x0                                                                                                                                                                                    ;
;  MSI-X PBA BAR           ; 0                                                                                                                                                                                      ;
; Advanced Error Reporting ; No                                                                                                                                                                                     ;
; ECRC Check               ; No                                                                                                                                                                                     ;
; ECRC Generation          ; No                                                                                                                                                                                     ;
; ECRC Forwarding          ; No                                                                                                                                                                                     ;
; RX/Retry Buffer ECC      ; Yes                                                                                                                                                                                    ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pcie_core_example_chaining_top                                                                                   ; 5486 (35)   ; 3951 (34)                 ; 0 (0)         ; 282660      ; 54   ; 0            ; 0       ; 0         ; 0         ; 25   ; 0            ; 1535 (1)     ; 1022 (2)          ; 2929 (32)        ; |pcie_core_example_chaining_top                                                                                                                                                                                                                                                                                                                            ;              ;
;    |altpcierd_compliance_test:pcie_compliance_test_enable|                                                        ; 32 (32)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 22 (22)          ; |pcie_core_example_chaining_top|altpcierd_compliance_test:pcie_compliance_test_enable                                                                                                                                                                                                                                                                      ;              ;
;    |pcie_core_example_chaining_pipen1b:core|                                                                      ; 5419 (0)    ; 3893 (0)                  ; 0 (0)         ; 282660      ; 54   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1526 (0)     ; 1018 (0)          ; 2875 (0)         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core                                                                                                                                                                                                                                                                                    ;              ;
;       |altpcierd_cplerr_lmi:lmi_blk|                                                                              ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 12 (12)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk                                                                                                                                                                                                                                                       ;              ;
;       |altpcierd_example_app_chaining:app|                                                                        ; 4942 (184)  ; 3572 (175)                ; 0 (0)         ; 282660      ; 54   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1369 (9)     ; 964 (162)         ; 2609 (10)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app                                                                                                                                                                                                                                                 ;              ;
;          |altpcierd_cdma_app_icm:chaining_dma_arb|                                                                ; 3806 (393)  ; 2744 (324)                ; 0 (0)         ; 275012      ; 48   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1044 (52)    ; 600 (164)         ; 2162 (199)       ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb                                                                                                                                                                                                         ;              ;
;             |altpcierd_dma_dt:dma_read|                                                                           ; 1585 (1)    ; 1059 (0)                  ; 0 (0)         ; 5696        ; 9    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 526 (1)      ; 147 (0)           ; 912 (0)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read                                                                                                                                                                               ;              ;
;                |altpcierd_dma_descriptor:descriptor|                                                              ; 364 (317)   ; 188 (160)                 ; 0 (0)         ; 3200        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 175 (156)    ; 7 (7)             ; 182 (154)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor                                                                                                                                           ;              ;
;                   |scfifo:dt_scfifo|                                                                              ; 47 (0)      ; 28 (0)                    ; 0 (0)         ; 3200        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 28 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                                                                                                          ;              ;
;                      |scfifo_2ma1:auto_generated|                                                                 ; 47 (0)      ; 28 (0)                    ; 0 (0)         ; 3200        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 28 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated                                                                                               ;              ;
;                         |a_dpfifo_dj31:dpfifo|                                                                    ; 47 (27)     ; 28 (11)                   ; 0 (0)         ; 3200        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (16)      ; 0 (0)             ; 28 (11)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo                                                                          ;              ;
;                            |altsyncram_93e1:FIFOram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3200        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram                                                  ;              ;
;                            |cntr_5e7:usedw_counter|                                                               ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter                                                   ;              ;
;                            |cntr_odb:rd_ptr_msb|                                                                  ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_odb:rd_ptr_msb                                                      ;              ;
;                            |cntr_pdb:wr_ptr|                                                                      ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_pdb:wr_ptr                                                          ;              ;
;                |altpcierd_dma_prg_reg:dma_prg|                                                                    ; 246 (246)   ; 237 (237)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 64 (64)           ; 173 (173)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg                                                                                                                                                 ;              ;
;                |altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|                                ; 975 (857)   ; 634 (566)                 ; 0 (0)         ; 2496        ; 7    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 341 (291)    ; 76 (76)           ; 558 (490)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester                                                                                                             ;              ;
;                   |altsyncram:tag_dpram|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 736         ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram                                                                                        ;              ;
;                      |altsyncram_44p3:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 736         ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated                                                         ;              ;
;                   |scfifo:rx_data_fifo|                                                                           ; 36 (0)      ; 20 (0)                    ; 0 (0)         ; 1440        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 20 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo                                                                                         ;              ;
;                      |scfifo_ola1:auto_generated|                                                                 ; 36 (0)      ; 20 (0)                    ; 0 (0)         ; 1440        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 20 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated                                                              ;              ;
;                         |a_dpfifo_3j31:dpfifo|                                                                    ; 36 (22)     ; 20 (9)                    ; 0 (0)         ; 1440        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (13)      ; 0 (0)             ; 20 (9)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo                                         ;              ;
;                            |altsyncram_m2e1:FIFOram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1440        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram                 ;              ;
;                            |cntr_3e7:usedw_counter|                                                               ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_3e7:usedw_counter                  ;              ;
;                            |cntr_mdb:rd_ptr_msb|                                                                  ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_mdb:rd_ptr_msb                     ;              ;
;                            |cntr_ndb:wr_ptr|                                                                      ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_ndb:wr_ptr                         ;              ;
;                   |scfifo:tag_scfifo_first_descriptor|                                                            ; 41 (0)      ; 24 (0)                    ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 24 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor                                                                          ;              ;
;                      |scfifo_p1a1:auto_generated|                                                                 ; 41 (0)      ; 24 (0)                    ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 24 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated                                               ;              ;
;                         |a_dpfifo_4v21:dpfifo|                                                                    ; 41 (24)     ; 24 (10)                   ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (14)      ; 0 (0)             ; 24 (10)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo                          ;              ;
;                            |altsyncram_bvd1:FIFOram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_bvd1:FIFOram  ;              ;
;                            |cntr_4e7:usedw_counter|                                                               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_4e7:usedw_counter   ;              ;
;                            |cntr_ndb:rd_ptr_msb|                                                                  ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_ndb:rd_ptr_msb      ;              ;
;                            |cntr_odb:wr_ptr|                                                                      ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_odb:wr_ptr          ;              ;
;                   |scfifo:tag_scfifo_second_descriptor|                                                           ; 41 (0)      ; 24 (0)                    ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 24 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor                                                                         ;              ;
;                      |scfifo_1me1:auto_generated|                                                                 ; 41 (0)      ; 24 (0)                    ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 24 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated                                              ;              ;
;                         |a_dpfifo_cj71:dpfifo|                                                                    ; 41 (24)     ; 24 (10)                   ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (14)      ; 0 (0)             ; 24 (10)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo                         ;              ;
;                            |altsyncram_3rf1:FIFOram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|altsyncram_3rf1:FIFOram ;              ;
;                            |cntr_4e7:usedw_counter|                                                               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_4e7:usedw_counter  ;              ;
;                            |cntr_ndb:rd_ptr_msb|                                                                  ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_ndb:rd_ptr_msb     ;              ;
;                            |cntr_odb:wr_ptr|                                                                      ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_odb:wr_ptr         ;              ;
;             |altpcierd_dma_dt:dma_write|                                                                          ; 1186 (5)    ; 814 (0)                   ; 0 (0)         ; 6080        ; 4    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 371 (5)      ; 78 (0)            ; 737 (0)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write                                                                                                                                                                              ;              ;
;                |altpcierd_dma_descriptor:descriptor|                                                              ; 374 (327)   ; 187 (159)                 ; 0 (0)         ; 4032        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (166)    ; 7 (7)             ; 182 (154)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor                                                                                                                                          ;              ;
;                   |scfifo:dt_scfifo|                                                                              ; 47 (0)      ; 28 (0)                    ; 0 (0)         ; 4032        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 28 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                                                                                                         ;              ;
;                      |scfifo_2ma1:auto_generated|                                                                 ; 47 (0)      ; 28 (0)                    ; 0 (0)         ; 4032        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 28 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated                                                                                              ;              ;
;                         |a_dpfifo_dj31:dpfifo|                                                                    ; 47 (27)     ; 28 (11)                   ; 0 (0)         ; 4032        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (16)      ; 0 (0)             ; 28 (11)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo                                                                         ;              ;
;                            |altsyncram_93e1:FIFOram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4032        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram                                                 ;              ;
;                            |cntr_5e7:usedw_counter|                                                               ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter                                                  ;              ;
;                            |cntr_odb:rd_ptr_msb|                                                                  ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_odb:rd_ptr_msb                                                     ;              ;
;                            |cntr_pdb:wr_ptr|                                                                      ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_pdb:wr_ptr                                                         ;              ;
;                |altpcierd_dma_prg_reg:dma_prg|                                                                    ; 240 (240)   ; 237 (237)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 64 (64)           ; 173 (173)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg                                                                                                                                                ;              ;
;                |altpcierd_write_dma_requester:\xhdl23:write_requester|                                            ; 568 (528)   ; 390 (366)                 ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 178 (162)    ; 7 (7)             ; 383 (359)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester                                                                                                                        ;              ;
;                   |scfifo:write_scfifo|                                                                           ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo                                                                                                    ;              ;
;                      |scfifo_7ab1:auto_generated|                                                                 ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated                                                                         ;              ;
;                         |a_dpfifo_i741:dpfifo|                                                                    ; 40 (23)     ; 24 (10)                   ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (13)      ; 0 (0)             ; 24 (10)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo                                                    ;              ;
;                            |altsyncram_l2e1:FIFOram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|altsyncram_l2e1:FIFOram                            ;              ;
;                            |cntr_4e7:usedw_counter|                                                               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_4e7:usedw_counter                             ;              ;
;                            |cntr_ndb:rd_ptr_msb|                                                                  ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_ndb:rd_ptr_msb                                ;              ;
;                            |cntr_odb:wr_ptr|                                                                      ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_odb:wr_ptr                                    ;              ;
;             |altpcierd_rc_slave:rc_slave|                                                                         ; 611 (0)     ; 515 (0)                   ; 0 (0)         ; 1092        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 95 (0)       ; 182 (0)           ; 334 (0)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave                                                                                                                                                                             ;              ;
;                |altpcierd_reg_access:altpcierd_reg_access_1|                                                      ; 164 (164)   ; 161 (161)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 69 (69)           ; 92 (92)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1                                                                                                                                 ;              ;
;                |altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|                                           ; 447 (416)   ; 354 (330)                 ; 0 (0)         ; 1092        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (85)      ; 113 (113)         ; 242 (218)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf                                                                                                                      ;              ;
;                   |altshift_taps:reg_wr_addr_rtl_0|                                                               ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 68          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0                                                                                      ;              ;
;                      |shift_taps_9om:auto_generated|                                                              ; 4 (0)       ; 4 (1)                     ; 0 (0)         ; 68          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated                                                        ;              ;
;                         |altsyncram_m5b1:altsyncram2|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 68          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2                            ;              ;
;                         |cntr_lch:cntr3|                                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|cntr_lch:cntr3                                         ;              ;
;                         |cntr_usf:cntr1|                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|cntr_usf:cntr1                                         ;              ;
;                   |scfifo:tx_data_fifo|                                                                           ; 27 (0)      ; 20 (0)                    ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 20 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo                                                                                                  ;              ;
;                      |scfifo_cbc1:auto_generated|                                                                 ; 27 (3)      ; 20 (1)                    ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (2)        ; 0 (0)             ; 20 (1)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated                                                                       ;              ;
;                         |a_dpfifo_2741:dpfifo|                                                                    ; 24 (13)     ; 19 (8)                    ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 19 (8)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo                                                  ;              ;
;                            |altsyncram_n2e1:FIFOram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram                          ;              ;
;                            |cntr_5s7:usedw_counter|                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_5s7:usedw_counter                           ;              ;
;                            |cntr_orb:rd_ptr_msb|                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_orb:rd_ptr_msb                              ;              ;
;                            |cntr_prb:wr_ptr|                                                                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_prb:wr_ptr                                  ;              ;
;             |altpcierd_rxtx_pipe:rxtx_pipe|                                                                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 3 (3)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe                                                                                                                                                                           ;              ;
;             |altsyncram:ep_dpram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram                                                                                                                                                                                     ;              ;
;                |altsyncram_dar3:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_dar3:auto_generated                                                                                                                                                      ;              ;
;          |altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|                                            ; 386 (336)   ; 308 (279)                 ; 0 (0)         ; 5184        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 76 (56)      ; 94 (94)           ; 216 (186)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64                                                                                                                                                                                     ;              ;
;             |scfifo:rx_data_fifo_128|                                                                             ; 50 (0)      ; 29 (0)                    ; 0 (0)         ; 5184        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 30 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128                                                                                                                                                             ;              ;
;                |scfifo_7vb1:auto_generated|                                                                       ; 50 (4)      ; 29 (1)                    ; 0 (0)         ; 5184        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (3)       ; 0 (0)             ; 30 (1)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated                                                                                                                                  ;              ;
;                   |a_dpfifo_rk31:dpfifo|                                                                          ; 46 (26)     ; 28 (11)                   ; 0 (0)         ; 5184        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (14)      ; 0 (0)             ; 29 (12)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo                                                                                                             ;              ;
;                      |altsyncram_56e1:FIFOram|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5184        ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram                                                                                     ;              ;
;                      |cntr_5e7:usedw_counter|                                                                     ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_5e7:usedw_counter                                                                                      ;              ;
;                      |cntr_odb:rd_ptr_msb|                                                                        ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_odb:rd_ptr_msb                                                                                         ;              ;
;                      |cntr_pdb:wr_ptr|                                                                            ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr                                                                                             ;              ;
;          |altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|                                            ; 429 (388)   ; 178 (154)                 ; 0 (0)         ; 2144        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 133 (116)    ; 68 (68)           ; 228 (204)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64                                                                                                                                                                                     ;              ;
;             |scfifo:tx_data_fifo_128|                                                                             ; 41 (0)      ; 24 (0)                    ; 0 (0)         ; 2144        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 24 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128                                                                                                                                                             ;              ;
;                |scfifo_5na1:auto_generated|                                                                       ; 41 (0)      ; 24 (0)                    ; 0 (0)         ; 2144        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 24 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated                                                                                                                                  ;              ;
;                   |a_dpfifo_gk31:dpfifo|                                                                          ; 41 (24)     ; 24 (10)                   ; 0 (0)         ; 2144        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (14)      ; 0 (0)             ; 24 (10)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo                                                                                                             ;              ;
;                      |altsyncram_f5e1:FIFOram|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2144        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram                                                                                     ;              ;
;                      |cntr_4e7:usedw_counter|                                                                     ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter                                                                                      ;              ;
;                      |cntr_ndb:rd_ptr_msb|                                                                        ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_ndb:rd_ptr_msb                                                                                         ;              ;
;                      |cntr_odb:wr_ptr|                                                                            ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_odb:wr_ptr                                                                                             ;              ;
;          |altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|                                                    ; 274 (274)   ; 167 (167)                 ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 107 (107)    ; 40 (40)           ; 127 (127)        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i                                                                                                                                                                                             ;              ;
;             |altsyncram:\xhdl0:rx_buffer_cpl_tagram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram                                                                                                                                                      ;              ;
;                |altsyncram_reo3:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram|altsyncram_reo3:auto_generated                                                                                                                       ;              ;
;       |altpcierd_reconfig_clk_pll:reconfig_pll|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll                                                                                                                                                                                                                                            ;              ;
;          |altpll:altpll_component|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component                                                                                                                                                                                                                    ;              ;
;             |altpcierd_reconfig_clk_pll_altpll:auto_generated|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated                                                                                                                                                                   ;              ;
;       |altpcierd_tl_cfg_sample:cfgbus|                                                                            ; 35 (35)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 26 (26)           ; 5 (5)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus                                                                                                                                                                                                                                                     ;              ;
;       |pcie_core_plus:ep_plus|                                                                                    ; 427 (1)     ; 278 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 149 (1)      ; 28 (0)            ; 250 (0)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus                                                                                                                                                                                                                                                             ;              ;
;          |altpcie_reconfig_3cgx:reconfig|                                                                         ; 309 (0)     ; 197 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 112 (0)      ; 15 (0)            ; 182 (0)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig                                                                                                                                                                                                                              ;              ;
;             |altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component| ; 309 (50)    ; 197 (12)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 112 (38)     ; 15 (0)            ; 182 (12)         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component                                                                                                                          ;              ;
;                |alt_cal_c3gxb:calibration_c3gxb|                                                                  ; 133 (133)   ; 77 (77)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 78 (78)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb                                                                                          ;              ;
;                |altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|                                                        ; 127 (119)   ; 108 (102)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (17)      ; 15 (15)           ; 93 (87)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio                                                                                ;              ;
;                   |lpm_compare:pre_amble_cmpr|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr                                                     ;              ;
;                      |cmpr_87e:auto_generated|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated                             ;              ;
;                   |lpm_counter:state_mc_counter|                                                                  ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter                                                   ;              ;
;                      |cntr_29h:auto_generated|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated                           ;              ;
;          |pcie_core:epmap|                                                                                        ; 86 (0)      ; 55 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 48 (0)           ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap                                                                                                                                                                                                                                             ;              ;
;             |altpcie_rs_serdes:rs_serdes|                                                                         ; 83 (83)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 31 (31)      ; 6 (6)             ; 46 (46)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes                                                                                                                                                                                                                 ;              ;
;             |pcie_core_core:wrapper|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper                                                                                                                                                                                                                      ;              ;
;                |altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                         ;              ;
;             |pcie_core_serdes:serdes|                                                                             ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 3 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes                                                                                                                                                                                                                     ;              ;
;                |pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|                        ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 3 (3)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component                                                                                                                                           ;              ;
;                   |altpll:pll0|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0                                                                                                                               ;              ;
;                      |altpll_nn81:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated                                                                                                    ;              ;
;          |pcie_core_rs_hip:rs_hip|                                                                                ; 31 (31)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 6 (6)             ; 20 (20)          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip                                                                                                                                                                                                                                     ;              ;
+-------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                          ;
+------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; usr_sw[1]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usr_sw[2]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usr_sw[3]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usr_sw[4]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usr_sw[5]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usr_sw[6]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usr_sw[7]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; L0_led                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alive_led                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; comp_led                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lane_active_led[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lane_active_led[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lane_active_led[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lane_active_led[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx_out0                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcie_rstn                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; usr_sw[0]                    ; Input    ; --            ; (6) 2219 ps   ; --                    ; --  ; --   ;
; refclk                       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rx_in0                       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; free_100MHz                  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; local_rstn_ext               ; Input    ; (6) 2219 ps   ; --            ; --                    ; --  ; --   ;
; req_compliance_push_button_n ; Input    ; (6) 2219 ps   ; --            ; --                    ; --  ; --   ;
; tx_out0(n)                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; refclk(n)                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rx_in0(n)                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; usr_sw[1]                                                                                                                                                                                     ;                   ;         ;
; usr_sw[2]                                                                                                                                                                                     ;                   ;         ;
; usr_sw[3]                                                                                                                                                                                     ;                   ;         ;
; usr_sw[4]                                                                                                                                                                                     ;                   ;         ;
; usr_sw[5]                                                                                                                                                                                     ;                   ;         ;
; usr_sw[6]                                                                                                                                                                                     ;                   ;         ;
; usr_sw[7]                                                                                                                                                                                     ;                   ;         ;
; pcie_rstn                                                                                                                                                                                     ;                   ;         ;
; usr_sw[0]                                                                                                                                                                                     ;                   ;         ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|test_in_5_hip~0                                                                                                                  ; 1                 ; 6       ;
;      - pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip ; 1                 ; 6       ;
; refclk                                                                                                                                                                                        ;                   ;         ;
; rx_in0                                                                                                                                                                                        ;                   ;         ;
; free_100MHz                                                                                                                                                                                   ;                   ;         ;
; local_rstn_ext                                                                                                                                                                                ;                   ;         ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|npor                                                                                                                             ; 0                 ; 6       ;
; req_compliance_push_button_n                                                                                                                                                                  ;                   ;         ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[0]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[1]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[2]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[3]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[4]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[5]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[6]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[7]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[8]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[9]                                                                                                                       ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[10]                                                                                                                      ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[11]                                                                                                                      ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[12]                                                                                                                      ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[13]                                                                                                                      ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[14]                                                                                                                      ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[15]                                                                                                                      ; 0                 ; 6       ;
;      - altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[8]~18                                                                                                                    ; 0                 ; 6       ;
; refclk(n)                                                                                                                                                                                     ;                   ;         ;
; rx_in0(n)                                                                                                                                                                                     ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[8]~19                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y40_N18 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altpcierd_compliance_test:pcie_compliance_test_enable|npor                                                                                                                                                                                                                                                                    ; LCCOMB_X1_Y19_N2   ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altpcierd_compliance_test:pcie_compliance_test_enable|rstn_sync[2]                                                                                                                                                                                                                                                            ; FF_X22_Y40_N29     ; 21      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; any_rstn_rr                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y3_N3       ; 33      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; free_100MHz                                                                                                                                                                                                                                                                                                                   ; PIN_A12            ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm[2]                                                                                                                                                                                                                                         ; FF_X3_Y21_N27      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr_xhdl0[0]~0                                                                                                                                                                                                                                      ; LCCOMB_X3_Y21_N16  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal5~4                                                                                                                                     ; LCCOMB_X21_Y19_N16 ; 61      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal5~7                                                                                                                                     ; LCCOMB_X18_Y19_N28 ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]~19                                                                                                                            ; LCCOMB_X21_Y16_N22 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]~28                                                                                                                            ; LCCOMB_X21_Y16_N0  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_tx_ready~0                                                                                                                           ; LCCOMB_X22_Y17_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[12]~1                                                                                                                     ; LCCOMB_X21_Y19_N28 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|process_9~0                                                                                                                                  ; LCCOMB_X21_Y19_N24 ; 33      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter|_~0                                                  ; LCCOMB_X23_Y16_N28 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_odb:rd_ptr_msb|_~0                                                     ; LCCOMB_X27_Y19_N26 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_pdb:wr_ptr|_~0                                                         ; LCCOMB_X34_Y19_N0  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|rd_ptr_lsb~1                                                                ; LCCOMB_X27_Y19_N24 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|valid_rreq~0                                                                ; LCCOMB_X24_Y20_N16 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|valid_wreq~0                                                                ; LCCOMB_X24_Y20_N20 ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_desc_addr[39]~1                                                                                                                           ; LCCOMB_X22_Y23_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[7]~3                                                                                                                            ; LCCOMB_X24_Y17_N16 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[2]~0                                                                                                                         ; LCCOMB_X24_Y17_N30 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|init                                                                                                                                               ; FF_X19_Y19_N25     ; 327     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0[31]~1                                                                                                                                  ; LCCOMB_X15_Y26_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW1[7]~0                                                                                                                                   ; LCCOMB_X15_Y26_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2[31]~0                                                                                                                                  ; LCCOMB_X15_Y26_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3[20]~1                                                                                                                                  ; LCCOMB_X15_Y26_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                     ; FF_X15_Y26_N9      ; 142     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|LessThan9~2                                                                                                    ; LCCOMB_X31_Y23_N24 ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_dt_fifo_byte[3]~27                                                                                  ; LCCOMB_X26_Y20_N28 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_mrd_ack_byte[5]~27                                                                                  ; LCCOMB_X24_Y18_N4  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_eplast_first_descriptor~0                                                                                  ; LCCOMB_X27_Y21_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_eplast_second_descriptor~0                                                                                 ; LCCOMB_X27_Y21_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[2]~32                                                                                         ; LCCOMB_X31_Y20_N8  ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[2]~33                                                                                         ; LCCOMB_X32_Y21_N26 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.DT_FIFO_4                                                                                            ; FF_X27_Y19_N1      ; 48      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.DT_FIFO_RD_QW0_4                                                                                     ; FF_X27_Y19_N23     ; 38      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|dt_ep_last[13]~18                                                                                              ; LCCOMB_X27_Y19_N18 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|dt_ep_last[13]~19                                                                                              ; LCCOMB_X27_Y19_N20 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[0]~2                                                                                               ; LCCOMB_X25_Y20_N26 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|performance_counter[2]~27                                                                                      ; LCCOMB_X27_Y19_N30 ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|performance_counter[2]~28                                                                                      ; LCCOMB_X27_Y19_N8  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_data[77]                                                                                          ; LCCOMB_X25_Y26_N24 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_tag[2]~1                                                                                                    ; LCCOMB_X19_Y27_N14 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram|q_b[77]            ; M9K_X33_Y26_N0     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_3e7:usedw_counter|_~0                 ; LCCOMB_X32_Y27_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_mdb:rd_ptr_msb|_~0                    ; LCCOMB_X26_Y26_N22 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_ndb:wr_ptr|_~0                        ; LCCOMB_X32_Y27_N2  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|rd_ptr_lsb~1                               ; LCCOMB_X30_Y26_N18 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|valid_rreq~0                               ; LCCOMB_X31_Y25_N24 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|valid_wreq~1                               ; LCCOMB_X19_Y27_N0  ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_4e7:usedw_counter|_~2  ; LCCOMB_X35_Y21_N30 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_ndb:rd_ptr_msb|_~0     ; LCCOMB_X32_Y25_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_odb:wr_ptr|_~0         ; LCCOMB_X34_Y21_N24 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|rd_ptr_lsb~1                ; LCCOMB_X31_Y21_N14 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|valid_rreq                  ; LCCOMB_X31_Y21_N6  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|valid_wreq                  ; LCCOMB_X35_Y21_N18 ; 9       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_4e7:usedw_counter|_~2 ; LCCOMB_X32_Y22_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_ndb:rd_ptr_msb|_~0    ; LCCOMB_X32_Y22_N10 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_odb:wr_ptr|_~0        ; LCCOMB_X32_Y22_N0  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X31_Y21_N4  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|valid_rreq                 ; LCCOMB_X31_Y21_N12 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|valid_wreq                 ; LCCOMB_X32_Y22_N2  ; 9       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_data_rd_cycle                                                                                           ; FF_X31_Y25_N7      ; 37      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_wren_a~0                                                                                                ; LCCOMB_X24_Y18_N20 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_wren_b                                                                                                  ; FF_X34_Y23_N27     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[40]~30                                                                                          ; LCCOMB_X26_Y26_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_addr[45]~1                                                                                             ; LCCOMB_X26_Y24_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_addr_4k[2]~24                                                                                          ; LCCOMB_X24_Y18_N30 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[2]~7                                                                                              ; LCCOMB_X29_Y20_N6  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[13]~17                                                                                      ; LCCOMB_X32_Y24_N30 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_cnt_first_descriptor[0]~7                                                                               ; LCCOMB_X31_Y21_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_cnt_second_descriptor[1]~7                                                                              ; LCCOMB_X30_Y21_N22 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[1]~3                                                                                            ; LCCOMB_X32_Y21_N0  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal5~4                                                                                                                                    ; LCCOMB_X21_Y22_N22 ; 61      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal5~6                                                                                                                                    ; LCCOMB_X21_Y22_N2  ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]~19                                                                                                                           ; LCCOMB_X26_Y25_N20 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]~28                                                                                                                           ; LCCOMB_X28_Y26_N18 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_tx_ready~0                                                                                                                          ; LCCOMB_X28_Y19_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[7]~1                                                                                                                     ; LCCOMB_X26_Y21_N26 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|process_9~0                                                                                                                                 ; LCCOMB_X21_Y22_N16 ; 33      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter|_~0                                                 ; LCCOMB_X19_Y25_N0  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_odb:rd_ptr_msb|_~0                                                    ; LCCOMB_X32_Y20_N6  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_pdb:wr_ptr|_~0                                                        ; LCCOMB_X32_Y19_N2  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|rd_ptr_lsb~1                                                               ; LCCOMB_X25_Y25_N14 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|valid_rreq~0                                                               ; LCCOMB_X25_Y25_N22 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|valid_wreq~0                                                               ; LCCOMB_X19_Y22_N18 ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_desc_addr[48]~1                                                                                                                          ; LCCOMB_X19_Y22_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[6]~3                                                                                                                           ; LCCOMB_X29_Y23_N30 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[3]~0                                                                                                                        ; LCCOMB_X29_Y23_N20 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|init                                                                                                                                              ; FF_X16_Y26_N21     ; 155     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0[16]~1                                                                                                                                 ; LCCOMB_X16_Y26_N0  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW1[15]~0                                                                                                                                 ; LCCOMB_X16_Y26_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2[15]~0                                                                                                                                 ; LCCOMB_X16_Y26_N22 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3[10]~1                                                                                                                                 ; LCCOMB_X16_Y26_N12 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                    ; FF_X16_Y26_N25     ; 142     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|calc_4kbnd_done_byte[5]~33                                                                                                ; LCCOMB_X24_Y18_N18 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[12]~0                                                                                                       ; LCCOMB_X26_Y18_N18 ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.DT_FIFO_4                                                                                                          ; FF_X18_Y17_N17     ; 60      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.DT_FIFO_RD_QW0_4                                                                                                   ; FF_X25_Y25_N27     ; 35      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|dt_ep_last[3]~18                                                                                                          ; LCCOMB_X18_Y17_N4  ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|dt_ep_last[3]~19                                                                                                          ; LCCOMB_X21_Y20_N30 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_dw[3]~5                                                                                                          ; LCCOMB_X30_Y19_N4  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_qw_minus_one[5]~5                                                                                                ; LCCOMB_X32_Y17_N26 ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|performance_counter[20]~27                                                                                                ; LCCOMB_X18_Y17_N0  ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|performance_counter[20]~28                                                                                                ; LCCOMB_X18_Y17_N26 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|process_11~0                                                                                                              ; LCCOMB_X29_Y18_N24 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_4e7:usedw_counter|_~2                            ; LCCOMB_X19_Y16_N22 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_ndb:rd_ptr_msb|_~2                               ; LCCOMB_X16_Y17_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_odb:wr_ptr|_~0                                   ; LCCOMB_X16_Y17_N2  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|rd_ptr_lsb~3                                          ; LCCOMB_X17_Y17_N16 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[40]~30                                                                                                     ; LCCOMB_X21_Y20_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_busy~0                                                                                                                 ; LCCOMB_X27_Y18_N2  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[39]~1                                                                                                        ; LCCOMB_X29_Y21_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_3dw[0]~30                                                                                                 ; LCCOMB_X26_Y18_N20 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[3]~1                                                                                                         ; LCCOMB_X29_Y18_N4  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|wr_fifo_almost_full~0                                                                                                     ; LCCOMB_X17_Y17_N30 ; 84      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|wr_fifo_rdreq                                                                                                             ; LCCOMB_X17_Y17_N24 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|wrreq_d[2]                                                                                                                ; FF_X30_Y19_N17     ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|Equal2~2                                                                                                                ; LCCOMB_X22_Y29_N4  ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|cntr_lch:cntr3|counter_comb_bita1~0                       ; LCCOMB_X7_Y28_N4   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|dffe4                                                     ; FF_X7_Y28_N5       ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx.RX_DESC2_ACK                                                                                                  ; FF_X22_Y26_N31     ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx.RX_IDLE                                                                                                       ; FF_X22_Y26_N25     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx~9                                                                                                             ; LCCOMB_X22_Y26_N30 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx.TX_IDLE                                                                                                       ; FF_X21_Y21_N17     ; 22      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_rd~0                                                                                                               ; LCCOMB_X21_Y21_N4  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_wr                                                                                                                 ; FF_X22_Y25_N17     ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|mem_rd_ena~0                                                                                                            ; LCCOMB_X21_Y30_N10 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|num_dw_to_read[5]~12                                                                                                    ; LCCOMB_X1_Y25_N28  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|rx_start_read                                                                                                           ; FF_X22_Y27_N23     ; 33      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|rx_start_write                                                                                                          ; FF_X22_Y27_N19     ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|_~4                                                 ; LCCOMB_X7_Y21_N6   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|_~5                                                 ; LCCOMB_X21_Y25_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|xhdl15[2]~0                                                                                                             ; LCCOMB_X22_Y20_N8  ; 45      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|process_14~0                                                                                                                                                                                               ; LCCOMB_X26_Y17_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|process_16~0                                                                                                                                                                                               ; LCCOMB_X24_Y18_N22 ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|rden_b_reg                                                                                                                                                                                                 ; FF_X22_Y25_N25     ; 32      ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|rx_ack0                                                                                                                                                                                                    ; LCCOMB_X17_Y27_N14 ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_req0~5                                                                                                                                                                                                  ; LCCOMB_X18_Y19_N18 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_descriptor_dmawr~1                                                                                                                                                                                  ; LCCOMB_X23_Y19_N20 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|wren_a_reg                                                                                                                                                                                                 ; FF_X22_Y25_N15     ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|count_eop_in_rxfifo[5]~22                                                                                                                                                              ; LCCOMB_X14_Y29_N24 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|count_eop_in_rxfifo_is_one~2                                                                                                                                                           ; LCCOMB_X14_Y29_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_count_length_dqword[4]~31                                                                                                                                                       ; LCCOMB_X16_Y28_N10 ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_count_length_dqword[4]~32                                                                                                                                                       ; LCCOMB_X16_Y28_N6  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[103]~1                                                                                                                                                                  ; LCCOMB_X13_Y28_N10 ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[11]~9                                                                                                                                                                   ; LCCOMB_X23_Y27_N20 ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_sop_p1                                                                                                                                                                              ; FF_X14_Y28_N29     ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rxfifo_rreq_reg                                                                                                                                                                        ; FF_X13_Y28_N1      ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rxfifo_rreq~0                                                                                                                                                                          ; LCCOMB_X17_Y27_N24 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_5e7:usedw_counter|_~2                                                                                     ; LCCOMB_X13_Y27_N2  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_odb:rd_ptr_msb|_~0                                                                                        ; LCCOMB_X11_Y27_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr|_~0                                                                                            ; LCCOMB_X10_Y29_N12 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|rd_ptr_lsb~1                                                                                                   ; LCCOMB_X10_Y27_N2  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|valid_wreq                                                                                                     ; LCCOMB_X14_Y29_N8  ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter|_~4                                                                                     ; LCCOMB_X7_Y15_N22  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_ndb:rd_ptr_msb|_~0                                                                                        ; LCCOMB_X10_Y15_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_odb:wr_ptr|_~0                                                                                            ; LCCOMB_X14_Y15_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|rd_ptr_lsb~1                                                                                                   ; LCCOMB_X10_Y15_N20 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|valid_rreq                                                                                                     ; LCCOMB_X10_Y15_N4  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|valid_wreq                                                                                                     ; LCCOMB_X14_Y15_N30 ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_req_int                                                                                                                                                                             ; FF_X14_Y15_N27     ; 58      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_sop_0                                                                                                                                                                               ; LCCOMB_X18_Y19_N10 ; 74      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|Equal1~2                                                                                                                                                                                       ; LCCOMB_X24_Y15_N2  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[5]~0                                                                                                                                                                  ; LCCOMB_X26_Y15_N26 ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|read_tagram[2]                                                                                                                                                                                 ; FF_X25_Y27_N13     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|read_tagram[3]                                                                                                                                                                                 ; FF_X25_Y27_N27     ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tagram_address_b[3]~1                                                                                                                                                                          ; LCCOMB_X25_Y27_N2  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tagram_wren_a                                                                                                                                                                                  ; FF_X24_Y18_N15     ; 21      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|srst                                                                                                                                                                                                                                               ; FF_X6_Y17_N19      ; 215     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_fifo_empty_timer[0]~1                                                                                                                                                                                                                           ; LCCOMB_X6_Y17_N0   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_stream_ready0_reg                                                                                                                                                                                                                               ; FF_X22_Y19_N9      ; 83      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                     ; PLL_2              ; 199     ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                     ; PLL_2              ; 4       ; Clock                                 ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                     ; PLL_2              ; 66      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus|cfg_busdev[0]~2                                                                                                                                                                                                                                        ; LCCOMB_X3_Y17_N10  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus|cfg_devcsr[5]~1                                                                                                                                                                                                                                        ; LCCOMB_X3_Y17_N22  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus|process_0~0                                                                                                                                                                                                                                            ; LCCOMB_X3_Y16_N22  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]~25                                                                               ; LCCOMB_X4_Y20_N30  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]~26                                                                               ; LCCOMB_X3_Y20_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]~1                                                                               ; LCCOMB_X2_Y22_N20  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]~1                                                                             ; LCCOMB_X2_Y20_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|busy~0                                                                            ; LCCOMB_X2_Y20_N26  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_data_input_state~3                                                             ; LCCOMB_X2_Y20_N4   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|npor_serdes_pll_locked                                                                                                                                                                                                                                         ; LCCOMB_X1_Y19_N0   ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                          ; FF_X4_Y16_N17      ; 52      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                                                                                                                    ; FF_X4_Y16_N7       ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0~6                                                                                                                                                                                                      ; LCCOMB_X5_Y18_N12  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                                                                                                               ; PCIEHIP_X0_Y8_N5   ; 3782    ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|any_rstn_rr                                                                                                                                                                                                                            ; FF_X1_Y25_N23      ; 24      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|app_rstn                                                                                                                                                                                                                               ; FF_X1_Y25_N29      ; 918     ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|exits_r                                                                                                                                                                                                                                ; FF_X1_Y25_N1       ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; pcie_rstn                                                                                                                                                                                                                                                                                                                     ; PIN_B12            ; 4       ; Async. clear                          ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; refclk                                                                                                                                                                                                                                                                                                                        ; PIN_M9             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; refclk                                                                                                                                                                                                                                                                                                                        ; PIN_M9             ; 24      ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; req_compliance_push_button_n                                                                                                                                                                                                                                                                                                  ; PIN_B10            ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                      ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altpcierd_compliance_test:pcie_compliance_test_enable|npor                                                                                                                ; LCCOMB_X1_Y19_N2 ; 3       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2            ; 199     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2            ; 4       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|npor_serdes_pll_locked                                                                                     ; LCCOMB_X1_Y19_N0 ; 2       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out           ; PCIEHIP_X0_Y8_N5 ; 3782    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|app_rstn                                                                           ; FF_X1_Y25_N29    ; 918     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; pcie_rstn                                                                                                                                                                 ; PIN_B12          ; 4       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; refclk                                                                                                                                                                    ; PIN_M9           ; 24      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|init                                                                                                                                               ; 327     ;
; ~GND                                                                                                                                                                                                                                                                                                                          ; 300     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|srst                                                                                                                                                                                                                                               ; 215     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|init                                                                                                                                              ; 155     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                     ; 142     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                    ; 142     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a1                  ; 106     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0                  ; 106     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|sel_epmem_del                                                                                                                                                                                              ; 102     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_dmawr                                                                                                                                                                                               ; 102     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|wr_fifo_almost_full~0                                                                                                     ; 84      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_stream_ready0_reg                                                                                                                                                                                                                               ; 83      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[96]~21                                                                                                                                                                        ; 78      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_sop_0                                                                                                                                                                               ; 74      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_be0[6]~0                                                                                                                                                                            ; 69      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                     ; 66      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|reg_rd_data_valid                                                                                                                  ; 65      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_req0~0                                                                                                                                                                                                  ; 63      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.MRD_ACK_4                                                                                            ; 62      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_req0~1                                                                                                                                                                                                  ; 62      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal5~4                                                                                                                                     ; 61      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal5~4                                                                                                                                    ; 61      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.DT_FIFO_4                                                                                                          ; 60      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_req_int                                                                                                                                                                             ; 58      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|got_all_cpl_for_tag                                                                                            ; 54      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                          ; 52      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|ep_lastupd_cycle                                                                                               ; 51      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.MWR_REQ_UPD_DT_4                                                                                                   ; 49      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[103]~1                                                                                                                                                                  ; 49      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated|aeb_int~1                      ; 48      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.START_TX_UPD_DT_4                                                                                                  ; 48      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.DT_FIFO_4                                                                                            ; 48      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|xhdl15[2]~0                                                                                                             ; 45      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx.RX_DESC2_ACK                                                                                                  ; 44      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.DT_FIFO_RD_QW1_4                                                                                                   ; 43      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|reg_rd_data[12]~2                                                                                                                  ; 38      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|reg_rd_addr_reg[5]                                                                                                                 ; 38      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[11]~9                                                                                                                                                                   ; 38      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.DT_FIFO_RD_QW0_4                                                                                     ; 38      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|rx_ack0                                                                                                                                                                                                    ; 38      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_data_rd_cycle                                                                                           ; 37      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_dv0_xhdl3                                                                                                                                                                           ; 37      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5]           ; 37      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.DT_FIFO_RD_QW1_4                                                                                     ; 36      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.DT_FIFO_RD_QW0_4                                                                                                   ; 35      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated|aeb_int~0                      ; 35      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0]           ; 35      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|rx_start_read                                                                                                           ; 33      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|valid_rreq~0                                                               ; 33      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|valid_rreq~0                                                                ; 33      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|process_9~0                                                                                                                                  ; 33      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|process_9~0                                                                                                                                 ; 33      ;
; any_rstn_rr                                                                                                                                                                                                                                                                                                                   ; 33      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW1[15]~0                                                                                                                                 ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW1[7]~0                                                                                                                                   ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2[31]~0                                                                                                                                  ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2[15]~0                                                                                                                                 ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3[20]~1                                                                                                                                  ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3[10]~1                                                                                                                                 ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[11]                                                                                                                                                                                          ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[10]                                                                                                                                                                                          ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[9]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[8]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[7]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[6]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[5]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[4]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[3]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[2]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[1]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_b_reg[0]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[11]                                                                                                                                                                                          ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[10]                                                                                                                                                                                          ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[9]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[8]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[7]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[6]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[5]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[4]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[3]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[2]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[1]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|address_a_reg[0]                                                                                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|rden_b_reg                                                                                                                                                                                                 ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|wren_a_reg                                                                                                                                                                                                 ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[39]~1                                                                                                        ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[40]~30                                                                                                     ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_addr[45]~1                                                                                             ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[40]~30                                                                                          ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_desc_addr[39]~1                                                                                                                           ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_desc_addr[48]~1                                                                                                                          ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0[31]~1                                                                                                                                  ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0[16]~1                                                                                                                                 ; 32      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_pcnt                                                                                                                                                                                                ; 31      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                                        ; 30      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.MWR_DV_4                                                                                                           ; 29      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b[0]~0                                                                                          ; 27      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                             ; 27      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[12]~0                                                                                                       ; 25      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                                                                                                    ; 25      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|reg_rd_data[12]~5                                                                                                                  ; 24      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|performance_counter[20]~28                                                                                                ; 24      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|performance_counter[20]~27                                                                                                ; 24      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|performance_counter[2]~28                                                                                      ; 24      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|performance_counter[2]~27                                                                                      ; 24      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|process_16~0                                                                                                                                                                                               ; 24      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_descriptor_dmawr                                                                                                                                                                                    ; 24      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate[1]                                                                                                                                    ; 24      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rxfifo_rreq~0                                                                                                                                                                          ; 24      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|any_rstn_rr                                                                                                                                                                                                                            ; 24      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate[1]                                                                                                                                   ; 23      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[5]~0                                                                                                                                                                  ; 22      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx.TX_IDLE                                                                                                       ; 22      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                                                                                          ; 22      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate[0]                                                                                                                                   ; 22      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tagram_wren_a                                                                                                                                                                                  ; 21      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|Equal9~0                                                                                                       ; 21      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0~6                                                                                                                                                                                                      ; 21      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate[0]                                                                                                                                    ; 21      ;
; altpcierd_compliance_test:pcie_compliance_test_enable|rstn_sync[2]                                                                                                                                                                                                                                                            ; 21      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|read_tagram[4]                                                                                                                                                                                 ; 20      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|LessThan3~22                                                                                                              ; 20      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal5~7                                                                                                                                     ; 20      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal5~6                                                                                                                                    ; 20      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|read_tagram[3]                                                                                                                                                                                 ; 19      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|wr_fifo_rdreq                                                                                                             ; 19      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[85]~26                                                                                                                                                                        ; 19      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_req0~5                                                                                                                                                                                                  ; 19      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_dw[3]~5                                                                                                          ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_qw_minus_one[6]~1                                                                                               ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|valid_rreq~0                               ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_sop_p1                                                                                                                                                                              ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b[4]~4                                                                                          ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b[3]~3                                                                                          ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b[2]~2                                                                                          ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b[1]~1                                                                                          ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[125]                                                                                                                                                                    ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate[3]                                                                                                                                    ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate[2]                                                                                                                                   ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[4]                                                                                              ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[3]                                                                                              ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[2]                                                                                              ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[1]                                                                                              ; 18      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_almostfull                                                                                                                                                                      ; 18      ;
; req_compliance_push_button_n~input                                                                                                                                                                                                                                                                                            ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|read_tagram[2]                                                                                                                                                                                 ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|valid_rreq                  ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|valid_rreq                 ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_wr                                                                                                                 ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|valid_wreq~0                                                               ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|valid_wreq~0                                                                ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|wrreq_d[2]                                                                                                                ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_ws0                                                                                                                                                                                 ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_req0~4                                                                                                                                                                                                  ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_req0_xhdl5                                                                                                                                                                          ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate[2]                                                                                                                                    ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate[3]                                                                                                                                   ; 17      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_first_descriptor_cycle                                                                                      ; 17      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]~1                                                                               ; 16      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|dt_ep_last[3]~19                                                                                                          ; 16      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|dt_ep_last[3]~18                                                                                                          ; 16      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|dt_ep_last[13]~19                                                                                              ; 16      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|dt_ep_last[13]~18                                                                                              ; 16      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[2]~33                                                                                         ; 16      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[2]~32                                                                                         ; 16      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_data_input_state~3                                                             ; 16      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_dv_pulse_reg                                                                                                ; 16      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|valid_wreq~1                               ; 16      ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[8]~19                                                                                                                                                                                                                                                           ; 16      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|busy~0                                                                            ; 16      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[126]                                                                               ; 15      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[0]                                                                                              ; 15      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|rx_start_write                                                                                                          ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[4]~2                                                                                                                                                                    ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|process_8~0                                                                                                                                                                                    ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_rd~0                                                                                                               ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[12]~1                                                                                                                     ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_gt_cfg_maxrdreq_dw_fifo_size                                                                                              ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_sop                                                                                                                                                                                 ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[7]~1                                                                                                                     ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_gt_cfg_maxrdreq_dw_fifo_size                                                                                             ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal5~0                                                                                                                                     ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal5~0                                                                                                                                    ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rxfifo_rreq_reg                                                                                                                                                                        ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|valid_wreq                                                                                                     ; 14      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                                  ; 14      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[13]~17                                                                                      ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus|cfg_busdev[0]~2                                                                                                                                                                                                                                        ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_descriptor_dmard                                                                                                                                                                                    ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|LessThan2~2                                                                                                                                                                            ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|Selector10~0                                                                                                   ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.DONE_4                                                                                                             ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|valid_wreq                                                                                                     ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|empty_dff                                                                                                      ; 13      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|exits_r                                                                                                                                                                                                                                ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|ep_lastupd_cycle                                                                                                          ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[126]~18                                                                                                                                                                       ; 13      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                                                                                ; 13      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_addr_4k[2]~24                                                                                          ; 12      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_3dw[0]~30                                                                                                 ; 12      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|reg_rd_addr_reg[4]                                                                                                                 ; 12      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_data[77]                                                                                          ; 12      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|LessThan2~23                                                                                                   ; 12      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|Equal2~2                                                                                                                ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                                        ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                                        ; 12      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                                         ; 12      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b_mrd_ack[2]                                                                                    ; 12      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b_mrd_ack[0]                                                                                    ; 12      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b_mrd_ack[1]                                                                                    ; 12      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_dt_fifo_byte[3]~27                                                                                  ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_mrd_ack_byte[5]~27                                                                                  ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|calc_4kbnd_done_byte[5]~33                                                                                                ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx~9                                                                                                             ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_busy~0                                                                                                                 ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[5]                                                                                                                                                                                         ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~30                                                                                           ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_wren_b_mrd_ack                                                                                          ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b_mrd_ack[4]                                                                                    ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_address_b_mrd_ack[3]                                                                                    ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|valid_rreq                                                                                                     ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_valid0_reg                                                                                                                                                                                                                               ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|msi_sel_dmawr                                                                                                                                                                                              ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm[2]                                                                                                                                                                                                                                         ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram|q_b[77]            ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|num_dw_to_read[0]                                                                                                       ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt_eq_zero                                                                                                                          ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt_eq_zero                                                                                                                         ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state[1]                                                                                                                                                                                                                                   ; 11      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|mem_rd_ena~0                                                                                                            ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|num_dw_to_read[5]~12                                                                                                    ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_qw_minus_one[5]~5                                                                                                ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|LessThan9~2                                                                                                    ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|valid_wreq                  ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|valid_wreq                 ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[2]~7                                                                                              ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|LessThan5~18                                                                                                                                                                                   ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[3]~1                                                                                                         ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[5]                                                                                                                 ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[71]~28                                                                                                                                                                        ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[71]~27                                                                                                                                                                        ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|xhdl_tx_dv                                                                                                                ; 10      ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[100]~32                                                                                                                                                                       ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]~28                                                                                                                           ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]~28                                                                                                                            ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[2]~0                                                                                                                         ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[3]~0                                                                                                                        ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]~19                                                                                                                            ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]~19                                                                                                                           ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|process_11~0                                                                                                              ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|LessThan6~1                                                                                                                                  ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[7]~3                                                                                                                            ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_count_length_dqword[4]~32                                                                                                                                                       ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_count_length_dqword[4]~31                                                                                                                                                       ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.MRD_REQ_4                                                                                            ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|LessThan6~1                                                                                                                                 ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[6]~3                                                                                                                           ; 9       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                            ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[100]~22                                                                                                                                                                       ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx_data_fifo[1]                                                                                         ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx_data_fifo[2]                                                                                         ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx_data_fifo[0]                                                                                         ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_rx_tag[0]                                                                                         ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~24                                                                                           ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_req_xhdl2                                                                                                              ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_msi[0]                                                                                                  ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_msi[1]                                                                                                  ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm[0]                                                                                                                                                                                                                                         ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm[1]                                                                                                                                                                                                                                         ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram|q_b[72]            ; 9       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                                               ; 9       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                                     ; 9       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|ctrltx_3dw_and_nonaligned_reg                                                                                                                                                          ; 9       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                                             ; 9       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]~1                                                                             ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|reg_rd_data[24]~4                                                                                                                  ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[5]~1                                                                                                                                                                  ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|Equal1~2                                                                                                                                                                                       ; 8       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]~26                                                                               ; 8       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]~25                                                                               ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_qw_minus_one[5]~6                                                                                                ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.GET_TAG_4                                                                                            ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[1]~0                                                                                            ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[0]                                                                                                ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[127]~24                                                                                                                                                                       ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx.RX_IDLE                                                                                                       ; 8       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                                                                                                                    ; 8       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                                                                                                 ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_msi[0]                                                                                                             ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_ack_reg                                                                                                                                                                                                                                              ; 8       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                                   ; 8       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                                   ; 8       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                                   ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram|q_b[78]            ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[139]                                                                               ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_empty_xhdl0                                                                                                                         ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[5]                                                                                                                              ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[5]                                                                                                                             ; 8       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR                                                                       ; 8       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state[0]                                                                                                                                                                                                                                   ; 8       ;
; pcie_rstn~input                                                                                                                                                                                                                                                                                                               ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txdata_with_payload[88]~258                                                                                                                                                            ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_sop2_last                                                                                                                                                                           ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|process_8~1                                                                                                    ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[4]                                                                                                                                                                      ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[5]                                                                                                                                                                      ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[8]                                                                                                                                                                      ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[32]                                                                                                                                                                           ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|cfg_maxpload_reg[2]                                                                                                                                                          ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|cfg_maxpload_reg[1]                                                                                                                                                          ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|cfg_maxpload_reg[0]                                                                                                                                                          ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|process_62~0                                                                                                   ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.TX_LENGTH_4                                                                                          ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[9]                                                                                                ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx.TX_DV_PAYLD                                                                                                   ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.MWR_REQ_UPD_DT_4                                                                                     ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.MWR_REQ_4                                                                                                          ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.TX_DONE_WS_4                                                                                                       ; 7       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|Selector46~1                                                                                ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|count_eop_nop~0                                                                                                                                                                        ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[40]                                                                                                                                                                     ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[44]                                                                                                                                                                     ; 7       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD                                                                       ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|Equal5~4                                                                                                                  ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|Equal107~9                                                                                                     ; 7       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                                                                                                 ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_msi[1]                                                                                                             ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_empty_xhdl0                                                                                                                          ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state[2]                                                                                                                                                                                                                                   ; 7       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|count_eop_in_rxfifo[5]~22                                                                                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_5e7:usedw_counter|_~2                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus|cfg_devcsr[5]~1                                                                                                                                                                                                                                        ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[0]~2                                                                                               ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[0]~0                                                                                               ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter|_~0                                                 ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_pdb:wr_ptr|_~0                                                        ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter|_~0                                                  ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_tag[2]~1                                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_pdb:wr_ptr|_~0                                                         ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[96]                                                                                                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[103]                                                                                                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[104]                                                                                                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[105]                                                                                                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[101]                                                                                                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[97]                                                                                                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[98]                                                                                                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[99]                                                                                                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[100]                                                                                                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[102]                                                                                                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[7]                                                                                                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[0]                                                                                                                                                                      ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[1]                                                                                                                                                                      ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[2]                                                                                                                                                                      ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[3]                                                                                                                                                                      ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[6]                                                                                                                                                                      ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[9]                                                                                                                                                                      ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[7]                                                                                                                                                                      ; 6       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|Equal3~1                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[34]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[35]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[36]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[37]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[38]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[39]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[40]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[41]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[42]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[43]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[33]                                                                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.MWR_ACK_UPD_DT_4                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|process_57~0                                                                                                   ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[8]                                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[7]                                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[6]                                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[5]                                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[4]                                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[3]                                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[2]                                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[1]                                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.START_TX_UPD_DT_4                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|process_1~0                                                                                                             ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr|_~0                                                                                            ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_descriptor_dmawr~1                                                                                                                                                                                  ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.MWR_DV_UPD_DT_4                                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_requester_dmard                                                                                                                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus|cfg_prmcsr[2]                                                                                                                                                                                                                                          ; 6       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrena_reg                                                                                                                                  ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrena_reg                                                                                                                                 ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~35                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|transferring_data                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_req_xhdl5                                                                                                   ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[1]                                                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[2]                                                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[3]                                                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[4]                                                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[7]                                                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[8]                                                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[9]                                                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|rx_ack_descrpt_ena                                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_ready~0                                                                                                                                   ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[1]                                                                                                                             ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[2]                                                                                                                             ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[3]                                                                                                                             ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[4]                                                                                                                             ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[7]                                                                                                                             ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[8]                                                                                                                             ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[9]                                                                                                                             ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|process_9~4                                                                                                                                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[43]                                                                                                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[42]                                                                                                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[41]                                                                                                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|Selector15~3                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|Equal107~4                                                                                                     ; 6       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                                   ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[98]                                                                                ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[0]                                                                                                           ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|eplast_upd_first_descriptor                                                                                    ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|eplast_upd_second_descriptor                                                                                   ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[6]                                                                                                                              ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[6]                                                                                                                             ; 6       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                                            ; 6       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                                                                                   ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_5e7:usedw_counter|counter_reg_bit[5]                                                                      ; 6       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_4e7:usedw_counter|_~2  ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_4e7:usedw_counter|_~2 ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_4e7:usedw_counter|_~2                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter|_~4                                                                                     ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|process_9~13                                                                                                                                                                                               ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tagram_address_b[3]~1                                                                                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[63]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[59]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[58]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[57]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[51]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[50]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[48]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_odb:wr_ptr|_~0         ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_odb:wr_ptr|_~0        ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[49]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[17]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_odb:wr_ptr|_~0                                   ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[5]                                                                                                                                                                                         ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[6]                                                                                                                                                                                         ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[7]                                                                                                                                                                                         ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[8]                                                                                                                                                                                         ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[10]                                                                                                                                                                                        ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[9]                                                                                                                                                                                         ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_odb:rd_ptr_msb|_~0                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_cnt_second_descriptor[1]~7                                                                              ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_cnt_first_descriptor[0]~7                                                                               ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_odb:rd_ptr_msb|_~0                                                     ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[0]                                                                                                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[1]                                                                                                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[2]                                                                                                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[3]                                                                                                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[4]                                                                                                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[5]                                                                                                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[6]                                                                                                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[10]                                                                                                                                                                     ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[13]                                                                                                                                                                     ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[56]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[55]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[54]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[53]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[52]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[62]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[61]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[60]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[44]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[45]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[46]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[47]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[0]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[10]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[1]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[11]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[2]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[3]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[4]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[5]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[6]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[7]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[8]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[9]                                                                                                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[12]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[13]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[14]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[15]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[1]~3                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|Selector6~4                                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[16]                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.TX_LENGTH_4                                                                                                        ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx.TX_SEND_DV_WAIT_ACK                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_odb:rd_ptr_msb|_~0                                                                                        ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal5~3                                                                                                                                     ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|Selector15~4                                                                                ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[127]~23                                                                                                                                                                       ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rcving_last_cpl_for_tag_n~0                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_odb:wr_ptr|_~0                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|process_0~2                                                                                                             ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[6]                                                                                                                        ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[6]                                                                                                                       ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|rx_ack_descrpt_ena                                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[123]                                                                                                                                                                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[72]                                                                                                                                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[96]                                                                                ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[97]                                                                                ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[99]                                                                                ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[100]                                                                               ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[101]                                                                               ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[102]                                                                               ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[103]                                                                               ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[104]                                                                               ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[105]                                                                               ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[125]                                                                               ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|full_dff                    ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|full_dff                   ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[5]                                                                                                 ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                                                                                ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                                                                                ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                                                                                ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                                ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                                ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[2]                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[6]                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[5]                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[4]                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[3]                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[9]                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[8]                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[7]                                                                                            ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|mem_num_to_read[0]                                                                                                      ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|cpld_rx_buffer_ready                                                                                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[1]                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[2]                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[3]                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[4]                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[5]                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[6]                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[7]                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[8]                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[9]                                                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                           ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                                   ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[0]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[1]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[2]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[3]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[4]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[5]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[6]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[7]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[8]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[9]                                                                                                          ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|full_dff                                                                                                       ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                                        ; 5       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_5e7:usedw_counter|counter_reg_bit[1]                                                                      ; 5       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]~49                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]~45                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]~41                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]~37                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]~33                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]~29                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]~25                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]~21                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]~17                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_ndb:rd_ptr_msb|_~2                               ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[3]~11                                                                               ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]~6                                                                                ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_be0[6]~11                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_be0~10                                                                                                                                                                              ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_be0~2                                                                                                                                                                               ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus|process_0~0                                                                                                                                                                                                                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~7                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~7                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~6                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~6                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~5                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~5                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~4                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~4                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~3                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~3                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~2                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~2                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~1                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2~1                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~11                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~11                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_ndb:rd_ptr_msb|_~0     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_ndb:rd_ptr_msb|_~0    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|_~5                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~10                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~14                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~13                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~12                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~11                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~10                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~9                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~8                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~7                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~6                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~5                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~4                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~3                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~2                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~0                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~10                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~14                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~13                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~12                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~11                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~10                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~9                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~8                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~7                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~6                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~5                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~4                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~3                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~2                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3~0                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_a_reg[7]                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_a_reg[6]                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_a_reg[5]                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_a_reg[4]                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_a_reg[3]                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_a_reg[2]                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_a_reg[1]                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_a_reg[0]                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~9                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_ndb:wr_ptr|_~0                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|rd_ptr_lsb                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|empty_dff                   ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|process_59~0                                                                                                   ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|rd_ptr_lsb                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|empty_dff                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~9                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[0]                                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[1]                                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[2]                                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[3]                                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[4]                                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[6]                                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3]           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx.RX_START_CPL                                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|rd_ptr_lsb                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|rd_ptr_lsb                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|rd_ptr_lsb                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|rd_ptr_lsb                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[34]                                                                                                          ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|empty_dff                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_ready_dmard~1                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.START_TX_4                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate.START_TX_4                                                                                                         ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_3e7:usedw_counter|_~0                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|valid_rx_dmard_cpld_next                                                                                       ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|rx_is_rdreq                                                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_qword_aligned~0                                                                                                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_3dw~0                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_qword_aligned_reg                                                                                                                                                               ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|LessThan2~3                                                                                                                                                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[10]                                                                                                                                                                       ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[11]                                                                                                                                                                       ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[2]                                                                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[3]                                                                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[4]                                                                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[5]                                                                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[6]                                                                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[7]                                                                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[8]                                                                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[9]                                                                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~8                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~8                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~7                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~7                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~6                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~6                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~5                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~5                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~4                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~4                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~3                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~3                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~2                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~2                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txdata_with_payload[88]~219                                                                                                                                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|tx_desc[68]~4                                                                                                                                                                   ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|tx_desc[68]~0                                                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[121]~51                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_fifo_empty_timer[0]                                                                                                                                                                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_req_delay                                                                                                              ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.CPLD_4                                                                                               ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|process_26~0                                                                                                   ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~88                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~62                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~45                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~40                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~31                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~27                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_ndb:rd_ptr_msb|_~0                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_dfr_xhdl2                                                                                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_dv_xhdl3                                                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal5~2                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|rd_ptr_lsb                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_eop~0                                                                                                                                                                               ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_rd_req_del                                                                                                                                                                          ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[2]                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[3]                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[4]                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[5]                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|rx_ack_descrpt_ena_p0~2                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[2]                                                                                                                       ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[3]                                                                                                                       ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[4]                                                                                                                       ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[5]                                                                                                                       ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|rx_cpld_data_on_rx_req_p0                                                                                                                   ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal0~0                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[126]                                                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[124]                                                                                                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|Equal5~2                                                                                    ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                          ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                          ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                          ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|Selector45~1                                                                                ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|ctrltx_4dw_or_aligned_reg                                                                                                                                                              ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|rd_ptr_lsb                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                                                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_reg[0]                                                                                                                                                                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|Mux157~2                                                                                                                                                                                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                                   ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4]           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                                   ; 4       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|ltssm_cnt_cycles[2]                                                                                                                                                                                                                                                     ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|srst                                                                                                                                                                                                                                   ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|lim_cpld_cred[13]                                                                                                                                                                              ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[66]                                                                                ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[138]                                                                               ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|LessThan1~10                                                                                                              ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|LessThan2~10                                                                                                              ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_fifo_wrreq_first_descriptor_reg                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_fifo_wrreq_second_descriptor_reg                                                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[3]             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[4]             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[0]             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[2]             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[1]             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter|counter_reg_bit[1]                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_dw[0]                                                                                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter|counter_reg_bit[1]                                   ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_ndb:wr_ptr|counter_reg_bit[3]         ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_ndb:wr_ptr|counter_reg_bit[2]         ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_ndb:wr_ptr|counter_reg_bit[1]         ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_ndb:wr_ptr|counter_reg_bit[0]         ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_cnt_first_descriptor[4]                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[11]                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[1]                                                                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[0]                                                                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[10]                                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TESTBUS_SET                                                                           ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a16                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a17                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[71]                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[72]                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[73]                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[74]                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[75]                                            ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[0]                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[2]                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[3]                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[4]                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter|counter_reg_bit[1]                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr|counter_reg_bit[5]                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr|counter_reg_bit[4]                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr|counter_reg_bit[3]                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr|counter_reg_bit[2]                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr|counter_reg_bit[1]                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr|counter_reg_bit[0]                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|count_eop_in_rxfifo[1]                                                                                                                                                                 ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_3e7:usedw_counter|counter_reg_bit[3]  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_3e7:usedw_counter|counter_reg_bit[0]  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_3e7:usedw_counter|counter_reg_bit[1]  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_3e7:usedw_counter|counter_reg_bit[2]  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|rx_buffer_cpl_ready                                                                                                                          ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_tx_ready                                                                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[8]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[7]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[6]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[5]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[4]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[0]                                                                                  ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_fifo_empty_timer[3]                                                                                                                                                                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|full_dff                                                                                                       ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                                        ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_5e7:usedw_counter|counter_reg_bit[0]                                                                      ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|w_cent_unit_dpriodisableout1w[0]                                                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_add[1]                                                                                                                                                              ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_add[0]                                                                                                                                                              ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tx_fifo_empty0                                                                                                                                                             ; 4       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|process_9~12                                                                                                                                                                                               ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[96]~71                                                                                                                                                                                            ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[104]~70                                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[105]~69                                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[101]~68                                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[97]~67                                                                                                                                                                                            ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[98]~66                                                                                                                                                                                            ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[99]~65                                                                                                                                                                                            ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[100]~64                                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[102]~63                                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[27]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[26]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[25]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[19]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|process_3~0                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[18]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|xhdl15[7]~7                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|epmem_read_cycle                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[31]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|Mux2~0                                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|reg_rd_addr_reg[2]                                                                                                                 ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_length_dw[4]                                                                                                                                                                                ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_length_dw[5]                                                                                                                                                                                ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_length_dw[6]                                                                                                                                                                                ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_length_dw[7]                                                                                                                                                                                ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_length_dw[8]                                                                                                                                                                                ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_length_dw[9]                                                                                                                                                                                ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits~3                                                                                                                                                                       ; 3       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                              ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|xhdl15[6]~6                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|xhdl15[5]~5                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|xhdl15[4]~4                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|_~4                                                 ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_mdb:rd_ptr_msb|_~0                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.MAX_RREQ_UPD_4                                                                                       ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0]           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2]           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1]           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[9]                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[8]                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[1]                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[2]                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[3]                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[4]                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[5]                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[6]                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[7]                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_single_cycle~3                                                                                                                                                                  ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tagram_data_a[4]                                                                                                                                                                               ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|Equal2~1                                                                                                                                                                                       ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|LessThan6~0                                                                                                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[11]                                                                                                                                                                     ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[12]                                                                                                                                                                     ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[9]                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[8]                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[1]                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[2]                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[3]                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[4]                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[5]                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[6]                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[7]                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                              ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[24]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[23]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[22]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[21]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[20]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[30]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[29]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[28]                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|xhdl15[3]~1                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|cntr_usf:cntr1|counter_reg_bit[0]                         ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[43]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[42]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[41]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[40]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[39]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[38]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[37]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[36]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[35]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|ram_read_address[3]~3                               ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|ram_read_address[2]~2                               ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|ram_read_address[1]~1                               ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|ram_read_address[0]~0                               ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|rd_ptr_lsb                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                  ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                  ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                  ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                  ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_fifo_empty_timer[0]~1                                                                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_eplast_ena                                                                                                            ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|ram_read_address[3]~3                      ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|ram_read_address[2]~2                      ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|ram_read_address[1]~1                      ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|ram_read_address[0]~0                      ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|LessThan2~0                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|Equal2~1                                                                                                                ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|Equal2~0                                                                                                                ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[33]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[32]                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_ready_xhdl4                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_ready~0                                                                                                                ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_ready_dmard~0                                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_dmawr~0                                                                                                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|valid_rx_dmard_cpld~0                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx.RX_WAIT_END_CPL                                                                                               ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_requester_dmawr                                                                                                                                                                                     ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal5~7                                                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                                                                                                            ; 3       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|Equal0~3                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[83]~30                                                                                                                                                                        ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[83]~29                                                                                                                                                                        ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[123]~25                                                                                                                                                                       ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_fifo_empty_timer[1]                                                                                                                                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus|tl_cfg_ctl_wr_rr                                                                                                                                                                                                                                       ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|nstate~0                                                                                                                  ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|process_26~1                                                                                                   ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~128                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~117                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~101                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~49                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tag_track_one_hot~26                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_rx_tag[4]                                                                                         ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_rx_tag[3]                                                                                         ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_rx_tag[2]                                                                                         ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_rx_tag[1]                                                                                         ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[0]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[1]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[2]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[3]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[4]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[5]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[6]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[7]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[8]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_data_fifo_length_hold[9]                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_msi~0                                                                                                      ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_dfr                                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_req_reg                                                                                                     ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|process_9~0                                                                                                                                                                            ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_req0~3                                                                                                                                                                                                  ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|ram_read_address[5]~5                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|ram_read_address[4]~4                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|ram_read_address[3]~3                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|ram_read_address[2]~2                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|ram_read_address[1]~1                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|ram_read_address[0]~0                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|empty_dff                                  ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|process_0~1                                                                                                             ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal0~3                                                                                                                                     ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal14~1                                                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal14~0                                                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|rx_cpld_data_on_rx_req_p0                                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal0~0                                                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|Equal0~2                                                                                                                                     ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal14~1                                                                                                                                   ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|Equal14~0                                                                                                                                   ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|rx_req_p1                                                                                                                                   ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[46]                                                                                                                                                                     ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[45]                                                                                                                                                                     ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|rx_ack_descrpt_ena_p0~1                                                                                                                     ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[122]                                                                                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[121]                                                                                                                                                                    ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_req_p0                                                                                                      ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx.DONE_4                                                                                               ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_wrreq                                                                                                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx.CPLD_LAST_3                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx.CPLD_DV_3                                                                                            ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx.CPLD_IDLE_3                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_req_phase2                                                                                                                                                                          ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx.CPLD_REQ_3                                                                                           ; 3       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|valid_rx_dmard_cpld_p0_reg                                                                                     ; 3       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 77           ; 64           ; 77           ; yes                    ; no                      ; yes                    ; yes                     ; 4928   ; 64                          ; 50                          ; 64                          ; 50                          ; 3200                ; 2    ; None ; M9K_X33_Y20_N0, M9K_X33_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated|ALTSYNCRAM                                                         ; AUTO ; True Dual Port   ; Single Clock ; 32           ; 25           ; 32           ; 25           ; yes                    ; yes                     ; yes                    ; yes                     ; 800    ; 32                          ; 23                          ; 32                          ; 23                          ; 736                 ; 2    ; None ; M9K_X33_Y23_N0, M9K_X33_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 90           ; 16           ; 90           ; yes                    ; no                      ; yes                    ; yes                     ; 1440   ; 16                          ; 90                          ; 16                          ; 90                          ; 1440                ; 3    ; None ; M9K_X33_Y26_N0, M9K_X33_Y28_N0, M9K_X33_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_bvd1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 5            ; 32           ; 5            ; yes                    ; no                      ; yes                    ; yes                     ; 160    ; 32                          ; 5                           ; 32                          ; 5                           ; 160                 ; 1    ; None ; M9K_X33_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|altsyncram_3rf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 5            ; 32           ; 5            ; yes                    ; no                      ; yes                    ; yes                     ; 160    ; 32                          ; 5                           ; 32                          ; 5                           ; 160                 ; 1    ; None ; M9K_X33_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 77           ; 64           ; 77           ; yes                    ; no                      ; yes                    ; yes                     ; 4928   ; 64                          ; 63                          ; 64                          ; 63                          ; 4032                ; 2    ; None ; M9K_X33_Y16_N0, M9K_X33_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|altsyncram_l2e1:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 32                          ; 64                          ; 32                          ; 64                          ; 2048                ; 2    ; None ; M9K_X9_Y18_N0, M9K_X9_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 34           ; 2            ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 68     ; 2                           ; 34                          ; 2                           ; 34                          ; 68                  ; 1    ; None ; M9K_X9_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 16                          ; 64                          ; 16                          ; 64                          ; 1024                ; 2    ; None ; M9K_X9_Y21_N0, M9K_X9_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_dar3:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 64           ; 4096         ; 64           ; yes                    ; yes                     ; yes                    ; yes                     ; 262144 ; 4096                        ; 64                          ; 4096                        ; 64                          ; 262144              ; 32   ; None ; M9K_X33_Y29_N0, M9K_X9_Y31_N0, M9K_X9_Y33_N0, M9K_X33_Y34_N0, M9K_X40_Y18_N0, M9K_X33_Y30_N0, M9K_X9_Y22_N0, M9K_X33_Y18_N0, M9K_X40_Y30_N0, M9K_X40_Y22_N0, M9K_X33_Y32_N0, M9K_X40_Y25_N0, M9K_X33_Y31_N0, M9K_X9_Y32_N0, M9K_X40_Y31_N0, M9K_X9_Y34_N0, M9K_X9_Y24_N0, M9K_X9_Y30_N0, M9K_X9_Y25_N0, M9K_X33_Y33_N0, M9K_X40_Y19_N0, M9K_X9_Y17_N0, M9K_X9_Y23_N0, M9K_X33_Y17_N0, M9K_X40_Y26_N0, M9K_X40_Y29_N0, M9K_X40_Y24_N0, M9K_X40_Y27_N0, M9K_X40_Y20_N0, M9K_X40_Y28_N0, M9K_X40_Y23_N0, M9K_X40_Y21_N0 ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 156          ; 64           ; 156          ; yes                    ; no                      ; yes                    ; yes                     ; 9984   ; 64                          ; 81                          ; 64                          ; 81                          ; 5184                ; 3    ; None ; M9K_X9_Y29_N0, M9K_X9_Y28_N0, M9K_X9_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 133          ; 32           ; 133          ; yes                    ; no                      ; yes                    ; yes                     ; 4256   ; 32                          ; 67                          ; 32                          ; 67                          ; 2144                ; 2    ; None ; M9K_X9_Y16_N0, M9K_X9_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram|altsyncram_reo3:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; True Dual Port   ; Single Clock ; 32           ; 10           ; 32           ; 10           ; yes                    ; yes                     ; yes                    ; yes                     ; 320    ; 32                          ; 10                          ; 32                          ; 10                          ; 320                 ; 1    ; None ; M9K_X33_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------+
; Interconnect Usage Summary                                  ;
+-----------------------------------+-------------------------+
; Interconnect Resource Type        ; Usage                   ;
+-----------------------------------+-------------------------+
; Block interconnects               ; 8,062 / 88,936 ( 9 % )  ;
; C16 interconnects                 ; 109 / 2,912 ( 4 % )     ;
; C4 interconnects                  ; 4,615 / 54,912 ( 8 % )  ;
; Direct links                      ; 929 / 88,936 ( 1 % )    ;
; GXB block output buffers          ; 128 / 1,600 ( 8 % )     ;
; Global clocks                     ; 8 / 20 ( 40 % )         ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )           ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )           ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )           ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )           ;
; Local interconnects               ; 2,917 / 29,440 ( 10 % ) ;
; R24 interconnects                 ; 233 / 3,040 ( 8 % )     ;
; R4 interconnects                  ; 6,653 / 76,160 ( 9 % )  ;
+-----------------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.73) ; Number of LABs  (Total = 431) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 23                            ;
; 3                                           ; 10                            ;
; 4                                           ; 3                             ;
; 5                                           ; 3                             ;
; 6                                           ; 5                             ;
; 7                                           ; 5                             ;
; 8                                           ; 8                             ;
; 9                                           ; 4                             ;
; 10                                          ; 9                             ;
; 11                                          ; 7                             ;
; 12                                          ; 19                            ;
; 13                                          ; 25                            ;
; 14                                          ; 28                            ;
; 15                                          ; 46                            ;
; 16                                          ; 212                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.91) ; Number of LABs  (Total = 431) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 140                           ;
; 1 Clock                            ; 403                           ;
; 1 Clock enable                     ; 153                           ;
; 1 Sync. clear                      ; 65                            ;
; 1 Sync. load                       ; 32                            ;
; 2 Clock enables                    ; 29                            ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.09) ; Number of LABs  (Total = 431) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 21                            ;
; 3                                            ; 8                             ;
; 4                                            ; 13                            ;
; 5                                            ; 2                             ;
; 6                                            ; 8                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 9                             ;
; 14                                           ; 7                             ;
; 15                                           ; 7                             ;
; 16                                           ; 13                            ;
; 17                                           ; 4                             ;
; 18                                           ; 14                            ;
; 19                                           ; 13                            ;
; 20                                           ; 17                            ;
; 21                                           ; 16                            ;
; 22                                           ; 17                            ;
; 23                                           ; 20                            ;
; 24                                           ; 26                            ;
; 25                                           ; 22                            ;
; 26                                           ; 31                            ;
; 27                                           ; 11                            ;
; 28                                           ; 21                            ;
; 29                                           ; 17                            ;
; 30                                           ; 18                            ;
; 31                                           ; 17                            ;
; 32                                           ; 53                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.16) ; Number of LABs  (Total = 431) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 34                            ;
; 2                                               ; 34                            ;
; 3                                               ; 19                            ;
; 4                                               ; 38                            ;
; 5                                               ; 26                            ;
; 6                                               ; 25                            ;
; 7                                               ; 37                            ;
; 8                                               ; 40                            ;
; 9                                               ; 21                            ;
; 10                                              ; 21                            ;
; 11                                              ; 17                            ;
; 12                                              ; 25                            ;
; 13                                              ; 15                            ;
; 14                                              ; 27                            ;
; 15                                              ; 14                            ;
; 16                                              ; 23                            ;
; 17                                              ; 4                             ;
; 18                                              ; 2                             ;
; 19                                              ; 2                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
; 28                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.38) ; Number of LABs  (Total = 431) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 9                             ;
; 3                                            ; 20                            ;
; 4                                            ; 28                            ;
; 5                                            ; 25                            ;
; 6                                            ; 14                            ;
; 7                                            ; 10                            ;
; 8                                            ; 8                             ;
; 9                                            ; 22                            ;
; 10                                           ; 4                             ;
; 11                                           ; 29                            ;
; 12                                           ; 20                            ;
; 13                                           ; 15                            ;
; 14                                           ; 14                            ;
; 15                                           ; 18                            ;
; 16                                           ; 24                            ;
; 17                                           ; 23                            ;
; 18                                           ; 21                            ;
; 19                                           ; 17                            ;
; 20                                           ; 12                            ;
; 21                                           ; 10                            ;
; 22                                           ; 12                            ;
; 23                                           ; 7                             ;
; 24                                           ; 5                             ;
; 25                                           ; 11                            ;
; 26                                           ; 13                            ;
; 27                                           ; 10                            ;
; 28                                           ; 5                             ;
; 29                                           ; 2                             ;
; 30                                           ; 7                             ;
; 31                                           ; 7                             ;
; 32                                           ; 3                             ;
; 33                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
; ----         ; ----      ; Disclaimer                        ; Transceiver block related rules are checked but not reported.                                        ; None     ; ----                                                                     ; Transceiver Block      ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                    ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                   ; 0            ; 0            ; 0            ; 0            ; 0            ; 25        ; 0            ; 0            ; 25        ; 25        ; 0            ; 11           ; 0            ; 0            ; 12           ; 0            ; 11           ; 12           ; 0            ; 0            ; 0            ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 25        ; 13           ; 0            ;
; Total Unchecked              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable           ; 25           ; 25           ; 25           ; 25           ; 25           ; 0         ; 25           ; 25           ; 0         ; 0         ; 25           ; 14           ; 25           ; 25           ; 13           ; 25           ; 14           ; 13           ; 25           ; 25           ; 25           ; 14           ; 25           ; 25           ; 25           ; 25           ; 25           ; 0         ; 12           ; 25           ;
; Total Fail                   ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; usr_sw[1]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usr_sw[2]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usr_sw[3]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usr_sw[4]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usr_sw[5]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usr_sw[6]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usr_sw[7]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L0_led                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; alive_led                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; comp_led                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; lane_active_led[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; lane_active_led[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; lane_active_led[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; lane_active_led[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; tx_out0                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pcie_rstn                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usr_sw[0]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; refclk                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; rx_in0                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; free_100MHz                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; local_rstn_ext               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_compliance_push_button_n ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_out0(n)                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; refclk(n)                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; rx_in0(n)                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
+------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                    ; Destination Clock(s)                                                                               ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.055             ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                       ; Destination Register                                                                                                                                                                                                                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_data_in[34]                ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a34~porta_datain_reg0          ; 0.207             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[1]                                                                                                                                   ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a97~porta_datain_reg0                                                                     ; 0.207             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[35]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a67~porta_datain_reg0                                                                     ; 0.207             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_data_in[0]                 ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0           ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_data_in[2]                 ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a2~porta_datain_reg0           ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_data_in[32]                ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_data_in[39]                ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a39~porta_datain_reg0          ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_data_in[43]                ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a43~porta_datain_reg0          ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_data_in[45]                ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a45~porta_datain_reg0          ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|fifo_data_in[58]                ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a58~porta_datain_reg0          ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[5]                                                                                                                                   ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a101~porta_datain_reg0                                                                    ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[4]                                                                                                                                   ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a100~porta_datain_reg0                                                                    ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[3]                                                                                                                                   ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a99~porta_datain_reg0                                                                     ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[16]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a112~porta_datain_reg0                                                                    ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[47]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a79~porta_datain_reg0                                                                     ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[46]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a78~porta_datain_reg0                                                                     ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[61]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a93~porta_datain_reg0                                                                     ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[62]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a94~porta_datain_reg0                                                                     ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[52]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a84~porta_datain_reg0                                                                     ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[20]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a116~porta_datain_reg0                                                                    ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[53]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a85~porta_datain_reg0                                                                     ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[21]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a117~porta_datain_reg0                                                                    ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[22]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a118~porta_datain_reg0                                                                    ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[56]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a88~porta_datain_reg0                                                                     ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_data0[26]                                                                                   ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram|ram_block1a26~porta_datain_reg0 ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[11] ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated|ram_block1a11~porta_datain_reg0                                         ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[12] ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated|ram_block1a12~porta_datain_reg0                                         ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[13] ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated|ram_block1a13~porta_datain_reg0                                         ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[14] ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated|ram_block1a14~porta_datain_reg0                                         ; 0.201             ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr                                                                      ; pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus|tl_cfg_sts_wr_r                                                                                                                                                                                                                                                     ; 0.163             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[27]                                                                                                                                  ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ram_block1a123~porta_datain_reg0                                                                    ; 0.010             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Nov 17 18:49:06 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pcie_core_example_chaining_top -c pcie_core_example_chaining_top
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP4CGX22CF19C6 for design "pcie_core_example_chaining_top"
Info: High junction temperature operating condition is not set. Assuming a default value of '85'.
Info: Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP4CGX30CF19C6 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_NCEO~ is reserved at location R6
    Info: Pin ~ALTERA_DATA0~ is reserved at location A4
    Info: Pin ~ALTERA_ASDO~ is reserved at location B4
    Info: Pin ~ALTERA_NCSO~ is reserved at location C5
    Info: Pin ~ALTERA_DCLK~ is reserved at location D5
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning: Pin "tx_out0" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "tx_out0(n)"
    Warning: Pin "refclk" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "refclk(n)"
    Warning: Pin "rx_in0" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "rx_in0(n)"
Warning: Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)
    Warning: Pin rx_in0 must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin
    Warning: Pin rx_in0(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin
    Warning: Pin tx_out0 must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin
    Warning: Pin tx_out0(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin
Critical Warning: No exact pin location assignment(s) for 22 pins of 22 total pins
    Info: Pin usr_sw[1] not assigned to an exact location on the device
    Info: Pin usr_sw[2] not assigned to an exact location on the device
    Info: Pin usr_sw[3] not assigned to an exact location on the device
    Info: Pin usr_sw[4] not assigned to an exact location on the device
    Info: Pin usr_sw[5] not assigned to an exact location on the device
    Info: Pin usr_sw[6] not assigned to an exact location on the device
    Info: Pin usr_sw[7] not assigned to an exact location on the device
    Info: Pin L0_led not assigned to an exact location on the device
    Info: Pin alive_led not assigned to an exact location on the device
    Info: Pin comp_led not assigned to an exact location on the device
    Info: Pin lane_active_led[0] not assigned to an exact location on the device
    Info: Pin lane_active_led[1] not assigned to an exact location on the device
    Info: Pin lane_active_led[2] not assigned to an exact location on the device
    Info: Pin lane_active_led[3] not assigned to an exact location on the device
    Info: Pin tx_out0 not assigned to an exact location on the device
    Info: Pin pcie_rstn not assigned to an exact location on the device
    Info: Pin usr_sw[0] not assigned to an exact location on the device
    Info: Pin refclk not assigned to an exact location on the device
    Info: Pin rx_in0 not assigned to an exact location on the device
    Info: Pin free_100MHz not assigned to an exact location on the device
    Info: Pin local_rstn_ext not assigned to an exact location on the device
    Info: Pin req_compliance_push_button_n not assigned to an exact location on the device
Info: Input frequency of fixedclk for the GXB Central Control Unit "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0" must be 125.0 MHz
Info: GXB Quad Optimizer operation is complete
Info: Current transceiver placement
    Info: QUAD_SIDE_LEFT
        Info: PCIEHIP_X0_Y8_N5             pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip
        Info: CALIBRATIONBLOCK_X0_Y1_N5    pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0
        Info: PLL_1                        pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|pll1
        Info: PLL_2                        
        Info: Atoms placed to IOBANK_QL0
            Info: CMU_X0_Y20_N6                pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0
            Info: Regular Channel 0
                Info: PIN_T2                       rx_in0
                Info: PIN_T2                       rx_in0~input
                Info: RXPMA_X0_Y8_N6               pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pma0
                Info: RXPCS_X0_Y8_N8               pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0
                Info: TXPCS_X0_Y8_N9               pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0
                Info: TXPMA_X0_Y8_N7               pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pma0
                Info: PIN_P2                       tx_out0
                Info: PIN_P2                       tx_out0~output
            Info: Regular Channel 1
                Info: PIN_M2                       
                Info: PIN_M2                       
                Info: RXPMA_X0_Y14_N6              
                Info: RXPCS_X0_Y14_N8              
                Info: TXPCS_X0_Y14_N9              
                Info: TXPMA_X0_Y14_N7              
                Info: PIN_K2                       
                Info: PIN_K2                       
            Info: Regular Channel 2
                Info: PIN_H2                       
                Info: PIN_H2                       
                Info: RXPMA_X0_Y21_N6              
                Info: RXPCS_X0_Y21_N8              
                Info: TXPCS_X0_Y21_N9              
                Info: TXPMA_X0_Y21_N7              
                Info: PIN_F2                       
                Info: PIN_F2                       
            Info: Regular Channel 3
                Info: PIN_D2                       
                Info: PIN_D2                       
                Info: RXPMA_X0_Y27_N6              
                Info: RXPCS_X0_Y27_N8              
                Info: TXPCS_X0_Y27_N9              
                Info: TXPMA_X0_Y27_N7              
                Info: PIN_B2                       
                Info: PIN_B2                       
Info: Input frequency of fixedclk for the GXB Central Control Unit "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0" must be 125.0 MHz
Info: Implemented PLL "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|pll1" as MPLL PLL type
    Info: Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|clk[0] port
    Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|clk[1] port
    Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|clk[2] port
Info: Implemented PLL "pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|pll1" as MPLL PLL type
    Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info: Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[1] port
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Reading SDC File: '../../pcie_core.sdc'
Info: Reading SDC File: 'pcie_core_example.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pma0|clockout} {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pma0|clockout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0|hiptxclkout} {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0|hiptxclkout}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|icdrclk} {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|icdrclk}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[0]} {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[1]} {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[2]} {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pma0|clockout} {core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pma0|clockout}
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0|dpclk  to: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}] -hold 0.030
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 12 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    0.800 core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[0]
    Info:    4.000 core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[1]
    Info:    4.000 core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|clk[2]
    Info:    0.800 core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|pll0|auto_generated|pll1|icdrclk
    Info:    4.000 core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pma0|clockout
    Info:    4.000 core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0|hiptxclkout
    Info:    4.000 core|ep_plus|epmap|serdes|pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pma0|clockout
    Info:    8.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout
    Info:   20.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]
    Info:    8.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]
    Info:   10.000  free_100MHz
    Info:   10.000       refclk
Info: Automatically promoted node pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info: Automatically promoted node pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info: Automatically promoted node pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node refclk~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info: Automatically promoted node pcie_rstn~input (placed in PIN B12 (CLK9, DIFFCLK_5p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|npor_serdes_pll_locked
        Info: Destination node altpcierd_compliance_test:pcie_compliance_test_enable|npor
        Info: Destination node pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0
        Info: Destination node pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip
Info: Automatically promoted node pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|app_rstn 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|num_dw_to_read[5]~12
Info: Automatically promoted node altpcierd_compliance_test:pcie_compliance_test_enable|npor 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|npor_serdes_pll_locked 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 10 input, 7 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available
        Info: I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  26 pins available
        Info: I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info: Input frequency of fixedclk for the GXB Central Control Unit "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0" must be 125.0 MHz
Info: Clock input frequency of GXB Calibration block atom "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0" must be in the frequency range of 10.0 MHz to 125.0 MHz
Info: Input frequency of dpclk for the GXB Central Control Unit "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0" must be in the frequency range of 37.5 MHz to 50.0 MHz
Info: Fitter preparation operations ending: elapsed time is 00:00:07
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:03
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:06
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 8% of the available device resources
    Info: Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X13_Y21 to location X25_Y30
Info: Fitter routing operations ending: elapsed time is 00:00:07
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CGX22CF19C6 are preliminary
Info: Delay annotation completed successfully
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Generated suppressed messages file C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/pcie_core_example_chaining_top.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 469 megabytes
    Info: Processing ended: Sun Nov 17 18:49:45 2013
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/pcie_core_example_chaining_top.fit.smsg.


