<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/synlog/Uniboard_impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>ClockDividerP_12s_1|clk_o_derived_clock</data>
<data>11.9 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>ClockDivider_1|clk_o_derived_clock</data>
<data>11.9 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>ProtocolInterface_12s|select_derived_clock[2]</data>
<data>11.9 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>ProtocolInterface_12s|select_derived_clock[7]</data>
<data>11.9 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>clk_12MHz</data>
<data>11.9 MHz</data>
<data>85.7 MHz</data>
<data>72.326</data>
</row>
</report_table>
