---
title: "ch27-nonlinear-analog-ckts"
layout: default-foundation-20210515
date: 2025-08-13
tags: [ch27-nonlinear-analog-ckts]
---

- Chapter 27: Nonlinear Analog Circuits  
  - 27.1 Basic CMOS Comparator Design  
    - Comparator Operation (Fig. 27.1)  
    - High-Performance Comparator Block Diagram (Fig. 27.2)  
    - Preamplification Stage (Fig. 27.3)  
    - Decision Circuit  
      - Positive Feedback Circuit (Fig. 27.4)  
      - Switching Points and Hysteresis (Eqs. 27.2–27.7)  
      - Example 27.1: Switching Point Simulation (Figs. 27.5–27.7)  
    - Output Buffer  
      - Self-Biased Differential Amplifier (Fig. 27.8)  
      - General-Purpose Comparator (Fig. 27.9)  
    - Comparator Characterization  
      - DC Performance (Fig. 27.10)  
      - Gain and Offset (Fig. 27.11)  
      - Transient Response (Figs. 27.12–27.14)  
      - Propagation Delay and Minimum Input Slew Rate  
    - Clocked Comparators  
      - Basic Clocked Comparator (Fig. 27.15)  
      - Improved Wide-Swing Clocked Comparator (Fig. 27.16)  
    - Input Buffers Revisited (Fig. 27.17)  
  - 27.2 Adaptive Biasing  
    - Concept and Block Diagram (Fig. 27.18)  
    - Current Differential Amplifier Implementation (Fig. 27.19)  
    - Adaptively Biased Diff-Amp Circuit (Fig. 27.20)  
    - Adaptive Voltage Follower Amplifier (Fig. 27.21)  
  - 27.3 Analog Multipliers  
    - Four-Quadrant Multiplier Operation (Fig. 27.22)  
    - CMOS Multiplying Quad Multiplier  
      - Basic Circuit (Fig. 27.23)  
      - Biasing and Output Derivation (Fig. 27.24, Eqs. 27.13–27.22)  
      - SPICE Simulation Model (Fig. 27.25)  
      - Differential Input Implementation (Fig. 27.26)  
      - Multiplier DC Characteristics (Fig. 27.27)  
    - Multiplier Design Using Squaring Circuits  
      - Sum-Squaring and Difference-Squaring Circuits (Fig. 27.28, Eqs. 27.23–27.29)  
  - Additional Reading  
  - Problems (27.1 to 27.6)
