hmLoadTopic({
hmKeywords:"Address Space Number,ASN,AST Enable Register,AST Summary Register,ASTEN,ASTSR,Data Alignment Trap,DATFX,ESP,Executive Stack Pointer,FEN,Floating-Point Enable,Floating-Point Exception,FPE,Kernel Stack Pointer,KSP,Page Table Base Register,PAL Scratch Area,PAL_SCRATCH[8],PRBR,Process Region Base Register,PTBR,Saved PC,Saved Processor Status,SAVED_PC,SAVED_PS,SCBB,SSP,Supervisor Stack Pointer,System Control Block Base,Unique Value,UNQ,User Stack Pointer,User Stack Pointer,USP,USP,Virtual Page Table Base,VPTB",
hmTitle:"Hardware Privileged Context Block (HWPCB)",
hmDescription:"HWPCB (Hardware Privileged Context Block) - Field List",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"Introduction > Appendix > Appendix I â€“ Global Singletons",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">Hardware Privileged Context Block (HWPCB)<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">HWPCB (Hardware Privileged Context Block) - Field List<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0; border-collapse:collapse;\">\n\r<thead>\n\r<tr>\n\r<th style=\"vertical-align:top; width:6.0000rem; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Name<\/span><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; width:12.5625rem; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Desc<\/span><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; width:120.8125rem; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Implementation<\/span><\/p>\n\r<\/th>\n\r<\/tr>\n\r<\/thead>\n\r<tbody>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">KSP &nbsp; &nbsp; <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"> Kernel Stack Pointer <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Stack pointer for kernel mode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ESP &nbsp; &nbsp; <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"> Executive Stack Pointer <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"> Stack pointer for executive mode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">SSP &nbsp; &nbsp; &nbsp; &nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Supervisor Stack Pointer <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Stack pointer for supervisor mode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">USP &nbsp; &nbsp; &nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">User Stack Pointer<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Stack pointer for user mode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">PTBR <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Page Table Base Register <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Base address of page table<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ASN<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Address Space Number <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Address space identifier context switch<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ASTSR &nbsp; &nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">AST Summary Register &nbsp; &nbsp; &nbsp; &nbsp; <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Asynchronous System Trap summary<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span style=\"font-weight: bold;\">Consideration. &nbsp;<\/span><\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>ASTSR is the only stateful register for AST pending<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 2.5000rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">a.<\/span>ASTSR holds pending AST state<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 2.5000rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">b.<\/span>It is the single source of truth<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 2.5000rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">c.<\/span>it is updated by:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 3.7500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">i.<\/span>OS \/ PAL logic<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 3.7500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">ii.<\/span>AST posting mechanisms<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 2.5000rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">d.<\/span>It is not masked<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 2.5000rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">e.<\/span>It is not filtered<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">2. Updates affect register: ISUM - not state<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">ISUM:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>reflects current pending interrupt state<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>includes AST bits<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>may be masked or unmasked depending on your design choice<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>must not store independent AST state<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">When ASTSR changes:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>ISUM must observe the new AST state<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>ISUM must not cache stale values<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>ISUM must not be updated independently<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Adopted implementation strategies:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>ISUM is computed on read<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>ISUM is not stored<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>MFPR_ISUM builds it dynamically from:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Writing the ASTSR internal processor register (Section 13.3) requests an AST for any of the<\/p>\n\r<p class=\"p_Normal\">four processor modes. This operation may request an AST on a formerly inactive level and<\/p>\n\r<p class=\"p_Normal\">thus cause an AST interrupt. The logic required to check for this condition is:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: Courier,monospace;\">ASTSR&lt;3:0&gt; <\/span><span style=\"font-size: 0.91rem; font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';\">&#8592; <\/span><span style=\"font-size: 0.91rem; font-family: Courier,monospace;\">{ASTSR&lt;3:0&gt; AND R16&lt;3:0&gt;} OR R16&lt;7:4&gt;<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: Courier,monospace;\">IF ASTEN&lt;0&gt; AND ASTSR&lt;0&gt; AND {PS&lt;IPL&gt; LT 2} THEN<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: Courier,monospace;\">{initiate AST interrupt at IPL 2}<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ASTEN &nbsp; &nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">AST Enable Register<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">AST enable mask<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">FEN<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Floating-Point Enable &nbsp; <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">FP instruction enable\/disable<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">FPE<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Floating-Point Exception<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">FP exception flags<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">UNQ<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Unique Value &nbsp; &nbsp; &nbsp; &nbsp; <\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Process-unique value OpenVMS\/Tru64 use<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">PRBR<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Process Region Base Register<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Region base for process space PAL dependent<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">SCBB<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">System Control Block Base<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Address of SCB interrupt vector table<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">VPTB &nbsp; &nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Virtual Page Table Base<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Base of system virtual page table PAL dependent<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">USP<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">User Stack Pointer &nbsp; &nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Duplicated for completeness; see above<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">PAL_SCRATCH[8]<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">PAL Scratch Area<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Array of 8 PAL-scratch registers reserved for PALcode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">SAVED_PC<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"> Saved PC &nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Used by PAL entry\/exit code fault\/trap return<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">SAVED_PS &nbsp; &nbsp; &nbsp; &nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"> Saved Processor Status<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Saved processor status at PAL entry<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.0000rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">DATFX &nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:12.5625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Data Alignment Trap<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:120.8125rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">MTPR_DATFX is a PAL-only instruction that updates the DATFX internal processor register. <\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The instruction performs a pure architectural state update with no immediate side effects. <\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The new DATFX value affects the handling of future data access faults and is consulted by the fault logic when such events occur.<\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/tbody>\n\r<\/table>\n\r<\/div>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span style=\"font-weight: bold;\">Example Usage:<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;setKSP_Active1,&nbsp;0x20000000;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\/\/&nbsp;Set&nbsp;KSP&nbsp;for&nbsp;CPU&nbsp;1<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">quint64&nbsp;pc&nbsp;=&nbsp;getSavedPC_Active0;&nbsp;&nbsp;&nbsp;&nbsp;\/\/&nbsp;Get&nbsp;SavedPC&nbsp;for&nbsp;CPU&nbsp;0<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span style=\"font-weight: bold;\">References:<\/span><\/p>\n\r<p class=\"p_Normal\">- See HWPCB_core.h for member definitions.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r"
})
