$date
	Sat Feb 05 20:15:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! y [1:0] $end
$var wire 3 " registrador0 [2:0] $end
$var wire 1 # done $end
$var reg 1 $ clk0 $end
$var reg 1 % rst0 $end
$var reg 1 & w $end
$scope module FSM0 $end
$var wire 1 ' c1 $end
$var wire 1 ( c2 $end
$var wire 1 ) c3 $end
$var wire 1 $ clk $end
$var wire 1 # done $end
$var wire 1 * h1 $end
$var wire 1 + h2 $end
$var wire 1 , h3 $end
$var wire 1 % rst $end
$var wire 1 & w $end
$var wire 2 - y [1:0] $end
$var wire 3 . registradorSaida [2:0] $end
$var wire 2 / K [1:0] $end
$var wire 2 0 J [1:0] $end
$var reg 2 1 O [1:0] $end
$var reg 1 2 r1 $end
$var reg 1 3 r2 $end
$var reg 1 4 r3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
03
12
b0 1
b0 0
b0 /
b1 .
b0 -
0,
0+
0*
0)
0(
0'
0&
1%
0$
0#
b1 "
b0 !
$end
#1
1+
1)
b10 !
b10 -
b10 1
0%
1$
b11 0
1&
#2
0$
b1 0
0&
#3
b0 0
0+
0)
b10 /
1*
1(
b11 !
b11 -
b11 1
1$
#4
0$
#5
b11 "
b11 .
13
1'
1,
1#
b1 /
0*
0(
b1 !
b1 -
b1 1
1$
#6
0$
#7
b10 "
b10 .
02
b0 /
0'
0,
0#
b0 !
b0 -
b0 1
1$
#8
0$
#9
1$
#10
0$
#11
1$
#12
0$
#13
1$
#14
0$
#15
1$
#16
0$
#17
1$
#18
0$
