@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file
@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|Found counter in view:work.top(verilog) instance ctr[18:0] 
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
@N: MT615 |Found clock clk12 with period 83.33ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
