module top_module(
    input         PCLK,
    input         PRESETn,
    input  [2:0]  PADDR,
    input         PWRITE,
    input         PSEL,
    input         PENABLE,
    input  [7:0]  PWDATA,
    input         miso,

    output        ss,
    output        sclk,
    output        spi_interrupt_request,
    output        mosi,
    output [7:0]  PRDATA,
    output        PREADY,
    output        PSLVERR
);

    // Internal wires
    wire [7:0] data_mosi, data_miso;
    wire send_data, receive_data;
    wire mstr, cpol, cpha, lsbfe, spiswai;
    wire tip;
    wire [1:0] spi_mode;
    wire [2:0] sppr, spr;
    wire flag_low, flag_high, flags_low, flags_high;
    wire [11:0] BaudRateDivisor;

    // Baud Rate Generator
    BaudRateGenerator b1(
        .PCLK(PCLK),
        .PRESETn(PRESETn),
        .spi_mode(spi_mode),
        .spiswai(spiswai),
        .sppr(sppr),
        .spr(spr),
        .cpol(cpol),
        .cpha(cpha),
        .ss(ss),
        .sclk(sclk),
        .flag_low(flag_low),
        .flag_high(flag_high),
        .flags_low(flags_low),
        .flags_high(flags_high),
        .BaudRateDivisor(BaudRateDivisor)
    );

    // Shift Register (MOSI/MISO)
    shift_register s1(
        .PCLK(PCLK),
        .PRESETn(PRESETn),
        .ss(ss),
        .send_data(send_data),
        .lsbfe(lsbfe),
        .cpha(cpha),
        .cpol(cpol),
        .flag_low(flag_low),
        .flag_high(flag_high),
        .flags_low(flags_low),
        .flags_high(flags_high),
        .miso(miso),
        .data_mosi(data_mosi),
        .receive_data(receive_data),
        .mosi(mosi),
        .data_miso(data_miso)
    );

    // Slave Select Controller
    slave_select_control c1(
        .PCLK(PCLK),
        .PRESETn(PRESETn),
        .mstr(mstr),
        .spiswai(spiswai),
        .spi_mode(spi_mode),
        .send_data(send_data),
        .BaudRateDivisor(BaudRateDivisor),
        .receive_data(receive_data),
        .ss(ss),
        .tip(tip)
    );

    // APB Slave Interface
    apb_slave_interface i1(
        .PCLK(PCLK),
        .PRESETn(PRESETn),
        .PADDR(PADDR),
        .PWRITE(PWRITE),
        .PSEL(PSEL),
        .PENABLE(PENABLE),
        .PWDATA(PWDATA),
        .ss(ss),
        .miso_data(data_miso),
        .receive_data(receive_data),
        .tip(tip),
        .PRDATA(PRDATA),
        .mstr(mstr),
        .cpol(cpol),
        .cpha(cpha),
        .lsbfe(lsbfe),
        .spiswai(spiswai),
        .spi_interrupt_request(spi_interrupt_request),
        .PREADY(PREADY),
        .PSLVERR(PSLVERR),
        .send_data(send_data),
        .mosi_data(data_mosi),
        .spi_mode(spi_mode),
        .sppr(sppr),
        .spr(spr)
    );

endmodule
