module riscv_core
    parameter INSTR_RDATA_WIDTH 32
    parameter N_EXT_PERF_COUNTERS 2
    parameter WAPUTYPE 0
    parameter APU_NARGS_CPU 3
    parameter APU_WOP_CPU 6
    parameter SHARED_INT_DIV 0
    parameter FPU 0
    parameter APU_NDSFLAGS_CPU 15
    parameter SHARED_FP_DIVSQRT 0
    parameter PULP_SECURE 0
    parameter APU_NUSFLAGS_CPU 5
    parameter SHARED_FP 0
    parameter SHARED_DSP_MULT 0
    net alu_operand_c_ex ('wire', (31, 0))
    net fpu_op_ex ('wire', (['-', 'C_CMD', 1], 0))
    net apu_en_ex ('wire', 0)
    net mult_multicycle ('wire', 0)
    net debug_halt_i ('input', 0)
    net csr_restore_uret_id ('wire', 0)
    net hwlp_end ('wire', ('packed', (['-', 'N_HWLP', 1], 0), (31, 0)))
    net is_hwlp_id ('wire', 0)
    net id_valid ('wire', 0)
    net csr_save_cause ('wire', 0)
    net perf_apu_cont ('wire', 0)
    net csr_restore_mret_id ('wire', 0)
    net data_we_ex ('wire', 0)
    net data_wdata_o ('output', (31, 0))
    net clock_en_i ('input', 0)
    net regfile_waddr_ex ('wire', (5, 0))
    net irq_ack_o ('output', 0)
    net useincr_addr_ex ('wire', 0)
    net hwlp_start ('wire', ('packed', (['-', 'N_HWLP', 1], 0), (31, 0)))
    net clk ('wire', 0)
    net data_we_o ('output', 0)
    net clk_i ('input', 0)
    net m_irq_enable ('wire', 0)
    net wb_valid ('wire', 0)
    net core_ctrl_firstfetch ('wire', 0)
    net csr_access_ex ('wire', 0)
    net dbg_busy ('wire', 0)
    net dbg_csr_wdata ('wire', (31, 0))
    net pc_set ('wire', 0)
    net dbg_csr_req ('wire', 0)
    net alu_vec_mode_ex ('wire', (1, 0))
    net ex_valid ('wire', 0)
    net regfile_alu_we_fw ('wire', 0)
    net csr_hwlp_regid ('wire', (['-', 'N_HWLP_BITS', 1], 0))
    net regfile_alu_we_ex ('wire', 0)
    net pc_mux_id ('wire', (2, 0))
    net instr_addr_o ('output', (31, 0))
    net apu_read_regs ('wire', ('packed', (2, 0), (5, 0)))
    net csr_irq_sec ('wire', 0)
    net regfile_alu_wdata_fw ('wire', (31, 0))
    net apu_master_ready_o ('output', 0)
    net lsu_busy ('wire', 0)
    net branch_decision ('wire', 0)
    net csr_op ('wire', (1, 0))
    net jump_target_id ('wire', (31, 0))
    net apu_master_req_o ('output', 0)
    net is_decoding ('wire', 0)
    net apu_busy ('wire', 0)
    net dbg_settings ('wire', (['-', 'DBG_SETS_W', 1], 0))
    net dbg_req ('wire', 0)
    net csr_hwlp_data ('wire', (31, 0))
    net apu_op_ex ('wire', (['-', 'APU_WOP_CPU', 1], 0))
    net irq_sec_i ('input', 0)
    net apu_operands_ex ('wire', ['packed', (31, 0), (['-', 'APU_NARGS_CPU', 1], 0)])
    net dbg_csr_we ('wire', 0)
    net sec_lvl_o ('output', 0)
    net mult_operand_a_ex ('wire', (31, 0))
    net csr_rdata ('wire', (31, 0))
    net hwlp_cnt ('wire', ('packed', (['-', 'N_HWLP', 1], 0), (31, 0)))
    net debug_halted_o ('output', 0)
    net boot_addr_i ('input', (31, 0))
    net bmask_b_ex ('wire', (4, 0))
    net data_err_i ('input', 0)
    net instr_gnt_i ('input', 0)
    net rst_ni ('input', 0)
    net lsu_ready_wb ('wire', 0)
    net utvec ('wire', (23, 0))
    net csr_hwlp_we ('wire', (2, 0))
    net cluster_id_i ('input', (5, 0))
    net data_be_o ('output', (3, 0))
    net mult_en_ex ('wire', 0)
    net imm_vec_ext_ex ('wire', (1, 0))
    net mult_signed_mode_ex ('wire', (1, 0))
    net core_busy_q ('reg', 0)
    net csr_access ('wire', 0)
    net regfile_we_wb ('wire', 0)
    net perf_apu_wb ('wire', 0)
    net data_addr_o ('output', (31, 0))
    net mult_operand_b_ex ('wire', (31, 0))
    net dbg_reg_raddr ('wire', (5, 0))
    net lsu_store_err ('wire', 0)
    net trap_addr_mux ('wire', 0)
    net instr_req_o ('output', 0)
    net irq_i ('input', 0)
    net pc_id ('wire', (31, 0))
    net pc_if ('wire', (31, 0))
    net data_misaligned ('wire', 0)
    net dbg_jump_req ('wire', 0)
    net is_interrupt ('wire', 0)
    net alu_en_ex ('wire', 0)
    net apu_master_op_o ('output', (['-', 'APU_WOP_CPU', 1], 0))
    net debug_resume_i ('input', 0)
    net illegal_c_insn_id ('wire', 0)
    net instr_valid_id ('wire', 0)
    net debug_wdata_i ('input', (31, 0))
    net instr_rvalid_i ('input', 0)
    net mult_sel_subword_ex ('wire', 0)
    net csr_save_if ('wire', 0)
    net csr_save_id ('wire', 0)
    net ctrl_busy ('wire', 0)
    net mult_dot_op_c_ex ('wire', (31, 0))
    net data_req_o ('output', 0)
    net perf_apu_type ('wire', 0)
    net fetch_enable_i ('input', 0)
    net apu_read_dep ('wire', 0)
    net csr_addr_int ('wire', (11, 0))
    net is_compressed_id ('wire', 0)
    net hwlp_dec_cnt_id ('wire', (['-', 'N_HWLP', 1], 0))
    net fflags_we ('wire', 0)
    net apu_master_result_i ('input', (31, 0))
    net u_irq_enable ('wire', 0)
    net perf_jump ('wire', 0)
    net current_priv_lvl ('wire', (1, 0))
    net perf_jr_stall ('wire', 0)
    net apu_flags_ex ('wire', (['-', 'APU_NDSFLAGS_CPU', 1], 0))
    net mult_dot_signed_ex ('wire', (1, 0))
    net apu_waddr_ex ('wire', (5, 0))
    net data_rdata_i ('input', (31, 0))
    net data_req_ex ('wire', 0)
    net dbg_reg_wreq ('wire', 0)
    net debug_we_i ('input', 0)
    net fflags ('wire', (['-', 'C_FFLAG', 1], 0))
    net data_sign_ext_ex ('wire', 0)
    net dbg_reg_rdata ('wire', (31, 0))
    net id_ready ('wire', 0)
    net regfile_alu_waddr_fw ('wire', (5, 0))
    net data_rvalid_i ('input', 0)
    net debug_req_i ('input', 0)
    net debug_rdata_o ('output', (31, 0))
    net apu_master_type_o ('output', (['-', 'WAPUTYPE', 1], 0))
    net dbg_reg_waddr ('wire', (5, 0))
    net exc_pc_mux_id ('wire', (1, 0))
    net instr_req_int ('wire', 0)
    net clock_en ('wire', 0)
    net jump_target_ex ('wire', (31, 0))
    net lsu_load_err ('wire', 0)
    net mult_dot_op_b_ex ('wire', (31, 0))
    net mult_dot_op_a_ex ('wire', (31, 0))
    net regfile_we_ex ('wire', 0)
    net mtvec ('wire', (23, 0))
    net apu_read_regs_valid ('wire', (2, 0))
    net lsu_ready_ex ('wire', 0)
    net data_load_event_ex ('wire', 0)
    net core_busy_o ('output', 0)
    net mult_operand_c_ex ('wire', (31, 0))
    net ext_perf_counters_i ('input', (['-', 'N_EXT_PERF_COUNTERS', 1], 0))
    net instr_rdata_id ('wire', (31, 0))
    net irq_id_i ('input', (4, 0))
    net irq_id_o ('output', (4, 0))
    net lsu_rdata ('wire', (31, 0))
    net dbg_stall ('wire', 0)
    net apu_ready_wb ('wire', 0)
    net regfile_waddr_fw_wb_o ('wire', (5, 0))
    net alu_operand_b_ex ('wire', (31, 0))
    net apu_write_regs_valid ('wire', (1, 0))
    net alu_operator_ex ('wire', (['-', 'ALU_OP_WIDTH', 1], 0))
    net csr_addr ('wire', (11, 0))
    net dbg_ack ('wire', 0)
    net ex_ready ('wire', 0)
    net sleeping ('wire', 0)
    net apu_write_regs ('wire', ('packed', (1, 0), (5, 0)))
    net csr_op_ex ('wire', (1, 0))
    net core_id_i ('input', (3, 0))
    net dbg_jump_addr ('wire', (31, 0))
    net if_busy ('wire', 0)
    net data_reg_offset_ex ('wire', (1, 0))
    net dbg_csr_addr ('wire', (11, 0))
    net apu_master_gnt_i ('input', 0)
    net alu_operand_a_ex ('wire', (31, 0))
    net exc_cause ('wire', (5, 0))
    net data_misaligned_ex ('wire', 0)
    net debug_addr_i ('input', (14, 0))
    net mult_operator_ex ('wire', (2, 0))
    net debug_gnt_o ('output', 0)
    net data_type_ex ('wire', (1, 0))
    net perf_imiss ('wire', 0)
    net apu_type_ex ('wire', (['-', 'WAPUTYPE', 1], 0))
    net fflags_csr ('wire', (['-', 'C_FFLAG', 1], 0))
    net apu_master_operands_o ('output', ['packed', (31, 0), (['-', 'APU_NARGS_CPU', 1], 0)])
    net clear_instr_valid ('wire', 0)
    net dbg_trap ('wire', 0)
    net fprec_csr ('wire', (['-', 'C_PC', 1], 0))
    net debug_rvalid_o ('output', 0)
    net regfile_alu_waddr_ex ('wire', (5, 0))
    net bmask_a_ex ('wire', (4, 0))
    net apu_master_flags_o ('output', (['-', 'APU_NDSFLAGS_CPU', 1], 0))
    net regfile_wdata ('wire', (31, 0))
    net apu_master_valid_i ('input', 0)
    net csr_cause ('wire', (5, 0))
    net halt_if ('wire', 0)
    net apu_master_flags_i ('input', (['-', 'APU_NUSFLAGS_CPU', 1], 0))
    net pc_ex ('wire', (31, 0))
    net perf_ld_stall ('wire', 0)
    net dbg_reg_rreq ('wire', 0)
    net branch_in_ex ('wire', 0)
    net instr_rdata_i ('input', (['-', 'INSTR_RDATA_WIDTH', 1], 0))
    net frm_csr ('wire', (['-', 'C_RM', 1], 0))
    net apu_lat_ex ('wire', (1, 0))
    net dbg_reg_wdata ('wire', (31, 0))
    net mult_imm_ex ('wire', (4, 0))
    net core_busy_int ('wire', 0)
    net test_en_i ('input', 0)
    net perf_apu_dep ('wire', 0)
    net csr_wdata ('wire', (31, 0))
    net data_gnt_i ('input', 0)
    net epc ('wire', (31, 0))
    net apu_write_dep ('wire', 0)
    assign ('is_interrupt', ['&&', ['==', 'pc_mux_id', 'PC_EXCEPTION'], ['==', 'exc_pc_mux_id', 'EXC_PC_IRQ']], '', '')
    assign ('core_busy_int', ['question', ['&', 'data_load_event_ex', 'data_req_o'], ['|', 'if_busy', 'apu_busy'], ['|', ['|', ['|', 'if_busy', 'ctrl_busy'], 'lsu_busy'], 'apu_busy']], '', '')
    assign ('core_busy_o', ['question', 'core_ctrl_firstfetch', ['bin', '1', '1'], 'core_busy_q'], '', '')
    assign ('dbg_busy', ['|', ['|', ['|', ['|', 'dbg_req', 'dbg_csr_req'], 'dbg_jump_req'], 'dbg_reg_wreq'], 'debug_req_i'], '', '')
    assign ('clock_en', ['|', ['|', 'clock_en_i', 'core_busy_o'], 'dbg_busy'], '', '')
    assign ('sleeping', ['&', ['~', 'fetch_enable_i'], ['~', 'core_busy_o']], '', '')
    assign ('wb_valid', ['&', 'lsu_ready_wb', 'apu_ready_wb'], '', '')
    assign ('csr_access', ['question', ['~', 'dbg_csr_req'], 'csr_access_ex', ['bin', '1', '1']], '', '')
    assign ('csr_addr', ['question', ['~', 'dbg_csr_req'], 'csr_addr_int', 'dbg_csr_addr'], '', '')
    assign ('csr_wdata', ['question', ['~', 'dbg_csr_req'], 'alu_operand_a_ex', 'dbg_csr_wdata'], '', '')
    assign ('csr_op', ['question', ['~', 'dbg_csr_req'], 'csr_op_ex', ['question', 'dbg_csr_we', 'CSR_OP_WRITE', 'CSR_OP_NONE']], '', '')
    assign ('csr_addr_int', ['question', 'csr_access_ex', ['subbus', 'alu_operand_b_ex', [11, 0]], ['dig', 32, '0']], '', '')
    always [['list', ['edge', 'posedge', 'clk'], ['edge', 'negedge', 'rst_ni']], ['list', ['ifelse', ['~', 'rst_ni'], ['list', ['<=', 'core_busy_q', ['bin', '1', '0']]], ['list', ['<=', 'core_busy_q', 'core_busy_int']]]], 'always']
    generate ['ifelse', ['==', 'SHARED_FP', 1], ['list', ['assigns', ['=', 'apu_master_type_o', 'apu_type_ex']], ['assigns', ['=', 'apu_master_flags_o', 'apu_flags_ex']], ['assigns', ['=', 'fflags_csr', 'apu_master_flags_i']]], ['list', ['assigns', ['=', 'apu_master_type_o', ['dig', 32, '0']]], ['assigns', ['=', 'apu_master_flags_o', ['dig', 32, '0']]], ['assigns', ['=', 'fflags_csr', 'fflags']]]]
instance cluster_clock_gating core_clock_gate_i
      conn pin=en_i sig=clock_en
      conn pin=test_en_i sig=test_en_i
      conn pin=clk_o sig=clk
      conn pin=clk_i sig=clk_i
instance riscv_ex_stage ex_stage_i
      conn pin=mult_operator_i sig=mult_operator_ex
      conn pin=ex_ready_o sig=ex_ready
      conn pin=mult_dot_op_c_i sig=mult_dot_op_c_ex
      conn pin=alu_operator_i sig=alu_operator_ex
      conn pin=apu_write_regs_valid_i sig=apu_write_regs_valid
      conn pin=fpu_fflags_we_o sig=fflags_we
      conn pin=apu_master_result_i sig=apu_master_result_i
      conn pin=apu_op_i sig=apu_op_ex
      conn pin=mult_dot_op_a_i sig=mult_dot_op_a_ex
      conn pin=regfile_wdata_wb_o sig=regfile_wdata
      conn pin=mult_sel_subword_i sig=mult_sel_subword_ex
      conn pin=mult_dot_signed_i sig=mult_dot_signed_ex
      conn pin=regfile_we_wb_o sig=regfile_we_wb
      conn pin=apu_en_i sig=apu_en_ex
      conn pin=csr_access_i sig=csr_access_ex
      conn pin=csr_rdata_i sig=csr_rdata
      conn pin=apu_master_gnt_i sig=apu_master_gnt_i
      conn pin=regfile_we_i sig=regfile_we_ex
      conn pin=apu_read_regs_i sig=apu_read_regs
      conn pin=clk sig=clk
      conn pin=apu_ready_wb_o sig=apu_ready_wb
      conn pin=branch_in_ex_i sig=branch_in_ex
      conn pin=apu_master_req_o sig=apu_master_req_o
      conn pin=mult_signed_mode_i sig=mult_signed_mode_ex
      conn pin=regfile_waddr_wb_o sig=regfile_waddr_fw_wb_o
      conn pin=bmask_a_i sig=bmask_a_ex
      conn pin=imm_vec_ext_i sig=imm_vec_ext_ex
      conn pin=apu_lat_i sig=apu_lat_ex
      conn pin=apu_perf_wb_o sig=perf_apu_wb
      conn pin=apu_write_dep_o sig=apu_write_dep
      conn pin=mult_operand_a_i sig=mult_operand_a_ex
      conn pin=apu_master_operands_o sig=apu_master_operands_o
      conn pin=alu_en_i sig=alu_en_ex
      conn pin=fpu_op_i sig=fpu_op_ex
      conn pin=apu_perf_type_o sig=perf_apu_type
      conn pin=rst_n sig=rst_ni
      conn pin=branch_decision_o sig=branch_decision
      conn pin=jump_target_o sig=jump_target_ex
      conn pin=lsu_rdata_i sig=lsu_rdata
      conn pin=lsu_en_i sig=data_req_ex
      conn pin=regfile_alu_waddr_i sig=regfile_alu_waddr_ex
      conn pin=apu_read_dep_o sig=apu_read_dep
      conn pin=mult_operand_c_i sig=mult_operand_c_ex
      conn pin=regfile_alu_waddr_fw_o sig=regfile_alu_waddr_fw
      conn pin=apu_read_regs_valid_i sig=apu_read_regs_valid
      conn pin=apu_master_op_o sig=apu_master_op_o
      conn pin=mult_operand_b_i sig=mult_operand_b_ex
      conn pin=apu_master_valid_i sig=apu_master_valid_i
      conn pin=lsu_ready_ex_i sig=lsu_ready_ex
      conn pin=apu_waddr_i sig=apu_waddr_ex
      conn pin=apu_busy_o sig=apu_busy
      conn pin=mult_imm_i sig=mult_imm_ex
      conn pin=regfile_alu_we_fw_o sig=regfile_alu_we_fw
      conn pin=apu_operands_i sig=apu_operands_ex
      conn pin=apu_master_ready_o sig=apu_master_ready_o
      conn pin=mult_multicycle_o sig=mult_multicycle
      conn pin=regfile_alu_wdata_fw_o sig=regfile_alu_wdata_fw
      conn pin=regfile_waddr_i sig=regfile_waddr_ex
      conn pin=wb_ready_i sig=lsu_ready_wb
      conn pin=regfile_alu_we_i sig=regfile_alu_we_ex
      conn pin=bmask_b_i sig=bmask_b_ex
      conn pin=alu_operand_a_i sig=alu_operand_a_ex
      conn pin=apu_write_regs_i sig=apu_write_regs
      conn pin=mult_en_i sig=mult_en_ex
      conn pin=alu_operand_b_i sig=alu_operand_b_ex
      conn pin=fpu_fflags_o sig=fflags
      conn pin=apu_perf_cont_o sig=perf_apu_cont
      conn pin=apu_flags_i sig=apu_flags_ex
      conn pin=ex_valid_o sig=ex_valid
      conn pin=alu_vec_mode_i sig=alu_vec_mode_ex
      conn pin=fpu_prec_i sig=fprec_csr
      conn pin=alu_operand_c_i sig=alu_operand_c_ex
      conn pin=mult_dot_op_b_i sig=mult_dot_op_b_ex
instance riscv_cs_registers cs_registers_i
      conn pin=is_decoding_i sig=is_decoding
      conn pin=csr_access_i sig=csr_access
      conn pin=jump_i sig=perf_jump
      conn pin=sec_lvl_o sig=sec_lvl_o
      conn pin=apu_wb_i sig=perf_apu_wb
      conn pin=utvec_o sig=utvec
      conn pin=boot_addr_i sig=['subbus', 'boot_addr_i', (31, 8)]
      conn pin=core_id_i sig=core_id_i
      conn pin=branch_taken_i sig=branch_decision
      conn pin=fflags_we_i sig=fflags_we
      conn pin=pc_if_i sig=pc_if
      conn pin=hwlp_cnt_i sig=hwlp_cnt
      conn pin=frm_o sig=frm_csr
      conn pin=csr_save_id_i sig=csr_save_id
      conn pin=csr_rdata_o sig=csr_rdata
      conn pin=clk sig=clk
      conn pin=cluster_id_i sig=cluster_id_i
      conn pin=apu_typeconflict_i sig=perf_apu_type
      conn pin=hwlp_data_o sig=csr_hwlp_data
      conn pin=mem_store_i sig=['&', ['&', 'data_req_o', 'data_gnt_i'], 'data_we_o']
      conn pin=csr_save_cause_i sig=csr_save_cause
      conn pin=fprec_o sig=fprec_csr
      conn pin=rst_n sig=rst_ni
      conn pin=mtvec_o sig=mtvec
      conn pin=csr_cause_i sig=csr_cause
      conn pin=epc_o sig=epc
      conn pin=csr_restore_uret_i sig=csr_restore_uret_id
      conn pin=u_irq_enable_o sig=u_irq_enable
      conn pin=apu_contention_i sig=perf_apu_cont
      conn pin=csr_save_if_i sig=csr_save_if
      conn pin=branch_i sig=branch_in_ex
      conn pin=jr_stall_i sig=perf_jr_stall
      conn pin=pc_id_i sig=pc_id
      conn pin=apu_dep_i sig=perf_apu_dep
      conn pin=m_irq_enable_o sig=m_irq_enable
      conn pin=hwlp_end_i sig=hwlp_end
      conn pin=hwlp_start_i sig=hwlp_start
      conn pin=csr_restore_mret_i sig=csr_restore_mret_id
      conn pin=hwlp_we_o sig=csr_hwlp_we
      conn pin=csr_addr_i sig=csr_addr
      conn pin=csr_wdata_i sig=csr_wdata
      conn pin=id_valid_i sig=id_valid
      conn pin=ld_stall_i sig=perf_ld_stall
      conn pin=is_compressed_i sig=is_compressed_id
      conn pin=hwlp_regid_o sig=csr_hwlp_regid
      conn pin=ext_counters_i sig=ext_perf_counters_i
      conn pin=pc_set_i sig=pc_set
      conn pin=csr_op_i sig=csr_op
      conn pin=mem_load_i sig=['&', ['&', 'data_req_o', 'data_gnt_i'], ['~', 'data_we_o']]
      conn pin=fflags_i sig=fflags_csr
      conn pin=priv_lvl_o sig=current_priv_lvl
      conn pin=csr_irq_sec_i sig=csr_irq_sec
      conn pin=imiss_i sig=perf_imiss
instance riscv_id_stage id_stage_i
      conn pin=csr_hwlp_we_i sig=csr_hwlp_we
      conn pin=apu_perf_dep_o sig=perf_apu_dep
      conn pin=jump_target_o sig=jump_target_id
      conn pin=perf_jr_stall_o sig=perf_jr_stall
      conn pin=branch_decision_i sig=branch_decision
      conn pin=csr_hwlp_data_i sig=csr_hwlp_data
      conn pin=apu_type_ex_o sig=apu_type_ex
      conn pin=apu_lat_ex_o sig=apu_lat_ex
      conn pin=branch_in_ex_o sig=branch_in_ex
      conn pin=mult_dot_op_c_ex_o sig=mult_dot_op_c_ex
      conn pin=irq_ack_o sig=irq_ack_o
      conn pin=regfile_we_ex_o sig=regfile_we_ex
      conn pin=clk sig=clk
      conn pin=mult_dot_op_a_ex_o sig=mult_dot_op_a_ex
      conn pin=is_hwlp_i sig=is_hwlp_id
      conn pin=apu_op_ex_o sig=apu_op_ex
      conn pin=mult_operand_c_ex_o sig=mult_operand_c_ex
      conn pin=alu_en_ex_o sig=alu_en_ex
      conn pin=apu_write_dep_i sig=apu_write_dep
      conn pin=pc_set_o sig=pc_set
      conn pin=dbg_reg_waddr_i sig=dbg_reg_waddr
      conn pin=apu_operands_ex_o sig=apu_operands_ex
      conn pin=lsu_load_err_i sig=lsu_load_err
      conn pin=clear_instr_valid_o sig=clear_instr_valid
      conn pin=dbg_stall_i sig=dbg_stall
      conn pin=apu_read_dep_i sig=apu_read_dep
      conn pin=mult_dot_signed_ex_o sig=mult_dot_signed_ex
      conn pin=data_misaligned_i sig=data_misaligned
      conn pin=hwlp_start_o sig=hwlp_start
      conn pin=id_valid_o sig=id_valid
      conn pin=mult_multicycle_i sig=mult_multicycle
      conn pin=data_req_ex_o sig=data_req_ex
      conn pin=perf_jump_o sig=perf_jump
      conn pin=ex_ready_i sig=ex_ready
      conn pin=csr_irq_sec_o sig=csr_irq_sec
      conn pin=csr_restore_uret_id_o sig=csr_restore_uret_id
      conn pin=irq_sec_i sig=['question', 'PULP_SECURE', 'irq_sec_i', ['bin', '1', '0']]
      conn pin=u_irq_enable_i sig=u_irq_enable
      conn pin=apu_read_regs_valid_o sig=apu_read_regs_valid
      conn pin=dbg_req_i sig=dbg_req
      conn pin=alu_operator_ex_o sig=alu_operator_ex
      conn pin=pc_if_i sig=pc_if
      conn pin=halt_if_o sig=halt_if
      conn pin=dbg_ack_o sig=dbg_ack
      conn pin=csr_restore_mret_id_o sig=csr_restore_mret_id
      conn pin=id_ready_o sig=id_ready
      conn pin=apu_waddr_ex_o sig=apu_waddr_ex
      conn pin=alu_vec_mode_ex_o sig=alu_vec_mode_ex
      conn pin=mult_en_ex_o sig=mult_en_ex
      conn pin=csr_save_cause_o sig=csr_save_cause
      conn pin=exc_pc_mux_o sig=exc_pc_mux_id
      conn pin=regfile_waddr_wb_i sig=regfile_waddr_fw_wb_o
      conn pin=mult_sel_subword_ex_o sig=mult_sel_subword_ex
      conn pin=instr_valid_i sig=instr_valid_id
      conn pin=apu_busy_i sig=apu_busy
      conn pin=instr_req_o sig=instr_req_int
      conn pin=irq_i sig=irq_i
      conn pin=dbg_reg_rdata_o sig=dbg_reg_rdata
      conn pin=data_load_event_ex_o sig=data_load_event_ex
      conn pin=mult_imm_ex_o sig=mult_imm_ex
      conn pin=mult_operator_ex_o sig=mult_operator_ex
      conn pin=mult_operand_a_ex_o sig=mult_operand_a_ex
      conn pin=prepost_useincr_ex_o sig=useincr_addr_ex
      conn pin=fetch_enable_i sig=fetch_enable_i
      conn pin=is_decoding_o sig=is_decoding
      conn pin=dbg_reg_wdata_i sig=dbg_reg_wdata
      conn pin=data_type_ex_o sig=data_type_ex
      conn pin=csr_op_ex_o sig=csr_op_ex
      conn pin=pc_mux_o sig=pc_mux_id
      conn pin=mult_signed_mode_ex_o sig=mult_signed_mode_ex
      conn pin=apu_read_regs_o sig=apu_read_regs
      conn pin=is_compressed_i sig=is_compressed_id
      conn pin=dbg_settings_i sig=dbg_settings
      conn pin=data_we_ex_o sig=data_we_ex
      conn pin=rst_n sig=rst_ni
      conn pin=regfile_we_wb_i sig=regfile_we_wb
      conn pin=data_reg_offset_ex_o sig=data_reg_offset_ex
      conn pin=csr_cause_o sig=csr_cause
      conn pin=data_sign_ext_ex_o sig=data_sign_ext_ex
      conn pin=regfile_alu_waddr_ex_o sig=regfile_alu_waddr_ex
      conn pin=csr_access_ex_o sig=csr_access_ex
      conn pin=mult_dot_op_b_ex_o sig=mult_dot_op_b_ex
      conn pin=bmask_a_ex_o sig=bmask_a_ex
      conn pin=apu_flags_ex_o sig=apu_flags_ex
      conn pin=hwlp_end_o sig=hwlp_end
      conn pin=m_irq_enable_i sig=m_irq_enable
      conn pin=imm_vec_ext_ex_o sig=imm_vec_ext_ex
      conn pin=illegal_c_insn_i sig=illegal_c_insn_id
      conn pin=fpu_op_ex_o sig=fpu_op_ex
      conn pin=alu_operand_c_ex_o sig=alu_operand_c_ex
      conn pin=regfile_wdata_wb_i sig=regfile_wdata
      conn pin=irq_id_i sig=irq_id_i
      conn pin=irq_id_o sig=irq_id_o
      conn pin=regfile_alu_wdata_fw_i sig=regfile_alu_wdata_fw
      conn pin=core_ctrl_firstfetch_o sig=core_ctrl_firstfetch
      conn pin=trap_addr_mux_o sig=trap_addr_mux
      conn pin=apu_write_regs_valid_o sig=apu_write_regs_valid
      conn pin=apu_en_ex_o sig=apu_en_ex
      conn pin=bmask_b_ex_o sig=bmask_b_ex
      conn pin=csr_save_id_o sig=csr_save_id
      conn pin=frm_i sig=frm_csr
      conn pin=lsu_store_err_i sig=lsu_store_err
      conn pin=hwlp_cnt_o sig=hwlp_cnt
      conn pin=dbg_reg_rreq_i sig=dbg_reg_rreq
      conn pin=hwlp_dec_cnt_i sig=hwlp_dec_cnt_id
      conn pin=perf_ld_stall_o sig=perf_ld_stall
      conn pin=regfile_alu_we_ex_o sig=regfile_alu_we_ex
      conn pin=dbg_reg_raddr_i sig=dbg_reg_raddr
      conn pin=dbg_trap_o sig=dbg_trap
      conn pin=dbg_jump_req_i sig=dbg_jump_req
      conn pin=regfile_alu_waddr_fw_i sig=regfile_alu_waddr_fw
      conn pin=dbg_reg_wreq_i sig=dbg_reg_wreq
      conn pin=exc_cause_o sig=exc_cause
      conn pin=regfile_alu_we_fw_i sig=regfile_alu_we_fw
      conn pin=csr_save_if_o sig=csr_save_if
      conn pin=pc_id_i sig=pc_id
      conn pin=regfile_waddr_ex_o sig=regfile_waddr_ex
      conn pin=mult_operand_b_ex_o sig=mult_operand_b_ex
      conn pin=instr_rdata_i sig=instr_rdata_id
      conn pin=csr_hwlp_regid_i sig=csr_hwlp_regid
      conn pin=wb_ready_i sig=lsu_ready_wb
      conn pin=alu_operand_a_ex_o sig=alu_operand_a_ex
      conn pin=alu_operand_b_ex_o sig=alu_operand_b_ex
      conn pin=apu_write_regs_o sig=apu_write_regs
      conn pin=test_en_i sig=test_en_i
      conn pin=pc_ex_o sig=pc_ex
      conn pin=data_misaligned_ex_o sig=data_misaligned_ex
      conn pin=current_priv_lvl_i sig=current_priv_lvl
      conn pin=ctrl_busy_o sig=ctrl_busy
      conn pin=ex_valid_i sig=ex_valid
instance riscv_debug_unit debug_unit_i
      conn pin=regfile_wreq_o sig=dbg_reg_wreq
      conn pin=exc_cause_i sig=exc_cause
      conn pin=debug_halt_i sig=debug_halt_i
      conn pin=dbg_req_o sig=dbg_req
      conn pin=debug_halted_o sig=debug_halted_o
      conn pin=settings_o sig=dbg_settings
      conn pin=branch_taken_i sig=branch_decision
      conn pin=stall_o sig=dbg_stall
      conn pin=csr_rdata_i sig=csr_rdata
      conn pin=dbg_ack_i sig=dbg_ack
      conn pin=clk sig=clk_i
      conn pin=debug_addr_i sig=debug_addr_i
      conn pin=pc_if_i sig=pc_if
      conn pin=debug_gnt_o sig=debug_gnt_o
      conn pin=jump_req_o sig=dbg_jump_req
      conn pin=regfile_raddr_o sig=dbg_reg_raddr
      conn pin=debug_we_i sig=debug_we_i
      conn pin=regfile_rdata_i sig=dbg_reg_rdata
      conn pin=debug_req_i sig=debug_req_i
      conn pin=rst_n sig=rst_ni
      conn pin=trap_i sig=dbg_trap
      conn pin=data_load_event_i sig=data_load_event_ex
      conn pin=debug_rvalid_o sig=debug_rvalid_o
      conn pin=pc_id_i sig=pc_id
      conn pin=debug_wdata_i sig=debug_wdata_i
      conn pin=csr_req_o sig=dbg_csr_req
      conn pin=branch_in_ex_i sig=branch_in_ex
      conn pin=regfile_wdata_o sig=dbg_reg_wdata
      conn pin=regfile_rreq_o sig=dbg_reg_rreq
      conn pin=regfile_waddr_o sig=dbg_reg_waddr
      conn pin=csr_wdata_o sig=dbg_csr_wdata
      conn pin=csr_addr_o sig=dbg_csr_addr
      conn pin=instr_valid_id_i sig=instr_valid_id
      conn pin=jump_addr_o sig=dbg_jump_addr
      conn pin=pc_ex_i sig=pc_ex
      conn pin=csr_we_o sig=dbg_csr_we
      conn pin=debug_resume_i sig=debug_resume_i
      conn pin=sleeping_i sig=sleeping
      conn pin=debug_rdata_o sig=debug_rdata_o
instance riscv_load_store_unit load_store_unit_i
      conn pin=data_req_o sig=data_req_o
      conn pin=data_be_o sig=data_be_o
      conn pin=data_wdata_ex_i sig=alu_operand_c_ex
      conn pin=data_type_ex_i sig=data_type_ex
      conn pin=addr_useincr_ex_i sig=useincr_addr_ex
      conn pin=operand_b_ex_i sig=alu_operand_b_ex
      conn pin=data_wdata_o sig=data_wdata_o
      conn pin=data_err_i sig=data_err_i
      conn pin=clk sig=clk
      conn pin=data_rdata_i sig=data_rdata_i
      conn pin=store_err_o sig=lsu_store_err
      conn pin=data_we_o sig=data_we_o
      conn pin=data_we_ex_i sig=data_we_ex
      conn pin=data_rvalid_i sig=data_rvalid_i
      conn pin=rst_n sig=rst_ni
      conn pin=data_addr_o sig=data_addr_o
      conn pin=data_reg_offset_ex_i sig=data_reg_offset_ex
      conn pin=operand_a_ex_i sig=alu_operand_a_ex
      conn pin=data_sign_ext_ex_i sig=data_sign_ext_ex
      conn pin=lsu_ready_ex_o sig=lsu_ready_ex
      conn pin=lsu_ready_wb_o sig=lsu_ready_wb
      conn pin=busy_o sig=lsu_busy
      conn pin=data_misaligned_o sig=data_misaligned
      conn pin=data_req_ex_i sig=data_req_ex
      conn pin=data_gnt_i sig=data_gnt_i
      conn pin=data_misaligned_ex_i sig=data_misaligned_ex
      conn pin=load_err_o sig=lsu_load_err
      conn pin=data_rdata_ex_o sig=lsu_rdata
      conn pin=ex_valid_i sig=ex_valid
instance riscv_if_stage if_stage_i
      conn pin=trap_addr_mux_i sig=trap_addr_mux
      conn pin=instr_valid_id_o sig=instr_valid_id
      conn pin=jump_target_id_i sig=jump_target_id
      conn pin=illegal_c_insn_id_o sig=illegal_c_insn_id
      conn pin=boot_addr_i sig=['subbus', 'boot_addr_i', (31, 8)]
      conn pin=is_compressed_id_o sig=is_compressed_id
      conn pin=hwlp_start_i sig=hwlp_start
      conn pin=if_busy_o sig=if_busy
      conn pin=instr_gnt_i sig=instr_gnt_i
      conn pin=halt_if_i sig=halt_if
      conn pin=pc_if_o sig=pc_if
      conn pin=clk sig=clk
      conn pin=pc_mux_i sig=pc_mux_id
      conn pin=dbg_jump_req_i sig=dbg_jump_req
      conn pin=id_ready_i sig=id_ready
      conn pin=hwlp_dec_cnt_id_o sig=hwlp_dec_cnt_id
      conn pin=perf_imiss_o sig=perf_imiss
      conn pin=exc_pc_mux_i sig=exc_pc_mux_id
      conn pin=rst_n sig=rst_ni
      conn pin=hwlp_cnt_i sig=hwlp_cnt
      conn pin=pc_id_o sig=pc_id
      conn pin=exception_pc_reg_i sig=epc
      conn pin=clear_instr_valid_i sig=clear_instr_valid
      conn pin=instr_req_o sig=instr_req_o
      conn pin=instr_addr_o sig=instr_addr_o
      conn pin=hwlp_end_i sig=hwlp_end
      conn pin=jump_target_ex_i sig=jump_target_ex
      conn pin=req_i sig=instr_req_int
      conn pin=is_hwlp_id_o sig=is_hwlp_id
      conn pin=instr_rdata_id_o sig=instr_rdata_id
      conn pin=instr_rdata_i sig=instr_rdata_i
      conn pin=m_trap_base_addr_i sig=mtvec
      conn pin=pc_set_i sig=pc_set
      conn pin=u_trap_base_addr_i sig=utvec
      conn pin=instr_rvalid_i sig=instr_rvalid_i
      conn pin=exc_vec_pc_mux_i sig=['subbus', 'exc_cause', (4, 0)]
      conn pin=dbg_jump_addr_i sig=dbg_jump_addr
endmodule
