<stg><name>myproject</name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %p_Val2_9 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %sext_ln700 = sext i10 %p_Val2_9 to i14

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %p_Val2_3 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %p_Val2_2 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %p_Val2_4 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 20, i32 29)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="160">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:61  %trunc_ln51 = trunc i160 %x_V_read to i10

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %sub_ln703_1 = sub i10 %p_Val2_9, %p_Val2_3

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:89  %p_Val2_20 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 30, i32 39)

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:181  %mul_ln700_2 = mul i14 78, %sext_ln700

]]></Node>
<StgValue><ssdm name="mul_ln700_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:182  %rhs_V_4 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_20, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %ret_V_37 = add i14 %mul_ln700_2, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:184  %trunc_ln708_8 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_37, i32 4, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %sext_ln703 = sext i10 %p_Val2_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %sext_ln1192 = sext i10 %p_Val2_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %mul_ln1192 = mul i14 -11, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %sext_ln1192_1 = sext i10 %p_Val2_4 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %mul_ln1192_1 = mul i14 11, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %add_ln1192_2 = add i14 %mul_ln1192_1, %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:73  %add_ln703_2 = add i10 -7, %p_Val2_4

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:80  %sext_ln1118 = sext i13 %shl_ln to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:81  %shl_ln1118_1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:82  %sext_ln1118_1 = sext i11 %shl_ln1118_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %r_V_35 = sub i14 %sext_ln1118, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %trunc_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %r_V_35, i32 4, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:130  %sub_ln1118 = sub i14 0, %sext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %r_V_38 = sub i14 %sub_ln1118, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:150  %sext_ln1118_8 = sext i10 %p_Val2_20 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %mul_ln1192_4 = mul i14 37, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:152  %ret_V_34 = add i14 208, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:153  %trunc_ln708_5 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_34, i32 4, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:160  %mul_ln703_1 = mul i16 37, %sext_ln703

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:161  %ret_V_16 = add i16 1120, %mul_ln703_1

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:192  %mul_ln1192_7 = mul i14 45, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %ret_V_38 = add i14 32, %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:194  %trunc_ln708_9 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_38, i32 4, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:202  %r_V_40 = sub i14 %sext_ln1118, %sext_ln1192

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:203  %shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_20, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:204  %sext_ln1118_11 = sext i13 %shl_ln1118_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:205  %r_V_41 = sub i14 %sext_ln1118_11, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %add_ln1192_18 = add i14 %r_V_41, %r_V_40

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:207  %ret_V_39 = add i14 96, %add_ln1192_18

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:208  %trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_39, i32 4, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %r_V_31 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_9, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %r_V_32 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_3, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %sext_ln703_1 = sext i11 %r_V_31 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %sext_ln703_2 = sext i11 %r_V_32 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %ret_V_24 = sub i12 %sext_ln703_1, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %add_ln703 = add i10 %p_Val2_3, %p_Val2_2

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %ret_V_27 = add i14 192, %add_ln1192_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_27, i32 4, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:49  %sub_ln703 = sub i10 %p_Val2_9, %p_Val2_4

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:50  %add_ln703_1 = add i10 4, %sub_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:105  %add_ln703_3 = add i10 -1, %p_Val2_20

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:116  %lhs_V_2 = sext i10 %p_Val2_9 to i11

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:117  %rhs_V_2 = sext i10 %p_Val2_20 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:118  %ret_V_31 = sub i11 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:119  %lhs_V_3 = sext i11 %ret_V_31 to i12

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %ret_V_11 = add nsw i12 11, %lhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:121  %sext_ln1118_4 = sext i12 %ret_V_11 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:122  %lhs_V_4 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_4, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %mul_ln1193 = mul i14 %sext_ln1118_4, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:124  %ret_V_32 = sub i14 %lhs_V_4, %mul_ln1193

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:125  %trunc_ln708_4 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_32, i32 4, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:162  %sext_ln700_4 = sext i10 %p_Val2_9 to i18

]]></Node>
<StgValue><ssdm name="sext_ln700_4"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:163  %sext_ln700_5 = sext i16 %ret_V_16 to i18

]]></Node>
<StgValue><ssdm name="sext_ln700_5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %mul_ln700_1 = mul i18 %sext_ln700_4, %sext_ln700_5

]]></Node>
<StgValue><ssdm name="mul_ln700_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:165  %rhs_V_3 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %p_Val2_20, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:166  %ret_V_35 = add i18 %mul_ln700_1, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %trunc_ln708_6 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %ret_V_35, i32 8, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="108" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="125" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="159" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="176" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:63  %outcos_V_9 = extractvalue { i6, i6 } %call_ret_i4, 1

]]></Node>
<StgValue><ssdm name="outcos_V_9"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:69  %outcos_V_2 = extractvalue { i6, i6 } %call_ret_i5, 1

]]></Node>
<StgValue><ssdm name="outcos_V_2"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %r_V_4 = sext i10 %p_Val2_2 to i11

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %r_V_34 = sub i11 0, %r_V_4

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:64  %sext_ln703_6 = sext i6 %outcos_V_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:65  %ret_V_29 = sub i11 %r_V_34, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %ret_V = add i11 51, %ret_V_29

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:70  %sext_ln703_7 = sext i11 %ret_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:71  %sext_ln703_8 = sext i6 %outcos_V_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %mul_ln703 = mul i16 %sext_ln703_8, %sext_ln703_7

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:75  %outsin_V_10 = extractvalue { i6, i6 } %call_ret_i6, 0

]]></Node>
<StgValue><ssdm name="outsin_V_10"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:76  %rhs_V_1 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %outsin_V_10, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %sext_ln728_1 = sext i10 %rhs_V_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:78  %ret_V_7 = sub i16 %mul_ln703, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:86  %outsin_V_11 = extractvalue { i6, i6 } %call_ret_i7, 0

]]></Node>
<StgValue><ssdm name="outsin_V_11"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:87  %r_V_7 = sext i6 %outsin_V_11 to i7

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:88  %r_V_36 = sub i7 0, %r_V_7

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:91  %outcos_V_10 = extractvalue { i6, i6 } %call_ret_i8, 1

]]></Node>
<StgValue><ssdm name="outcos_V_10"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:92  %r_V_9 = sext i6 %outcos_V_10 to i12

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %r_V_37 = mul i12 %r_V_9, %r_V_9

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:132  %outsin_V_13 = extractvalue { i6, i6 } %call_ret_i8, 0

]]></Node>
<StgValue><ssdm name="outsin_V_13"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:133  %sext_ln703_13 = sext i6 %outsin_V_13 to i7

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:134  %ret_V_13 = add i7 6, %sext_ln703_13

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:135  %sext_ln1118_5 = sext i7 %ret_V_13 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:136  %sext_ln1118_7 = sext i7 %ret_V_13 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:137  %mul_ln1118 = mul i12 %sext_ln1118_7, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %sext_ln703_15 = sext i6 %outcos_V_10 to i7

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:178  %ret_V_19 = add i7 7, %sext_ln703_15

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:186  %outsin_V_9 = extractvalue { i6, i6 } %call_ret_i14, 0

]]></Node>
<StgValue><ssdm name="outsin_V_9"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="237" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %outsin_V = extractvalue { i6, i6 } %call_ret_i, 0

]]></Node>
<StgValue><ssdm name="outsin_V"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %sext_ln703_4 = sext i6 %outsin_V to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %ret_V_25 = add i11 %sext_ln703_4, %r_V_4

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %outcos_V = extractvalue { i6, i6 } %call_ret_i1, 1

]]></Node>
<StgValue><ssdm name="outcos_V"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %sext_ln703_5 = sext i6 %outcos_V to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %ret_V_26 = sub i11 %ret_V_25, %sext_ln703_5

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %add_ln1192 = add i11 -320, %ret_V_26

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  %outsin_V_1 = extractvalue { i6, i6 } %call_ret_i2, 0

]]></Node>
<StgValue><ssdm name="outsin_V_1"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %outsin_V_2 = extractvalue { i6, i6 } %call_ret_i3, 0

]]></Node>
<StgValue><ssdm name="outsin_V_2"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:94  %lhs_V_1 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %r_V_36, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:95  %sext_ln728_2 = sext i11 %lhs_V_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %ret_V_8 = add i12 %r_V_37, %sext_ln728_2

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:97  %sext_ln1116 = sext i16 %ret_V_7 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:98  %sext_ln1118_2 = sext i12 %ret_V_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:99  %r_V_11 = mul i28 %sext_ln1118_2, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %outsin_V_5 = extractvalue { i6, i6 } %call_ret_i9, 0

]]></Node>
<StgValue><ssdm name="outsin_V_5"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:107  %outsin_V_6 = extractvalue { i6, i6 } %call_ret_i10, 0

]]></Node>
<StgValue><ssdm name="outsin_V_6"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:110  %outcos_V_4 = extractvalue { i6, i6 } %call_ret_i, 1

]]></Node>
<StgValue><ssdm name="outcos_V_4"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:138  %shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %mul_ln1118, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %shl_ln1118_5 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %mul_ln1118, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:140  %sext_ln1118_6 = sext i13 %shl_ln1118_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:141  %r_V_39 = add i15 %sext_ln1118_6, %shl_ln1118_4

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:142  %lhs_V_5 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_38, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:143  %sext_ln703_14 = sext i15 %r_V_39 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:144  %ret_V_33 = sub i18 %lhs_V_5, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:145  %add_ln1192_10 = add i18 6656, %ret_V_33

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %sext_ln1118_12 = sext i18 %add_ln1192_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="30" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:147  %sext_ln1118_13 = sext i12 %r_V_37 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:148  %r_V_15 = mul i30 %sext_ln1118_13, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:155  %outcos_V_5 = extractvalue { i6, i6 } %call_ret_i12, 1

]]></Node>
<StgValue><ssdm name="outcos_V_5"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:179  %sext_ln1116_6 = sext i7 %ret_V_19 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:180  %r_V_20 = mul i14 %sext_ln1116_6, %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:187  %r_V_21 = sext i6 %outsin_V_9 to i12

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:188  %r_V_22 = mul i12 %r_V_21, %r_V_21

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="26" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:189  %sext_ln1116_8 = sext i14 %r_V_20 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="26" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:190  %sext_ln1118_9 = sext i12 %r_V_22 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:191  %r_V_23 = mul i26 %sext_ln1118_9, %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:196  %outcos_V_7 = extractvalue { i6, i6 } %call_ret_i15, 1

]]></Node>
<StgValue><ssdm name="outcos_V_7"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:210  %outcos_V_8 = extractvalue { i6, i6 } %call_ret_i16, 1

]]></Node>
<StgValue><ssdm name="outcos_V_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:42  %sext_ln700_1 = sext i11 %add_ln1192 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:43  %sext_ln700_2 = sext i6 %outsin_V_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:44  %mul_ln700 = mul i17 %sext_ln700_2, %sext_ln700_1

]]></Node>
<StgValue><ssdm name="mul_ln700"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:45  %lhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %ret_V_24, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:46  %sext_ln728_3 = sext i16 %lhs_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:47  %add_ln700 = add i17 %mul_ln700, %sext_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %sext_ln700_3 = sext i17 %add_ln700 to i18

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:53  %r_V = sext i6 %outsin_V_2 to i12

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:54  %r_V_33 = mul i12 %r_V, %r_V

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:55  %rhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %r_V_33, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:56  %sext_ln728 = sext i16 %rhs_V to i18

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:57  %ret_V_28 = add i18 %sext_ln700_3, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %trunc_ln708_1 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %ret_V_28, i32 8, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="34" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:102  %sext_ln1116_1 = sext i28 %r_V_11 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="34" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:103  %sext_ln1118_3 = sext i6 %outsin_V_5 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:104  %r_V_12 = mul i34 %sext_ln1118_3, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:127  %outsin_V_12 = extractvalue { i6, i6 } %call_ret_i11, 0

]]></Node>
<StgValue><ssdm name="outsin_V_12"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="42" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:149  %sext_ln1192_4 = sext i30 %r_V_15 to i42

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:156  %r_V_16 = sext i6 %outcos_V_5 to i12

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:157  %r_V_17 = mul i12 %r_V_16, %r_V_16

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="42" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:158  %sext_ln1192_5 = sext i12 %r_V_17 to i42

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:159  %mul_ln1192_5 = mul i42 %sext_ln1192_5, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %outcos_V_6 = extractvalue { i6, i6 } %call_ret_i13, 1

]]></Node>
<StgValue><ssdm name="outcos_V_6"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:170  %r_V_18 = sext i6 %outcos_V_6 to i12

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:171  %r_V_19 = mul i12 %r_V_18, %r_V_18

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:197  %r_V_24 = sext i6 %outcos_V_7 to i12

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:198  %r_V_25 = mul i12 %r_V_24, %r_V_24

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="38" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:199  %sext_ln1116_10 = sext i26 %r_V_23 to i38

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="38" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:200  %sext_ln1118_10 = sext i12 %r_V_25 to i38

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:201  %r_V_26 = mul i38 %sext_ln1118_10, %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:211  %r_V_29 = sext i6 %outcos_V_8 to i12

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:212  %r_V_30 = mul i12 %r_V_29, %r_V_29

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="34" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:108  %sext_ln1192_2 = sext i6 %outsin_V_6 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:109  %mul_ln1192_2 = mul i34 %sext_ln1192_2, %r_V_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="42" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:172  %sext_ln1192_6 = sext i12 %r_V_19 to i42

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:173  %mul_ln1192_6 = mul i42 %sext_ln1192_6, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="38" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:213  %sext_ln1192_7 = sext i12 %r_V_30 to i38

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:214  %mul_ln1192_8 = mul i38 %sext_ln1192_7, %r_V_26

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:215  %ret_V_40 = add i38 -4294967296, %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:216  %trunc_ln708_10 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %ret_V_40, i32 28, i32 37)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !268

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !274

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !280

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !286

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !292

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:59  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="34" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:111  %sext_ln1192_3 = sext i6 %outcos_V_4 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:112  %mul_ln1192_3 = mul i34 %sext_ln1192_3, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:113  %ret_V_30 = add i34 -234881024, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:114  %trunc_ln708_3 = call i10 @_ssdm_op_PartSelect.i10.i34.i32.i32(i34 %ret_V_30, i32 24, i32 33)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 %trunc_ln708_3)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:128  %sext_ln708 = sext i6 %outsin_V_12 to i10

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:129  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 %sext_ln708)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:174  %ret_V_36 = add i42 -68719476736, %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:175  %trunc_ln708_7 = call i10 @_ssdm_op_PartSelect.i10.i42.i32.i32(i42 %ret_V_36, i32 32, i32 41)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:176  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %trunc_ln708_7)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:217  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 %trunc_ln708_10)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:218  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
