
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  000020b4  00002148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000020b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000039  00800118  00800118  00002160  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002160  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002190  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000320  00000000  00000000  000021d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000583c  00000000  00000000  000024f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000017b6  00000000  00000000  00007d2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004a3e  00000000  00000000  000094e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ac0  00000000  00000000  0000df20  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000132cc  00000000  00000000  0000e9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000393c  00000000  00000000  00021cac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002c0  00000000  00000000  000255e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000193b  00000000  00000000  000258a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	86 c3       	rjmp	.+1804   	; 0x70e <__ctors_end>
       2:	00 00       	nop
       4:	8b c7       	rjmp	.+3862   	; 0xf1c <__vector_1>
       6:	00 00       	nop
       8:	94 c7       	rjmp	.+3880   	; 0xf32 <__vector_2>
       a:	00 00       	nop
       c:	9d c7       	rjmp	.+3898   	; 0xf48 <__vector_3>
       e:	00 00       	nop
      10:	a6 c7       	rjmp	.+3916   	; 0xf5e <__vector_4>
      12:	00 00       	nop
      14:	af c7       	rjmp	.+3934   	; 0xf74 <__vector_5>
      16:	00 00       	nop
      18:	b8 c7       	rjmp	.+3952   	; 0xf8a <__vector_6>
      1a:	00 00       	nop
      1c:	c1 c7       	rjmp	.+3970   	; 0xfa0 <__vector_7>
      1e:	00 00       	nop
      20:	ca c7       	rjmp	.+3988   	; 0xfb6 <__vector_8>
      22:	00 00       	nop
      24:	d3 c7       	rjmp	.+4006   	; 0xfcc <__vector_9>
      26:	00 00       	nop
      28:	dc c7       	rjmp	.+4024   	; 0xfe2 <__vector_10>
      2a:	00 00       	nop
      2c:	e5 c7       	rjmp	.+4042   	; 0xff8 <__vector_11>
      2e:	00 00       	nop
      30:	ee c7       	rjmp	.+4060   	; 0x100e <__vector_12>
      32:	00 00       	nop
      34:	f7 c7       	rjmp	.+4078   	; 0x1024 <__vector_13>
      36:	00 00       	nop
      38:	0c 94 1d 08 	jmp	0x103a	; 0x103a <__vector_14>
      3c:	0c 94 28 08 	jmp	0x1050	; 0x1050 <__vector_15>
      40:	0c 94 33 08 	jmp	0x1066	; 0x1066 <__vector_16>
      44:	0c 94 3e 08 	jmp	0x107c	; 0x107c <__vector_17>
      48:	0c 94 49 08 	jmp	0x1092	; 0x1092 <__vector_18>
      4c:	0c 94 54 08 	jmp	0x10a8	; 0x10a8 <__vector_19>
      50:	0c 94 5f 08 	jmp	0x10be	; 0x10be <__vector_20>
      54:	0c 94 c7 08 	jmp	0x118e	; 0x118e <__vector_21>
      58:	0c 94 0d 09 	jmp	0x121a	; 0x121a <__vector_22>
      5c:	0c 94 18 09 	jmp	0x1230	; 0x1230 <__vector_23>
      60:	0c 94 23 09 	jmp	0x1246	; 0x1246 <__vector_24>
      64:	0c 94 4f 09 	jmp	0x129e	; 0x129e <__vector_25>
      68:	04 0b       	sbc	r16, r20
      6a:	cd 0b       	sbc	r28, r29
      6c:	cd 0b       	sbc	r28, r29
      6e:	cd 0b       	sbc	r28, r29
      70:	cd 0b       	sbc	r28, r29
      72:	cd 0b       	sbc	r28, r29
      74:	cd 0b       	sbc	r28, r29
      76:	cd 0b       	sbc	r28, r29
      78:	09 0b       	sbc	r16, r25
      7a:	cd 0b       	sbc	r28, r29
      7c:	cd 0b       	sbc	r28, r29
      7e:	cd 0b       	sbc	r28, r29
      80:	cd 0b       	sbc	r28, r29
      82:	cd 0b       	sbc	r28, r29
      84:	cd 0b       	sbc	r28, r29
      86:	cd 0b       	sbc	r28, r29
      88:	09 0b       	sbc	r16, r25
      8a:	cd 0b       	sbc	r28, r29
      8c:	cd 0b       	sbc	r28, r29
      8e:	cd 0b       	sbc	r28, r29
      90:	cd 0b       	sbc	r28, r29
      92:	cd 0b       	sbc	r28, r29
      94:	cd 0b       	sbc	r28, r29
      96:	cd 0b       	sbc	r28, r29
      98:	15 0b       	sbc	r17, r21
      9a:	cd 0b       	sbc	r28, r29
      9c:	cd 0b       	sbc	r28, r29
      9e:	cd 0b       	sbc	r28, r29
      a0:	cd 0b       	sbc	r28, r29
      a2:	cd 0b       	sbc	r28, r29
      a4:	cd 0b       	sbc	r28, r29
      a6:	cd 0b       	sbc	r28, r29
      a8:	18 0b       	sbc	r17, r24
      aa:	cd 0b       	sbc	r28, r29
      ac:	cd 0b       	sbc	r28, r29
      ae:	cd 0b       	sbc	r28, r29
      b0:	cd 0b       	sbc	r28, r29
      b2:	cd 0b       	sbc	r28, r29
      b4:	cd 0b       	sbc	r28, r29
      b6:	cd 0b       	sbc	r28, r29
      b8:	30 0b       	sbc	r19, r16
      ba:	cd 0b       	sbc	r28, r29
      bc:	cd 0b       	sbc	r28, r29
      be:	cd 0b       	sbc	r28, r29
      c0:	cd 0b       	sbc	r28, r29
      c2:	cd 0b       	sbc	r28, r29
      c4:	cd 0b       	sbc	r28, r29
      c6:	cd 0b       	sbc	r28, r29
      c8:	36 0b       	sbc	r19, r22
      ca:	cd 0b       	sbc	r28, r29
      cc:	cd 0b       	sbc	r28, r29
      ce:	cd 0b       	sbc	r28, r29
      d0:	cd 0b       	sbc	r28, r29
      d2:	cd 0b       	sbc	r28, r29
      d4:	cd 0b       	sbc	r28, r29
      d6:	cd 0b       	sbc	r28, r29
      d8:	cd 0b       	sbc	r28, r29
      da:	cd 0b       	sbc	r28, r29
      dc:	cd 0b       	sbc	r28, r29
      de:	cd 0b       	sbc	r28, r29
      e0:	cd 0b       	sbc	r28, r29
      e2:	cd 0b       	sbc	r28, r29
      e4:	cd 0b       	sbc	r28, r29
      e6:	cd 0b       	sbc	r28, r29
      e8:	cd 0b       	sbc	r28, r29
      ea:	cd 0b       	sbc	r28, r29
      ec:	cd 0b       	sbc	r28, r29
      ee:	cd 0b       	sbc	r28, r29
      f0:	cd 0b       	sbc	r28, r29
      f2:	cd 0b       	sbc	r28, r29
      f4:	cd 0b       	sbc	r28, r29
      f6:	cd 0b       	sbc	r28, r29
      f8:	cd 0b       	sbc	r28, r29
      fa:	cd 0b       	sbc	r28, r29
      fc:	cd 0b       	sbc	r28, r29
      fe:	cd 0b       	sbc	r28, r29
     100:	cd 0b       	sbc	r28, r29
     102:	cd 0b       	sbc	r28, r29
     104:	cd 0b       	sbc	r28, r29
     106:	cd 0b       	sbc	r28, r29
     108:	cd 0b       	sbc	r28, r29
     10a:	cd 0b       	sbc	r28, r29
     10c:	cd 0b       	sbc	r28, r29
     10e:	cd 0b       	sbc	r28, r29
     110:	cd 0b       	sbc	r28, r29
     112:	cd 0b       	sbc	r28, r29
     114:	cd 0b       	sbc	r28, r29
     116:	cd 0b       	sbc	r28, r29
     118:	39 0b       	sbc	r19, r25
     11a:	cd 0b       	sbc	r28, r29
     11c:	cd 0b       	sbc	r28, r29
     11e:	cd 0b       	sbc	r28, r29
     120:	cd 0b       	sbc	r28, r29
     122:	cd 0b       	sbc	r28, r29
     124:	cd 0b       	sbc	r28, r29
     126:	cd 0b       	sbc	r28, r29
     128:	39 0b       	sbc	r19, r25
     12a:	cd 0b       	sbc	r28, r29
     12c:	cd 0b       	sbc	r28, r29
     12e:	cd 0b       	sbc	r28, r29
     130:	cd 0b       	sbc	r28, r29
     132:	cd 0b       	sbc	r28, r29
     134:	cd 0b       	sbc	r28, r29
     136:	cd 0b       	sbc	r28, r29
     138:	41 0b       	sbc	r20, r17
     13a:	cd 0b       	sbc	r28, r29
     13c:	cd 0b       	sbc	r28, r29
     13e:	cd 0b       	sbc	r28, r29
     140:	cd 0b       	sbc	r28, r29
     142:	cd 0b       	sbc	r28, r29
     144:	cd 0b       	sbc	r28, r29
     146:	cd 0b       	sbc	r28, r29
     148:	41 0b       	sbc	r20, r17
     14a:	cd 0b       	sbc	r28, r29
     14c:	cd 0b       	sbc	r28, r29
     14e:	cd 0b       	sbc	r28, r29
     150:	cd 0b       	sbc	r28, r29
     152:	cd 0b       	sbc	r28, r29
     154:	cd 0b       	sbc	r28, r29
     156:	cd 0b       	sbc	r28, r29
     158:	49 0b       	sbc	r20, r25
     15a:	cd 0b       	sbc	r28, r29
     15c:	cd 0b       	sbc	r28, r29
     15e:	cd 0b       	sbc	r28, r29
     160:	cd 0b       	sbc	r28, r29
     162:	cd 0b       	sbc	r28, r29
     164:	cd 0b       	sbc	r28, r29
     166:	cd 0b       	sbc	r28, r29
     168:	7a 0b       	sbc	r23, r26
     16a:	cd 0b       	sbc	r28, r29
     16c:	cd 0b       	sbc	r28, r29
     16e:	cd 0b       	sbc	r28, r29
     170:	cd 0b       	sbc	r28, r29
     172:	cd 0b       	sbc	r28, r29
     174:	cd 0b       	sbc	r28, r29
     176:	cd 0b       	sbc	r28, r29
     178:	49 0b       	sbc	r20, r25
     17a:	cd 0b       	sbc	r28, r29
     17c:	cd 0b       	sbc	r28, r29
     17e:	cd 0b       	sbc	r28, r29
     180:	cd 0b       	sbc	r28, r29
     182:	cd 0b       	sbc	r28, r29
     184:	cd 0b       	sbc	r28, r29
     186:	cd 0b       	sbc	r28, r29
     188:	7a 0b       	sbc	r23, r26
     18a:	cd 0b       	sbc	r28, r29
     18c:	cd 0b       	sbc	r28, r29
     18e:	cd 0b       	sbc	r28, r29
     190:	cd 0b       	sbc	r28, r29
     192:	cd 0b       	sbc	r28, r29
     194:	cd 0b       	sbc	r28, r29
     196:	cd 0b       	sbc	r28, r29
     198:	86 0b       	sbc	r24, r22
     19a:	cd 0b       	sbc	r28, r29
     19c:	cd 0b       	sbc	r28, r29
     19e:	cd 0b       	sbc	r28, r29
     1a0:	cd 0b       	sbc	r28, r29
     1a2:	cd 0b       	sbc	r28, r29
     1a4:	cd 0b       	sbc	r28, r29
     1a6:	cd 0b       	sbc	r28, r29
     1a8:	8f 0b       	sbc	r24, r31
     1aa:	cd 0b       	sbc	r28, r29
     1ac:	cd 0b       	sbc	r28, r29
     1ae:	cd 0b       	sbc	r28, r29
     1b0:	cd 0b       	sbc	r28, r29
     1b2:	cd 0b       	sbc	r28, r29
     1b4:	cd 0b       	sbc	r28, r29
     1b6:	cd 0b       	sbc	r28, r29
     1b8:	8f 0b       	sbc	r24, r31
     1ba:	cd 0b       	sbc	r28, r29
     1bc:	cd 0b       	sbc	r28, r29
     1be:	cd 0b       	sbc	r28, r29
     1c0:	cd 0b       	sbc	r28, r29
     1c2:	cd 0b       	sbc	r28, r29
     1c4:	cd 0b       	sbc	r28, r29
     1c6:	cd 0b       	sbc	r28, r29
     1c8:	a7 0b       	sbc	r26, r23
     1ca:	cd 0b       	sbc	r28, r29
     1cc:	cd 0b       	sbc	r28, r29
     1ce:	cd 0b       	sbc	r28, r29
     1d0:	cd 0b       	sbc	r28, r29
     1d2:	cd 0b       	sbc	r28, r29
     1d4:	cd 0b       	sbc	r28, r29
     1d6:	cd 0b       	sbc	r28, r29
     1d8:	c0 0b       	sbc	r28, r16
     1da:	cd 0b       	sbc	r28, r29
     1dc:	cd 0b       	sbc	r28, r29
     1de:	cd 0b       	sbc	r28, r29
     1e0:	cd 0b       	sbc	r28, r29
     1e2:	cd 0b       	sbc	r28, r29
     1e4:	cd 0b       	sbc	r28, r29
     1e6:	cd 0b       	sbc	r28, r29
     1e8:	c9 0b       	sbc	r28, r25

000001ea <__trampolines_end>:
     1ea:	00 00       	nop
     1ec:	00 00       	nop
     1ee:	00 00       	nop
     1f0:	00 20       	and	r0, r0
     1f2:	20 20       	and	r2, r0
     1f4:	20 20       	and	r2, r0
     1f6:	00 20       	and	r0, r0
     1f8:	50 50       	subi	r21, 0x00	; 0
     1fa:	50 00       	.word	0x0050	; ????
     1fc:	00 00       	nop
     1fe:	00 50       	subi	r16, 0x00	; 0
     200:	50 f8       	bld	r5, 0
     202:	50 f8       	bld	r5, 0
     204:	50 50       	subi	r21, 0x00	; 0
     206:	20 78       	andi	r18, 0x80	; 128
     208:	a0 70       	andi	r26, 0x00	; 0
     20a:	28 f0       	brcs	.+10     	; 0x216 <__trampolines_end+0x2c>
     20c:	20 c0       	rjmp	.+64     	; 0x24e <__trampolines_end+0x64>
     20e:	c8 10       	cpse	r12, r8
     210:	20 40       	sbci	r18, 0x00	; 0
     212:	98 18       	sub	r9, r8
     214:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x3f4f>
     218:	a8 90       	.word	0x90a8	; ????
     21a:	68 60       	ori	r22, 0x08	; 8
     21c:	20 40       	sbci	r18, 0x00	; 0
     21e:	00 00       	nop
     220:	00 00       	nop
     222:	10 20       	and	r1, r0
     224:	40 40       	sbci	r20, 0x00	; 0
     226:	40 20       	and	r4, r0
     228:	10 40       	sbci	r17, 0x00	; 0
     22a:	20 10       	cpse	r2, r0
     22c:	10 10       	cpse	r1, r0
     22e:	20 40       	sbci	r18, 0x00	; 0
     230:	00 50       	subi	r16, 0x00	; 0
     232:	20 f8       	bld	r2, 0
     234:	20 50       	subi	r18, 0x00	; 0
     236:	00 00       	nop
     238:	20 20       	and	r2, r0
     23a:	f8 20       	and	r15, r8
     23c:	20 00       	.word	0x0020	; ????
     23e:	00 00       	nop
     240:	00 00       	nop
     242:	60 20       	and	r6, r0
     244:	40 00       	.word	0x0040	; ????
     246:	00 00       	nop
     248:	f8 00       	.word	0x00f8	; ????
     24a:	00 00       	nop
     24c:	00 00       	nop
     24e:	00 00       	nop
     250:	00 60       	ori	r16, 0x00	; 0
     252:	60 00       	.word	0x0060	; ????
     254:	08 10       	cpse	r0, r8
     256:	20 40       	sbci	r18, 0x00	; 0
     258:	80 00       	.word	0x0080	; ????
     25a:	70 88       	ldd	r7, Z+16	; 0x10
     25c:	98 a8       	ldd	r9, Y+48	; 0x30
     25e:	c8 88       	ldd	r12, Y+16	; 0x10
     260:	70 20       	and	r7, r0
     262:	60 20       	and	r6, r0
     264:	20 20       	and	r2, r0
     266:	20 70       	andi	r18, 0x00	; 0
     268:	70 88       	ldd	r7, Z+16	; 0x10
     26a:	08 10       	cpse	r0, r8
     26c:	20 40       	sbci	r18, 0x00	; 0
     26e:	f8 f8       	.word	0xf8f8	; ????
     270:	10 20       	and	r1, r0
     272:	10 08       	sbc	r1, r0
     274:	88 70       	andi	r24, 0x08	; 8
     276:	10 30       	cpi	r17, 0x00	; 0
     278:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__bss_end+0xfa7>
     27c:	10 f8       	bld	r1, 0
     27e:	80 f0       	brcs	.+32     	; 0x2a0 <__trampolines_end+0xb6>
     280:	08 08       	sbc	r0, r8
     282:	88 70       	andi	r24, 0x08	; 8
     284:	30 40       	sbci	r19, 0x00	; 0
     286:	80 f0       	brcs	.+32     	; 0x2a8 <__trampolines_end+0xbe>
     288:	88 88       	ldd	r8, Y+16	; 0x10
     28a:	70 f8       	bld	r7, 0
     28c:	08 10       	cpse	r0, r8
     28e:	20 40       	sbci	r18, 0x00	; 0
     290:	40 40       	sbci	r20, 0x00	; 0
     292:	70 88       	ldd	r7, Z+16	; 0x10
     294:	88 70       	andi	r24, 0x08	; 8
     296:	88 88       	ldd	r8, Y+16	; 0x10
     298:	70 70       	andi	r23, 0x00	; 0
     29a:	88 88       	ldd	r8, Y+16	; 0x10
     29c:	78 08       	sbc	r7, r8
     29e:	10 60       	ori	r17, 0x00	; 0
     2a0:	00 60       	ori	r16, 0x00	; 0
     2a2:	60 00       	.word	0x0060	; ????
     2a4:	60 60       	ori	r22, 0x00	; 0
     2a6:	00 00       	nop
     2a8:	60 60       	ori	r22, 0x00	; 0
     2aa:	00 60       	ori	r16, 0x00	; 0
     2ac:	20 40       	sbci	r18, 0x00	; 0
     2ae:	08 10       	cpse	r0, r8
     2b0:	20 40       	sbci	r18, 0x00	; 0
     2b2:	20 10       	cpse	r2, r0
     2b4:	08 00       	.word	0x0008	; ????
     2b6:	00 f8       	bld	r0, 0
     2b8:	00 f8       	bld	r0, 0
     2ba:	00 00       	nop
     2bc:	80 40       	sbci	r24, 0x00	; 0
     2be:	20 10       	cpse	r2, r0
     2c0:	20 40       	sbci	r18, 0x00	; 0
     2c2:	80 70       	andi	r24, 0x00	; 0
     2c4:	88 08       	sbc	r8, r8
     2c6:	10 20       	and	r1, r0
     2c8:	00 20       	and	r0, r0
     2ca:	70 88       	ldd	r7, Z+16	; 0x10
     2cc:	08 68       	ori	r16, 0x88	; 136
     2ce:	a8 a8       	ldd	r10, Y+48	; 0x30
     2d0:	70 70       	andi	r23, 0x00	; 0
     2d2:	88 88       	ldd	r8, Y+16	; 0x10
     2d4:	88 f8       	.word	0xf888	; ????
     2d6:	88 88       	ldd	r8, Y+16	; 0x10
     2d8:	f0 88       	ldd	r15, Z+16	; 0x10
     2da:	88 f0       	brcs	.+34     	; 0x2fe <__trampolines_end+0x114>
     2dc:	88 88       	ldd	r8, Y+16	; 0x10
     2de:	f0 70       	andi	r31, 0x00	; 0
     2e0:	88 80       	ld	r8, Y
     2e2:	80 80       	ld	r8, Z
     2e4:	88 70       	andi	r24, 0x08	; 8
     2e6:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x8737>
     2ea:	88 90       	.word	0x9088	; ????
     2ec:	e0 f8       	bld	r14, 0
     2ee:	80 80       	ld	r8, Z
     2f0:	f0 80       	ld	r15, Z
     2f2:	80 f8       	bld	r8, 0
     2f4:	f8 80       	ld	r15, Y
     2f6:	80 e0       	ldi	r24, 0x00	; 0
     2f8:	80 80       	ld	r8, Z
     2fa:	80 70       	andi	r24, 0x00	; 0
     2fc:	88 80       	ld	r8, Y
     2fe:	80 98       	cbi	0x10, 0	; 16
     300:	88 70       	andi	r24, 0x08	; 8
     302:	88 88       	ldd	r8, Y+16	; 0x10
     304:	88 f8       	.word	0xf888	; ????
     306:	88 88       	ldd	r8, Y+16	; 0x10
     308:	88 70       	andi	r24, 0x08	; 8
     30a:	20 20       	and	r2, r0
     30c:	20 20       	and	r2, r0
     30e:	20 70       	andi	r18, 0x00	; 0
     310:	38 10       	cpse	r3, r8
     312:	10 10       	cpse	r1, r0
     314:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x870f>
     318:	90 a0       	ldd	r9, Z+32	; 0x20
     31a:	c0 a0       	ldd	r12, Z+32	; 0x20
     31c:	90 88       	ldd	r9, Z+16	; 0x10
     31e:	80 80       	ld	r8, Z
     320:	80 80       	ld	r8, Z
     322:	80 80       	ld	r8, Z
     324:	f8 88       	ldd	r15, Y+16	; 0x10
     326:	d8 a8       	ldd	r13, Y+48	; 0x30
     328:	88 88       	ldd	r8, Y+16	; 0x10
     32a:	88 88       	ldd	r8, Y+16	; 0x10
     32c:	88 88       	ldd	r8, Y+16	; 0x10
     32e:	c8 a8       	ldd	r12, Y+48	; 0x30
     330:	98 88       	ldd	r9, Y+16	; 0x10
     332:	88 70       	andi	r24, 0x08	; 8
     334:	88 88       	ldd	r8, Y+16	; 0x10
     336:	88 88       	ldd	r8, Y+16	; 0x10
     338:	88 70       	andi	r24, 0x08	; 8
     33a:	f0 88       	ldd	r15, Z+16	; 0x10
     33c:	88 f0       	brcs	.+34     	; 0x360 <__trampolines_end+0x176>
     33e:	80 80       	ld	r8, Z
     340:	80 70       	andi	r24, 0x00	; 0
     342:	88 88       	ldd	r8, Y+16	; 0x10
     344:	88 a8       	ldd	r8, Y+48	; 0x30
     346:	90 68       	ori	r25, 0x80	; 128
     348:	f0 88       	ldd	r15, Z+16	; 0x10
     34a:	88 f0       	brcs	.+34     	; 0x36e <__trampolines_end+0x184>
     34c:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x7737>
     350:	80 80       	ld	r8, Z
     352:	70 08       	sbc	r7, r0
     354:	08 f0       	brcs	.+2      	; 0x358 <__trampolines_end+0x16e>
     356:	f8 20       	and	r15, r8
     358:	20 20       	and	r2, r0
     35a:	20 20       	and	r2, r0
     35c:	20 88       	ldd	r2, Z+16	; 0x10
     35e:	88 88       	ldd	r8, Y+16	; 0x10
     360:	88 88       	ldd	r8, Y+16	; 0x10
     362:	88 70       	andi	r24, 0x08	; 8
     364:	88 88       	ldd	r8, Y+16	; 0x10
     366:	88 88       	ldd	r8, Y+16	; 0x10
     368:	88 50       	subi	r24, 0x08	; 8
     36a:	20 88       	ldd	r2, Z+16	; 0x10
     36c:	88 88       	ldd	r8, Y+16	; 0x10
     36e:	a8 a8       	ldd	r10, Y+48	; 0x30
     370:	d8 88       	ldd	r13, Y+16	; 0x10
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	50 20       	and	r5, r0
     376:	50 88       	ldd	r5, Z+16	; 0x10
     378:	88 88       	ldd	r8, Y+16	; 0x10
     37a:	88 50       	subi	r24, 0x08	; 8
     37c:	20 20       	and	r2, r0
     37e:	20 20       	and	r2, r0
     380:	f8 08       	sbc	r15, r8
     382:	10 20       	and	r1, r0
     384:	40 80       	ld	r4, Z
     386:	f8 38       	cpi	r31, 0x88	; 136
     388:	20 20       	and	r2, r0
     38a:	20 20       	and	r2, r0
     38c:	20 38       	cpi	r18, 0x80	; 128
     38e:	00 80       	ld	r0, Z
     390:	40 20       	and	r4, r0
     392:	10 08       	sbc	r1, r0
     394:	00 e0       	ldi	r16, 0x00	; 0
     396:	20 20       	and	r2, r0
     398:	20 20       	and	r2, r0
     39a:	20 e0       	ldi	r18, 0x00	; 0
     39c:	20 50       	subi	r18, 0x00	; 0
     39e:	88 00       	.word	0x0088	; ????
	...
     3a8:	00 f8       	bld	r0, 0
     3aa:	40 20       	and	r4, r0
     3ac:	10 00       	.word	0x0010	; ????
     3ae:	00 00       	nop
     3b0:	00 00       	nop
     3b2:	00 70       	andi	r16, 0x00	; 0
     3b4:	08 78       	andi	r16, 0x88	; 136
     3b6:	88 78       	andi	r24, 0x88	; 136
     3b8:	80 80       	ld	r8, Z
     3ba:	b0 c8       	rjmp	.-3744   	; 0xfffff51c <__eeprom_end+0xff7ef51c>
     3bc:	88 88       	ldd	r8, Y+16	; 0x10
     3be:	f0 00       	.word	0x00f0	; ????
     3c0:	00 70       	andi	r16, 0x00	; 0
     3c2:	80 80       	ld	r8, Z
     3c4:	88 70       	andi	r24, 0x08	; 8
     3c6:	08 08       	sbc	r0, r8
     3c8:	68 98       	cbi	0x0d, 0	; 13
     3ca:	88 88       	ldd	r8, Y+16	; 0x10
     3cc:	78 00       	.word	0x0078	; ????
     3ce:	00 70       	andi	r16, 0x00	; 0
     3d0:	88 f8       	.word	0xf888	; ????
     3d2:	80 70       	andi	r24, 0x00	; 0
     3d4:	30 48       	sbci	r19, 0x80	; 128
     3d6:	40 e0       	ldi	r20, 0x00	; 0
     3d8:	40 40       	sbci	r20, 0x00	; 0
     3da:	40 00       	.word	0x0040	; ????
     3dc:	00 78       	andi	r16, 0x80	; 128
     3de:	88 78       	andi	r24, 0x88	; 136
     3e0:	08 30       	cpi	r16, 0x08	; 8
     3e2:	80 80       	ld	r8, Z
     3e4:	b0 c8       	rjmp	.-3744   	; 0xfffff546 <__eeprom_end+0xff7ef546>
     3e6:	88 88       	ldd	r8, Y+16	; 0x10
     3e8:	88 20       	and	r8, r8
     3ea:	00 60       	ori	r16, 0x00	; 0
     3ec:	20 20       	and	r2, r0
     3ee:	20 70       	andi	r18, 0x00	; 0
     3f0:	10 00       	.word	0x0010	; ????
     3f2:	30 10       	cpse	r3, r0
     3f4:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x3f0f>
     3f8:	40 48       	sbci	r20, 0x80	; 128
     3fa:	50 60       	ori	r21, 0x00	; 0
     3fc:	50 48       	sbci	r21, 0x80	; 128
     3fe:	60 20       	and	r6, r0
     400:	20 20       	and	r2, r0
     402:	20 20       	and	r2, r0
     404:	70 00       	.word	0x0070	; ????
     406:	00 d0       	rcall	.+0      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     408:	a8 a8       	ldd	r10, Y+48	; 0x30
     40a:	88 88       	ldd	r8, Y+16	; 0x10
     40c:	00 00       	nop
     40e:	b0 c8       	rjmp	.-3744   	; 0xfffff570 <__eeprom_end+0xff7ef570>
     410:	88 88       	ldd	r8, Y+16	; 0x10
     412:	88 00       	.word	0x0088	; ????
     414:	00 70       	andi	r16, 0x00	; 0
     416:	88 88       	ldd	r8, Y+16	; 0x10
     418:	88 70       	andi	r24, 0x08	; 8
     41a:	00 00       	nop
     41c:	f0 88       	ldd	r15, Z+16	; 0x10
     41e:	f0 80       	ld	r15, Z
     420:	80 00       	.word	0x0080	; ????
     422:	00 68       	ori	r16, 0x80	; 128
     424:	98 78       	andi	r25, 0x88	; 136
     426:	08 08       	sbc	r0, r8
     428:	00 00       	nop
     42a:	b0 c8       	rjmp	.-3744   	; 0xfffff58c <__eeprom_end+0xff7ef58c>
     42c:	80 80       	ld	r8, Z
     42e:	80 00       	.word	0x0080	; ????
     430:	00 70       	andi	r16, 0x00	; 0
     432:	80 70       	andi	r24, 0x00	; 0
     434:	08 f0       	brcs	.+2      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     436:	40 40       	sbci	r20, 0x00	; 0
     438:	e0 40       	sbci	r30, 0x00	; 0
     43a:	40 48       	sbci	r20, 0x80	; 128
     43c:	30 00       	.word	0x0030	; ????
     43e:	00 88       	ldd	r0, Z+16	; 0x10
     440:	88 88       	ldd	r8, Y+16	; 0x10
     442:	98 68       	ori	r25, 0x88	; 136
     444:	00 00       	nop
     446:	88 88       	ldd	r8, Y+16	; 0x10
     448:	88 50       	subi	r24, 0x08	; 8
     44a:	20 00       	.word	0x0020	; ????
     44c:	00 88       	ldd	r0, Z+16	; 0x10
     44e:	88 a8       	ldd	r8, Y+48	; 0x30
     450:	a8 50       	subi	r26, 0x08	; 8
     452:	00 00       	nop
     454:	88 50       	subi	r24, 0x08	; 8
     456:	20 50       	subi	r18, 0x00	; 0
     458:	88 00       	.word	0x0088	; ????
     45a:	00 88       	ldd	r0, Z+16	; 0x10
     45c:	88 78       	andi	r24, 0x88	; 136
     45e:	08 70       	andi	r16, 0x08	; 8
     460:	00 00       	nop
     462:	f8 10       	cpse	r15, r8
     464:	20 40       	sbci	r18, 0x00	; 0
     466:	f8 10       	cpse	r15, r8
     468:	20 20       	and	r2, r0
     46a:	40 20       	and	r4, r0
     46c:	20 10       	cpse	r2, r0
     46e:	20 20       	and	r2, r0
     470:	20 20       	and	r2, r0
     472:	20 20       	and	r2, r0
     474:	20 40       	sbci	r18, 0x00	; 0
     476:	20 20       	and	r2, r0
     478:	10 20       	and	r1, r0
     47a:	20 40       	sbci	r18, 0x00	; 0

0000047c <sysfont_glyphs>:
     47c:	00 00 00 00 00 00 00 20 20 20 20 20 00 20 50 50     .......     . PP
     48c:	50 00 00 00 00 50 50 f8 50 f8 50 50 20 78 a0 70     P....PP.P.PP x.p
     49c:	28 f0 20 c0 c8 10 20 40 98 18 60 90 a0 40 a8 90     (. ... @..`..@..
     4ac:	68 60 20 40 00 00 00 00 10 20 40 40 40 20 10 40     h` @..... @@@ .@
     4bc:	20 10 10 10 20 40 00 50 20 f8 20 50 00 00 20 20      ... @.P . P..  
     4cc:	f8 20 20 00 00 00 00 00 60 20 40 00 00 00 f8 00     .  .....` @.....
     4dc:	00 00 00 00 00 00 00 60 60 00 08 10 20 40 80 00     .......``... @..
     4ec:	70 88 98 a8 c8 88 70 20 60 20 20 20 20 70 70 88     p.....p `    pp.
     4fc:	08 10 20 40 f8 f8 10 20 10 08 88 70 10 30 50 90     .. @... ...p.0P.
     50c:	f8 10 10 f8 80 f0 08 08 88 70 30 40 80 f0 88 88     .........p0@....
     51c:	70 f8 08 10 20 40 40 40 70 88 88 70 88 88 70 70     p... @@@p..p..pp
     52c:	88 88 78 08 10 60 00 60 60 00 60 60 00 00 60 60     ..x..`.``.``..``
     53c:	00 60 20 40 08 10 20 40 20 10 08 00 00 f8 00 f8     .` @.. @ .......
     54c:	00 00 80 40 20 10 20 40 80 70 88 08 10 20 00 20     ...@ . @.p... . 
     55c:	70 88 08 68 a8 a8 70 70 88 88 88 f8 88 88 f0 88     p..h..pp........
     56c:	88 f0 88 88 f0 70 88 80 80 80 88 70 e0 90 88 88     .....p.....p....
     57c:	88 90 e0 f8 80 80 f0 80 80 f8 f8 80 80 e0 80 80     ................
     58c:	80 70 88 80 80 98 88 70 88 88 88 f8 88 88 88 70     .p.....p.......p
     59c:	20 20 20 20 20 70 38 10 10 10 10 90 60 88 90 a0          p8.....`...
     5ac:	c0 a0 90 88 80 80 80 80 80 80 f8 88 d8 a8 88 88     ................
     5bc:	88 88 88 88 c8 a8 98 88 88 70 88 88 88 88 88 70     .........p.....p
     5cc:	f0 88 88 f0 80 80 80 70 88 88 88 a8 90 68 f0 88     .......p.....h..
     5dc:	88 f0 a0 90 88 78 80 80 70 08 08 f0 f8 20 20 20     .....x..p....   
     5ec:	20 20 20 88 88 88 88 88 88 70 88 88 88 88 88 50        ......p.....P
     5fc:	20 88 88 88 a8 a8 d8 88 88 88 50 20 50 88 88 88      .........P P...
     60c:	88 50 20 20 20 20 f8 08 10 20 40 80 f8 38 20 20     .P    ... @..8  
     61c:	20 20 20 38 00 80 40 20 10 08 00 e0 20 20 20 20        8..@ ....    
     62c:	20 e0 20 50 88 00 00 00 00 00 00 00 00 00 00 f8      . P............
     63c:	40 20 10 00 00 00 00 00 00 70 08 78 88 78 80 80     @ .......p.x.x..
     64c:	b0 c8 88 88 f0 00 00 70 80 80 88 70 08 08 68 98     .......p...p..h.
     65c:	88 88 78 00 00 70 88 f8 80 70 30 48 40 e0 40 40     ..x..p...p0H@.@@
     66c:	40 00 00 78 88 78 08 30 80 80 b0 c8 88 88 88 20     @..x.x.0....... 
     67c:	00 60 20 20 20 70 10 00 30 10 10 90 60 40 40 48     .`   p..0...`@@H
     68c:	50 60 50 48 60 20 20 20 20 20 70 00 00 d0 a8 a8     P`PH`     p.....
     69c:	88 88 00 00 b0 c8 88 88 88 00 00 70 88 88 88 70     ...........p...p
     6ac:	00 00 f0 88 f0 80 80 00 00 68 98 78 08 08 00 00     .........h.x....
     6bc:	b0 c8 80 80 80 00 00 70 80 70 08 f0 40 40 e0 40     .......p.p..@@.@
     6cc:	40 48 30 00 00 88 88 88 98 68 00 00 88 88 88 50     @H0......h.....P
     6dc:	20 00 00 88 88 a8 a8 50 00 00 88 50 20 50 88 00      ......P...P P..
     6ec:	00 88 88 78 08 70 00 00 f8 10 20 40 f8 10 20 20     ...x.p.... @..  
     6fc:	40 20 20 10 20 20 20 20 20 20 20 40 20 20 10 20     @  .       @  . 
     70c:	20 40                                                @

0000070e <__ctors_end>:
     70e:	11 24       	eor	r1, r1
     710:	1f be       	out	0x3f, r1	; 63
     712:	cf ef       	ldi	r28, 0xFF	; 255
     714:	d8 e0       	ldi	r29, 0x08	; 8
     716:	de bf       	out	0x3e, r29	; 62
     718:	cd bf       	out	0x3d, r28	; 61

0000071a <__do_copy_data>:
     71a:	11 e0       	ldi	r17, 0x01	; 1
     71c:	a0 e0       	ldi	r26, 0x00	; 0
     71e:	b1 e0       	ldi	r27, 0x01	; 1
     720:	e4 eb       	ldi	r30, 0xB4	; 180
     722:	f0 e2       	ldi	r31, 0x20	; 32
     724:	02 c0       	rjmp	.+4      	; 0x72a <__do_copy_data+0x10>
     726:	05 90       	lpm	r0, Z+
     728:	0d 92       	st	X+, r0
     72a:	a8 31       	cpi	r26, 0x18	; 24
     72c:	b1 07       	cpc	r27, r17
     72e:	d9 f7       	brne	.-10     	; 0x726 <__do_copy_data+0xc>

00000730 <__do_clear_bss>:
     730:	21 e0       	ldi	r18, 0x01	; 1
     732:	a8 e1       	ldi	r26, 0x18	; 24
     734:	b1 e0       	ldi	r27, 0x01	; 1
     736:	01 c0       	rjmp	.+2      	; 0x73a <.do_clear_bss_start>

00000738 <.do_clear_bss_loop>:
     738:	1d 92       	st	X+, r1

0000073a <.do_clear_bss_start>:
     73a:	a1 35       	cpi	r26, 0x51	; 81
     73c:	b2 07       	cpc	r27, r18
     73e:	e1 f7       	brne	.-8      	; 0x738 <.do_clear_bss_loop>
     740:	0e 94 d0 0b 	call	0x17a0	; 0x17a0 <main>
     744:	0c 94 58 10 	jmp	0x20b0	; 0x20b0 <_exit>

00000748 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     748:	cf 93       	push	r28
     74a:	df 93       	push	r29
     74c:	1f 92       	push	r1
     74e:	cd b7       	in	r28, 0x3d	; 61
     750:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     752:	8f ef       	ldi	r24, 0xFF	; 255
     754:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     758:	8f b7       	in	r24, 0x3f	; 63
     75a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     75c:	f8 94       	cli
	return flags;
     75e:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     760:	5f 93       	push	r21
     762:	50 e8       	ldi	r21, 0x80	; 128
     764:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     768:	50 e0       	ldi	r21, 0x00	; 0
     76a:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     76e:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     770:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     772:	0f 90       	pop	r0
     774:	df 91       	pop	r29
     776:	cf 91       	pop	r28
     778:	08 95       	ret

0000077a <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     77a:	cf 93       	push	r28
     77c:	df 93       	push	r29
     77e:	1f 92       	push	r1
     780:	cd b7       	in	r28, 0x3d	; 61
     782:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     784:	9f b7       	in	r25, 0x3f	; 63
     786:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     788:	f8 94       	cli
	return flags;
     78a:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     78c:	81 11       	cpse	r24, r1
     78e:	06 c0       	rjmp	.+12     	; 0x79c <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
     790:	e4 e6       	ldi	r30, 0x64	; 100
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	60 95       	com	r22
     796:	80 81       	ld	r24, Z
     798:	68 23       	and	r22, r24
     79a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     79c:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     79e:	0f 90       	pop	r0
     7a0:	df 91       	pop	r29
     7a2:	cf 91       	pop	r28
     7a4:	08 95       	ret

000007a6 <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
     7a6:	cf 93       	push	r28
     7a8:	df 93       	push	r29
     7aa:	1f 92       	push	r1
     7ac:	cd b7       	in	r28, 0x3d	; 61
     7ae:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7b0:	9f b7       	in	r25, 0x3f	; 63
     7b2:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     7b4:	f8 94       	cli
	return flags;
     7b6:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
     7b8:	81 11       	cpse	r24, r1
     7ba:	05 c0       	rjmp	.+10     	; 0x7c6 <sysclk_disable_module+0x20>
		*(reg + port) |= id;
     7bc:	e4 e6       	ldi	r30, 0x64	; 100
     7be:	f0 e0       	ldi	r31, 0x00	; 0
     7c0:	80 81       	ld	r24, Z
     7c2:	68 2b       	or	r22, r24
     7c4:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7c6:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     7c8:	0f 90       	pop	r0
     7ca:	df 91       	pop	r29
     7cc:	cf 91       	pop	r28
     7ce:	08 95       	ret

000007d0 <gfx_mono_generic_draw_horizontal_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     7d0:	ff 92       	push	r15
     7d2:	0f 93       	push	r16
     7d4:	1f 93       	push	r17
     7d6:	cf 93       	push	r28
     7d8:	df 93       	push	r29
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     7da:	e4 2f       	mov	r30, r20
     7dc:	f0 e0       	ldi	r31, 0x00	; 0
     7de:	e8 0f       	add	r30, r24
     7e0:	f1 1d       	adc	r31, r1
     7e2:	e1 3f       	cpi	r30, 0xF1	; 241
     7e4:	f1 05       	cpc	r31, r1
     7e6:	1c f0       	brlt	.+6      	; 0x7ee <gfx_mono_generic_draw_horizontal_line+0x1e>
		length = GFX_MONO_LCD_WIDTH - x;
     7e8:	c0 ef       	ldi	r28, 0xF0	; 240
     7ea:	4c 2f       	mov	r20, r28
     7ec:	48 1b       	sub	r20, r24
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     7ee:	44 23       	and	r20, r20
     7f0:	09 f4       	brne	.+2      	; 0x7f4 <gfx_mono_generic_draw_horizontal_line+0x24>
     7f2:	53 c0       	rjmp	.+166    	; 0x89a <gfx_mono_generic_draw_horizontal_line+0xca>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     7f4:	d6 2f       	mov	r29, r22
     7f6:	d6 95       	lsr	r29
     7f8:	d6 95       	lsr	r29
     7fa:	d6 95       	lsr	r29
	pixelmask = (1 << (y - (page * 8)));
     7fc:	ed 2f       	mov	r30, r29
     7fe:	f0 e0       	ldi	r31, 0x00	; 0
     800:	f1 95       	neg	r31
     802:	e1 95       	neg	r30
     804:	f1 09       	sbc	r31, r1
     806:	ee 0f       	add	r30, r30
     808:	ff 1f       	adc	r31, r31
     80a:	ee 0f       	add	r30, r30
     80c:	ff 1f       	adc	r31, r31
     80e:	ee 0f       	add	r30, r30
     810:	ff 1f       	adc	r31, r31
     812:	df 01       	movw	r26, r30
     814:	a6 0f       	add	r26, r22
     816:	b1 1d       	adc	r27, r1
     818:	bd 01       	movw	r22, r26
     81a:	e1 e0       	ldi	r30, 0x01	; 1
     81c:	f0 e0       	ldi	r31, 0x00	; 0
     81e:	df 01       	movw	r26, r30
     820:	02 c0       	rjmp	.+4      	; 0x826 <gfx_mono_generic_draw_horizontal_line+0x56>
     822:	aa 0f       	add	r26, r26
     824:	bb 1f       	adc	r27, r27
     826:	6a 95       	dec	r22
     828:	e2 f7       	brpl	.-8      	; 0x822 <gfx_mono_generic_draw_horizontal_line+0x52>
     82a:	fa 2e       	mov	r15, r26
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     82c:	21 30       	cpi	r18, 0x01	; 1
     82e:	21 f0       	breq	.+8      	; 0x838 <gfx_mono_generic_draw_horizontal_line+0x68>
     830:	98 f0       	brcs	.+38     	; 0x858 <gfx_mono_generic_draw_horizontal_line+0x88>
     832:	22 30       	cpi	r18, 0x02	; 2
     834:	19 f1       	breq	.+70     	; 0x87c <gfx_mono_generic_draw_horizontal_line+0xac>
     836:	31 c0       	rjmp	.+98     	; 0x89a <gfx_mono_generic_draw_horizontal_line+0xca>
     838:	c4 2f       	mov	r28, r20
     83a:	1f ef       	ldi	r17, 0xFF	; 255
     83c:	18 0f       	add	r17, r24
     83e:	01 2f       	mov	r16, r17
     840:	0c 0f       	add	r16, r28
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     842:	60 2f       	mov	r22, r16
     844:	8d 2f       	mov	r24, r29
     846:	96 d2       	rcall	.+1324   	; 0xd74 <gfx_mono_lcd_uc1608_get_byte>
			temp |= pixelmask;
     848:	48 2f       	mov	r20, r24
     84a:	4f 29       	or	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     84c:	60 2f       	mov	r22, r16
     84e:	8d 2f       	mov	r24, r29
     850:	81 d2       	rcall	.+1282   	; 0xd54 <gfx_mono_lcd_uc1608_put_byte>
     852:	c1 50       	subi	r28, 0x01	; 1
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     854:	a1 f7       	brne	.-24     	; 0x83e <gfx_mono_generic_draw_horizontal_line+0x6e>
     856:	21 c0       	rjmp	.+66     	; 0x89a <gfx_mono_generic_draw_horizontal_line+0xca>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     858:	c4 2f       	mov	r28, r20
     85a:	1f ef       	ldi	r17, 0xFF	; 255
     85c:	18 0f       	add	r17, r24
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
			temp &= ~pixelmask;
     85e:	fa 2e       	mov	r15, r26
     860:	f0 94       	com	r15
     862:	01 2f       	mov	r16, r17
     864:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     866:	60 2f       	mov	r22, r16
     868:	8d 2f       	mov	r24, r29
     86a:	84 d2       	rcall	.+1288   	; 0xd74 <gfx_mono_lcd_uc1608_get_byte>
			temp &= ~pixelmask;
     86c:	48 2f       	mov	r20, r24
     86e:	4f 21       	and	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     870:	60 2f       	mov	r22, r16
     872:	8d 2f       	mov	r24, r29
     874:	6f d2       	rcall	.+1246   	; 0xd54 <gfx_mono_lcd_uc1608_put_byte>
     876:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     878:	a1 f7       	brne	.-24     	; 0x862 <gfx_mono_generic_draw_horizontal_line+0x92>
     87a:	0f c0       	rjmp	.+30     	; 0x89a <gfx_mono_generic_draw_horizontal_line+0xca>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     87c:	c4 2f       	mov	r28, r20
     87e:	1f ef       	ldi	r17, 0xFF	; 255
     880:	18 0f       	add	r17, r24
     882:	01 2f       	mov	r16, r17
     884:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     886:	60 2f       	mov	r22, r16
     888:	8d 2f       	mov	r24, r29
     88a:	74 d2       	rcall	.+1256   	; 0xd74 <gfx_mono_lcd_uc1608_get_byte>
			temp ^= pixelmask;
     88c:	48 2f       	mov	r20, r24
     88e:	4f 25       	eor	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     890:	60 2f       	mov	r22, r16
     892:	8d 2f       	mov	r24, r29
     894:	5f d2       	rcall	.+1214   	; 0xd54 <gfx_mono_lcd_uc1608_put_byte>
     896:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     898:	a1 f7       	brne	.-24     	; 0x882 <gfx_mono_generic_draw_horizontal_line+0xb2>
		break;

	default:
		break;
	}
}
     89a:	df 91       	pop	r29
     89c:	cf 91       	pop	r28
     89e:	1f 91       	pop	r17
     8a0:	0f 91       	pop	r16
     8a2:	ff 90       	pop	r15
     8a4:	08 95       	ret

000008a6 <gfx_mono_generic_draw_vertical_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     8a6:	ef 92       	push	r14
     8a8:	ff 92       	push	r15
     8aa:	0f 93       	push	r16
     8ac:	1f 93       	push	r17
     8ae:	cf 93       	push	r28
     8b0:	df 93       	push	r29
	if (length == 0) {
     8b2:	44 23       	and	r20, r20
     8b4:	09 f4       	brne	.+2      	; 0x8b8 <gfx_mono_generic_draw_vertical_line+0x12>
     8b6:	46 c0       	rjmp	.+140    	; 0x944 <__stack+0x45>
     8b8:	12 2f       	mov	r17, r18
     8ba:	d8 2f       	mov	r29, r24
     8bc:	9f ef       	ldi	r25, 0xFF	; 255
     8be:	96 0f       	add	r25, r22
		return;
	}

	gfx_coord_t y2 = y + length - 1;
     8c0:	94 0f       	add	r25, r20

	if (y == y2) {
     8c2:	69 13       	cpse	r22, r25
     8c4:	03 c0       	rjmp	.+6      	; 0x8cc <gfx_mono_generic_draw_vertical_line+0x26>
		gfx_mono_draw_pixel(x, y, color);
     8c6:	42 2f       	mov	r20, r18
     8c8:	88 d2       	rcall	.+1296   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     8ca:	3c c0       	rjmp	.+120    	; 0x944 <__stack+0x45>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
     8cc:	9f 37       	cpi	r25, 0x7F	; 127
     8ce:	08 f0       	brcs	.+2      	; 0x8d2 <gfx_mono_generic_draw_vertical_line+0x2c>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
     8d0:	9f e7       	ldi	r25, 0x7F	; 127
	}

	gfx_coord_t y1page = y / 8;
     8d2:	c6 2f       	mov	r28, r22
     8d4:	c6 95       	lsr	r28
     8d6:	c6 95       	lsr	r28
     8d8:	c6 95       	lsr	r28
	gfx_coord_t y2page = y2 / 8;
     8da:	09 2f       	mov	r16, r25
     8dc:	06 95       	lsr	r16
     8de:	06 95       	lsr	r16
     8e0:	06 95       	lsr	r16

	uint8_t y1bitpos = y & 0x07;
     8e2:	67 70       	andi	r22, 0x07	; 7
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
     8e4:	2f ef       	ldi	r18, 0xFF	; 255
     8e6:	30 e0       	ldi	r19, 0x00	; 0
     8e8:	a9 01       	movw	r20, r18
     8ea:	02 c0       	rjmp	.+4      	; 0x8f0 <gfx_mono_generic_draw_vertical_line+0x4a>
     8ec:	44 0f       	add	r20, r20
     8ee:	55 1f       	adc	r21, r21
     8f0:	6a 95       	dec	r22
     8f2:	e2 f7       	brpl	.-8      	; 0x8ec <gfx_mono_generic_draw_vertical_line+0x46>

	gfx_coord_t y1page = y / 8;
	gfx_coord_t y2page = y2 / 8;

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;
     8f4:	97 70       	andi	r25, 0x07	; 7

	uint8_t y1pixelmask = 0xFF << y1bitpos;
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
     8f6:	67 e0       	ldi	r22, 0x07	; 7
     8f8:	70 e0       	ldi	r23, 0x00	; 0
     8fa:	fb 01       	movw	r30, r22
     8fc:	e9 1b       	sub	r30, r25
     8fe:	f1 09       	sbc	r31, r1
     900:	79 01       	movw	r14, r18
     902:	02 c0       	rjmp	.+4      	; 0x908 <__stack+0x9>
     904:	f5 94       	asr	r15
     906:	e7 94       	ror	r14
     908:	ea 95       	dec	r30
     90a:	e2 f7       	brpl	.-8      	; 0x904 <__stack+0x5>

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
     90c:	c0 13       	cpse	r28, r16
     90e:	06 c0       	rjmp	.+12     	; 0x91c <__stack+0x1d>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
     910:	4e 21       	and	r20, r14
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
     912:	21 2f       	mov	r18, r17
     914:	6d 2f       	mov	r22, r29
     916:	8c 2f       	mov	r24, r28
     918:	3d d2       	rcall	.+1146   	; 0xd94 <gfx_mono_lcd_uc1608_mask_byte>
     91a:	14 c0       	rjmp	.+40     	; 0x944 <__stack+0x45>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
     91c:	21 2f       	mov	r18, r17
     91e:	6d 2f       	mov	r22, r29
     920:	8c 2f       	mov	r24, r28
     922:	38 d2       	rcall	.+1136   	; 0xd94 <gfx_mono_lcd_uc1608_mask_byte>

		while (++y1page < y2page) {
     924:	cf 5f       	subi	r28, 0xFF	; 255
     926:	c0 17       	cp	r28, r16
     928:	40 f4       	brcc	.+16     	; 0x93a <__stack+0x3b>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
     92a:	21 2f       	mov	r18, r17
     92c:	4f ef       	ldi	r20, 0xFF	; 255
     92e:	6d 2f       	mov	r22, r29
     930:	8c 2f       	mov	r24, r28
     932:	30 d2       	rcall	.+1120   	; 0xd94 <gfx_mono_lcd_uc1608_mask_byte>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);

		while (++y1page < y2page) {
     934:	cf 5f       	subi	r28, 0xFF	; 255
     936:	c0 17       	cp	r28, r16
     938:	c0 f3       	brcs	.-16     	; 0x92a <__stack+0x2b>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
     93a:	21 2f       	mov	r18, r17
     93c:	4e 2d       	mov	r20, r14
     93e:	6d 2f       	mov	r22, r29
     940:	80 2f       	mov	r24, r16
     942:	28 d2       	rcall	.+1104   	; 0xd94 <gfx_mono_lcd_uc1608_mask_byte>
	}
}
     944:	df 91       	pop	r29
     946:	cf 91       	pop	r28
     948:	1f 91       	pop	r17
     94a:	0f 91       	pop	r16
     94c:	ff 90       	pop	r15
     94e:	ef 90       	pop	r14
     950:	08 95       	ret

00000952 <gfx_mono_generic_draw_line>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_line(gfx_coord_t x1, gfx_coord_t y1,
		gfx_coord_t x2, gfx_coord_t y2,
		enum gfx_mono_color color)
{
     952:	9f 92       	push	r9
     954:	af 92       	push	r10
     956:	bf 92       	push	r11
     958:	cf 92       	push	r12
     95a:	df 92       	push	r13
     95c:	ef 92       	push	r14
     95e:	ff 92       	push	r15
     960:	0f 93       	push	r16
     962:	1f 93       	push	r17
     964:	cf 93       	push	r28
     966:	df 93       	push	r29
     968:	18 2f       	mov	r17, r24
     96a:	d6 2e       	mov	r13, r22
	int8_t dx;
	int8_t dy;
	int8_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     96c:	48 17       	cp	r20, r24
     96e:	28 f4       	brcc	.+10     	; 0x97a <gfx_mono_generic_draw_line+0x28>
		dx = x1;
		x1 = x2;
		x2 = dx;
		dy = y1;
		y1 = y2;
     970:	d2 2e       	mov	r13, r18
		y2 = dy;
     972:	26 2f       	mov	r18, r22
	int8_t dx;
	int8_t dy;
	int8_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     974:	81 2f       	mov	r24, r17
		dx = x1;
		x1 = x2;
     976:	14 2f       	mov	r17, r20
		x2 = dx;
     978:	48 2f       	mov	r20, r24
		dy = y1;
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
     97a:	41 1b       	sub	r20, r17
     97c:	e4 2e       	mov	r14, r20
	dy = y2 - y1;
     97e:	2d 19       	sub	r18, r13
     980:	c2 2f       	mov	r28, r18

	x = x1;
	y = y1;

	if (dx < 0) {
     982:	44 23       	and	r20, r20
     984:	24 f4       	brge	.+8      	; 0x98e <gfx_mono_generic_draw_line+0x3c>
		xinc = -1;
		dx = -dx;
     986:	e1 94       	neg	r14

	x = x1;
	y = y1;

	if (dx < 0) {
		xinc = -1;
     988:	cc 24       	eor	r12, r12
     98a:	ca 94       	dec	r12
     98c:	02 c0       	rjmp	.+4      	; 0x992 <gfx_mono_generic_draw_line+0x40>
		dx = -dx;
	} else {
		xinc = 1;
     98e:	cc 24       	eor	r12, r12
     990:	c3 94       	inc	r12
	}

	if (dy < 0) {
     992:	cc 23       	and	r28, r28
     994:	2c f4       	brge	.+10     	; 0x9a0 <gfx_mono_generic_draw_line+0x4e>
		yinc = -1;
		dy = -dy;
     996:	c2 2f       	mov	r28, r18
     998:	c1 95       	neg	r28
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     99a:	bb 24       	eor	r11, r11
     99c:	ba 94       	dec	r11
     99e:	02 c0       	rjmp	.+4      	; 0x9a4 <gfx_mono_generic_draw_line+0x52>
		dy = -dy;
	} else {
		yinc = 1;
     9a0:	bb 24       	eor	r11, r11
     9a2:	b3 94       	inc	r11
	}

	if (dx > dy) {
     9a4:	ce 15       	cp	r28, r14
     9a6:	d4 f4       	brge	.+52     	; 0x9dc <gfx_mono_generic_draw_line+0x8a>
		e = dy - dx;
     9a8:	ac 2e       	mov	r10, r28
     9aa:	9e 2c       	mov	r9, r14
     9ac:	ce 19       	sub	r28, r14
		for (i = 0; i <= dx; i++) {
     9ae:	0e 2c       	mov	r0, r14
     9b0:	00 0c       	add	r0, r0
     9b2:	ff 08       	sbc	r15, r15
     9b4:	ff 20       	and	r15, r15
     9b6:	5c f1       	brlt	.+86     	; 0xa0e <gfx_mono_generic_draw_line+0xbc>
     9b8:	d0 e0       	ldi	r29, 0x00	; 0
			gfx_mono_draw_pixel(x, y, color);
     9ba:	40 2f       	mov	r20, r16
     9bc:	6d 2d       	mov	r22, r13
     9be:	81 2f       	mov	r24, r17
     9c0:	0c d2       	rcall	.+1048   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     9c2:	cc 23       	and	r28, r28
     9c4:	14 f0       	brlt	.+4      	; 0x9ca <gfx_mono_generic_draw_line+0x78>
				e -= dx;
     9c6:	c9 19       	sub	r28, r9
				y += yinc;
     9c8:	db 0c       	add	r13, r11
			}

			e += dy;
     9ca:	ca 0d       	add	r28, r10
     9cc:	1c 0d       	add	r17, r12
		yinc = 1;
	}

	if (dx > dy) {
		e = dy - dx;
		for (i = 0; i <= dx; i++) {
     9ce:	df 5f       	subi	r29, 0xFF	; 255
     9d0:	8d 2f       	mov	r24, r29
     9d2:	90 e0       	ldi	r25, 0x00	; 0
     9d4:	e8 16       	cp	r14, r24
     9d6:	f9 06       	cpc	r15, r25
     9d8:	84 f7       	brge	.-32     	; 0x9ba <gfx_mono_generic_draw_line+0x68>
     9da:	19 c0       	rjmp	.+50     	; 0xa0e <gfx_mono_generic_draw_line+0xbc>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     9dc:	ae 2c       	mov	r10, r14
     9de:	9c 2e       	mov	r9, r28
     9e0:	ec 1a       	sub	r14, r28
		for (i = 0; i <= dy; i++) {
     9e2:	0c 2e       	mov	r0, r28
     9e4:	00 0c       	add	r0, r0
     9e6:	dd 0b       	sbc	r29, r29
     9e8:	dd 23       	and	r29, r29
     9ea:	8c f0       	brlt	.+34     	; 0xa0e <gfx_mono_generic_draw_line+0xbc>
     9ec:	f1 2c       	mov	r15, r1
			gfx_mono_draw_pixel(x, y, color);
     9ee:	40 2f       	mov	r20, r16
     9f0:	6d 2d       	mov	r22, r13
     9f2:	81 2f       	mov	r24, r17
     9f4:	f2 d1       	rcall	.+996    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     9f6:	ee 20       	and	r14, r14
     9f8:	14 f0       	brlt	.+4      	; 0x9fe <gfx_mono_generic_draw_line+0xac>
				e -= dy;
     9fa:	e9 18       	sub	r14, r9
				x += xinc;
     9fc:	1c 0d       	add	r17, r12
			}

			e += dx;
     9fe:	ea 0c       	add	r14, r10
     a00:	db 0c       	add	r13, r11
			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
     a02:	f3 94       	inc	r15
     a04:	8f 2d       	mov	r24, r15
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	c8 17       	cp	r28, r24
     a0a:	d9 07       	cpc	r29, r25
     a0c:	84 f7       	brge	.-32     	; 0x9ee <gfx_mono_generic_draw_line+0x9c>

			e += dx;
			y += yinc;
		}
	}
}
     a0e:	df 91       	pop	r29
     a10:	cf 91       	pop	r28
     a12:	1f 91       	pop	r17
     a14:	0f 91       	pop	r16
     a16:	ff 90       	pop	r15
     a18:	ef 90       	pop	r14
     a1a:	df 90       	pop	r13
     a1c:	cf 90       	pop	r12
     a1e:	bf 90       	pop	r11
     a20:	af 90       	pop	r10
     a22:	9f 90       	pop	r9
     a24:	08 95       	ret

00000a26 <gfx_mono_generic_draw_rect>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     a26:	ff 92       	push	r15
     a28:	0f 93       	push	r16
     a2a:	1f 93       	push	r17
     a2c:	cf 93       	push	r28
     a2e:	df 93       	push	r29
     a30:	d8 2f       	mov	r29, r24
     a32:	16 2f       	mov	r17, r22
     a34:	c4 2f       	mov	r28, r20
     a36:	f2 2e       	mov	r15, r18
	gfx_mono_draw_horizontal_line(x, y, width, color);
     a38:	20 2f       	mov	r18, r16
     a3a:	ca de       	rcall	.-620    	; 0x7d0 <gfx_mono_generic_draw_horizontal_line>
     a3c:	6f ef       	ldi	r22, 0xFF	; 255
     a3e:	6f 0d       	add	r22, r15
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
     a40:	61 0f       	add	r22, r17
     a42:	20 2f       	mov	r18, r16
     a44:	4c 2f       	mov	r20, r28
     a46:	8d 2f       	mov	r24, r29
     a48:	c3 de       	rcall	.-634    	; 0x7d0 <gfx_mono_generic_draw_horizontal_line>

	gfx_mono_draw_vertical_line(x, y, height, color);
     a4a:	20 2f       	mov	r18, r16
     a4c:	4f 2d       	mov	r20, r15
     a4e:	61 2f       	mov	r22, r17
     a50:	8d 2f       	mov	r24, r29
     a52:	29 df       	rcall	.-430    	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
     a54:	8f ef       	ldi	r24, 0xFF	; 255
     a56:	8c 0f       	add	r24, r28
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
     a58:	20 2f       	mov	r18, r16
     a5a:	4f 2d       	mov	r20, r15
     a5c:	61 2f       	mov	r22, r17
     a5e:	8d 0f       	add	r24, r29
     a60:	22 df       	rcall	.-444    	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
}
     a62:	df 91       	pop	r29
     a64:	cf 91       	pop	r28
     a66:	1f 91       	pop	r17
     a68:	0f 91       	pop	r16
     a6a:	ff 90       	pop	r15
     a6c:	08 95       	ret

00000a6e <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     a6e:	ff 92       	push	r15
     a70:	0f 93       	push	r16
     a72:	1f 93       	push	r17
     a74:	cf 93       	push	r28
     a76:	df 93       	push	r29
	if (height == 0) {
     a78:	22 23       	and	r18, r18
     a7a:	69 f0       	breq	.+26     	; 0xa96 <gfx_mono_generic_draw_filled_rect+0x28>
     a7c:	c2 2f       	mov	r28, r18
     a7e:	f4 2e       	mov	r15, r20
     a80:	18 2f       	mov	r17, r24
     a82:	df ef       	ldi	r29, 0xFF	; 255
     a84:	d6 0f       	add	r29, r22
     a86:	6d 2f       	mov	r22, r29
     a88:	6c 0f       	add	r22, r28
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     a8a:	20 2f       	mov	r18, r16
     a8c:	4f 2d       	mov	r20, r15
     a8e:	81 2f       	mov	r24, r17
     a90:	9f de       	rcall	.-706    	; 0x7d0 <gfx_mono_generic_draw_horizontal_line>
     a92:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     a94:	c1 f7       	brne	.-16     	; 0xa86 <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     a96:	df 91       	pop	r29
     a98:	cf 91       	pop	r28
     a9a:	1f 91       	pop	r17
     a9c:	0f 91       	pop	r16
     a9e:	ff 90       	pop	r15
     aa0:	08 95       	ret

00000aa2 <gfx_mono_generic_draw_circle>:
 * \param  octant_mask Bitmask indicating which octants to draw.
 */
void gfx_mono_generic_draw_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t octant_mask)
{
     aa2:	2f 92       	push	r2
     aa4:	3f 92       	push	r3
     aa6:	4f 92       	push	r4
     aa8:	5f 92       	push	r5
     aaa:	6f 92       	push	r6
     aac:	7f 92       	push	r7
     aae:	8f 92       	push	r8
     ab0:	9f 92       	push	r9
     ab2:	af 92       	push	r10
     ab4:	bf 92       	push	r11
     ab6:	cf 92       	push	r12
     ab8:	df 92       	push	r13
     aba:	ef 92       	push	r14
     abc:	ff 92       	push	r15
     abe:	0f 93       	push	r16
     ac0:	1f 93       	push	r17
     ac2:	cf 93       	push	r28
     ac4:	df 93       	push	r29
     ac6:	00 d0       	rcall	.+0      	; 0xac8 <gfx_mono_generic_draw_circle+0x26>
     ac8:	1f 92       	push	r1
     aca:	cd b7       	in	r28, 0x3d	; 61
     acc:	de b7       	in	r29, 0x3e	; 62
     ace:	88 2e       	mov	r8, r24
     ad0:	96 2e       	mov	r9, r22
     ad2:	4a 83       	std	Y+2, r20	; 0x02
     ad4:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     ad6:	41 11       	cpse	r20, r1
     ad8:	03 c0       	rjmp	.+6      	; 0xae0 <gfx_mono_generic_draw_circle+0x3e>
		gfx_mono_draw_pixel(x, y, color);
     ada:	42 2f       	mov	r20, r18
     adc:	7e d1       	rcall	.+764    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     ade:	89 c0       	rjmp	.+274    	; 0xbf2 <gfx_mono_generic_draw_circle+0x150>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     ae0:	2a 81       	ldd	r18, Y+2	; 0x02
     ae2:	e2 2e       	mov	r14, r18
     ae4:	f1 2c       	mov	r15, r1
     ae6:	ee 0c       	add	r14, r14
     ae8:	ff 1c       	adc	r15, r15
     aea:	f1 94       	neg	r15
     aec:	e1 94       	neg	r14
     aee:	f1 08       	sbc	r15, r1
     af0:	83 e0       	ldi	r24, 0x03	; 3
     af2:	e8 0e       	add	r14, r24
     af4:	f1 1c       	adc	r15, r1
     af6:	c6 2e       	mov	r12, r22
     af8:	d8 2c       	mov	r13, r8
     afa:	18 2d       	mov	r17, r8
     afc:	b6 2e       	mov	r11, r22
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     afe:	1b 82       	std	Y+3, r1	; 0x03
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     b00:	90 2f       	mov	r25, r16
     b02:	91 70       	andi	r25, 0x01	; 1
     b04:	29 2e       	mov	r2, r25
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT1) {
     b06:	e0 2f       	mov	r30, r16
     b08:	e2 70       	andi	r30, 0x02	; 2
     b0a:	3e 2e       	mov	r3, r30
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT2) {
     b0c:	f0 2f       	mov	r31, r16
     b0e:	f4 70       	andi	r31, 0x04	; 4
     b10:	4f 2e       	mov	r4, r31
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT3) {
     b12:	20 2f       	mov	r18, r16
     b14:	28 70       	andi	r18, 0x08	; 8
     b16:	52 2e       	mov	r5, r18
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT4) {
     b18:	80 2f       	mov	r24, r16
     b1a:	80 71       	andi	r24, 0x10	; 16
     b1c:	68 2e       	mov	r6, r24
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
		}

		if (octant_mask & GFX_OCTANT5) {
     b1e:	90 2f       	mov	r25, r16
     b20:	90 72       	andi	r25, 0x20	; 32
     b22:	79 2e       	mov	r7, r25
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
		}

		if (octant_mask & GFX_OCTANT6) {
     b24:	e0 2f       	mov	r30, r16
     b26:	e0 74       	andi	r30, 0x40	; 64
     b28:	e9 83       	std	Y+1, r30	; 0x01
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     b2a:	22 20       	and	r2, r2
     b2c:	29 f0       	breq	.+10     	; 0xb38 <gfx_mono_generic_draw_circle+0x96>
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
     b2e:	4a 2d       	mov	r20, r10
     b30:	6c 2d       	mov	r22, r12
     b32:	8a 81       	ldd	r24, Y+2	; 0x02
     b34:	88 0d       	add	r24, r8
     b36:	51 d1       	rcall	.+674    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT1) {
     b38:	33 20       	and	r3, r3
     b3a:	31 f0       	breq	.+12     	; 0xb48 <gfx_mono_generic_draw_circle+0xa6>
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
     b3c:	4a 2d       	mov	r20, r10
     b3e:	69 2d       	mov	r22, r9
     b40:	fa 81       	ldd	r31, Y+2	; 0x02
     b42:	6f 1b       	sub	r22, r31
     b44:	81 2f       	mov	r24, r17
     b46:	49 d1       	rcall	.+658    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT2) {
     b48:	44 20       	and	r4, r4
     b4a:	31 f0       	breq	.+12     	; 0xb58 <gfx_mono_generic_draw_circle+0xb6>
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
     b4c:	4a 2d       	mov	r20, r10
     b4e:	69 2d       	mov	r22, r9
     b50:	2a 81       	ldd	r18, Y+2	; 0x02
     b52:	62 1b       	sub	r22, r18
     b54:	8d 2d       	mov	r24, r13
     b56:	41 d1       	rcall	.+642    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT3) {
     b58:	55 20       	and	r5, r5
     b5a:	31 f0       	breq	.+12     	; 0xb68 <gfx_mono_generic_draw_circle+0xc6>
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
     b5c:	4a 2d       	mov	r20, r10
     b5e:	6c 2d       	mov	r22, r12
     b60:	88 2d       	mov	r24, r8
     b62:	9a 81       	ldd	r25, Y+2	; 0x02
     b64:	89 1b       	sub	r24, r25
     b66:	39 d1       	rcall	.+626    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT4) {
     b68:	66 20       	and	r6, r6
     b6a:	31 f0       	breq	.+12     	; 0xb78 <gfx_mono_generic_draw_circle+0xd6>
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
     b6c:	4a 2d       	mov	r20, r10
     b6e:	6b 2d       	mov	r22, r11
     b70:	88 2d       	mov	r24, r8
     b72:	ea 81       	ldd	r30, Y+2	; 0x02
     b74:	8e 1b       	sub	r24, r30
     b76:	31 d1       	rcall	.+610    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT5) {
     b78:	77 20       	and	r7, r7
     b7a:	29 f0       	breq	.+10     	; 0xb86 <gfx_mono_generic_draw_circle+0xe4>
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
     b7c:	4a 2d       	mov	r20, r10
     b7e:	6a 81       	ldd	r22, Y+2	; 0x02
     b80:	69 0d       	add	r22, r9
     b82:	8d 2d       	mov	r24, r13
     b84:	2a d1       	rcall	.+596    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT6) {
     b86:	f9 81       	ldd	r31, Y+1	; 0x01
     b88:	ff 23       	and	r31, r31
     b8a:	29 f0       	breq	.+10     	; 0xb96 <gfx_mono_generic_draw_circle+0xf4>
			gfx_mono_draw_pixel(x + offset_x, y + offset_y, color);
     b8c:	4a 2d       	mov	r20, r10
     b8e:	6a 81       	ldd	r22, Y+2	; 0x02
     b90:	69 0d       	add	r22, r9
     b92:	81 2f       	mov	r24, r17
     b94:	22 d1       	rcall	.+580    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT7) {
     b96:	00 23       	and	r16, r16
     b98:	2c f4       	brge	.+10     	; 0xba4 <gfx_mono_generic_draw_circle+0x102>
			gfx_mono_draw_pixel(x + offset_y, y + offset_x, color);
     b9a:	4a 2d       	mov	r20, r10
     b9c:	6b 2d       	mov	r22, r11
     b9e:	8a 81       	ldd	r24, Y+2	; 0x02
     ba0:	88 0d       	add	r24, r8
     ba2:	1b d1       	rcall	.+566    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     ba4:	ff 20       	and	r15, r15
     ba6:	5c f4       	brge	.+22     	; 0xbbe <gfx_mono_generic_draw_circle+0x11c>
			error += ((offset_x << 2) + 6);
     ba8:	2b 81       	ldd	r18, Y+3	; 0x03
     baa:	82 2f       	mov	r24, r18
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	88 0f       	add	r24, r24
     bb0:	99 1f       	adc	r25, r25
     bb2:	88 0f       	add	r24, r24
     bb4:	99 1f       	adc	r25, r25
     bb6:	06 96       	adiw	r24, 0x06	; 6
     bb8:	e8 0e       	add	r14, r24
     bba:	f9 1e       	adc	r15, r25
     bbc:	0f c0       	rjmp	.+30     	; 0xbdc <gfx_mono_generic_draw_circle+0x13a>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     bbe:	eb 81       	ldd	r30, Y+3	; 0x03
     bc0:	8e 2f       	mov	r24, r30
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	fa 81       	ldd	r31, Y+2	; 0x02
     bc6:	8f 1b       	sub	r24, r31
     bc8:	91 09       	sbc	r25, r1
     bca:	88 0f       	add	r24, r24
     bcc:	99 1f       	adc	r25, r25
     bce:	88 0f       	add	r24, r24
     bd0:	99 1f       	adc	r25, r25
     bd2:	0a 96       	adiw	r24, 0x0a	; 10
     bd4:	e8 0e       	add	r14, r24
     bd6:	f9 1e       	adc	r15, r25
			--offset_y;
     bd8:	f1 50       	subi	r31, 0x01	; 1
     bda:	fa 83       	std	Y+2, r31	; 0x02
		}

		/* Next X. */
		++offset_x;
     bdc:	2b 81       	ldd	r18, Y+3	; 0x03
     bde:	2f 5f       	subi	r18, 0xFF	; 255
     be0:	2b 83       	std	Y+3, r18	; 0x03
     be2:	b3 94       	inc	r11
     be4:	1f 5f       	subi	r17, 0xFF	; 255
     be6:	da 94       	dec	r13
     be8:	ca 94       	dec	r12
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
     bea:	8a 81       	ldd	r24, Y+2	; 0x02
     bec:	82 17       	cp	r24, r18
     bee:	08 f0       	brcs	.+2      	; 0xbf2 <gfx_mono_generic_draw_circle+0x150>
     bf0:	9c cf       	rjmp	.-200    	; 0xb2a <gfx_mono_generic_draw_circle+0x88>
		}

		/* Next X. */
		++offset_x;
	}
}
     bf2:	0f 90       	pop	r0
     bf4:	0f 90       	pop	r0
     bf6:	0f 90       	pop	r0
     bf8:	df 91       	pop	r29
     bfa:	cf 91       	pop	r28
     bfc:	1f 91       	pop	r17
     bfe:	0f 91       	pop	r16
     c00:	ff 90       	pop	r15
     c02:	ef 90       	pop	r14
     c04:	df 90       	pop	r13
     c06:	cf 90       	pop	r12
     c08:	bf 90       	pop	r11
     c0a:	af 90       	pop	r10
     c0c:	9f 90       	pop	r9
     c0e:	8f 90       	pop	r8
     c10:	7f 90       	pop	r7
     c12:	6f 90       	pop	r6
     c14:	5f 90       	pop	r5
     c16:	4f 90       	pop	r4
     c18:	3f 90       	pop	r3
     c1a:	2f 90       	pop	r2
     c1c:	08 95       	ret

00000c1e <gfx_mono_generic_draw_filled_circle>:
 * \param  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
     c1e:	5f 92       	push	r5
     c20:	6f 92       	push	r6
     c22:	7f 92       	push	r7
     c24:	8f 92       	push	r8
     c26:	9f 92       	push	r9
     c28:	af 92       	push	r10
     c2a:	bf 92       	push	r11
     c2c:	cf 92       	push	r12
     c2e:	df 92       	push	r13
     c30:	ef 92       	push	r14
     c32:	ff 92       	push	r15
     c34:	0f 93       	push	r16
     c36:	1f 93       	push	r17
     c38:	cf 93       	push	r28
     c3a:	df 93       	push	r29
     c3c:	88 2e       	mov	r8, r24
     c3e:	96 2e       	mov	r9, r22
     c40:	c4 2f       	mov	r28, r20
     c42:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     c44:	41 11       	cpse	r20, r1
     c46:	03 c0       	rjmp	.+6      	; 0xc4e <gfx_mono_generic_draw_filled_circle+0x30>
		gfx_mono_draw_pixel(x, y, color);
     c48:	42 2f       	mov	r20, r18
     c4a:	c7 d0       	rcall	.+398    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     c4c:	73 c0       	rjmp	.+230    	; 0xd34 <gfx_mono_generic_draw_filled_circle+0x116>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     c4e:	e4 2e       	mov	r14, r20
     c50:	f1 2c       	mov	r15, r1
     c52:	ee 0c       	add	r14, r14
     c54:	ff 1c       	adc	r15, r15
     c56:	f1 94       	neg	r15
     c58:	e1 94       	neg	r14
     c5a:	f1 08       	sbc	r15, r1
     c5c:	83 e0       	ldi	r24, 0x03	; 3
     c5e:	e8 0e       	add	r14, r24
     c60:	f1 1c       	adc	r15, r1
     c62:	b6 2e       	mov	r11, r22
     c64:	c8 2c       	mov	r12, r8
     c66:	d8 2c       	mov	r13, r8
     c68:	11 e0       	ldi	r17, 0x01	; 1
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     c6a:	d0 e0       	ldi	r29, 0x00	; 0
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     c6c:	80 2f       	mov	r24, r16
     c6e:	83 70       	andi	r24, 0x03	; 3
     c70:	58 2e       	mov	r5, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     c72:	80 2f       	mov	r24, r16
     c74:	8c 70       	andi	r24, 0x0C	; 12
     c76:	68 2e       	mov	r6, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     c78:	80 2f       	mov	r24, r16
     c7a:	80 73       	andi	r24, 0x30	; 48
     c7c:	78 2e       	mov	r7, r24
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     c7e:	00 7c       	andi	r16, 0xC0	; 192
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     c80:	55 20       	and	r5, r5
     c82:	69 f0       	breq	.+26     	; 0xc9e <gfx_mono_generic_draw_filled_circle+0x80>
			gfx_mono_draw_vertical_line(x + offset_y,
     c84:	2a 2d       	mov	r18, r10
     c86:	41 2f       	mov	r20, r17
     c88:	6b 2d       	mov	r22, r11
     c8a:	8c 2f       	mov	r24, r28
     c8c:	88 0d       	add	r24, r8
     c8e:	0b de       	rcall	.-1002   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     c90:	2a 2d       	mov	r18, r10
     c92:	41 e0       	ldi	r20, 0x01	; 1
     c94:	4c 0f       	add	r20, r28
     c96:	69 2d       	mov	r22, r9
     c98:	6c 1b       	sub	r22, r28
     c9a:	8d 2d       	mov	r24, r13
     c9c:	04 de       	rcall	.-1016   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     c9e:	66 20       	and	r6, r6
     ca0:	69 f0       	breq	.+26     	; 0xcbc <gfx_mono_generic_draw_filled_circle+0x9e>
			gfx_mono_draw_vertical_line(x - offset_y,
     ca2:	2a 2d       	mov	r18, r10
     ca4:	41 2f       	mov	r20, r17
     ca6:	6b 2d       	mov	r22, r11
     ca8:	88 2d       	mov	r24, r8
     caa:	8c 1b       	sub	r24, r28
     cac:	fc dd       	rcall	.-1032   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     cae:	2a 2d       	mov	r18, r10
     cb0:	41 e0       	ldi	r20, 0x01	; 1
     cb2:	4c 0f       	add	r20, r28
     cb4:	69 2d       	mov	r22, r9
     cb6:	6c 1b       	sub	r22, r28
     cb8:	8c 2d       	mov	r24, r12
     cba:	f5 dd       	rcall	.-1046   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     cbc:	77 20       	and	r7, r7
     cbe:	61 f0       	breq	.+24     	; 0xcd8 <gfx_mono_generic_draw_filled_circle+0xba>
			gfx_mono_draw_vertical_line(x - offset_y,
     cc0:	2a 2d       	mov	r18, r10
     cc2:	41 2f       	mov	r20, r17
     cc4:	69 2d       	mov	r22, r9
     cc6:	88 2d       	mov	r24, r8
     cc8:	8c 1b       	sub	r24, r28
     cca:	ed dd       	rcall	.-1062   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     ccc:	2a 2d       	mov	r18, r10
     cce:	41 e0       	ldi	r20, 0x01	; 1
     cd0:	4c 0f       	add	r20, r28
     cd2:	69 2d       	mov	r22, r9
     cd4:	8c 2d       	mov	r24, r12
     cd6:	e7 dd       	rcall	.-1074   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     cd8:	00 23       	and	r16, r16
     cda:	61 f0       	breq	.+24     	; 0xcf4 <gfx_mono_generic_draw_filled_circle+0xd6>
			gfx_mono_draw_vertical_line(x + offset_y,
     cdc:	2a 2d       	mov	r18, r10
     cde:	41 2f       	mov	r20, r17
     ce0:	69 2d       	mov	r22, r9
     ce2:	8c 2f       	mov	r24, r28
     ce4:	88 0d       	add	r24, r8
     ce6:	df dd       	rcall	.-1090   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     ce8:	2a 2d       	mov	r18, r10
     cea:	41 e0       	ldi	r20, 0x01	; 1
     cec:	4c 0f       	add	r20, r28
     cee:	69 2d       	mov	r22, r9
     cf0:	8d 2d       	mov	r24, r13
     cf2:	d9 dd       	rcall	.-1102   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     cf4:	ff 20       	and	r15, r15
     cf6:	54 f4       	brge	.+20     	; 0xd0c <gfx_mono_generic_draw_filled_circle+0xee>
			error += ((offset_x << 2) + 6);
     cf8:	8d 2f       	mov	r24, r29
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	88 0f       	add	r24, r24
     cfe:	99 1f       	adc	r25, r25
     d00:	88 0f       	add	r24, r24
     d02:	99 1f       	adc	r25, r25
     d04:	06 96       	adiw	r24, 0x06	; 6
     d06:	e8 0e       	add	r14, r24
     d08:	f9 1e       	adc	r15, r25
     d0a:	0c c0       	rjmp	.+24     	; 0xd24 <gfx_mono_generic_draw_filled_circle+0x106>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     d0c:	ed 2f       	mov	r30, r29
     d0e:	f0 e0       	ldi	r31, 0x00	; 0
     d10:	ec 1b       	sub	r30, r28
     d12:	f1 09       	sbc	r31, r1
     d14:	ee 0f       	add	r30, r30
     d16:	ff 1f       	adc	r31, r31
     d18:	ee 0f       	add	r30, r30
     d1a:	ff 1f       	adc	r31, r31
     d1c:	3a 96       	adiw	r30, 0x0a	; 10
     d1e:	ee 0e       	add	r14, r30
     d20:	ff 1e       	adc	r15, r31
			--offset_y;
     d22:	c1 50       	subi	r28, 0x01	; 1
		}

		/* Next X. */
		++offset_x;
     d24:	df 5f       	subi	r29, 0xFF	; 255
     d26:	1f 5f       	subi	r17, 0xFF	; 255
     d28:	d3 94       	inc	r13
     d2a:	ca 94       	dec	r12
     d2c:	ba 94       	dec	r11
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
     d2e:	cd 17       	cp	r28, r29
     d30:	08 f0       	brcs	.+2      	; 0xd34 <gfx_mono_generic_draw_filled_circle+0x116>
     d32:	a6 cf       	rjmp	.-180    	; 0xc80 <gfx_mono_generic_draw_filled_circle+0x62>
		}

		/* Next X. */
		++offset_x;
	}
}
     d34:	df 91       	pop	r29
     d36:	cf 91       	pop	r28
     d38:	1f 91       	pop	r17
     d3a:	0f 91       	pop	r16
     d3c:	ff 90       	pop	r15
     d3e:	ef 90       	pop	r14
     d40:	df 90       	pop	r13
     d42:	cf 90       	pop	r12
     d44:	bf 90       	pop	r11
     d46:	af 90       	pop	r10
     d48:	9f 90       	pop	r9
     d4a:	8f 90       	pop	r8
     d4c:	7f 90       	pop	r7
     d4e:	6f 90       	pop	r6
     d50:	5f 90       	pop	r5
     d52:	08 95       	ret

00000d54 <gfx_mono_lcd_uc1608_put_byte>:
		uint8_t				byte = gfx_mono_lcd_uc1608_get_byte(page, x);
		
		isSet = (byte & pixel_mask) ?  GFX_PIXEL_SET : GFX_PIXEL_CLR;
	}
	return isSet;
}
     d54:	cf 93       	push	r28
     d56:	df 93       	push	r29
     d58:	80 31       	cpi	r24, 0x10	; 16
     d5a:	48 f4       	brcc	.+18     	; 0xd6e <gfx_mono_lcd_uc1608_put_byte+0x1a>
     d5c:	60 3f       	cpi	r22, 0xF0	; 240
     d5e:	38 f4       	brcc	.+14     	; 0xd6e <gfx_mono_lcd_uc1608_put_byte+0x1a>
     d60:	d4 2f       	mov	r29, r20
     d62:	c6 2f       	mov	r28, r22
     d64:	0f d3       	rcall	.+1566   	; 0x1384 <lcd_page_set>
     d66:	8c 2f       	mov	r24, r28
     d68:	13 d3       	rcall	.+1574   	; 0x1390 <lcd_col_set>
     d6a:	8d 2f       	mov	r24, r29
     d6c:	d1 d2       	rcall	.+1442   	; 0x1310 <lcd_bus_write_ram>
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	08 95       	ret

00000d74 <gfx_mono_lcd_uc1608_get_byte>:
     d74:	cf 93       	push	r28
     d76:	80 31       	cpi	r24, 0x10	; 16
     d78:	40 f4       	brcc	.+16     	; 0xd8a <gfx_mono_lcd_uc1608_get_byte+0x16>
     d7a:	60 3f       	cpi	r22, 0xF0	; 240
     d7c:	40 f4       	brcc	.+16     	; 0xd8e <gfx_mono_lcd_uc1608_get_byte+0x1a>
     d7e:	c6 2f       	mov	r28, r22
     d80:	01 d3       	rcall	.+1538   	; 0x1384 <lcd_page_set>
     d82:	8c 2f       	mov	r24, r28
     d84:	05 d3       	rcall	.+1546   	; 0x1390 <lcd_col_set>
     d86:	db d2       	rcall	.+1462   	; 0x133e <lcd_bus_read_ram>
     d88:	03 c0       	rjmp	.+6      	; 0xd90 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     d8a:	80 e0       	ldi	r24, 0x00	; 0
     d8c:	01 c0       	rjmp	.+2      	; 0xd90 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     d8e:	80 e0       	ldi	r24, 0x00	; 0
     d90:	cf 91       	pop	r28
     d92:	08 95       	ret

00000d94 <gfx_mono_lcd_uc1608_mask_byte>:
 * \param column     Page offset (x coordinate)
 * \param pixel_mask Mask for pixel operation
 * \param color      Pixel operation
 */
void gfx_mono_lcd_uc1608_mask_byte(gfx_coord_t page, gfx_coord_t column, gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
     d94:	0f 93       	push	r16
     d96:	1f 93       	push	r17
     d98:	cf 93       	push	r28
     d9a:	df 93       	push	r29
	uint8_t data = 0;
	
	if ((page < GFX_MONO_LCD_PAGES) && (column < GFX_MONO_LCD_WIDTH)) {
     d9c:	80 31       	cpi	r24, 0x10	; 16
     d9e:	c0 f4       	brcc	.+48     	; 0xdd0 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     da0:	60 3f       	cpi	r22, 0xF0	; 240
     da2:	b0 f4       	brcc	.+44     	; 0xdd0 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     da4:	d2 2f       	mov	r29, r18
     da6:	14 2f       	mov	r17, r20
     da8:	c6 2f       	mov	r28, r22
		data = gfx_mono_lcd_uc1608_get_byte(page, column);
     daa:	e4 df       	rcall	.-56     	; 0xd74 <gfx_mono_lcd_uc1608_get_byte>
     dac:	08 2f       	mov	r16, r24
		
		switch (color) {
     dae:	d1 30       	cpi	r29, 0x01	; 1
     db0:	41 f0       	breq	.+16     	; 0xdc2 <gfx_mono_lcd_uc1608_mask_byte+0x2e>
     db2:	18 f0       	brcs	.+6      	; 0xdba <gfx_mono_lcd_uc1608_mask_byte+0x26>
     db4:	d2 30       	cpi	r29, 0x02	; 2
     db6:	39 f0       	breq	.+14     	; 0xdc6 <gfx_mono_lcd_uc1608_mask_byte+0x32>
     db8:	07 c0       	rjmp	.+14     	; 0xdc8 <gfx_mono_lcd_uc1608_mask_byte+0x34>
			case GFX_PIXEL_CLR:
				data &= ~pixel_mask;
     dba:	41 2f       	mov	r20, r17
     dbc:	40 95       	com	r20
     dbe:	04 23       	and	r16, r20
				break;
     dc0:	03 c0       	rjmp	.+6      	; 0xdc8 <gfx_mono_lcd_uc1608_mask_byte+0x34>
			
			case GFX_PIXEL_SET:
				data |= pixel_mask;
     dc2:	01 2b       	or	r16, r17
				break;
     dc4:	01 c0       	rjmp	.+2      	; 0xdc8 <gfx_mono_lcd_uc1608_mask_byte+0x34>
			
			case GFX_PIXEL_XOR:
				data ^= pixel_mask;
     dc6:	01 27       	eor	r16, r17
				break;
		}
		
		lcd_col_set(column);
     dc8:	8c 2f       	mov	r24, r28
     dca:	e2 d2       	rcall	.+1476   	; 0x1390 <lcd_col_set>
		lcd_bus_write_ram(data);										// Write byte slice to RAM
     dcc:	80 2f       	mov	r24, r16
     dce:	a0 d2       	rcall	.+1344   	; 0x1310 <lcd_bus_write_ram>
	}
}
     dd0:	df 91       	pop	r29
     dd2:	cf 91       	pop	r28
     dd4:	1f 91       	pop	r17
     dd6:	0f 91       	pop	r16
     dd8:	08 95       	ret

00000dda <gfx_mono_lcd_uc1608_draw_pixel>:
 * \param y         Y coordinate of the pixel
 * \param color     Pixel operation.
 */
void gfx_mono_lcd_uc1608_draw_pixel(gfx_coord_t x, gfx_coord_t y, gfx_mono_color_t color)
{
	if ((x < GFX_MONO_LCD_WIDTH) && (y < GFX_MONO_LCD_HEIGHT)) {
     dda:	80 3f       	cpi	r24, 0xF0	; 240
     ddc:	98 f4       	brcc	.+38     	; 0xe04 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     dde:	66 23       	and	r22, r22
     de0:	8c f0       	brlt	.+34     	; 0xe04 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     de2:	24 2f       	mov	r18, r20
     de4:	96 2f       	mov	r25, r22
     de6:	68 2f       	mov	r22, r24
		gfx_coord_t			page		= y / GFX_MONO_LCD_PIXELS_PER_BYTE;
		gfx_mono_color_t	pixel_mask	= 1 << (y % GFX_MONO_LCD_PIXELS_PER_BYTE);
     de8:	89 2f       	mov	r24, r25
     dea:	87 70       	andi	r24, 0x07	; 7
     dec:	41 e0       	ldi	r20, 0x01	; 1
     dee:	50 e0       	ldi	r21, 0x00	; 0
     df0:	02 c0       	rjmp	.+4      	; 0xdf6 <gfx_mono_lcd_uc1608_draw_pixel+0x1c>
     df2:	44 0f       	add	r20, r20
     df4:	55 1f       	adc	r21, r21
     df6:	8a 95       	dec	r24
     df8:	e2 f7       	brpl	.-8      	; 0xdf2 <gfx_mono_lcd_uc1608_draw_pixel+0x18>
		
		gfx_mono_lcd_uc1608_mask_byte(page, x, pixel_mask, color);
     dfa:	89 2f       	mov	r24, r25
     dfc:	86 95       	lsr	r24
     dfe:	86 95       	lsr	r24
     e00:	86 95       	lsr	r24
     e02:	c8 cf       	rjmp	.-112    	; 0xd94 <gfx_mono_lcd_uc1608_mask_byte>
     e04:	08 95       	ret

00000e06 <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     e06:	9f 92       	push	r9
     e08:	af 92       	push	r10
     e0a:	bf 92       	push	r11
     e0c:	cf 92       	push	r12
     e0e:	df 92       	push	r13
     e10:	ef 92       	push	r14
     e12:	ff 92       	push	r15
     e14:	0f 93       	push	r16
     e16:	1f 93       	push	r17
     e18:	cf 93       	push	r28
     e1a:	df 93       	push	r29
     e1c:	c8 2f       	mov	r28, r24
     e1e:	e6 2e       	mov	r14, r22
     e20:	b4 2e       	mov	r11, r20
     e22:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     e24:	00 e0       	ldi	r16, 0x00	; 0
     e26:	f9 01       	movw	r30, r18
     e28:	24 81       	ldd	r18, Z+4	; 0x04
     e2a:	43 81       	ldd	r20, Z+3	; 0x03
     e2c:	6b 2d       	mov	r22, r11
     e2e:	8e 2d       	mov	r24, r14
     e30:	1e de       	rcall	.-964    	; 0xa6e <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
     e32:	f6 01       	movw	r30, r12
     e34:	80 81       	ld	r24, Z
     e36:	81 11       	cpse	r24, r1
     e38:	3a c0       	rjmp	.+116    	; 0xeae <gfx_mono_draw_char+0xa8>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     e3a:	83 81       	ldd	r24, Z+3	; 0x03
     e3c:	28 2f       	mov	r18, r24
     e3e:	26 95       	lsr	r18
     e40:	26 95       	lsr	r18
     e42:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     e44:	87 70       	andi	r24, 0x07	; 7
     e46:	09 f0       	breq	.+2      	; 0xe4a <gfx_mono_draw_char+0x44>
		char_row_size++;
     e48:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
     e4a:	f6 01       	movw	r30, r12
     e4c:	a4 80       	ldd	r10, Z+4	; 0x04
     e4e:	2a 9d       	mul	r18, r10
     e50:	90 01       	movw	r18, r0
     e52:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
     e54:	8c 2f       	mov	r24, r28
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	45 81       	ldd	r20, Z+5	; 0x05
     e5a:	84 1b       	sub	r24, r20
     e5c:	91 09       	sbc	r25, r1
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     e5e:	28 9f       	mul	r18, r24
     e60:	a0 01       	movw	r20, r0
     e62:	29 9f       	mul	r18, r25
     e64:	50 0d       	add	r21, r0
     e66:	38 9f       	mul	r19, r24
     e68:	50 0d       	add	r21, r0
     e6a:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     e6c:	01 81       	ldd	r16, Z+1	; 0x01
     e6e:	12 81       	ldd	r17, Z+2	; 0x02
     e70:	04 0f       	add	r16, r20
     e72:	15 1f       	adc	r17, r21

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     e74:	91 2c       	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     e76:	f6 01       	movw	r30, r12
     e78:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
     e7a:	ff 20       	and	r15, r15
     e7c:	a1 f0       	breq	.+40     	; 0xea6 <gfx_mono_draw_char+0xa0>
     e7e:	d9 2d       	mov	r29, r9
     e80:	c9 2d       	mov	r28, r9
     e82:	8c 2f       	mov	r24, r28
     e84:	8e 0d       	add	r24, r14
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     e86:	9c 2f       	mov	r25, r28
     e88:	97 70       	andi	r25, 0x07	; 7
     e8a:	21 f4       	brne	.+8      	; 0xe94 <gfx_mono_draw_char+0x8e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     e8c:	f8 01       	movw	r30, r16
     e8e:	d4 91       	lpm	r29, Z
				glyph_data++;
     e90:	0f 5f       	subi	r16, 0xFF	; 255
     e92:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
     e94:	dd 23       	and	r29, r29
     e96:	1c f4       	brge	.+6      	; 0xe9e <gfx_mono_draw_char+0x98>
				gfx_mono_draw_pixel(inc_x, inc_y,
     e98:	41 e0       	ldi	r20, 0x01	; 1
     e9a:	6b 2d       	mov	r22, r11
     e9c:	9e df       	rcall	.-196    	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     e9e:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     ea0:	cf 5f       	subi	r28, 0xFF	; 255
     ea2:	cf 11       	cpse	r28, r15
     ea4:	ee cf       	rjmp	.-36     	; 0xe82 <gfx_mono_draw_char+0x7c>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     ea6:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
     ea8:	aa 94       	dec	r10
	} while (rows_left > 0);
     eaa:	a1 10       	cpse	r10, r1
     eac:	e4 cf       	rjmp	.-56     	; 0xe76 <gfx_mono_draw_char+0x70>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     eae:	df 91       	pop	r29
     eb0:	cf 91       	pop	r28
     eb2:	1f 91       	pop	r17
     eb4:	0f 91       	pop	r16
     eb6:	ff 90       	pop	r15
     eb8:	ef 90       	pop	r14
     eba:	df 90       	pop	r13
     ebc:	cf 90       	pop	r12
     ebe:	bf 90       	pop	r11
     ec0:	af 90       	pop	r10
     ec2:	9f 90       	pop	r9
     ec4:	08 95       	ret

00000ec6 <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     ec6:	df 92       	push	r13
     ec8:	ef 92       	push	r14
     eca:	ff 92       	push	r15
     ecc:	0f 93       	push	r16
     ece:	1f 93       	push	r17
     ed0:	cf 93       	push	r28
     ed2:	df 93       	push	r29
     ed4:	04 2f       	mov	r16, r20
     ed6:	79 01       	movw	r14, r18
     ed8:	ec 01       	movw	r28, r24
     eda:	16 2f       	mov	r17, r22

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     edc:	d6 2e       	mov	r13, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     ede:	89 91       	ld	r24, Y+
     ee0:	8a 30       	cpi	r24, 0x0A	; 10
     ee2:	31 f4       	brne	.+12     	; 0xef0 <gfx_mono_draw_string+0x2a>
     ee4:	f7 01       	movw	r30, r14
     ee6:	84 81       	ldd	r24, Z+4	; 0x04
     ee8:	8f 5f       	subi	r24, 0xFF	; 255
			x = start_of_string_position_x;
			y += font->height + 1;
     eea:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     eec:	1d 2d       	mov	r17, r13
     eee:	09 c0       	rjmp	.+18     	; 0xf02 <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
     ef0:	8d 30       	cpi	r24, 0x0D	; 13
     ef2:	39 f0       	breq	.+14     	; 0xf02 <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     ef4:	97 01       	movw	r18, r14
     ef6:	40 2f       	mov	r20, r16
     ef8:	61 2f       	mov	r22, r17
     efa:	85 df       	rcall	.-246    	; 0xe06 <gfx_mono_draw_char>
			x += font->width;
     efc:	f7 01       	movw	r30, r14
     efe:	83 81       	ldd	r24, Z+3	; 0x03
     f00:	18 0f       	add	r17, r24
		}
	} while (*(++str));
     f02:	88 81       	ld	r24, Y
     f04:	81 11       	cpse	r24, r1
     f06:	eb cf       	rjmp	.-42     	; 0xede <gfx_mono_draw_string+0x18>
}
     f08:	df 91       	pop	r29
     f0a:	cf 91       	pop	r28
     f0c:	1f 91       	pop	r17
     f0e:	0f 91       	pop	r16
     f10:	ff 90       	pop	r15
     f12:	ef 90       	pop	r14
     f14:	df 90       	pop	r13
     f16:	08 95       	ret

00000f18 <asm_break>:

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     f18:	98 95       	break
     f1a:	08 95       	ret

00000f1c <__vector_1>:
	asm_break();
}


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
     f1c:	1f 92       	push	r1
     f1e:	0f 92       	push	r0
     f20:	0f b6       	in	r0, 0x3f	; 63
     f22:	0f 92       	push	r0
     f24:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     f26:	98 95       	break


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
	s_bad_interrupt();
}
     f28:	0f 90       	pop	r0
     f2a:	0f be       	out	0x3f, r0	; 63
     f2c:	0f 90       	pop	r0
     f2e:	1f 90       	pop	r1
     f30:	18 95       	reti

00000f32 <__vector_2>:

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
     f32:	1f 92       	push	r1
     f34:	0f 92       	push	r0
     f36:	0f b6       	in	r0, 0x3f	; 63
     f38:	0f 92       	push	r0
     f3a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     f3c:	98 95       	break
}

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
	s_bad_interrupt();
}
     f3e:	0f 90       	pop	r0
     f40:	0f be       	out	0x3f, r0	; 63
     f42:	0f 90       	pop	r0
     f44:	1f 90       	pop	r1
     f46:	18 95       	reti

00000f48 <__vector_3>:

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
     f48:	1f 92       	push	r1
     f4a:	0f 92       	push	r0
     f4c:	0f b6       	in	r0, 0x3f	; 63
     f4e:	0f 92       	push	r0
     f50:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     f52:	98 95       	break
}

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
	s_bad_interrupt();
}
     f54:	0f 90       	pop	r0
     f56:	0f be       	out	0x3f, r0	; 63
     f58:	0f 90       	pop	r0
     f5a:	1f 90       	pop	r1
     f5c:	18 95       	reti

00000f5e <__vector_4>:

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
     f5e:	1f 92       	push	r1
     f60:	0f 92       	push	r0
     f62:	0f b6       	in	r0, 0x3f	; 63
     f64:	0f 92       	push	r0
     f66:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     f68:	98 95       	break
}

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
	s_bad_interrupt();
}
     f6a:	0f 90       	pop	r0
     f6c:	0f be       	out	0x3f, r0	; 63
     f6e:	0f 90       	pop	r0
     f70:	1f 90       	pop	r1
     f72:	18 95       	reti

00000f74 <__vector_5>:

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
     f74:	1f 92       	push	r1
     f76:	0f 92       	push	r0
     f78:	0f b6       	in	r0, 0x3f	; 63
     f7a:	0f 92       	push	r0
     f7c:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     f7e:	98 95       	break
}

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
	s_bad_interrupt();
}
     f80:	0f 90       	pop	r0
     f82:	0f be       	out	0x3f, r0	; 63
     f84:	0f 90       	pop	r0
     f86:	1f 90       	pop	r1
     f88:	18 95       	reti

00000f8a <__vector_6>:

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
     f8a:	1f 92       	push	r1
     f8c:	0f 92       	push	r0
     f8e:	0f b6       	in	r0, 0x3f	; 63
     f90:	0f 92       	push	r0
     f92:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     f94:	98 95       	break
}

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
	s_bad_interrupt();
}
     f96:	0f 90       	pop	r0
     f98:	0f be       	out	0x3f, r0	; 63
     f9a:	0f 90       	pop	r0
     f9c:	1f 90       	pop	r1
     f9e:	18 95       	reti

00000fa0 <__vector_7>:

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
     fa0:	1f 92       	push	r1
     fa2:	0f 92       	push	r0
     fa4:	0f b6       	in	r0, 0x3f	; 63
     fa6:	0f 92       	push	r0
     fa8:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     faa:	98 95       	break
}

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
	s_bad_interrupt();
}
     fac:	0f 90       	pop	r0
     fae:	0f be       	out	0x3f, r0	; 63
     fb0:	0f 90       	pop	r0
     fb2:	1f 90       	pop	r1
     fb4:	18 95       	reti

00000fb6 <__vector_8>:

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
     fb6:	1f 92       	push	r1
     fb8:	0f 92       	push	r0
     fba:	0f b6       	in	r0, 0x3f	; 63
     fbc:	0f 92       	push	r0
     fbe:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     fc0:	98 95       	break
}

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
	s_bad_interrupt();
}
     fc2:	0f 90       	pop	r0
     fc4:	0f be       	out	0x3f, r0	; 63
     fc6:	0f 90       	pop	r0
     fc8:	1f 90       	pop	r1
     fca:	18 95       	reti

00000fcc <__vector_9>:

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
     fcc:	1f 92       	push	r1
     fce:	0f 92       	push	r0
     fd0:	0f b6       	in	r0, 0x3f	; 63
     fd2:	0f 92       	push	r0
     fd4:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     fd6:	98 95       	break
}

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
	s_bad_interrupt();
}
     fd8:	0f 90       	pop	r0
     fda:	0f be       	out	0x3f, r0	; 63
     fdc:	0f 90       	pop	r0
     fde:	1f 90       	pop	r1
     fe0:	18 95       	reti

00000fe2 <__vector_10>:

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
     fe2:	1f 92       	push	r1
     fe4:	0f 92       	push	r0
     fe6:	0f b6       	in	r0, 0x3f	; 63
     fe8:	0f 92       	push	r0
     fea:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     fec:	98 95       	break
}

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
	s_bad_interrupt();
}
     fee:	0f 90       	pop	r0
     ff0:	0f be       	out	0x3f, r0	; 63
     ff2:	0f 90       	pop	r0
     ff4:	1f 90       	pop	r1
     ff6:	18 95       	reti

00000ff8 <__vector_11>:

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
     ff8:	1f 92       	push	r1
     ffa:	0f 92       	push	r0
     ffc:	0f b6       	in	r0, 0x3f	; 63
     ffe:	0f 92       	push	r0
    1000:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    1002:	98 95       	break
}

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
	s_bad_interrupt();
}
    1004:	0f 90       	pop	r0
    1006:	0f be       	out	0x3f, r0	; 63
    1008:	0f 90       	pop	r0
    100a:	1f 90       	pop	r1
    100c:	18 95       	reti

0000100e <__vector_12>:

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
    100e:	1f 92       	push	r1
    1010:	0f 92       	push	r0
    1012:	0f b6       	in	r0, 0x3f	; 63
    1014:	0f 92       	push	r0
    1016:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    1018:	98 95       	break
}

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
	s_bad_interrupt();
}
    101a:	0f 90       	pop	r0
    101c:	0f be       	out	0x3f, r0	; 63
    101e:	0f 90       	pop	r0
    1020:	1f 90       	pop	r1
    1022:	18 95       	reti

00001024 <__vector_13>:

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
    1024:	1f 92       	push	r1
    1026:	0f 92       	push	r0
    1028:	0f b6       	in	r0, 0x3f	; 63
    102a:	0f 92       	push	r0
    102c:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    102e:	98 95       	break
}

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
	s_bad_interrupt();
}
    1030:	0f 90       	pop	r0
    1032:	0f be       	out	0x3f, r0	; 63
    1034:	0f 90       	pop	r0
    1036:	1f 90       	pop	r1
    1038:	18 95       	reti

0000103a <__vector_14>:

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
    103a:	1f 92       	push	r1
    103c:	0f 92       	push	r0
    103e:	0f b6       	in	r0, 0x3f	; 63
    1040:	0f 92       	push	r0
    1042:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    1044:	98 95       	break
}

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
	s_bad_interrupt();
}
    1046:	0f 90       	pop	r0
    1048:	0f be       	out	0x3f, r0	; 63
    104a:	0f 90       	pop	r0
    104c:	1f 90       	pop	r1
    104e:	18 95       	reti

00001050 <__vector_15>:

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
    1050:	1f 92       	push	r1
    1052:	0f 92       	push	r0
    1054:	0f b6       	in	r0, 0x3f	; 63
    1056:	0f 92       	push	r0
    1058:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    105a:	98 95       	break
}

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
	s_bad_interrupt();
}
    105c:	0f 90       	pop	r0
    105e:	0f be       	out	0x3f, r0	; 63
    1060:	0f 90       	pop	r0
    1062:	1f 90       	pop	r1
    1064:	18 95       	reti

00001066 <__vector_16>:

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
    1066:	1f 92       	push	r1
    1068:	0f 92       	push	r0
    106a:	0f b6       	in	r0, 0x3f	; 63
    106c:	0f 92       	push	r0
    106e:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    1070:	98 95       	break
}

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
	s_bad_interrupt();
}
    1072:	0f 90       	pop	r0
    1074:	0f be       	out	0x3f, r0	; 63
    1076:	0f 90       	pop	r0
    1078:	1f 90       	pop	r1
    107a:	18 95       	reti

0000107c <__vector_17>:

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
    107c:	1f 92       	push	r1
    107e:	0f 92       	push	r0
    1080:	0f b6       	in	r0, 0x3f	; 63
    1082:	0f 92       	push	r0
    1084:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    1086:	98 95       	break
}

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
	s_bad_interrupt();
}
    1088:	0f 90       	pop	r0
    108a:	0f be       	out	0x3f, r0	; 63
    108c:	0f 90       	pop	r0
    108e:	1f 90       	pop	r1
    1090:	18 95       	reti

00001092 <__vector_18>:

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
    1092:	1f 92       	push	r1
    1094:	0f 92       	push	r0
    1096:	0f b6       	in	r0, 0x3f	; 63
    1098:	0f 92       	push	r0
    109a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    109c:	98 95       	break
}

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
	s_bad_interrupt();
}
    109e:	0f 90       	pop	r0
    10a0:	0f be       	out	0x3f, r0	; 63
    10a2:	0f 90       	pop	r0
    10a4:	1f 90       	pop	r1
    10a6:	18 95       	reti

000010a8 <__vector_19>:

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
    10a8:	1f 92       	push	r1
    10aa:	0f 92       	push	r0
    10ac:	0f b6       	in	r0, 0x3f	; 63
    10ae:	0f 92       	push	r0
    10b0:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    10b2:	98 95       	break
}

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
	s_bad_interrupt();
}
    10b4:	0f 90       	pop	r0
    10b6:	0f be       	out	0x3f, r0	; 63
    10b8:	0f 90       	pop	r0
    10ba:	1f 90       	pop	r1
    10bc:	18 95       	reti

000010be <__vector_20>:

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
    10be:	1f 92       	push	r1
    10c0:	0f 92       	push	r0
    10c2:	0f b6       	in	r0, 0x3f	; 63
    10c4:	0f 92       	push	r0
    10c6:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    10c8:	98 95       	break
}

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
	s_bad_interrupt();
}
    10ca:	0f 90       	pop	r0
    10cc:	0f be       	out	0x3f, r0	; 63
    10ce:	0f 90       	pop	r0
    10d0:	1f 90       	pop	r1
    10d2:	18 95       	reti

000010d4 <__vector_21__bottom>:
	__vector_21__bottom(reason, adc_val);
}

/* do not static this function to avoid code inlining that would inherit many push operations in the critical section */
void __vector_21__bottom(uint8_t reason, uint16_t adc_val)
{
    10d4:	cf 92       	push	r12
    10d6:	df 92       	push	r13
    10d8:	ef 92       	push	r14
    10da:	ff 92       	push	r15
    10dc:	cf 93       	push	r28
    10de:	df 93       	push	r29
    10e0:	eb 01       	movw	r28, r22
	/* Low pass filtering and enhancing the data depth */
	
	if (reason == ADC_STATE_VLD_LDR) {
    10e2:	81 30       	cpi	r24, 0x01	; 1
    10e4:	31 f5       	brne	.+76     	; 0x1132 <__vector_21__bottom+0x5e>
		g_adc_ldr	= 0.90f * g_adc_ldr		+ 0.10f * adc_val;
    10e6:	26 e6       	ldi	r18, 0x66	; 102
    10e8:	36 e6       	ldi	r19, 0x66	; 102
    10ea:	46 e6       	ldi	r20, 0x66	; 102
    10ec:	5f e3       	ldi	r21, 0x3F	; 63
    10ee:	60 91 4c 01 	lds	r22, 0x014C	; 0x80014c <g_adc_ldr>
    10f2:	70 91 4d 01 	lds	r23, 0x014D	; 0x80014d <g_adc_ldr+0x1>
    10f6:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <g_adc_ldr+0x2>
    10fa:	90 91 4f 01 	lds	r25, 0x014F	; 0x80014f <g_adc_ldr+0x3>
    10fe:	48 d7       	rcall	.+3728   	; 0x1f90 <__mulsf3>
    1100:	6b 01       	movw	r12, r22
    1102:	7c 01       	movw	r14, r24
    1104:	be 01       	movw	r22, r28
    1106:	80 e0       	ldi	r24, 0x00	; 0
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	8c d6       	rcall	.+3352   	; 0x1e24 <__floatunsisf>
    110c:	2d ec       	ldi	r18, 0xCD	; 205
    110e:	3c ec       	ldi	r19, 0xCC	; 204
    1110:	4c ec       	ldi	r20, 0xCC	; 204
    1112:	5d e3       	ldi	r21, 0x3D	; 61
    1114:	3d d7       	rcall	.+3706   	; 0x1f90 <__mulsf3>
    1116:	9b 01       	movw	r18, r22
    1118:	ac 01       	movw	r20, r24
    111a:	c7 01       	movw	r24, r14
    111c:	b6 01       	movw	r22, r12
    111e:	81 d5       	rcall	.+2818   	; 0x1c22 <__addsf3>
    1120:	60 93 4c 01 	sts	0x014C, r22	; 0x80014c <g_adc_ldr>
    1124:	70 93 4d 01 	sts	0x014D, r23	; 0x80014d <g_adc_ldr+0x1>
    1128:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <g_adc_ldr+0x2>
    112c:	90 93 4f 01 	sts	0x014F, r25	; 0x80014f <g_adc_ldr+0x3>
    1130:	27 c0       	rjmp	.+78     	; 0x1180 <__vector_21__bottom+0xac>
		
		} else if (reason == ADC_STATE_VLD_TEMP) {
    1132:	83 30       	cpi	r24, 0x03	; 3
    1134:	29 f5       	brne	.+74     	; 0x1180 <__vector_21__bottom+0xac>
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
    1136:	2c ee       	ldi	r18, 0xEC	; 236
    1138:	31 e5       	ldi	r19, 0x51	; 81
    113a:	48 e7       	ldi	r20, 0x78	; 120
    113c:	5f e3       	ldi	r21, 0x3F	; 63
    113e:	60 91 44 01 	lds	r22, 0x0144	; 0x800144 <g_adc_temp>
    1142:	70 91 45 01 	lds	r23, 0x0145	; 0x800145 <g_adc_temp+0x1>
    1146:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <g_adc_temp+0x2>
    114a:	90 91 47 01 	lds	r25, 0x0147	; 0x800147 <g_adc_temp+0x3>
    114e:	20 d7       	rcall	.+3648   	; 0x1f90 <__mulsf3>
    1150:	6b 01       	movw	r12, r22
    1152:	7c 01       	movw	r14, r24
    1154:	be 01       	movw	r22, r28
    1156:	80 e0       	ldi	r24, 0x00	; 0
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	64 d6       	rcall	.+3272   	; 0x1e24 <__floatunsisf>
    115c:	2f e8       	ldi	r18, 0x8F	; 143
    115e:	32 ec       	ldi	r19, 0xC2	; 194
    1160:	45 ef       	ldi	r20, 0xF5	; 245
    1162:	5c e3       	ldi	r21, 0x3C	; 60
    1164:	15 d7       	rcall	.+3626   	; 0x1f90 <__mulsf3>
    1166:	9b 01       	movw	r18, r22
    1168:	ac 01       	movw	r20, r24
    116a:	c7 01       	movw	r24, r14
    116c:	b6 01       	movw	r22, r12
    116e:	59 d5       	rcall	.+2738   	; 0x1c22 <__addsf3>
    1170:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <g_adc_temp>
    1174:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <g_adc_temp+0x1>
    1178:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <g_adc_temp+0x2>
    117c:	90 93 47 01 	sts	0x0147, r25	; 0x800147 <g_adc_temp+0x3>
	}
}
    1180:	df 91       	pop	r29
    1182:	cf 91       	pop	r28
    1184:	ff 90       	pop	r15
    1186:	ef 90       	pop	r14
    1188:	df 90       	pop	r13
    118a:	cf 90       	pop	r12
    118c:	08 95       	ret

0000118e <__vector_21>:
{	/* USART, TX - Complete */
	s_bad_interrupt();
}

ISR(__vector_21, ISR_BLOCK)  // ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* ADC */
    118e:	1f 92       	push	r1
    1190:	0f 92       	push	r0
    1192:	0f b6       	in	r0, 0x3f	; 63
    1194:	0f 92       	push	r0
    1196:	11 24       	eor	r1, r1
    1198:	2f 93       	push	r18
    119a:	3f 93       	push	r19
    119c:	4f 93       	push	r20
    119e:	5f 93       	push	r21
    11a0:	6f 93       	push	r22
    11a2:	7f 93       	push	r23
    11a4:	8f 93       	push	r24
    11a6:	9f 93       	push	r25
    11a8:	af 93       	push	r26
    11aa:	bf 93       	push	r27
    11ac:	ef 93       	push	r30
    11ae:	ff 93       	push	r31
	uint16_t adc_val;
	uint8_t  reason = g_adc_state;
    11b0:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <g_adc_state>
	
	/* CLI part */
	adc_val  = ADCL;
    11b4:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	adc_val |= ADCH << 8;
    11b8:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    11bc:	70 e0       	ldi	r23, 0x00	; 0
    11be:	79 2b       	or	r23, r25
	
	switch (g_adc_state) {
    11c0:	81 30       	cpi	r24, 0x01	; 1
    11c2:	41 f0       	breq	.+16     	; 0x11d4 <__vector_21+0x46>
    11c4:	18 f0       	brcs	.+6      	; 0x11cc <__vector_21+0x3e>
    11c6:	82 30       	cpi	r24, 0x02	; 2
    11c8:	61 f0       	breq	.+24     	; 0x11e2 <__vector_21+0x54>
    11ca:	0f c0       	rjmp	.+30     	; 0x11ea <__vector_21+0x5c>
		case ADC_STATE_PRE_LDR:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_LDR;
    11cc:	91 e0       	ldi	r25, 0x01	; 1
    11ce:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <g_adc_state>
		break;
    11d2:	10 c0       	rjmp	.+32     	; 0x11f4 <__vector_21+0x66>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    11d4:	98 ec       	ldi	r25, 0xC8	; 200
    11d6:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		
		case ADC_STATE_VLD_LDR:
		adc_set_admux(ADC_MUX_TEMPSENSE | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_TEMP;
    11da:	92 e0       	ldi	r25, 0x02	; 2
    11dc:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <g_adc_state>
		break;
    11e0:	09 c0       	rjmp	.+18     	; 0x11f4 <__vector_21+0x66>
		
		case ADC_STATE_PRE_TEMP:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_TEMP;
    11e2:	93 e0       	ldi	r25, 0x03	; 3
    11e4:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <g_adc_state>
		break;
    11e8:	05 c0       	rjmp	.+10     	; 0x11f4 <__vector_21+0x66>
    11ea:	90 ec       	ldi	r25, 0xC0	; 192
    11ec:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		case ADC_STATE_VLD_TEMP:
		// fall-through
		
		default:
		adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_LDR;
    11f0:	10 92 50 01 	sts	0x0150, r1	; 0x800150 <g_adc_state>
	}
	
	/* SEI part */
	sei();
    11f4:	78 94       	sei
	__vector_21__bottom(reason, adc_val);
    11f6:	6e df       	rcall	.-292    	; 0x10d4 <__vector_21__bottom>
}
    11f8:	ff 91       	pop	r31
    11fa:	ef 91       	pop	r30
    11fc:	bf 91       	pop	r27
    11fe:	af 91       	pop	r26
    1200:	9f 91       	pop	r25
    1202:	8f 91       	pop	r24
    1204:	7f 91       	pop	r23
    1206:	6f 91       	pop	r22
    1208:	5f 91       	pop	r21
    120a:	4f 91       	pop	r20
    120c:	3f 91       	pop	r19
    120e:	2f 91       	pop	r18
    1210:	0f 90       	pop	r0
    1212:	0f be       	out	0x3f, r0	; 63
    1214:	0f 90       	pop	r0
    1216:	1f 90       	pop	r1
    1218:	18 95       	reti

0000121a <__vector_22>:
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
	}
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
    121a:	1f 92       	push	r1
    121c:	0f 92       	push	r0
    121e:	0f b6       	in	r0, 0x3f	; 63
    1220:	0f 92       	push	r0
    1222:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    1224:	98 95       	break
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
	s_bad_interrupt();
}
    1226:	0f 90       	pop	r0
    1228:	0f be       	out	0x3f, r0	; 63
    122a:	0f 90       	pop	r0
    122c:	1f 90       	pop	r1
    122e:	18 95       	reti

00001230 <__vector_23>:

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
    1230:	1f 92       	push	r1
    1232:	0f 92       	push	r0
    1234:	0f b6       	in	r0, 0x3f	; 63
    1236:	0f 92       	push	r0
    1238:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    123a:	98 95       	break
}

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
	s_bad_interrupt();
}
    123c:	0f 90       	pop	r0
    123e:	0f be       	out	0x3f, r0	; 63
    1240:	0f 90       	pop	r0
    1242:	1f 90       	pop	r1
    1244:	18 95       	reti

00001246 <__vector_24>:

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
    1246:	1f 92       	push	r1
    1248:	0f 92       	push	r0
    124a:	0f b6       	in	r0, 0x3f	; 63
    124c:	0f 92       	push	r0
    124e:	11 24       	eor	r1, r1
    1250:	2f 93       	push	r18
    1252:	3f 93       	push	r19
    1254:	4f 93       	push	r20
    1256:	5f 93       	push	r21
    1258:	6f 93       	push	r22
    125a:	7f 93       	push	r23
    125c:	8f 93       	push	r24
    125e:	9f 93       	push	r25
    1260:	af 93       	push	r26
    1262:	bf 93       	push	r27
    1264:	ef 93       	push	r30
    1266:	ff 93       	push	r31
	uint8_t tws = TWSR & (0b1111 << TWS4);
    1268:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	uint8_t twd = TWDR;
    126c:	60 91 bb 00 	lds	r22, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	
	/* SEI part */
	sei();
    1270:	78 94       	sei
	__vector_24__bottom(tws, twd);
    1272:	80 7f       	andi	r24, 0xF0	; 240
    1274:	be d1       	rcall	.+892    	; 0x15f2 <__vector_24__bottom>
	TWCR = _BV(TWINT);
    1276:	80 e8       	ldi	r24, 0x80	; 128
    1278:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}
    127c:	ff 91       	pop	r31
    127e:	ef 91       	pop	r30
    1280:	bf 91       	pop	r27
    1282:	af 91       	pop	r26
    1284:	9f 91       	pop	r25
    1286:	8f 91       	pop	r24
    1288:	7f 91       	pop	r23
    128a:	6f 91       	pop	r22
    128c:	5f 91       	pop	r21
    128e:	4f 91       	pop	r20
    1290:	3f 91       	pop	r19
    1292:	2f 91       	pop	r18
    1294:	0f 90       	pop	r0
    1296:	0f be       	out	0x3f, r0	; 63
    1298:	0f 90       	pop	r0
    129a:	1f 90       	pop	r1
    129c:	18 95       	reti

0000129e <__vector_25>:

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
    129e:	1f 92       	push	r1
    12a0:	0f 92       	push	r0
    12a2:	0f b6       	in	r0, 0x3f	; 63
    12a4:	0f 92       	push	r0
    12a6:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    12a8:	98 95       	break
}

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
	s_bad_interrupt();
}
    12aa:	0f 90       	pop	r0
    12ac:	0f be       	out	0x3f, r0	; 63
    12ae:	0f 90       	pop	r0
    12b0:	1f 90       	pop	r1
    12b2:	18 95       	reti

000012b4 <lcd_bus_read_status>:
		nop();														// Allow to get interrupted
		flags = cpu_irq_save();
	}
	
	cpu_irq_restore(flags);
}
    12b4:	cf 93       	push	r28
    12b6:	df 93       	push	r29
    12b8:	1f 92       	push	r1
    12ba:	cd b7       	in	r28, 0x3d	; 61
    12bc:	de b7       	in	r29, 0x3e	; 62
    12be:	8f b7       	in	r24, 0x3f	; 63
    12c0:	89 83       	std	Y+1, r24	; 0x01
    12c2:	f8 94       	cli
    12c4:	99 81       	ldd	r25, Y+1	; 0x01
    12c6:	8f ef       	ldi	r24, 0xFF	; 255
    12c8:	8b b9       	out	0x0b, r24	; 11
    12ca:	1a b8       	out	0x0a, r1	; 10
    12cc:	28 98       	cbi	0x05, 0	; 5
    12ce:	2c 9a       	sbi	0x05, 4	; 5
    12d0:	2d 9a       	sbi	0x05, 5	; 5
    12d2:	00 00       	nop
    12d4:	2d 98       	cbi	0x05, 5	; 5
    12d6:	00 00       	nop
    12d8:	89 b1       	in	r24, 0x09	; 9
    12da:	9f bf       	out	0x3f, r25	; 63
    12dc:	0f 90       	pop	r0
    12de:	df 91       	pop	r29
    12e0:	cf 91       	pop	r28
    12e2:	08 95       	ret

000012e4 <lcd_bus_write_cmd>:

void lcd_bus_write_cmd(uint8_t cmd)
{
    12e4:	cf 93       	push	r28
    12e6:	df 93       	push	r29
    12e8:	1f 92       	push	r1
    12ea:	cd b7       	in	r28, 0x3d	; 61
    12ec:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    12ee:	9f b7       	in	r25, 0x3f	; 63
    12f0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    12f2:	f8 94       	cli
	return flags;
    12f4:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;
	
	//lcd_bus_wait_ready();											// Wait until device is ready for next bus access
	flags = cpu_irq_save();
	
	PORTD = cmd;													// Data to be written
    12f6:	8b b9       	out	0x0b, r24	; 11
	DDRD  = 0xff;													// Enable bus-drivers
    12f8:	8f ef       	ldi	r24, 0xFF	; 255
    12fa:	8a b9       	out	0x0a, r24	; 10
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    12fc:	28 98       	cbi	0x05, 0	; 5
    12fe:	2c 98       	cbi	0x05, 4	; 5
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    1300:	2d 9a       	sbi	0x05, 5	; 5
	ioport_set_pin_level(LCD_CD, false);							// Select command-interface
	ioport_set_pin_level(LCD_RW, false);							// Bus-write
	ioport_set_pin_level(LCD_EN, true);								// Bus-enable
	nop();
    1302:	00 00       	nop
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    1304:	2d 98       	cbi	0x05, 5	; 5
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1306:	9f bf       	out	0x3f, r25	; 63
	barrier();
	
	ioport_set_pin_level(LCD_EN, false);							// Bus-disable
	
	cpu_irq_restore(flags);
}
    1308:	0f 90       	pop	r0
    130a:	df 91       	pop	r29
    130c:	cf 91       	pop	r28
    130e:	08 95       	ret

00001310 <lcd_bus_write_ram>:

void lcd_bus_write_ram(uint8_t data)
{
    1310:	cf 93       	push	r28
    1312:	df 93       	push	r29
    1314:	1f 92       	push	r1
    1316:	cd b7       	in	r28, 0x3d	; 61
    1318:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    131a:	9f b7       	in	r25, 0x3f	; 63
    131c:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    131e:	f8 94       	cli
	return flags;
    1320:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;
	
	//lcd_bus_wait_ready();											// Wait until device is ready for next bus access
	flags = cpu_irq_save();
	
	PORTD = data;													// Data to be written
    1322:	8b b9       	out	0x0b, r24	; 11
	DDRD  = 0xff;													// Enable bus-drivers
    1324:	8f ef       	ldi	r24, 0xFF	; 255
    1326:	8a b9       	out	0x0a, r24	; 10
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    1328:	28 9a       	sbi	0x05, 0	; 5
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    132a:	2c 98       	cbi	0x05, 4	; 5
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    132c:	2d 9a       	sbi	0x05, 5	; 5
	ioport_set_pin_level(LCD_CD, true);								// Select RAM-interface
	ioport_set_pin_level(LCD_RW, false);							// Bus-write
	barrier();
	
	ioport_set_pin_level(LCD_EN, true);								// Bus-enable
	nop();
    132e:	00 00       	nop
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    1330:	2d 98       	cbi	0x05, 5	; 5
	barrier();
	
	ioport_set_pin_level(LCD_EN, false);							// Bus-disable
	nop();
    1332:	00 00       	nop
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1334:	9f bf       	out	0x3f, r25	; 63
	
	cpu_irq_restore(flags);
}
    1336:	0f 90       	pop	r0
    1338:	df 91       	pop	r29
    133a:	cf 91       	pop	r28
    133c:	08 95       	ret

0000133e <lcd_bus_read_ram>:

uint8_t lcd_bus_read_ram(void)
{
    133e:	cf 93       	push	r28
    1340:	df 93       	push	r29
    1342:	1f 92       	push	r1
    1344:	cd b7       	in	r28, 0x3d	; 61
    1346:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1348:	8f b7       	in	r24, 0x3f	; 63
    134a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    134c:	f8 94       	cli
	return flags;
    134e:	99 81       	ldd	r25, Y+1	; 0x01
	uint8_t data;
	
	//lcd_bus_wait_ready();											// Wait until device is ready for next bus access
	flags = cpu_irq_save();
	
	PORTD = 0xff;													// Enable pull-ups
    1350:	8f ef       	ldi	r24, 0xFF	; 255
    1352:	8b b9       	out	0x0b, r24	; 11
	DDRD  = 0x00;													// Disable bus-drivers
    1354:	1a b8       	out	0x0a, r1	; 10
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    1356:	28 9a       	sbi	0x05, 0	; 5
    1358:	2c 9a       	sbi	0x05, 4	; 5
    135a:	2d 9a       	sbi	0x05, 5	; 5
	ioport_set_pin_level(LCD_CD, true);								// Select RAM-interface
	ioport_set_pin_level(LCD_RW, true);								// Bus-read
	ioport_set_pin_level(LCD_EN, true);								// Bus-enable
	nop();
    135c:	00 00       	nop
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    135e:	2d 98       	cbi	0x05, 5	; 5
	barrier();

	ioport_set_pin_level(LCD_EN, false);							// Bus-disable
	nop();
    1360:	00 00       	nop
	barrier();
	
	if (s_lcd_ram_read_nonvalid) {
    1362:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
    1366:	88 23       	and	r24, r24
    1368:	39 f0       	breq	.+14     	; 0x1378 <lcd_bus_read_ram+0x3a>
		data = PIND;												// Discard void data from pipeline
    136a:	89 b1       	in	r24, 0x09	; 9
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    136c:	2d 9a       	sbi	0x05, 5	; 5
		
		ioport_set_pin_level(LCD_EN, true);							// Bus-enable
		nop();
    136e:	00 00       	nop
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    1370:	2d 98       	cbi	0x05, 5	; 5
		barrier();
		
		ioport_set_pin_level(LCD_EN, false);						// Bus-disable
		nop();
    1372:	00 00       	nop
		s_lcd_ram_read_nonvalid = false;							// since here read returns valid data
    1374:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <__data_end>
		barrier();
	}
	
	data = PIND;													// Access needs 50ns: therefore take 2 cycles with 33ns each
    1378:	89 b1       	in	r24, 0x09	; 9
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    137a:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);
	
	return data;
}
    137c:	0f 90       	pop	r0
    137e:	df 91       	pop	r29
    1380:	cf 91       	pop	r28
    1382:	08 95       	ret

00001384 <lcd_page_set>:


void lcd_page_set(uint8_t page)
{
	if ((0 <= page && page) < (GFX_MONO_LCD_PAGES)) {
		lcd_bus_write_cmd(0b10110000 | page);					// Set Page Address
    1384:	80 6b       	ori	r24, 0xB0	; 176
    1386:	ae df       	rcall	.-164    	; 0x12e4 <lcd_bus_write_cmd>

		s_lcd_ram_read_nonvalid = 1;
    1388:	81 e0       	ldi	r24, 0x01	; 1
    138a:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
    138e:	08 95       	ret

00001390 <lcd_col_set>:
	}
}

void lcd_col_set(uint8_t col)
{
    1390:	cf 93       	push	r28
	if ((0 <= col) && (col < GFX_MONO_LCD_WIDTH)) {
    1392:	80 3f       	cpi	r24, 0xF0	; 240
    1394:	58 f4       	brcc	.+22     	; 0x13ac <lcd_col_set+0x1c>
    1396:	c8 2f       	mov	r28, r24
		lcd_bus_write_cmd(0b00000000 | ( col       & 0x0f));	// Set Column Address LSB
    1398:	8f 70       	andi	r24, 0x0F	; 15
    139a:	a4 df       	rcall	.-184    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000 | ((col >> 4) & 0x0f));	// Set Column Address MSB
    139c:	8c 2f       	mov	r24, r28
    139e:	82 95       	swap	r24
    13a0:	8f 70       	andi	r24, 0x0F	; 15
    13a2:	80 61       	ori	r24, 0x10	; 16
    13a4:	9f df       	rcall	.-194    	; 0x12e4 <lcd_bus_write_cmd>
		
		s_lcd_ram_read_nonvalid = 1;
    13a6:	81 e0       	ldi	r24, 0x01	; 1
    13a8:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
	}
}
    13ac:	cf 91       	pop	r28
    13ae:	08 95       	ret

000013b0 <lcd_cr>:

void lcd_cr(void)
{
	lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    13b0:	80 e0       	ldi	r24, 0x00	; 0
    13b2:	98 df       	rcall	.-208    	; 0x12e4 <lcd_bus_write_cmd>
	lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    13b4:	80 e1       	ldi	r24, 0x10	; 16
    13b6:	96 df       	rcall	.-212    	; 0x12e4 <lcd_bus_write_cmd>

	s_lcd_ram_read_nonvalid = 1;
    13b8:	81 e0       	ldi	r24, 0x01	; 1
    13ba:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
    13be:	08 95       	ret

000013c0 <lcd_home>:
}

void lcd_home(void)
{
	lcd_bus_write_cmd(0b10110000);								// Set Page Address (0)
    13c0:	80 eb       	ldi	r24, 0xB0	; 176
    13c2:	90 df       	rcall	.-224    	; 0x12e4 <lcd_bus_write_cmd>
	lcd_cr();
    13c4:	f5 cf       	rjmp	.-22     	; 0x13b0 <lcd_cr>
    13c6:	08 95       	ret

000013c8 <lcd_cls>:
}

void lcd_cls(void)
{
    13c8:	1f 93       	push	r17
    13ca:	cf 93       	push	r28
    13cc:	df 93       	push	r29
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    13ce:	d0 e0       	ldi	r29, 0x00	; 0
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    13d0:	10 ef       	ldi	r17, 0xF0	; 240

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
    13d2:	8d 2f       	mov	r24, r29
    13d4:	80 6b       	ori	r24, 0xB0	; 176
    13d6:	86 df       	rcall	.-244    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    13d8:	80 e0       	ldi	r24, 0x00	; 0
    13da:	84 df       	rcall	.-248    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    13dc:	80 e1       	ldi	r24, 0x10	; 16
    13de:	82 df       	rcall	.-252    	; 0x12e4 <lcd_bus_write_cmd>
    13e0:	c1 2f       	mov	r28, r17
		
		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
			lcd_bus_write_ram(0);
    13e2:	80 e0       	ldi	r24, 0x00	; 0
    13e4:	95 df       	rcall	.-214    	; 0x1310 <lcd_bus_write_ram>
    13e6:	c1 50       	subi	r28, 0x01	; 1
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
		
		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
    13e8:	e1 f7       	brne	.-8      	; 0x13e2 <lcd_cls+0x1a>
}

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    13ea:	df 5f       	subi	r29, 0xFF	; 255
    13ec:	d0 31       	cpi	r29, 0x10	; 16
    13ee:	89 f7       	brne	.-30     	; 0x13d2 <lcd_cls+0xa>
			lcd_bus_write_ram(0);
		}
	}	
	
	/* Set cursor to home position */
	lcd_home();
    13f0:	e7 df       	rcall	.-50     	; 0x13c0 <lcd_home>
}
    13f2:	df 91       	pop	r29
    13f4:	cf 91       	pop	r28
    13f6:	1f 91       	pop	r17
    13f8:	08 95       	ret

000013fa <lcd_init>:


uint8_t lcd_init(void)
{
    13fa:	0f 93       	push	r16
    13fc:	1f 93       	push	r17
    13fe:	cf 93       	push	r28
    1400:	df 93       	push	r29
	uint8_t data;
	
	/* INIT sequence */
	lcd_bus_write_cmd(0b11100010);									// Reset display
    1402:	82 ee       	ldi	r24, 0xE2	; 226
    1404:	6f df       	rcall	.-290    	; 0x12e4 <lcd_bus_write_cmd>
    1406:	80 e0       	ldi	r24, 0x00	; 0
    1408:	90 e0       	ldi	r25, 0x00	; 0
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
		barrier();
    140a:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    140c:	8b 32       	cpi	r24, 0x2B	; 43
    140e:	28 e6       	ldi	r18, 0x68	; 104
    1410:	92 07       	cpc	r25, r18
    1412:	d9 f7       	brne	.-10     	; 0x140a <lcd_init+0x10>
	delay_ms(20);													// Wait for the panel to get ready in case one is attached to the bus
	
	data = lcd_bus_read_status();									// Get current status
    1414:	4f df       	rcall	.-354    	; 0x12b4 <lcd_bus_read_status>
	if (!(data & C_LCD_STATUS_M)) {
    1416:	88 23       	and	r24, r24
    1418:	0c f4       	brge	.+2      	; 0x141c <lcd_init+0x22>
    141a:	8b c0       	rjmp	.+278    	; 0x1532 <lcd_init+0x138>
		/* LCD panel reacts correctly - resume with INIT sequence */
		lcd_bus_write_cmd(0b00101000 | C_LCD_PWR_CTRL);				// Set Power Control
    141c:	8d e2       	ldi	r24, 0x2D	; 45
    141e:	62 df       	rcall	.-316    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00100000 | C_LCD_MR_TC);				// Set MR and TC
    1420:	84 e2       	ldi	r24, 0x24	; 36
    1422:	60 df       	rcall	.-320    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101000 | C_LCD_BIASRATIO);			// Set Bias Ratio
    1424:	8a ee       	ldi	r24, 0xEA	; 234
    1426:	5e df       	rcall	.-324    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10000001);								// Set Gain and PM (A)
    1428:	81 e8       	ldi	r24, 0x81	; 129
    142a:	5c df       	rcall	.-328    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(C_LCD_GAIN_PM);							// Set Gain and PM (B)
    142c:	80 ea       	ldi	r24, 0xA0	; 160
    142e:	5a df       	rcall	.-332    	; 0x12e4 <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b11000000 | C_LCD_MAPPING);				// Set Mapping
    1430:	88 ec       	ldi	r24, 0xC8	; 200
    1432:	58 df       	rcall	.-336    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10001000 | C_LCD_AC);					// Set RAM Address Control
    1434:	88 e8       	ldi	r24, 0x88	; 136
    1436:	56 df       	rcall	.-340    	; 0x12e4 <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b01000000);								// Set Start Line (0)
    1438:	80 e4       	ldi	r24, 0x40	; 64
    143a:	54 df       	rcall	.-344    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10010000);								// Set Fixed Lines (0)
    143c:	80 e9       	ldi	r24, 0x90	; 144
    143e:	52 df       	rcall	.-348    	; 0x12e4 <lcd_bus_write_cmd>
		
		lcd_bus_write_cmd(0b10110000);								// Set Page Address (0)
    1440:	80 eb       	ldi	r24, 0xB0	; 176
    1442:	50 df       	rcall	.-352    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    1444:	80 e0       	ldi	r24, 0x00	; 0
    1446:	4e df       	rcall	.-356    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1448:	80 e1       	ldi	r24, 0x10	; 16
    144a:	4c df       	rcall	.-360    	; 0x12e4 <lcd_bus_write_cmd>
		s_lcd_ram_read_nonvalid = true;
    144c:	81 e0       	ldi	r24, 0x01	; 1
    144e:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>

		lcd_bus_write_cmd(0b11101111);								// Set Cursor Mode
    1452:	8f ee       	ldi	r24, 0xEF	; 239
    1454:	47 df       	rcall	.-370    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101110);								// Reset Cursor Mode (now CR := CA)
    1456:	8e ee       	ldi	r24, 0xEE	; 238
    1458:	45 df       	rcall	.-374    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100100);								// Disable DC[1] (all pixel on)
    145a:	84 ea       	ldi	r24, 0xA4	; 164
    145c:	43 df       	rcall	.-378    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100110);								// Disable DC[0] (all pixel inverse)
    145e:	86 ea       	ldi	r24, 0xA6	; 166
    1460:	41 df       	rcall	.-382    	; 0x12e4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10101111);								// Enable  DC[2] (Display)
    1462:	8f ea       	ldi	r24, 0xAF	; 175
    1464:	3f df       	rcall	.-386    	; 0x12e4 <lcd_bus_write_cmd>
		
		lcd_cls();													// Clear screen
    1466:	b0 df       	rcall	.-160    	; 0x13c8 <lcd_cls>
    1468:	c0 e0       	ldi	r28, 0x00	; 0
		
		
		// TEST 1
		for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
			lcd_bus_write_ram(i);
    146a:	8c 2f       	mov	r24, r28
    146c:	51 df       	rcall	.-350    	; 0x1310 <lcd_bus_write_ram>
    146e:	cf 5f       	subi	r28, 0xFF	; 255
		
		lcd_cls();													// Clear screen
		
		
		// TEST 1
		for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
    1470:	c0 3f       	cpi	r28, 0xF0	; 240
    1472:	d9 f7       	brne	.-10     	; 0x146a <lcd_init+0x70>
			lcd_bus_write_ram(i);
		}
		
		// TEST 2
		lcd_page_set(2);
    1474:	82 e0       	ldi	r24, 0x02	; 2
    1476:	86 df       	rcall	.-244    	; 0x1384 <lcd_page_set>
		lcd_cr();
    1478:	9b df       	rcall	.-202    	; 0x13b0 <lcd_cr>
		for (int i = 0, pos = 231; i < GFX_MONO_LCD_WIDTH; ++i, ++pos) {
    147a:	c0 e0       	ldi	r28, 0x00	; 0
    147c:	d0 e0       	ldi	r29, 0x00	; 0
			if (!(i % 7)) {
    147e:	07 e0       	ldi	r16, 0x07	; 7
    1480:	10 e0       	ldi	r17, 0x00	; 0
    1482:	ce 01       	movw	r24, r28
    1484:	b8 01       	movw	r22, r16
    1486:	e7 d5       	rcall	.+3022   	; 0x2056 <__divmodhi4>
    1488:	89 2b       	or	r24, r25
    148a:	11 f4       	brne	.+4      	; 0x1490 <lcd_init+0x96>
				lcd_bus_write_ram(0);
    148c:	80 e0       	ldi	r24, 0x00	; 0
    148e:	40 df       	rcall	.-384    	; 0x1310 <lcd_bus_write_ram>
    1490:	fe 01       	movw	r30, r28
    1492:	ed 59       	subi	r30, 0x9D	; 157
    1494:	fa 4f       	sbci	r31, 0xFA	; 250
			}
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[pos])));
    1496:	84 91       	lpm	r24, Z
    1498:	3b df       	rcall	.-394    	; 0x1310 <lcd_bus_write_ram>
		}
		
		// TEST 2
		lcd_page_set(2);
		lcd_cr();
		for (int i = 0, pos = 231; i < GFX_MONO_LCD_WIDTH; ++i, ++pos) {
    149a:	21 96       	adiw	r28, 0x01	; 1
    149c:	c0 3f       	cpi	r28, 0xF0	; 240
    149e:	d1 05       	cpc	r29, r1
    14a0:	81 f7       	brne	.-32     	; 0x1482 <lcd_init+0x88>
			}
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[pos])));
		}
		
		// TEST 3
		gfx_mono_draw_pixel(32 + 0, 64 + 0, GFX_PIXEL_SET);
    14a2:	41 e0       	ldi	r20, 0x01	; 1
    14a4:	60 e4       	ldi	r22, 0x40	; 64
    14a6:	80 e2       	ldi	r24, 0x20	; 32
    14a8:	98 dc       	rcall	.-1744   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(32 + 1, 64 + 1, GFX_PIXEL_SET);
    14aa:	41 e0       	ldi	r20, 0x01	; 1
    14ac:	61 e4       	ldi	r22, 0x41	; 65
    14ae:	81 e2       	ldi	r24, 0x21	; 33
    14b0:	94 dc       	rcall	.-1752   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(32 + 2, 64 + 2, GFX_PIXEL_SET);
    14b2:	41 e0       	ldi	r20, 0x01	; 1
    14b4:	62 e4       	ldi	r22, 0x42	; 66
    14b6:	82 e2       	ldi	r24, 0x22	; 34
    14b8:	90 dc       	rcall	.-1760   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(32 + 3, 64 + 3, GFX_PIXEL_SET);
    14ba:	41 e0       	ldi	r20, 0x01	; 1
    14bc:	63 e4       	ldi	r22, 0x43	; 67
    14be:	83 e2       	ldi	r24, 0x23	; 35
    14c0:	8c dc       	rcall	.-1768   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(32 + 4, 64 + 4, GFX_PIXEL_SET);
    14c2:	41 e0       	ldi	r20, 0x01	; 1
    14c4:	64 e4       	ldi	r22, 0x44	; 68
    14c6:	84 e2       	ldi	r24, 0x24	; 36
    14c8:	88 dc       	rcall	.-1776   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(32 + 5, 64 + 5, GFX_PIXEL_SET);
    14ca:	41 e0       	ldi	r20, 0x01	; 1
    14cc:	65 e4       	ldi	r22, 0x45	; 69
    14ce:	85 e2       	ldi	r24, 0x25	; 37
    14d0:	84 dc       	rcall	.-1784   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(32 + 6, 64 + 6, GFX_PIXEL_SET);
    14d2:	41 e0       	ldi	r20, 0x01	; 1
    14d4:	66 e4       	ldi	r22, 0x46	; 70
    14d6:	86 e2       	ldi	r24, 0x26	; 38
    14d8:	80 dc       	rcall	.-1792   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(32 + 7, 64 + 7, GFX_PIXEL_SET);
    14da:	41 e0       	ldi	r20, 0x01	; 1
    14dc:	67 e4       	ldi	r22, 0x47	; 71
    14de:	87 e2       	ldi	r24, 0x27	; 39
    14e0:	7c dc       	rcall	.-1800   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(32 + 8, 64 + 8, GFX_PIXEL_SET);
    14e2:	41 e0       	ldi	r20, 0x01	; 1
    14e4:	68 e4       	ldi	r22, 0x48	; 72
    14e6:	88 e2       	ldi	r24, 0x28	; 40
    14e8:	78 dc       	rcall	.-1808   	; 0xdda <gfx_mono_lcd_uc1608_draw_pixel>
		
		// TEST 4
		gfx_mono_generic_draw_line (0, 0, 127, 127, GFX_PIXEL_SET);
    14ea:	01 e0       	ldi	r16, 0x01	; 1
    14ec:	2f e7       	ldi	r18, 0x7F	; 127
    14ee:	4f e7       	ldi	r20, 0x7F	; 127
    14f0:	60 e0       	ldi	r22, 0x00	; 0
    14f2:	80 e0       	ldi	r24, 0x00	; 0
    14f4:	2e da       	rcall	.-2980   	; 0x952 <gfx_mono_generic_draw_line>
		
		// TEST 5
		gfx_mono_generic_draw_rect(        70, 60, 50, 50, GFX_PIXEL_SET);
    14f6:	22 e3       	ldi	r18, 0x32	; 50
    14f8:	42 e3       	ldi	r20, 0x32	; 50
    14fa:	6c e3       	ldi	r22, 0x3C	; 60
    14fc:	86 e4       	ldi	r24, 0x46	; 70
    14fe:	93 da       	rcall	.-2778   	; 0xa26 <gfx_mono_generic_draw_rect>
		gfx_mono_generic_draw_filled_rect(170, 60, 50, 50, GFX_PIXEL_SET);
    1500:	22 e3       	ldi	r18, 0x32	; 50
    1502:	42 e3       	ldi	r20, 0x32	; 50
    1504:	6c e3       	ldi	r22, 0x3C	; 60
    1506:	8a ea       	ldi	r24, 0xAA	; 170
    1508:	b2 da       	rcall	.-2716   	; 0xa6e <gfx_mono_generic_draw_filled_rect>
		
		// TEST 6
		gfx_mono_generic_draw_circle(       10, 104, 10, GFX_PIXEL_SET, GFX_WHOLE);
    150a:	0f ef       	ldi	r16, 0xFF	; 255
    150c:	21 e0       	ldi	r18, 0x01	; 1
    150e:	4a e0       	ldi	r20, 0x0A	; 10
    1510:	68 e6       	ldi	r22, 0x68	; 104
    1512:	8a e0       	ldi	r24, 0x0A	; 10
    1514:	c6 da       	rcall	.-2676   	; 0xaa2 <gfx_mono_generic_draw_circle>
		gfx_mono_generic_draw_filled_circle(40, 104, 10, GFX_PIXEL_SET, GFX_WHOLE);
    1516:	21 e0       	ldi	r18, 0x01	; 1
    1518:	4a e0       	ldi	r20, 0x0A	; 10
    151a:	68 e6       	ldi	r22, 0x68	; 104
    151c:	88 e2       	ldi	r24, 0x28	; 40
    151e:	7f db       	rcall	.-2306   	; 0xc1e <gfx_mono_generic_draw_filled_circle>

		// TEST 7
		gfx_mono_draw_string("DF4IAH Smart-LCD", 60, 42, &sysfont);
    1520:	20 e0       	ldi	r18, 0x00	; 0
    1522:	31 e0       	ldi	r19, 0x01	; 1
    1524:	4a e2       	ldi	r20, 0x2A	; 42
    1526:	6c e3       	ldi	r22, 0x3C	; 60
    1528:	87 e0       	ldi	r24, 0x07	; 7
    152a:	91 e0       	ldi	r25, 0x01	; 1
    152c:	cc dc       	rcall	.-1640   	; 0xec6 <gfx_mono_draw_string>
		
		return 0;													// Return OK
    152e:	80 e0       	ldi	r24, 0x00	; 0
    1530:	01 c0       	rjmp	.+2      	; 0x1534 <lcd_init+0x13a>
		
	} else {
		return 1;													// Return failure
    1532:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    1534:	df 91       	pop	r29
    1536:	cf 91       	pop	r28
    1538:	1f 91       	pop	r17
    153a:	0f 91       	pop	r16
    153c:	08 95       	ret

0000153e <lcd_shutdown>:

void lcd_shutdown(void)
{
	lcd_bus_write_cmd(0b11100010);									// Reset display
    153e:	82 ee       	ldi	r24, 0xE2	; 226
    1540:	d1 de       	rcall	.-606    	; 0x12e4 <lcd_bus_write_cmd>
    1542:	80 e0       	ldi	r24, 0x00	; 0
    1544:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
    1546:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1548:	8b 36       	cpi	r24, 0x6B	; 107
    154a:	2a e0       	ldi	r18, 0x0A	; 10
    154c:	92 07       	cpc	r25, r18
    154e:	d9 f7       	brne	.-10     	; 0x1546 <lcd_shutdown+0x8>
	delay_ms(2);													// Wait for the energy to dissipate
}
    1550:	08 95       	ret

00001552 <s_twcr_ack>:
static uint8_t s_rx_lock = 0;
static uint8_t s_rx_d[8];


static void s_twcr_ack(uint8_t set)
{
    1552:	cf 93       	push	r28
    1554:	df 93       	push	r29
    1556:	1f 92       	push	r1
    1558:	cd b7       	in	r28, 0x3d	; 61
    155a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    155c:	9f b7       	in	r25, 0x3f	; 63
    155e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1560:	f8 94       	cli
	return flags;
    1562:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	if (set) {
    1564:	88 23       	and	r24, r24
    1566:	31 f0       	breq	.+12     	; 0x1574 <s_twcr_ack+0x22>
		TWCR |=   _BV(TWEA);					// ACK
    1568:	ec eb       	ldi	r30, 0xBC	; 188
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 81       	ld	r24, Z
    156e:	80 64       	ori	r24, 0x40	; 64
    1570:	80 83       	st	Z, r24
    1572:	05 c0       	rjmp	.+10     	; 0x157e <s_twcr_ack+0x2c>
	} else {
		TWCR &= ~(_BV(TWEA));					// NACK
    1574:	ec eb       	ldi	r30, 0xBC	; 188
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	80 81       	ld	r24, Z
    157a:	8f 7b       	andi	r24, 0xBF	; 191
    157c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    157e:	9f bf       	out	0x3f, r25	; 63
	}

	cpu_irq_restore(flags);
}
    1580:	0f 90       	pop	r0
    1582:	df 91       	pop	r29
    1584:	cf 91       	pop	r28
    1586:	08 95       	ret

00001588 <s_twcr_all>:

static void s_twcr_all(uint8_t ctrl)
{
    1588:	cf 93       	push	r28
    158a:	df 93       	push	r29
    158c:	1f 92       	push	r1
    158e:	cd b7       	in	r28, 0x3d	; 61
    1590:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1592:	9f b7       	in	r25, 0x3f	; 63
    1594:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1596:	f8 94       	cli
	return flags;
    1598:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	TWCR = ctrl;
    159a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    159e:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    15a0:	0f 90       	pop	r0
    15a2:	df 91       	pop	r29
    15a4:	cf 91       	pop	r28
    15a6:	08 95       	ret

000015a8 <s_twdr>:

static void s_twdr(uint8_t data_o)
{
    15a8:	cf 93       	push	r28
    15aa:	df 93       	push	r29
    15ac:	1f 92       	push	r1
    15ae:	cd b7       	in	r28, 0x3d	; 61
    15b0:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    15b2:	9f b7       	in	r25, 0x3f	; 63
    15b4:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    15b6:	f8 94       	cli
	return flags;
    15b8:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	TWDR = data_o;
    15ba:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    15be:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    15c0:	0f 90       	pop	r0
    15c2:	df 91       	pop	r29
    15c4:	cf 91       	pop	r28
    15c6:	08 95       	ret

000015c8 <s_twi_tx_done>:
}

static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
    15c8:	20 91 30 01 	lds	r18, 0x0130	; 0x800130 <s_tx_next_len>
    15cc:	22 23       	and	r18, r18
    15ce:	81 f0       	breq	.+32     	; 0x15f0 <s_twi_tx_done+0x28>
    15d0:	e2 2f       	mov	r30, r18
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	e9 5d       	subi	r30, 0xD9	; 217
    15d6:	fe 4f       	sbci	r31, 0xFE	; 254
    15d8:	86 e2       	ldi	r24, 0x26	; 38
    15da:	91 e0       	ldi	r25, 0x01	; 1
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
			s_tx_d[idx] = s_tx_next_d[idx];
    15dc:	12 92       	st	-Z, r1
static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
    15de:	e8 17       	cp	r30, r24
    15e0:	f9 07       	cpc	r31, r25
    15e2:	e1 f7       	brne	.-8      	; 0x15dc <s_twi_tx_done+0x14>
			s_tx_d[idx] = s_tx_next_d[idx];
		}
		s_tx_len = s_tx_next_len;
    15e4:	20 93 2e 01 	sts	0x012E, r18	; 0x80012e <s_tx_len>
		s_tx_next_len = 0;
    15e8:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <s_tx_next_len>
		s_twdr(0b11100101);						// Start condition
    15ec:	85 ee       	ldi	r24, 0xE5	; 229
    15ee:	dc cf       	rjmp	.-72     	; 0x15a8 <s_twdr>
    15f0:	08 95       	ret

000015f2 <__vector_24__bottom>:
	}
}


void __vector_24__bottom(uint8_t tws, uint8_t twd)
{
    15f2:	cf 93       	push	r28
	static uint8_t pos_i	= 0;
	static uint8_t pos_o	= 0;
	static uint8_t cnt_i	= 0;
	static uint8_t cnt_o	= 0;
	
	switch(tws) {
    15f4:	90 e0       	ldi	r25, 0x00	; 0
    15f6:	fc 01       	movw	r30, r24
    15f8:	38 97       	sbiw	r30, 0x08	; 8
    15fa:	e1 3c       	cpi	r30, 0xC1	; 193
    15fc:	f1 05       	cpc	r31, r1
    15fe:	08 f0       	brcs	.+2      	; 0x1602 <__vector_24__bottom+0x10>
    1600:	cc c0       	rjmp	.+408    	; 0x179a <__vector_24__bottom+0x1a8>
    1602:	ec 5c       	subi	r30, 0xCC	; 204
    1604:	ff 4f       	sbci	r31, 0xFF	; 255
    1606:	3a c5       	rjmp	.+2676   	; 0x207c <__tablejump2__>

	/* Master Transmitter Mode */
	
	case 0x08:									// Start condition transmitted
		s_tx_lock = 1;
    1608:	81 e0       	ldi	r24, 0x01	; 1
    160a:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <s_tx_lock>
		pos_o = 0;
    160e:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <pos_o.2504>
	case 0x10:									// Repeated start condition transmitted
	case 0x18:									// SLA+W transmitted and ACK received
		s_twdr(s_tx_d[pos_o++]);
    1612:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <pos_o.2504>
    1616:	81 e0       	ldi	r24, 0x01	; 1
    1618:	8e 0f       	add	r24, r30
    161a:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_o.2504>
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	ea 5d       	subi	r30, 0xDA	; 218
    1622:	fe 4f       	sbci	r31, 0xFE	; 254
    1624:	80 81       	ld	r24, Z
    1626:	c0 df       	rcall	.-128    	; 0x15a8 <s_twdr>
		break;
    1628:	b8 c0       	rjmp	.+368    	; 0x179a <__vector_24__bottom+0x1a8>
		
	case 0x20:									// SLA+W transmitted and NACK received
		s_twcr_all(0b10010101);					// Send NACK and STOP
    162a:	85 e9       	ldi	r24, 0x95	; 149
    162c:	ad df       	rcall	.-166    	; 0x1588 <s_twcr_all>
		break;
    162e:	b5 c0       	rjmp	.+362    	; 0x179a <__vector_24__bottom+0x1a8>
		
	case 0x28:									// Data byte sent and ACK received
		if (pos_o < cnt_o) {
    1630:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <pos_o.2504>
    1634:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <cnt_o.2506>
    1638:	e8 17       	cp	r30, r24
    163a:	60 f4       	brcc	.+24     	; 0x1654 <__vector_24__bottom+0x62>
			s_twdr(s_tx_d[pos_o++]);
    163c:	81 e0       	ldi	r24, 0x01	; 1
    163e:	8e 0f       	add	r24, r30
    1640:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_o.2504>
    1644:	f0 e0       	ldi	r31, 0x00	; 0
    1646:	ea 5d       	subi	r30, 0xDA	; 218
    1648:	fe 4f       	sbci	r31, 0xFE	; 254
    164a:	80 81       	ld	r24, Z
    164c:	ad df       	rcall	.-166    	; 0x15a8 <s_twdr>
			s_twcr_all(0b11000101);				// Send new data byte and ACK send enable
    164e:	85 ec       	ldi	r24, 0xC5	; 197
    1650:	9b df       	rcall	.-202    	; 0x1588 <s_twcr_all>
    1652:	a3 c0       	rjmp	.+326    	; 0x179a <__vector_24__bottom+0x1a8>
		} else {
			s_twcr_all(0b11010101);				// Send STOP and ACK send enable
    1654:	85 ed       	ldi	r24, 0xD5	; 213
    1656:	98 df       	rcall	.-208    	; 0x1588 <s_twcr_all>
			s_tx_lock = 0;
    1658:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <s_tx_lock>
			s_twi_tx_done();					// Message sent
    165c:	b5 df       	rcall	.-150    	; 0x15c8 <s_twi_tx_done>
    165e:	9d c0       	rjmp	.+314    	; 0x179a <__vector_24__bottom+0x1a8>
		}
		break;
	
	case 0x30:									// Data byte sent and NACK received
		s_twcr_all(0b10010101);					// Send NACK and STOP
    1660:	85 e9       	ldi	r24, 0x95	; 149
    1662:	92 df       	rcall	.-220    	; 0x1588 <s_twcr_all>
		s_tx_lock = 0;
    1664:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <s_tx_lock>
		s_twi_tx_done();						// Message failure
    1668:	af df       	rcall	.-162    	; 0x15c8 <s_twi_tx_done>
		break;
    166a:	97 c0       	rjmp	.+302    	; 0x179a <__vector_24__bottom+0x1a8>
	
	case 0x38:									// Arbitration lost
		s_twcr_all(0b11100101);					// Send START (again) and ACK send enable
    166c:	85 ee       	ldi	r24, 0xE5	; 229
    166e:	8c df       	rcall	.-232    	; 0x1588 <s_twcr_all>
		break;
    1670:	94 c0       	rjmp	.+296    	; 0x179a <__vector_24__bottom+0x1a8>
	
	/* Slave Receiver Mode */
	
	case 0x60:									// SLA+W received and ACK sent
	case 0x68:
		s_rx_lock = 1;
    1672:	81 e0       	ldi	r24, 0x01	; 1
    1674:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <s_rx_lock>
		s_rx_d[0] = twd;						// Target address
    1678:	60 93 1d 01 	sts	0x011D, r22	; 0x80011d <s_rx_d>
		pos_i = 1;								// Starting of reception
    167c:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
		break;
    1680:	8c c0       	rjmp	.+280    	; 0x179a <__vector_24__bottom+0x1a8>
	
	case 0x70:									// GCA received and ACK sent
	case 0x78:
		s_rx_lock = 1;
    1682:	81 e0       	ldi	r24, 0x01	; 1
    1684:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <s_rx_lock>
		s_rx_d[0] = twd;						// GCA
    1688:	60 93 1d 01 	sts	0x011D, r22	; 0x80011d <s_rx_d>
		pos_i = 1;								// Starting of reception
    168c:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
		break;
    1690:	84 c0       	rjmp	.+264    	; 0x179a <__vector_24__bottom+0x1a8>
	
	case 0x80:									// Data after SLA+W received
	case 0x90:
		if (cnt_i == 0b111) {					// Open parameter form
    1692:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <cnt_i.2505>
    1696:	87 30       	cpi	r24, 0x07	; 7
    1698:	61 f4       	brne	.+24     	; 0x16b2 <__vector_24__bottom+0xc0>
			s_rx_d[2] = twd;
    169a:	60 93 1f 01 	sts	0x011F, r22	; 0x80011f <s_rx_d+0x2>
			if (!s_twi_rcvd_command_open_form(s_rx_d, ++pos_i)) {
    169e:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <pos_i.2503>
    16a2:	8f 5f       	subi	r24, 0xFF	; 255
    16a4:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
				s_twcr_ack(true);				// ACK
			} else {
				s_twcr_ack(false);				// NACK
    16a8:	80 e0       	ldi	r24, 0x00	; 0
    16aa:	53 df       	rcall	.-346    	; 0x1552 <s_twcr_ack>
				cnt_i = 0;
    16ac:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <cnt_i.2505>
    16b0:	74 c0       	rjmp	.+232    	; 0x179a <__vector_24__bottom+0x1a8>
			}

		} else {								// Closed parameter form
			if (pos_i <= 0b111) {
    16b2:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <pos_i.2503>
    16b6:	88 30       	cpi	r24, 0x08	; 8
    16b8:	28 f4       	brcc	.+10     	; 0x16c4 <__vector_24__bottom+0xd2>
				s_rx_d[pos_i] = twd;
    16ba:	e8 2f       	mov	r30, r24
    16bc:	f0 e0       	ldi	r31, 0x00	; 0
    16be:	e3 5e       	subi	r30, 0xE3	; 227
    16c0:	fe 4f       	sbci	r31, 0xFE	; 254
    16c2:	60 83       	st	Z, r22
			}
			if (pos_i == 1) {
    16c4:	81 30       	cpi	r24, 0x01	; 1
    16c6:	39 f4       	brne	.+14     	; 0x16d6 <__vector_24__bottom+0xe4>
				cnt_i = ((twd >> 5) & 0b111) + 1;
    16c8:	62 95       	swap	r22
    16ca:	66 95       	lsr	r22
    16cc:	67 70       	andi	r22, 0x07	; 7
    16ce:	6f 5f       	subi	r22, 0xFF	; 255
    16d0:	60 93 19 01 	sts	0x0119, r22	; 0x800119 <cnt_i.2505>
    16d4:	02 c0       	rjmp	.+4      	; 0x16da <__vector_24__bottom+0xe8>
			}
			if (pos_i < 0b111) {
    16d6:	87 30       	cpi	r24, 0x07	; 7
    16d8:	18 f4       	brcc	.+6      	; 0x16e0 <__vector_24__bottom+0xee>
				++pos_i;
    16da:	8f 5f       	subi	r24, 0xFF	; 255
    16dc:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
			}
			s_twcr_ack(pos_i <= cnt_i);			// ACK - NACK
    16e0:	81 e0       	ldi	r24, 0x01	; 1
    16e2:	20 91 1a 01 	lds	r18, 0x011A	; 0x80011a <pos_i.2503>
    16e6:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <cnt_i.2505>
    16ea:	92 17       	cp	r25, r18
    16ec:	08 f4       	brcc	.+2      	; 0x16f0 <__vector_24__bottom+0xfe>
    16ee:	80 e0       	ldi	r24, 0x00	; 0
    16f0:	30 df       	rcall	.-416    	; 0x1552 <s_twcr_ack>
    16f2:	53 c0       	rjmp	.+166    	; 0x179a <__vector_24__bottom+0x1a8>
		}
		break;
	
	case 0x88:									// NACK after last data byte sent
	case 0x98:
		if (cnt_i != 0b111) {
    16f4:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <cnt_i.2505>
    16f8:	87 30       	cpi	r24, 0x07	; 7
    16fa:	29 f4       	brne	.+10     	; 0x1706 <__vector_24__bottom+0x114>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
    16fc:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <pos_i.2503>
    1700:	8f 5f       	subi	r24, 0xFF	; 255
    1702:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
		}
		s_rx_lock = 0;
    1706:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <s_rx_lock>
		break;
    170a:	47 c0       	rjmp	.+142    	; 0x179a <__vector_24__bottom+0x1a8>
	
	case 0xA0:
		s_twcr_all(0b11000101);					// Send nothing
    170c:	85 ec       	ldi	r24, 0xC5	; 197
    170e:	3c df       	rcall	.-392    	; 0x1588 <s_twcr_all>
		pos_i = 0;
    1710:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <pos_i.2503>
		cnt_i = 0;
    1714:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <cnt_i.2505>
		s_rx_lock = 0;
    1718:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <s_rx_lock>
		break;
    171c:	3e c0       	rjmp	.+124    	; 0x179a <__vector_24__bottom+0x1a8>
	
	/* Slave Transmitter Mode */
	
	case 0xA8:									// SLA+R received and ACK has been returned
	case 0xB0:
		s_rx_lock = 1;
    171e:	81 e0       	ldi	r24, 0x01	; 1
    1720:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <s_rx_lock>
		pos_o = 0;
    1724:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <pos_o.2504>
		s_twdr(cnt_o > pos_o ?  s_rx_d[pos_o++] : 0);
    1728:	c0 91 1b 01 	lds	r28, 0x011B	; 0x80011b <cnt_o.2506>
    172c:	cc 23       	and	r28, r28
    172e:	29 f0       	breq	.+10     	; 0x173a <__vector_24__bottom+0x148>
    1730:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_o.2504>
    1734:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <s_rx_d>
    1738:	01 c0       	rjmp	.+2      	; 0x173c <__vector_24__bottom+0x14a>
    173a:	8c 2f       	mov	r24, r28
    173c:	35 df       	rcall	.-406    	; 0x15a8 <s_twdr>
		s_twcr_ack(cnt_o > pos_o);				// ACK - NACK
    173e:	81 e0       	ldi	r24, 0x01	; 1
    1740:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <pos_o.2504>
    1744:	9c 17       	cp	r25, r28
    1746:	08 f0       	brcs	.+2      	; 0x174a <__vector_24__bottom+0x158>
    1748:	80 e0       	ldi	r24, 0x00	; 0
    174a:	03 df       	rcall	.-506    	; 0x1552 <s_twcr_ack>
		break;
    174c:	26 c0       	rjmp	.+76     	; 0x179a <__vector_24__bottom+0x1a8>
	
	case 0xB8:									// Data sent and ACK has been returned
		s_twdr(cnt_o > pos_o ?  s_rx_d[pos_o++] : 0);
    174e:	c0 91 1b 01 	lds	r28, 0x011B	; 0x80011b <cnt_o.2506>
    1752:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <pos_o.2504>
    1756:	ec 17       	cp	r30, r28
    1758:	48 f4       	brcc	.+18     	; 0x176c <__vector_24__bottom+0x17a>
    175a:	81 e0       	ldi	r24, 0x01	; 1
    175c:	8e 0f       	add	r24, r30
    175e:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_o.2504>
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	e3 5e       	subi	r30, 0xE3	; 227
    1766:	fe 4f       	sbci	r31, 0xFE	; 254
    1768:	80 81       	ld	r24, Z
    176a:	01 c0       	rjmp	.+2      	; 0x176e <__vector_24__bottom+0x17c>
    176c:	80 e0       	ldi	r24, 0x00	; 0
    176e:	1c df       	rcall	.-456    	; 0x15a8 <s_twdr>
		s_twcr_ack(cnt_o > pos_o);				// ACK - NACK
    1770:	81 e0       	ldi	r24, 0x01	; 1
    1772:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <pos_o.2504>
    1776:	9c 17       	cp	r25, r28
    1778:	08 f0       	brcs	.+2      	; 0x177c <__vector_24__bottom+0x18a>
    177a:	80 e0       	ldi	r24, 0x00	; 0
    177c:	ea de       	rcall	.-556    	; 0x1552 <s_twcr_ack>
		break;
    177e:	0d c0       	rjmp	.+26     	; 0x179a <__vector_24__bottom+0x1a8>
	
	case 0xC0:									// Data sent and NACK has been returned
		s_twcr_ack(false);						// NACK
    1780:	80 e0       	ldi	r24, 0x00	; 0
    1782:	e7 de       	rcall	.-562    	; 0x1552 <s_twcr_ack>
		pos_o = 0;
    1784:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <pos_o.2504>
		cnt_o = 0;
    1788:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <cnt_o.2506>
		s_rx_lock = 0;
    178c:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <s_rx_lock>
		break;
    1790:	04 c0       	rjmp	.+8      	; 0x179a <__vector_24__bottom+0x1a8>
	
	case 0xC8:									// Superfluous ACK by master sent after NACK has been returned
		s_twcr_all(0b11000101);					// Send nothing
    1792:	85 ec       	ldi	r24, 0xC5	; 197
    1794:	f9 de       	rcall	.-526    	; 0x1588 <s_twcr_all>
		s_rx_lock = 0;
    1796:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <s_rx_lock>
		break;
	}
}
    179a:	cf 91       	pop	r28
    179c:	08 95       	ret

0000179e <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    179e:	08 95       	ret

000017a0 <main>:
	/* MAIN Loop Shutdown */
	runmode = 0;
}

int main (void)
{
    17a0:	2f 92       	push	r2
    17a2:	3f 92       	push	r3
    17a4:	4f 92       	push	r4
    17a6:	5f 92       	push	r5
    17a8:	6f 92       	push	r6
    17aa:	7f 92       	push	r7
    17ac:	8f 92       	push	r8
    17ae:	9f 92       	push	r9
    17b0:	af 92       	push	r10
    17b2:	bf 92       	push	r11
    17b4:	cf 92       	push	r12
    17b6:	df 92       	push	r13
    17b8:	ef 92       	push	r14
    17ba:	ff 92       	push	r15
    17bc:	0f 93       	push	r16
    17be:	1f 93       	push	r17
    17c0:	cf 93       	push	r28
    17c2:	df 93       	push	r29
    17c4:	cd b7       	in	r28, 0x3d	; 61
    17c6:	de b7       	in	r29, 0x3e	; 62
    17c8:	2d 97       	sbiw	r28, 0x0d	; 13
    17ca:	0f b6       	in	r0, 0x3f	; 63
    17cc:	f8 94       	cli
    17ce:	de bf       	out	0x3e, r29	; 62
    17d0:	0f be       	out	0x3f, r0	; 63
    17d2:	cd bf       	out	0x3d, r28	; 61

static void s_io_preinit(void)
{
	/* LCD interface */
	
	PORTC = 0b01111110;		// PC0: LDR-ADC in-NoPU, PC1: SW_I in-PU, PC2: SW_Q in-PU, PC3: LCD-CS out-HI
    17d4:	8e e7       	ldi	r24, 0x7E	; 126
    17d6:	88 b9       	out	0x08, r24	; 8
	DDRC  = 0b00001000;		// PC4: I2C-SDA in-PU-AF-TWI, PC5: I2C-SCL in-PU-AF-TWI, PC6: RESET in-PU, PC7: -
    17d8:	88 e0       	ldi	r24, 0x08	; 8
    17da:	87 b9       	out	0x07, r24	; 7
	
	PORTB = 0b00010100;		// PB0: LCD-CD out-LO, PB1: AUDIO out-AF-OC1A, PB2: SW_P in-PU, PB3: LCDBL out-AF-OC2A,
    17dc:	84 e1       	ldi	r24, 0x14	; 20
    17de:	85 b9       	out	0x05, r24	; 5
	DDRB  = 0b11111011;		// PB4: LCD-R/!W out-HI, PB5: LCD-EN out-LO, PB6: LEDRD out-LO, LEDGN out-LO
    17e0:	8b ef       	ldi	r24, 0xFB	; 251
    17e2:	84 b9       	out	0x04, r24	; 4
	
	PORTD = 0xff;			// PD0..PD7: LCD-D0..LCD-D7 in-PU
    17e4:	8f ef       	ldi	r24, 0xFF	; 255
    17e6:	8b b9       	out	0x0b, r24	; 11
	DDRD  = 0x00;
    17e8:	1a b8       	out	0x0a, r1	; 10
	
	// Analog input: Digital Disable Register
	DIDR0 = 0b00000001;		// PC0: LDR-ADC
    17ea:	0f 2e       	mov	r0, r31
    17ec:	fe e7       	ldi	r31, 0x7E	; 126
    17ee:	ef 2e       	mov	r14, r31
    17f0:	f1 2c       	mov	r15, r1
    17f2:	f0 2d       	mov	r31, r0
    17f4:	01 e0       	ldi	r16, 0x01	; 1
    17f6:	d7 01       	movw	r26, r14
    17f8:	0c 93       	st	X, r16
	uint8_t retcode = 0;
	
	s_io_preinit();
	
	/* Init of sub-modules */
	sysclk_init();
    17fa:	0e 94 a4 03 	call	0x748	; 0x748 <sysclk_init>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    17fe:	8f b7       	in	r24, 0x3f	; 63
    1800:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
    1802:	f8 94       	cli
	return flags;
    1804:	dc 84       	ldd	r13, Y+12	; 0x0c

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1806:	8f b7       	in	r24, 0x3f	; 63
    1808:	8d 87       	std	Y+13, r24	; 0x0d
	cpu_irq_disable();
    180a:	f8 94       	cli
	return flags;
    180c:	8d 85       	ldd	r24, Y+13	; 0x0d
    180e:	5f 93       	push	r21
    1810:	50 e8       	ldi	r21, 0x80	; 128
    1812:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    1816:	50 e0       	ldi	r21, 0x00	; 0
    1818:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    181c:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    181e:	8f bf       	out	0x3f, r24	; 63
	irqflags_t flags = cpu_irq_save();

	sysclk_set_prescalers(SYSCLK_PSDIV_1);
	
	/* Timer Synchronous Mode - prepare */
	GTCCR   = _BV(TSM)							// Timer Synchronous Mode active
    1820:	13 e8       	ldi	r17, 0x83	; 131
    1822:	13 bd       	out	0x23, r17	; 35
		    | _BV(PSRSYNC);						// Timer 0/1 prescaler is synced

	
	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
    1824:	65 e0       	ldi	r22, 0x05	; 5
    1826:	80 e0       	ldi	r24, 0x00	; 0
    1828:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(0, PRTIM1);
    182c:	63 e0       	ldi	r22, 0x03	; 3
    182e:	80 e0       	ldi	r24, 0x00	; 0
    1830:	0e 94 bd 03 	call	0x77a	; 0x77a <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
    1834:	10 93 80 00 	sts	0x0080, r17	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b11  << WGM10);				// WGM: 0b0111 = Fast PWM 10 bit

		TCCR1B  = ( 0b01 << WGM12)		 
    1838:	89 e0       	ldi	r24, 0x09	; 9
    183a:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV 1 = 16 MHz
		   
		TCCR1C  = 0;
    183e:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
    1842:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		TCNT1L	=            0b00000000;
    1846:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	
		OCR1AH  =       0b10           ;		// Mid-range compare value for zero audio output
    184a:	82 e0       	ldi	r24, 0x02	; 2
    184c:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
    1850:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	
		TIMSK1  = 0;							// no interrupts (when restarting without reset)
    1854:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// clear all flags (when restarting without reset)
    1858:	87 e2       	ldi	r24, 0x27	; 39
    185a:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(0, PRTIM2);
    185c:	66 e0       	ldi	r22, 0x06	; 6
    185e:	80 e0       	ldi	r24, 0x00	; 0
    1860:	0e 94 bd 03 	call	0x77a	; 0x77a <sysclk_enable_module>
	
		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
    1864:	10 93 b0 00 	sts	0x00B0, r17	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
    1868:	87 e0       	ldi	r24, 0x07	; 7
    186a:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b111 << CS20);				// CLKio DIV 1024 = 15625 Hz
	
		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
    186e:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>
	
		OCR2A   = 0x40;							// LCD backlight dimmed down to 25% 
    1872:	90 e4       	ldi	r25, 0x40	; 64
    1874:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0;							// no interrupts (when restarting without reset)
    1878:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// clear all flags (when restarting without reset)
    187c:	87 bb       	out	0x17, r24	; 23
	
		ASSR    = 0;							// no async TOSC1 mode
    187e:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
    1882:	df be       	out	0x3f, r13	; 63
}


static void s_adc_init(void)
{
	sysclk_enable_module(0, PRADC);				// enable ADC sub-module
    1884:	60 e0       	ldi	r22, 0x00	; 0
    1886:	80 e0       	ldi	r24, 0x00	; 0
    1888:	0e 94 bd 03 	call	0x77a	; 0x77a <sysclk_enable_module>
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
    188c:	ea e7       	ldi	r30, 0x7A	; 122
    188e:	f0 e0       	ldi	r31, 0x00	; 0
    1890:	87 e8       	ldi	r24, 0x87	; 135
    1892:	80 83       	st	Z, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1894:	8f b7       	in	r24, 0x3f	; 63
    1896:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
    1898:	f8 94       	cli
	return flags;
    189a:	9b 85       	ldd	r25, Y+11	; 0x0b
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    189c:	d7 01       	movw	r26, r14
    189e:	0c 93       	st	X, r16
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    18a0:	80 ec       	ldi	r24, 0xC0	; 192
    18a2:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    18a6:	ab e7       	ldi	r26, 0x7B	; 123
    18a8:	b0 e0       	ldi	r27, 0x00	; 0
    18aa:	8c 91       	ld	r24, X
    18ac:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
    18ae:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
    18b0:	8c 93       	st	X, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
    18b2:	80 81       	ld	r24, Z
    18b4:	88 60       	ori	r24, 0x08	; 8
    18b6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    18b8:	9f bf       	out	0x3f, r25	; 63
	/* Init of sub-modules */
	sysclk_init();
	ioport_init();
	s_tc_init();
	s_adc_init();
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
    18ba:	80 b7       	in	r24, 0x30	; 48
    18bc:	80 68       	ori	r24, 0x80	; 128
    18be:	80 bf       	out	0x30, r24	; 48
	
	/* I/O pins go active here */
	board_init();
    18c0:	6e df       	rcall	.-292    	; 0x179e <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
    18c2:	84 b7       	in	r24, 0x34	; 52
    18c4:	87 70       	andi	r24, 0x07	; 7
	
	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
    18c6:	81 f1       	breq	.+96     	; 0x1928 <main+0x188>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    18c8:	8f b7       	in	r24, 0x3f	; 63
    18ca:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    18cc:	f8 94       	cli
	return flags;
    18ce:	8a 85       	ldd	r24, Y+10	; 0x0a

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();
	
	g_adc_state			= ADC_STATE_PRE_LDR;
    18d0:	10 92 50 01 	sts	0x0150, r1	; 0x800150 <g_adc_state>
	g_adc_ldr			= 0.f;
    18d4:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <g_adc_ldr>
    18d8:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <g_adc_ldr+0x1>
    18dc:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <g_adc_ldr+0x2>
    18e0:	10 92 4f 01 	sts	0x014F, r1	; 0x80014f <g_adc_ldr+0x3>
	g_adc_ldr_last		= 0.f;
    18e4:	10 92 48 01 	sts	0x0148, r1	; 0x800148 <g_adc_ldr_last>
    18e8:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <g_adc_ldr_last+0x1>
    18ec:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <g_adc_ldr_last+0x2>
    18f0:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <g_adc_ldr_last+0x3>
	g_adc_temp			= 0.f;
    18f4:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <g_adc_temp>
    18f8:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <g_adc_temp+0x1>
    18fc:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <g_adc_temp+0x2>
    1900:	10 92 47 01 	sts	0x0147, r1	; 0x800147 <g_adc_temp+0x3>
	g_temp				= 0.f;
    1904:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <g_temp>
    1908:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <g_temp+0x1>
    190c:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <g_temp+0x2>
    1910:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <g_temp+0x3>
	g_temp_lcd_last		= 0.f;
    1914:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <g_temp_lcd_last>
    1918:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <g_temp_lcd_last+0x1>
    191c:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <g_temp_lcd_last+0x2>
    1920:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1924:	8f bf       	out	0x3f, r24	; 63
    1926:	01 c0       	rjmp	.+2      	; 0x192a <main+0x18a>
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
		rc & CHIP_RESET_CAUSE_POR) {
		s_reset_global_vars();
	} else {
		/* DEBUG */
		asm_break();
    1928:	f7 da       	rcall	.-2578   	; 0xf18 <asm_break>
	cpu_irq_restore(flags);
}

static void s_twi_init(void)
{
	sysclk_enable_module(0, PRTWI);
    192a:	67 e0       	ldi	r22, 0x07	; 7
    192c:	80 e0       	ldi	r24, 0x00	; 0
    192e:	0e 94 bd 03 	call	0x77a	; 0x77a <sysclk_enable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1932:	8f b7       	in	r24, 0x3f	; 63
    1934:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    1936:	f8 94       	cli
	return flags;
    1938:	89 85       	ldd	r24, Y+9	; 0x09
	
	irqflags_t flags = cpu_irq_save();

	TWSR = (0b00 << TWPS0);
    193a:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = 12;	// TWI bit-rate = 400 kBit/sec @ 16 MHz when master mode active
    193e:	9c e0       	ldi	r25, 0x0C	; 12
    1940:	90 93 b8 00 	sts	0x00B8, r25	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
	
	TWAR  = (TWI_SLAVE_ADDR    << TWA0) | (TWI_SLAVE_ADDR_GCE << TWGCE);
    1944:	99 e7       	ldi	r25, 0x79	; 121
    1946:	90 93 ba 00 	sts	0x00BA, r25	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
	TWAMR = (TWI_SLAVE_ADDR_BM << TWAM0);
    194a:	9f e7       	ldi	r25, 0x7F	; 127
    194c:	90 93 bd 00 	sts	0x00BD, r25	; 0x8000bd <__TEXT_REGION_LENGTH__+0x7e00bd>

	TWCR = _BV(TWEA) | _BV(TWEN) | _BV(TWIE);
    1950:	95 e4       	ldi	r25, 0x45	; 69
    1952:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1956:	8f bf       	out	0x3f, r24	; 63
	}
	
	s_twi_init();
	
	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
    1958:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR   = _BV(PSRSYNC);				    // trigger the sync for all counters
    195a:	11 e0       	ldi	r17, 0x01	; 1
    195c:	13 bd       	out	0x23, r17	; 35
	
	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here
	
	/* Initialize external components */
	lcd_init();
    195e:	4d dd       	rcall	.-1382   	; 0x13fa <lcd_init>
	
	/* main loop */
	runmode = 1;
    1960:	10 93 32 01 	sts	0x0132, r17	; 0x800132 <runmode>
	float l_adc_temp		= g_adc_temp;
	cpu_irq_restore(flags);
	
#if 1
	static uint8_t pwm = 0;
	OCR2A = ++pwm;
    1964:	0f 2e       	mov	r0, r31
    1966:	f3 eb       	ldi	r31, 0xB3	; 179
    1968:	4f 2e       	mov	r4, r31
    196a:	51 2c       	mov	r5, r1
    196c:	f0 2d       	mov	r31, r0
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
    196e:	21 2c       	mov	r2, r1
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    1970:	33 24       	eor	r3, r3
    1972:	33 94       	inc	r3

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1974:	8f b7       	in	r24, 0x3f	; 63
    1976:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    1978:	f8 94       	cli
	return flags;
    197a:	8f 81       	ldd	r24, Y+7	; 0x07

static void s_task(void)
{
	/* TASK when woken up */
	irqflags_t flags		= cpu_irq_save();
	float l_adc_ldr			= g_adc_ldr;
    197c:	c0 90 4c 01 	lds	r12, 0x014C	; 0x80014c <g_adc_ldr>
    1980:	d0 90 4d 01 	lds	r13, 0x014D	; 0x80014d <g_adc_ldr+0x1>
    1984:	e0 90 4e 01 	lds	r14, 0x014E	; 0x80014e <g_adc_ldr+0x2>
    1988:	f0 90 4f 01 	lds	r15, 0x014F	; 0x80014f <g_adc_ldr+0x3>
	float l_adc_ldr_last	= g_adc_ldr_last;

	float l_adc_temp		= g_adc_temp;
    198c:	80 90 44 01 	lds	r8, 0x0144	; 0x800144 <g_adc_temp>
    1990:	90 90 45 01 	lds	r9, 0x0145	; 0x800145 <g_adc_temp+0x1>
    1994:	a0 90 46 01 	lds	r10, 0x0146	; 0x800146 <g_adc_temp+0x2>
    1998:	b0 90 47 01 	lds	r11, 0x0147	; 0x800147 <g_adc_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    199c:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
#if 1
	static uint8_t pwm = 0;
	OCR2A = ++pwm;
    199e:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <pwm.2577>
    19a2:	8f 5f       	subi	r24, 0xFF	; 255
    19a4:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <pwm.2577>
    19a8:	f2 01       	movw	r30, r4
    19aa:	80 83       	st	Z, r24
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
	
	if (adc_ldr >= 1.f) {
    19ac:	20 e0       	ldi	r18, 0x00	; 0
    19ae:	30 e0       	ldi	r19, 0x00	; 0
    19b0:	40 e8       	ldi	r20, 0x80	; 128
    19b2:	5f e3       	ldi	r21, 0x3F	; 63
    19b4:	c7 01       	movw	r24, r14
    19b6:	b6 01       	movw	r22, r12
    19b8:	e7 d2       	rcall	.+1486   	; 0x1f88 <__gesf2>
    19ba:	88 23       	and	r24, r24
    19bc:	1c f1       	brlt	.+70     	; 0x1a04 <main+0x264>
		intensity = (MAX_INTENSITY >> 1) / adc_ldr;  // 1 <= adc <= 1023
    19be:	a7 01       	movw	r20, r14
    19c0:	96 01       	movw	r18, r12
    19c2:	60 e0       	ldi	r22, 0x00	; 0
    19c4:	70 e4       	ldi	r23, 0x40	; 64
    19c6:	8c e9       	ldi	r24, 0x9C	; 156
    19c8:	95 e4       	ldi	r25, 0x45	; 69
    19ca:	93 d1       	rcall	.+806    	; 0x1cf2 <__divsf3>
    19cc:	16 2f       	mov	r17, r22
    19ce:	07 2f       	mov	r16, r23
    19d0:	78 2e       	mov	r7, r24
    19d2:	69 2e       	mov	r6, r25
	}
	
	if (intensity < BL_OFF_INTENSITY) {
    19d4:	20 e0       	ldi	r18, 0x00	; 0
    19d6:	30 e0       	ldi	r19, 0x00	; 0
    19d8:	4a e7       	ldi	r20, 0x7A	; 122
    19da:	54 e4       	ldi	r21, 0x44	; 68
    19dc:	86 d1       	rcall	.+780    	; 0x1cea <__cmpsf2>
    19de:	88 23       	and	r24, r24
    19e0:	ec f4       	brge	.+58     	; 0x1a1c <main+0x27c>
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
    19e2:	20 e0       	ldi	r18, 0x00	; 0
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	4a e7       	ldi	r20, 0x7A	; 122
    19e8:	54 e4       	ldi	r21, 0x44	; 68
    19ea:	61 2f       	mov	r22, r17
    19ec:	70 2f       	mov	r23, r16
    19ee:	87 2d       	mov	r24, r7
    19f0:	96 2d       	mov	r25, r6
    19f2:	7f d1       	rcall	.+766    	; 0x1cf2 <__divsf3>
    19f4:	20 e0       	ldi	r18, 0x00	; 0
    19f6:	30 e0       	ldi	r19, 0x00	; 0
    19f8:	45 e6       	ldi	r20, 0x65	; 101
    19fa:	53 e4       	ldi	r21, 0x43	; 67
    19fc:	c9 d2       	rcall	.+1426   	; 0x1f90 <__mulsf3>
    19fe:	e6 d1       	rcall	.+972    	; 0x1dcc <__fixunssfsi>
    1a00:	66 5e       	subi	r22, 0xE6	; 230
    1a02:	0d c0       	rjmp	.+26     	; 0x1a1e <main+0x27e>
{
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
    1a04:	10 e0       	ldi	r17, 0x00	; 0
    1a06:	00 e4       	ldi	r16, 0x40	; 64
    1a08:	0f 2e       	mov	r0, r31
    1a0a:	fc e1       	ldi	r31, 0x1C	; 28
    1a0c:	7f 2e       	mov	r7, r31
    1a0e:	f0 2d       	mov	r31, r0
    1a10:	0f 2e       	mov	r0, r31
    1a12:	f6 e4       	ldi	r31, 0x46	; 70
    1a14:	6f 2e       	mov	r6, r31
    1a16:	f0 2d       	mov	r31, r0
	uint8_t			pwm					= 0;
    1a18:	62 2d       	mov	r22, r2
    1a1a:	01 c0       	rjmp	.+2      	; 0x1a1e <main+0x27e>
    1a1c:	62 2d       	mov	r22, r2
	}

#if 0	
	OCR2A = pwm;								// no interrupt lock needed
#else
	g_f_DEBUG31  = intensity;
    1a1e:	81 2f       	mov	r24, r17
    1a20:	90 2f       	mov	r25, r16
    1a22:	a7 2d       	mov	r26, r7
    1a24:	b6 2d       	mov	r27, r6
    1a26:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <g_f_DEBUG31>
    1a2a:	90 93 38 01 	sts	0x0138, r25	; 0x800138 <g_f_DEBUG31+0x1>
    1a2e:	a0 93 39 01 	sts	0x0139, r26	; 0x800139 <g_f_DEBUG31+0x2>
    1a32:	b0 93 3a 01 	sts	0x013A, r27	; 0x80013a <g_f_DEBUG31+0x3>
	g_f_DEBUG32  = adc_ldr;
    1a36:	c0 92 33 01 	sts	0x0133, r12	; 0x800133 <g_f_DEBUG32>
    1a3a:	d0 92 34 01 	sts	0x0134, r13	; 0x800134 <g_f_DEBUG32+0x1>
    1a3e:	e0 92 35 01 	sts	0x0135, r14	; 0x800135 <g_f_DEBUG32+0x2>
    1a42:	f0 92 36 01 	sts	0x0136, r15	; 0x800136 <g_f_DEBUG32+0x3>
	g_u8_DEBUG13 = pwm;
    1a46:	60 93 3b 01 	sts	0x013B, r22	; 0x80013b <g_u8_DEBUG13>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1a4a:	8f b7       	in	r24, 0x3f	; 63
    1a4c:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    1a4e:	f8 94       	cli
	return flags;
    1a50:	88 85       	ldd	r24, Y+8	; 0x08
	/* calculate new backlight PWM value and set that */
	//if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
		s_task_backlight(l_adc_ldr);
		
		flags = cpu_irq_save();
		g_adc_ldr_last = l_adc_ldr;
    1a52:	c0 92 48 01 	sts	0x0148, r12	; 0x800148 <g_adc_ldr_last>
    1a56:	d0 92 49 01 	sts	0x0149, r13	; 0x800149 <g_adc_ldr_last+0x1>
    1a5a:	e0 92 4a 01 	sts	0x014A, r14	; 0x80014a <g_adc_ldr_last+0x2>
    1a5e:	f0 92 4b 01 	sts	0x014B, r15	; 0x80014b <g_adc_ldr_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a62:	8f bf       	out	0x3f, r24	; 63
	const float C_temp_coef_ofs_atmel	= 1024 * 0.314f / 1.1f;
	const float C_temp_coef_ofs			= 54.0f + C_temp_coef_ofs_atmel;
	float l_temp_lcd_last;

	/* Temperature calculation for C */
	float l_temp = 25.f + ((adc_temp	- C_temp_coef_ofs) * C_temp_coef_k);
    1a64:	29 e1       	ldi	r18, 0x19	; 25
    1a66:	37 e2       	ldi	r19, 0x27	; 39
    1a68:	4d ea       	ldi	r20, 0xAD	; 173
    1a6a:	53 e4       	ldi	r21, 0x43	; 67
    1a6c:	c5 01       	movw	r24, r10
    1a6e:	b4 01       	movw	r22, r8
    1a70:	d7 d0       	rcall	.+430    	; 0x1c20 <__subsf3>
    1a72:	20 e0       	ldi	r18, 0x00	; 0
    1a74:	30 ea       	ldi	r19, 0xA0	; 160
    1a76:	47 e8       	ldi	r20, 0x87	; 135
    1a78:	5f e3       	ldi	r21, 0x3F	; 63
    1a7a:	8a d2       	rcall	.+1300   	; 0x1f90 <__mulsf3>
    1a7c:	20 e0       	ldi	r18, 0x00	; 0
    1a7e:	30 e0       	ldi	r19, 0x00	; 0
    1a80:	48 ec       	ldi	r20, 0xC8	; 200
    1a82:	51 e4       	ldi	r21, 0x41	; 65
    1a84:	ce d0       	rcall	.+412    	; 0x1c22 <__addsf3>
    1a86:	6b 01       	movw	r12, r22
    1a88:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1a8a:	8f b7       	in	r24, 0x3f	; 63
    1a8c:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    1a8e:	f8 94       	cli
	return flags;
    1a90:	8d 81       	ldd	r24, Y+5	; 0x05
	
	irqflags_t flags = cpu_irq_save();
	l_temp_lcd_last = g_temp_lcd_last;
    1a92:	20 91 3c 01 	lds	r18, 0x013C	; 0x80013c <g_temp_lcd_last>
    1a96:	30 91 3d 01 	lds	r19, 0x013D	; 0x80013d <g_temp_lcd_last+0x1>
    1a9a:	40 91 3e 01 	lds	r20, 0x013E	; 0x80013e <g_temp_lcd_last+0x2>
    1a9e:	50 91 3f 01 	lds	r21, 0x013F	; 0x80013f <g_temp_lcd_last+0x3>
	g_temp = l_temp;
    1aa2:	c0 92 40 01 	sts	0x0140, r12	; 0x800140 <g_temp>
    1aa6:	d0 92 41 01 	sts	0x0141, r13	; 0x800141 <g_temp+0x1>
    1aaa:	e0 92 42 01 	sts	0x0142, r14	; 0x800142 <g_temp+0x2>
    1aae:	f0 92 43 01 	sts	0x0143, r15	; 0x800143 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1ab2:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	if (abs(l_temp - l_temp_lcd_last) > 1.f) {
    1ab4:	c7 01       	movw	r24, r14
    1ab6:	b6 01       	movw	r22, r12
    1ab8:	b3 d0       	rcall	.+358    	; 0x1c20 <__subsf3>
    1aba:	83 d1       	rcall	.+774    	; 0x1dc2 <__fixsfsi>
    1abc:	9b 01       	movw	r18, r22
    1abe:	77 23       	and	r23, r23
    1ac0:	24 f4       	brge	.+8      	; 0x1aca <main+0x32a>
    1ac2:	22 27       	eor	r18, r18
    1ac4:	33 27       	eor	r19, r19
    1ac6:	26 1b       	sub	r18, r22
    1ac8:	37 0b       	sbc	r19, r23
    1aca:	b9 01       	movw	r22, r18
    1acc:	33 0f       	add	r19, r19
    1ace:	88 0b       	sbc	r24, r24
    1ad0:	99 0b       	sbc	r25, r25
    1ad2:	aa d1       	rcall	.+852    	; 0x1e28 <__floatsisf>
    1ad4:	20 e0       	ldi	r18, 0x00	; 0
    1ad6:	30 e0       	ldi	r19, 0x00	; 0
    1ad8:	40 e8       	ldi	r20, 0x80	; 128
    1ada:	5f e3       	ldi	r21, 0x3F	; 63
    1adc:	55 d2       	rcall	.+1194   	; 0x1f88 <__gesf2>
    1ade:	18 16       	cp	r1, r24
    1ae0:	6c f4       	brge	.+26     	; 0x1afc <main+0x35c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1ae2:	8f b7       	in	r24, 0x3f	; 63
    1ae4:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    1ae6:	f8 94       	cli
	return flags;
    1ae8:	8e 81       	ldd	r24, Y+6	; 0x06
		flags = cpu_irq_save();
		g_temp_lcd_last = l_temp;
    1aea:	c0 92 3c 01 	sts	0x013C, r12	; 0x80013c <g_temp_lcd_last>
    1aee:	d0 92 3d 01 	sts	0x013D, r13	; 0x80013d <g_temp_lcd_last+0x1>
    1af2:	e0 92 3e 01 	sts	0x013E, r14	; 0x80013e <g_temp_lcd_last+0x2>
    1af6:	f0 92 3f 01 	sts	0x013F, r15	; 0x80013f <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1afa:	8f bf       	out	0x3f, r24	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    1afc:	33 be       	out	0x33, r3	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
    1afe:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
    1b00:	83 b7       	in	r24, 0x33	; 51
    1b02:	8e 7f       	andi	r24, 0xFE	; 254
    1b04:	83 bf       	out	0x33, r24	; 51
	/* Initialize external components */
	lcd_init();
	
	/* main loop */
	runmode = 1;
    while (runmode) {
    1b06:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <runmode>
    1b0a:	81 11       	cpse	r24, r1
    1b0c:	33 cf       	rjmp	.-410    	; 0x1974 <main+0x1d4>
	    s_enter_sleep(SLEEP_MODE_IDLE);
    }
	
	
	/* Shutdown external components */
	lcd_shutdown();
    1b0e:	17 dd       	rcall	.-1490   	; 0x153e <lcd_shutdown>
	
	cpu_irq_disable();
    1b10:	f8 94       	cli
    
	/* disable sub-modules */
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
    1b12:	80 b7       	in	r24, 0x30	; 48
    1b14:	80 68       	ori	r24, 0x80	; 128
    1b16:	80 bf       	out	0x30, r24	; 48
	sysclk_disable_module(0, PRSPI);
    1b18:	62 e0       	ldi	r22, 0x02	; 2
    1b1a:	80 e0       	ldi	r24, 0x00	; 0
    1b1c:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>
	sysclk_disable_module(0, PRUSART0);
    1b20:	61 e0       	ldi	r22, 0x01	; 1
    1b22:	80 e0       	ldi	r24, 0x00	; 0
    1b24:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1b28:	8f b7       	in	r24, 0x3f	; 63
    1b2a:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    1b2c:	f8 94       	cli
	return flags;
    1b2e:	8c 81       	ldd	r24, Y+4	; 0x04

static void s_twi_disable(void)
{
	irqflags_t flags = cpu_irq_save();

	TWCR = _BV(TWEN);							// disable the interrupt source
    1b30:	ec eb       	ldi	r30, 0xBC	; 188
    1b32:	f0 e0       	ldi	r31, 0x00	; 0
    1b34:	94 e0       	ldi	r25, 0x04	; 4
    1b36:	90 83       	st	Z, r25
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    1b38:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    1b3a:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    1b3c:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    1b3e:	45 9a       	sbi	0x08, 5	; 8
	ioport_set_pin_mode(SDA_GPIO, IOPORT_MODE_PULLUP);

	ioport_set_pin_dir(SCL_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(SCL_GPIO, IOPORT_MODE_PULLUP);

	TWCR = 0;									// disable the TWI port
    1b40:	10 82       	st	Z, r1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1b42:	8f bf       	out	0x3f, r24	; 63
	
	cpu_irq_restore(flags);

	sysclk_disable_module(0, PRTWI);
    1b44:	67 e0       	ldi	r22, 0x07	; 7
    1b46:	80 e0       	ldi	r24, 0x00	; 0
    1b48:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1b4c:	8f b7       	in	r24, 0x3f	; 63
    1b4e:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    1b50:	f8 94       	cli
	return flags;
    1b52:	1b 81       	ldd	r17, Y+3	; 0x03
}

/*  \brief Disable ADC interrupt */
static inline void adc_disable_interrupt(void)
{
	ADCSRA &= ~(1 << ADIE);
    1b54:	ea e7       	ldi	r30, 0x7A	; 122
    1b56:	f0 e0       	ldi	r31, 0x00	; 0
    1b58:	80 81       	ld	r24, Z
    1b5a:	87 7f       	andi	r24, 0xF7	; 247
    1b5c:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    1b5e:	eb e7       	ldi	r30, 0x7B	; 123
    1b60:	f0 e0       	ldi	r31, 0x00	; 0
    1b62:	80 81       	ld	r24, Z
    1b64:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
	ADC_ADTS_REG = temp;
    1b66:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    1b68:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    1b6c:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
	adc_disable_interrupt();					// disable the ADC interrupt
	adc_set_autotrigger_source(0);
	adc_set_admux(0);
	adc_disable_digital_inputs(0);

	sysclk_disable_module(0, PRADC);			// disable ADC sub-module
    1b70:	60 e0       	ldi	r22, 0x00	; 0
    1b72:	80 e0       	ldi	r24, 0x00	; 0
    1b74:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1b78:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1b7a:	8f b7       	in	r24, 0x3f	; 63
    1b7c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1b7e:	f8 94       	cli
	return flags;
    1b80:	19 81       	ldd	r17, Y+1	; 0x01
{
	irqflags_t flags = cpu_irq_save();

	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
    1b82:	65 e0       	ldi	r22, 0x05	; 5
    1b84:	80 e0       	ldi	r24, 0x00	; 0
    1b86:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    1b8a:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    1b8c:	29 98       	cbi	0x05, 1	; 5
	{
		// bring pin to high Z mode to reduce audible plop noise
		ioport_set_pin_dir(AUDIO_PWM, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(AUDIO_PWM, IOPORT_MODE_PULLDOWN);

		TCCR1A  = 0;							// release alternate port function
    1b8e:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		TCCR1B  = 0;
    1b92:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		TCCR1C  = 0;
    1b96:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TIMSK1  = 0;							// no interrupts
    1b9a:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

		sysclk_disable_module(0, PRTIM1);
    1b9e:	63 e0       	ldi	r22, 0x03	; 3
    1ba0:	80 e0       	ldi	r24, 0x00	; 0
    1ba2:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    1ba6:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    1ba8:	2b 98       	cbi	0x05, 3	; 5
	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		ioport_set_pin_dir(LCDBL_PWM, IOPORT_DIR_OUTPUT);
		ioport_set_pin_level(LCDBL_PWM, false);	// turn backlight off

		TCCR2A  = 0;							// release alternate port function
    1baa:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
		TCCR2B  = 0;
    1bae:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
		
		TIMSK2  = 0;							// no interrupts
    1bb2:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		
		ASSR    = 0;							// no async TOSC1 mode
    1bb6:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>

		sysclk_disable_module(0, PRTIM2);
    1bba:	66 e0       	ldi	r22, 0x06	; 6
    1bbc:	80 e0       	ldi	r24, 0x00	; 0
    1bbe:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1bc2:	8f b7       	in	r24, 0x3f	; 63
    1bc4:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    1bc6:	f8 94       	cli
	return flags;
    1bc8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bca:	5f 93       	push	r21
    1bcc:	50 e8       	ldi	r21, 0x80	; 128
    1bce:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    1bd2:	50 e0       	ldi	r21, 0x00	; 0
    1bd4:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    1bd8:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1bda:	8f bf       	out	0x3f, r24	; 63
    1bdc:	1f bf       	out	0x3f, r17	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    1bde:	89 e0       	ldi	r24, 0x09	; 9
    1be0:	83 bf       	out	0x33, r24	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
    1be2:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
    1be4:	83 b7       	in	r24, 0x33	; 51
    1be6:	8e 7f       	andi	r24, 0xFE	; 254
    1be8:	83 bf       	out	0x33, r24	; 51
	s_tc_disable();
	
    s_enter_sleep(SLEEP_MODE_PWR_DOWN);
	
    return retcode;								// should never be reached
}
    1bea:	80 e0       	ldi	r24, 0x00	; 0
    1bec:	90 e0       	ldi	r25, 0x00	; 0
    1bee:	2d 96       	adiw	r28, 0x0d	; 13
    1bf0:	0f b6       	in	r0, 0x3f	; 63
    1bf2:	f8 94       	cli
    1bf4:	de bf       	out	0x3e, r29	; 62
    1bf6:	0f be       	out	0x3f, r0	; 63
    1bf8:	cd bf       	out	0x3d, r28	; 61
    1bfa:	df 91       	pop	r29
    1bfc:	cf 91       	pop	r28
    1bfe:	1f 91       	pop	r17
    1c00:	0f 91       	pop	r16
    1c02:	ff 90       	pop	r15
    1c04:	ef 90       	pop	r14
    1c06:	df 90       	pop	r13
    1c08:	cf 90       	pop	r12
    1c0a:	bf 90       	pop	r11
    1c0c:	af 90       	pop	r10
    1c0e:	9f 90       	pop	r9
    1c10:	8f 90       	pop	r8
    1c12:	7f 90       	pop	r7
    1c14:	6f 90       	pop	r6
    1c16:	5f 90       	pop	r5
    1c18:	4f 90       	pop	r4
    1c1a:	3f 90       	pop	r3
    1c1c:	2f 90       	pop	r2
    1c1e:	08 95       	ret

00001c20 <__subsf3>:
    1c20:	50 58       	subi	r21, 0x80	; 128

00001c22 <__addsf3>:
    1c22:	bb 27       	eor	r27, r27
    1c24:	aa 27       	eor	r26, r26
    1c26:	0e d0       	rcall	.+28     	; 0x1c44 <__addsf3x>
    1c28:	75 c1       	rjmp	.+746    	; 0x1f14 <__fp_round>
    1c2a:	66 d1       	rcall	.+716    	; 0x1ef8 <__fp_pscA>
    1c2c:	30 f0       	brcs	.+12     	; 0x1c3a <__addsf3+0x18>
    1c2e:	6b d1       	rcall	.+726    	; 0x1f06 <__fp_pscB>
    1c30:	20 f0       	brcs	.+8      	; 0x1c3a <__addsf3+0x18>
    1c32:	31 f4       	brne	.+12     	; 0x1c40 <__addsf3+0x1e>
    1c34:	9f 3f       	cpi	r25, 0xFF	; 255
    1c36:	11 f4       	brne	.+4      	; 0x1c3c <__addsf3+0x1a>
    1c38:	1e f4       	brtc	.+6      	; 0x1c40 <__addsf3+0x1e>
    1c3a:	5b c1       	rjmp	.+694    	; 0x1ef2 <__fp_nan>
    1c3c:	0e f4       	brtc	.+2      	; 0x1c40 <__addsf3+0x1e>
    1c3e:	e0 95       	com	r30
    1c40:	e7 fb       	bst	r30, 7
    1c42:	51 c1       	rjmp	.+674    	; 0x1ee6 <__fp_inf>

00001c44 <__addsf3x>:
    1c44:	e9 2f       	mov	r30, r25
    1c46:	77 d1       	rcall	.+750    	; 0x1f36 <__fp_split3>
    1c48:	80 f3       	brcs	.-32     	; 0x1c2a <__addsf3+0x8>
    1c4a:	ba 17       	cp	r27, r26
    1c4c:	62 07       	cpc	r22, r18
    1c4e:	73 07       	cpc	r23, r19
    1c50:	84 07       	cpc	r24, r20
    1c52:	95 07       	cpc	r25, r21
    1c54:	18 f0       	brcs	.+6      	; 0x1c5c <__addsf3x+0x18>
    1c56:	71 f4       	brne	.+28     	; 0x1c74 <__addsf3x+0x30>
    1c58:	9e f5       	brtc	.+102    	; 0x1cc0 <__addsf3x+0x7c>
    1c5a:	8f c1       	rjmp	.+798    	; 0x1f7a <__fp_zero>
    1c5c:	0e f4       	brtc	.+2      	; 0x1c60 <__addsf3x+0x1c>
    1c5e:	e0 95       	com	r30
    1c60:	0b 2e       	mov	r0, r27
    1c62:	ba 2f       	mov	r27, r26
    1c64:	a0 2d       	mov	r26, r0
    1c66:	0b 01       	movw	r0, r22
    1c68:	b9 01       	movw	r22, r18
    1c6a:	90 01       	movw	r18, r0
    1c6c:	0c 01       	movw	r0, r24
    1c6e:	ca 01       	movw	r24, r20
    1c70:	a0 01       	movw	r20, r0
    1c72:	11 24       	eor	r1, r1
    1c74:	ff 27       	eor	r31, r31
    1c76:	59 1b       	sub	r21, r25
    1c78:	99 f0       	breq	.+38     	; 0x1ca0 <__addsf3x+0x5c>
    1c7a:	59 3f       	cpi	r21, 0xF9	; 249
    1c7c:	50 f4       	brcc	.+20     	; 0x1c92 <__addsf3x+0x4e>
    1c7e:	50 3e       	cpi	r21, 0xE0	; 224
    1c80:	68 f1       	brcs	.+90     	; 0x1cdc <__addsf3x+0x98>
    1c82:	1a 16       	cp	r1, r26
    1c84:	f0 40       	sbci	r31, 0x00	; 0
    1c86:	a2 2f       	mov	r26, r18
    1c88:	23 2f       	mov	r18, r19
    1c8a:	34 2f       	mov	r19, r20
    1c8c:	44 27       	eor	r20, r20
    1c8e:	58 5f       	subi	r21, 0xF8	; 248
    1c90:	f3 cf       	rjmp	.-26     	; 0x1c78 <__addsf3x+0x34>
    1c92:	46 95       	lsr	r20
    1c94:	37 95       	ror	r19
    1c96:	27 95       	ror	r18
    1c98:	a7 95       	ror	r26
    1c9a:	f0 40       	sbci	r31, 0x00	; 0
    1c9c:	53 95       	inc	r21
    1c9e:	c9 f7       	brne	.-14     	; 0x1c92 <__addsf3x+0x4e>
    1ca0:	7e f4       	brtc	.+30     	; 0x1cc0 <__addsf3x+0x7c>
    1ca2:	1f 16       	cp	r1, r31
    1ca4:	ba 0b       	sbc	r27, r26
    1ca6:	62 0b       	sbc	r22, r18
    1ca8:	73 0b       	sbc	r23, r19
    1caa:	84 0b       	sbc	r24, r20
    1cac:	ba f0       	brmi	.+46     	; 0x1cdc <__addsf3x+0x98>
    1cae:	91 50       	subi	r25, 0x01	; 1
    1cb0:	a1 f0       	breq	.+40     	; 0x1cda <__addsf3x+0x96>
    1cb2:	ff 0f       	add	r31, r31
    1cb4:	bb 1f       	adc	r27, r27
    1cb6:	66 1f       	adc	r22, r22
    1cb8:	77 1f       	adc	r23, r23
    1cba:	88 1f       	adc	r24, r24
    1cbc:	c2 f7       	brpl	.-16     	; 0x1cae <__addsf3x+0x6a>
    1cbe:	0e c0       	rjmp	.+28     	; 0x1cdc <__addsf3x+0x98>
    1cc0:	ba 0f       	add	r27, r26
    1cc2:	62 1f       	adc	r22, r18
    1cc4:	73 1f       	adc	r23, r19
    1cc6:	84 1f       	adc	r24, r20
    1cc8:	48 f4       	brcc	.+18     	; 0x1cdc <__addsf3x+0x98>
    1cca:	87 95       	ror	r24
    1ccc:	77 95       	ror	r23
    1cce:	67 95       	ror	r22
    1cd0:	b7 95       	ror	r27
    1cd2:	f7 95       	ror	r31
    1cd4:	9e 3f       	cpi	r25, 0xFE	; 254
    1cd6:	08 f0       	brcs	.+2      	; 0x1cda <__addsf3x+0x96>
    1cd8:	b3 cf       	rjmp	.-154    	; 0x1c40 <__addsf3+0x1e>
    1cda:	93 95       	inc	r25
    1cdc:	88 0f       	add	r24, r24
    1cde:	08 f0       	brcs	.+2      	; 0x1ce2 <__addsf3x+0x9e>
    1ce0:	99 27       	eor	r25, r25
    1ce2:	ee 0f       	add	r30, r30
    1ce4:	97 95       	ror	r25
    1ce6:	87 95       	ror	r24
    1ce8:	08 95       	ret

00001cea <__cmpsf2>:
    1cea:	d9 d0       	rcall	.+434    	; 0x1e9e <__fp_cmp>
    1cec:	08 f4       	brcc	.+2      	; 0x1cf0 <__cmpsf2+0x6>
    1cee:	81 e0       	ldi	r24, 0x01	; 1
    1cf0:	08 95       	ret

00001cf2 <__divsf3>:
    1cf2:	0c d0       	rcall	.+24     	; 0x1d0c <__divsf3x>
    1cf4:	0f c1       	rjmp	.+542    	; 0x1f14 <__fp_round>
    1cf6:	07 d1       	rcall	.+526    	; 0x1f06 <__fp_pscB>
    1cf8:	40 f0       	brcs	.+16     	; 0x1d0a <__divsf3+0x18>
    1cfa:	fe d0       	rcall	.+508    	; 0x1ef8 <__fp_pscA>
    1cfc:	30 f0       	brcs	.+12     	; 0x1d0a <__divsf3+0x18>
    1cfe:	21 f4       	brne	.+8      	; 0x1d08 <__divsf3+0x16>
    1d00:	5f 3f       	cpi	r21, 0xFF	; 255
    1d02:	19 f0       	breq	.+6      	; 0x1d0a <__divsf3+0x18>
    1d04:	f0 c0       	rjmp	.+480    	; 0x1ee6 <__fp_inf>
    1d06:	51 11       	cpse	r21, r1
    1d08:	39 c1       	rjmp	.+626    	; 0x1f7c <__fp_szero>
    1d0a:	f3 c0       	rjmp	.+486    	; 0x1ef2 <__fp_nan>

00001d0c <__divsf3x>:
    1d0c:	14 d1       	rcall	.+552    	; 0x1f36 <__fp_split3>
    1d0e:	98 f3       	brcs	.-26     	; 0x1cf6 <__divsf3+0x4>

00001d10 <__divsf3_pse>:
    1d10:	99 23       	and	r25, r25
    1d12:	c9 f3       	breq	.-14     	; 0x1d06 <__divsf3+0x14>
    1d14:	55 23       	and	r21, r21
    1d16:	b1 f3       	breq	.-20     	; 0x1d04 <__divsf3+0x12>
    1d18:	95 1b       	sub	r25, r21
    1d1a:	55 0b       	sbc	r21, r21
    1d1c:	bb 27       	eor	r27, r27
    1d1e:	aa 27       	eor	r26, r26
    1d20:	62 17       	cp	r22, r18
    1d22:	73 07       	cpc	r23, r19
    1d24:	84 07       	cpc	r24, r20
    1d26:	38 f0       	brcs	.+14     	; 0x1d36 <__divsf3_pse+0x26>
    1d28:	9f 5f       	subi	r25, 0xFF	; 255
    1d2a:	5f 4f       	sbci	r21, 0xFF	; 255
    1d2c:	22 0f       	add	r18, r18
    1d2e:	33 1f       	adc	r19, r19
    1d30:	44 1f       	adc	r20, r20
    1d32:	aa 1f       	adc	r26, r26
    1d34:	a9 f3       	breq	.-22     	; 0x1d20 <__divsf3_pse+0x10>
    1d36:	33 d0       	rcall	.+102    	; 0x1d9e <__divsf3_pse+0x8e>
    1d38:	0e 2e       	mov	r0, r30
    1d3a:	3a f0       	brmi	.+14     	; 0x1d4a <__divsf3_pse+0x3a>
    1d3c:	e0 e8       	ldi	r30, 0x80	; 128
    1d3e:	30 d0       	rcall	.+96     	; 0x1da0 <__divsf3_pse+0x90>
    1d40:	91 50       	subi	r25, 0x01	; 1
    1d42:	50 40       	sbci	r21, 0x00	; 0
    1d44:	e6 95       	lsr	r30
    1d46:	00 1c       	adc	r0, r0
    1d48:	ca f7       	brpl	.-14     	; 0x1d3c <__divsf3_pse+0x2c>
    1d4a:	29 d0       	rcall	.+82     	; 0x1d9e <__divsf3_pse+0x8e>
    1d4c:	fe 2f       	mov	r31, r30
    1d4e:	27 d0       	rcall	.+78     	; 0x1d9e <__divsf3_pse+0x8e>
    1d50:	66 0f       	add	r22, r22
    1d52:	77 1f       	adc	r23, r23
    1d54:	88 1f       	adc	r24, r24
    1d56:	bb 1f       	adc	r27, r27
    1d58:	26 17       	cp	r18, r22
    1d5a:	37 07       	cpc	r19, r23
    1d5c:	48 07       	cpc	r20, r24
    1d5e:	ab 07       	cpc	r26, r27
    1d60:	b0 e8       	ldi	r27, 0x80	; 128
    1d62:	09 f0       	breq	.+2      	; 0x1d66 <__divsf3_pse+0x56>
    1d64:	bb 0b       	sbc	r27, r27
    1d66:	80 2d       	mov	r24, r0
    1d68:	bf 01       	movw	r22, r30
    1d6a:	ff 27       	eor	r31, r31
    1d6c:	93 58       	subi	r25, 0x83	; 131
    1d6e:	5f 4f       	sbci	r21, 0xFF	; 255
    1d70:	2a f0       	brmi	.+10     	; 0x1d7c <__divsf3_pse+0x6c>
    1d72:	9e 3f       	cpi	r25, 0xFE	; 254
    1d74:	51 05       	cpc	r21, r1
    1d76:	68 f0       	brcs	.+26     	; 0x1d92 <__divsf3_pse+0x82>
    1d78:	b6 c0       	rjmp	.+364    	; 0x1ee6 <__fp_inf>
    1d7a:	00 c1       	rjmp	.+512    	; 0x1f7c <__fp_szero>
    1d7c:	5f 3f       	cpi	r21, 0xFF	; 255
    1d7e:	ec f3       	brlt	.-6      	; 0x1d7a <__divsf3_pse+0x6a>
    1d80:	98 3e       	cpi	r25, 0xE8	; 232
    1d82:	dc f3       	brlt	.-10     	; 0x1d7a <__divsf3_pse+0x6a>
    1d84:	86 95       	lsr	r24
    1d86:	77 95       	ror	r23
    1d88:	67 95       	ror	r22
    1d8a:	b7 95       	ror	r27
    1d8c:	f7 95       	ror	r31
    1d8e:	9f 5f       	subi	r25, 0xFF	; 255
    1d90:	c9 f7       	brne	.-14     	; 0x1d84 <__divsf3_pse+0x74>
    1d92:	88 0f       	add	r24, r24
    1d94:	91 1d       	adc	r25, r1
    1d96:	96 95       	lsr	r25
    1d98:	87 95       	ror	r24
    1d9a:	97 f9       	bld	r25, 7
    1d9c:	08 95       	ret
    1d9e:	e1 e0       	ldi	r30, 0x01	; 1
    1da0:	66 0f       	add	r22, r22
    1da2:	77 1f       	adc	r23, r23
    1da4:	88 1f       	adc	r24, r24
    1da6:	bb 1f       	adc	r27, r27
    1da8:	62 17       	cp	r22, r18
    1daa:	73 07       	cpc	r23, r19
    1dac:	84 07       	cpc	r24, r20
    1dae:	ba 07       	cpc	r27, r26
    1db0:	20 f0       	brcs	.+8      	; 0x1dba <__divsf3_pse+0xaa>
    1db2:	62 1b       	sub	r22, r18
    1db4:	73 0b       	sbc	r23, r19
    1db6:	84 0b       	sbc	r24, r20
    1db8:	ba 0b       	sbc	r27, r26
    1dba:	ee 1f       	adc	r30, r30
    1dbc:	88 f7       	brcc	.-30     	; 0x1da0 <__divsf3_pse+0x90>
    1dbe:	e0 95       	com	r30
    1dc0:	08 95       	ret

00001dc2 <__fixsfsi>:
    1dc2:	04 d0       	rcall	.+8      	; 0x1dcc <__fixunssfsi>
    1dc4:	68 94       	set
    1dc6:	b1 11       	cpse	r27, r1
    1dc8:	d9 c0       	rjmp	.+434    	; 0x1f7c <__fp_szero>
    1dca:	08 95       	ret

00001dcc <__fixunssfsi>:
    1dcc:	bc d0       	rcall	.+376    	; 0x1f46 <__fp_splitA>
    1dce:	88 f0       	brcs	.+34     	; 0x1df2 <__fixunssfsi+0x26>
    1dd0:	9f 57       	subi	r25, 0x7F	; 127
    1dd2:	90 f0       	brcs	.+36     	; 0x1df8 <__fixunssfsi+0x2c>
    1dd4:	b9 2f       	mov	r27, r25
    1dd6:	99 27       	eor	r25, r25
    1dd8:	b7 51       	subi	r27, 0x17	; 23
    1dda:	a0 f0       	brcs	.+40     	; 0x1e04 <__fixunssfsi+0x38>
    1ddc:	d1 f0       	breq	.+52     	; 0x1e12 <__fixunssfsi+0x46>
    1dde:	66 0f       	add	r22, r22
    1de0:	77 1f       	adc	r23, r23
    1de2:	88 1f       	adc	r24, r24
    1de4:	99 1f       	adc	r25, r25
    1de6:	1a f0       	brmi	.+6      	; 0x1dee <__fixunssfsi+0x22>
    1de8:	ba 95       	dec	r27
    1dea:	c9 f7       	brne	.-14     	; 0x1dde <__fixunssfsi+0x12>
    1dec:	12 c0       	rjmp	.+36     	; 0x1e12 <__fixunssfsi+0x46>
    1dee:	b1 30       	cpi	r27, 0x01	; 1
    1df0:	81 f0       	breq	.+32     	; 0x1e12 <__fixunssfsi+0x46>
    1df2:	c3 d0       	rcall	.+390    	; 0x1f7a <__fp_zero>
    1df4:	b1 e0       	ldi	r27, 0x01	; 1
    1df6:	08 95       	ret
    1df8:	c0 c0       	rjmp	.+384    	; 0x1f7a <__fp_zero>
    1dfa:	67 2f       	mov	r22, r23
    1dfc:	78 2f       	mov	r23, r24
    1dfe:	88 27       	eor	r24, r24
    1e00:	b8 5f       	subi	r27, 0xF8	; 248
    1e02:	39 f0       	breq	.+14     	; 0x1e12 <__fixunssfsi+0x46>
    1e04:	b9 3f       	cpi	r27, 0xF9	; 249
    1e06:	cc f3       	brlt	.-14     	; 0x1dfa <__fixunssfsi+0x2e>
    1e08:	86 95       	lsr	r24
    1e0a:	77 95       	ror	r23
    1e0c:	67 95       	ror	r22
    1e0e:	b3 95       	inc	r27
    1e10:	d9 f7       	brne	.-10     	; 0x1e08 <__fixunssfsi+0x3c>
    1e12:	3e f4       	brtc	.+14     	; 0x1e22 <__fixunssfsi+0x56>
    1e14:	90 95       	com	r25
    1e16:	80 95       	com	r24
    1e18:	70 95       	com	r23
    1e1a:	61 95       	neg	r22
    1e1c:	7f 4f       	sbci	r23, 0xFF	; 255
    1e1e:	8f 4f       	sbci	r24, 0xFF	; 255
    1e20:	9f 4f       	sbci	r25, 0xFF	; 255
    1e22:	08 95       	ret

00001e24 <__floatunsisf>:
    1e24:	e8 94       	clt
    1e26:	09 c0       	rjmp	.+18     	; 0x1e3a <__floatsisf+0x12>

00001e28 <__floatsisf>:
    1e28:	97 fb       	bst	r25, 7
    1e2a:	3e f4       	brtc	.+14     	; 0x1e3a <__floatsisf+0x12>
    1e2c:	90 95       	com	r25
    1e2e:	80 95       	com	r24
    1e30:	70 95       	com	r23
    1e32:	61 95       	neg	r22
    1e34:	7f 4f       	sbci	r23, 0xFF	; 255
    1e36:	8f 4f       	sbci	r24, 0xFF	; 255
    1e38:	9f 4f       	sbci	r25, 0xFF	; 255
    1e3a:	99 23       	and	r25, r25
    1e3c:	a9 f0       	breq	.+42     	; 0x1e68 <__floatsisf+0x40>
    1e3e:	f9 2f       	mov	r31, r25
    1e40:	96 e9       	ldi	r25, 0x96	; 150
    1e42:	bb 27       	eor	r27, r27
    1e44:	93 95       	inc	r25
    1e46:	f6 95       	lsr	r31
    1e48:	87 95       	ror	r24
    1e4a:	77 95       	ror	r23
    1e4c:	67 95       	ror	r22
    1e4e:	b7 95       	ror	r27
    1e50:	f1 11       	cpse	r31, r1
    1e52:	f8 cf       	rjmp	.-16     	; 0x1e44 <__floatsisf+0x1c>
    1e54:	fa f4       	brpl	.+62     	; 0x1e94 <__floatsisf+0x6c>
    1e56:	bb 0f       	add	r27, r27
    1e58:	11 f4       	brne	.+4      	; 0x1e5e <__floatsisf+0x36>
    1e5a:	60 ff       	sbrs	r22, 0
    1e5c:	1b c0       	rjmp	.+54     	; 0x1e94 <__floatsisf+0x6c>
    1e5e:	6f 5f       	subi	r22, 0xFF	; 255
    1e60:	7f 4f       	sbci	r23, 0xFF	; 255
    1e62:	8f 4f       	sbci	r24, 0xFF	; 255
    1e64:	9f 4f       	sbci	r25, 0xFF	; 255
    1e66:	16 c0       	rjmp	.+44     	; 0x1e94 <__floatsisf+0x6c>
    1e68:	88 23       	and	r24, r24
    1e6a:	11 f0       	breq	.+4      	; 0x1e70 <__floatsisf+0x48>
    1e6c:	96 e9       	ldi	r25, 0x96	; 150
    1e6e:	11 c0       	rjmp	.+34     	; 0x1e92 <__floatsisf+0x6a>
    1e70:	77 23       	and	r23, r23
    1e72:	21 f0       	breq	.+8      	; 0x1e7c <__floatsisf+0x54>
    1e74:	9e e8       	ldi	r25, 0x8E	; 142
    1e76:	87 2f       	mov	r24, r23
    1e78:	76 2f       	mov	r23, r22
    1e7a:	05 c0       	rjmp	.+10     	; 0x1e86 <__floatsisf+0x5e>
    1e7c:	66 23       	and	r22, r22
    1e7e:	71 f0       	breq	.+28     	; 0x1e9c <__floatsisf+0x74>
    1e80:	96 e8       	ldi	r25, 0x86	; 134
    1e82:	86 2f       	mov	r24, r22
    1e84:	70 e0       	ldi	r23, 0x00	; 0
    1e86:	60 e0       	ldi	r22, 0x00	; 0
    1e88:	2a f0       	brmi	.+10     	; 0x1e94 <__floatsisf+0x6c>
    1e8a:	9a 95       	dec	r25
    1e8c:	66 0f       	add	r22, r22
    1e8e:	77 1f       	adc	r23, r23
    1e90:	88 1f       	adc	r24, r24
    1e92:	da f7       	brpl	.-10     	; 0x1e8a <__floatsisf+0x62>
    1e94:	88 0f       	add	r24, r24
    1e96:	96 95       	lsr	r25
    1e98:	87 95       	ror	r24
    1e9a:	97 f9       	bld	r25, 7
    1e9c:	08 95       	ret

00001e9e <__fp_cmp>:
    1e9e:	99 0f       	add	r25, r25
    1ea0:	00 08       	sbc	r0, r0
    1ea2:	55 0f       	add	r21, r21
    1ea4:	aa 0b       	sbc	r26, r26
    1ea6:	e0 e8       	ldi	r30, 0x80	; 128
    1ea8:	fe ef       	ldi	r31, 0xFE	; 254
    1eaa:	16 16       	cp	r1, r22
    1eac:	17 06       	cpc	r1, r23
    1eae:	e8 07       	cpc	r30, r24
    1eb0:	f9 07       	cpc	r31, r25
    1eb2:	c0 f0       	brcs	.+48     	; 0x1ee4 <__fp_cmp+0x46>
    1eb4:	12 16       	cp	r1, r18
    1eb6:	13 06       	cpc	r1, r19
    1eb8:	e4 07       	cpc	r30, r20
    1eba:	f5 07       	cpc	r31, r21
    1ebc:	98 f0       	brcs	.+38     	; 0x1ee4 <__fp_cmp+0x46>
    1ebe:	62 1b       	sub	r22, r18
    1ec0:	73 0b       	sbc	r23, r19
    1ec2:	84 0b       	sbc	r24, r20
    1ec4:	95 0b       	sbc	r25, r21
    1ec6:	39 f4       	brne	.+14     	; 0x1ed6 <__fp_cmp+0x38>
    1ec8:	0a 26       	eor	r0, r26
    1eca:	61 f0       	breq	.+24     	; 0x1ee4 <__fp_cmp+0x46>
    1ecc:	23 2b       	or	r18, r19
    1ece:	24 2b       	or	r18, r20
    1ed0:	25 2b       	or	r18, r21
    1ed2:	21 f4       	brne	.+8      	; 0x1edc <__fp_cmp+0x3e>
    1ed4:	08 95       	ret
    1ed6:	0a 26       	eor	r0, r26
    1ed8:	09 f4       	brne	.+2      	; 0x1edc <__fp_cmp+0x3e>
    1eda:	a1 40       	sbci	r26, 0x01	; 1
    1edc:	a6 95       	lsr	r26
    1ede:	8f ef       	ldi	r24, 0xFF	; 255
    1ee0:	81 1d       	adc	r24, r1
    1ee2:	81 1d       	adc	r24, r1
    1ee4:	08 95       	ret

00001ee6 <__fp_inf>:
    1ee6:	97 f9       	bld	r25, 7
    1ee8:	9f 67       	ori	r25, 0x7F	; 127
    1eea:	80 e8       	ldi	r24, 0x80	; 128
    1eec:	70 e0       	ldi	r23, 0x00	; 0
    1eee:	60 e0       	ldi	r22, 0x00	; 0
    1ef0:	08 95       	ret

00001ef2 <__fp_nan>:
    1ef2:	9f ef       	ldi	r25, 0xFF	; 255
    1ef4:	80 ec       	ldi	r24, 0xC0	; 192
    1ef6:	08 95       	ret

00001ef8 <__fp_pscA>:
    1ef8:	00 24       	eor	r0, r0
    1efa:	0a 94       	dec	r0
    1efc:	16 16       	cp	r1, r22
    1efe:	17 06       	cpc	r1, r23
    1f00:	18 06       	cpc	r1, r24
    1f02:	09 06       	cpc	r0, r25
    1f04:	08 95       	ret

00001f06 <__fp_pscB>:
    1f06:	00 24       	eor	r0, r0
    1f08:	0a 94       	dec	r0
    1f0a:	12 16       	cp	r1, r18
    1f0c:	13 06       	cpc	r1, r19
    1f0e:	14 06       	cpc	r1, r20
    1f10:	05 06       	cpc	r0, r21
    1f12:	08 95       	ret

00001f14 <__fp_round>:
    1f14:	09 2e       	mov	r0, r25
    1f16:	03 94       	inc	r0
    1f18:	00 0c       	add	r0, r0
    1f1a:	11 f4       	brne	.+4      	; 0x1f20 <__fp_round+0xc>
    1f1c:	88 23       	and	r24, r24
    1f1e:	52 f0       	brmi	.+20     	; 0x1f34 <__fp_round+0x20>
    1f20:	bb 0f       	add	r27, r27
    1f22:	40 f4       	brcc	.+16     	; 0x1f34 <__fp_round+0x20>
    1f24:	bf 2b       	or	r27, r31
    1f26:	11 f4       	brne	.+4      	; 0x1f2c <__fp_round+0x18>
    1f28:	60 ff       	sbrs	r22, 0
    1f2a:	04 c0       	rjmp	.+8      	; 0x1f34 <__fp_round+0x20>
    1f2c:	6f 5f       	subi	r22, 0xFF	; 255
    1f2e:	7f 4f       	sbci	r23, 0xFF	; 255
    1f30:	8f 4f       	sbci	r24, 0xFF	; 255
    1f32:	9f 4f       	sbci	r25, 0xFF	; 255
    1f34:	08 95       	ret

00001f36 <__fp_split3>:
    1f36:	57 fd       	sbrc	r21, 7
    1f38:	90 58       	subi	r25, 0x80	; 128
    1f3a:	44 0f       	add	r20, r20
    1f3c:	55 1f       	adc	r21, r21
    1f3e:	59 f0       	breq	.+22     	; 0x1f56 <__fp_splitA+0x10>
    1f40:	5f 3f       	cpi	r21, 0xFF	; 255
    1f42:	71 f0       	breq	.+28     	; 0x1f60 <__fp_splitA+0x1a>
    1f44:	47 95       	ror	r20

00001f46 <__fp_splitA>:
    1f46:	88 0f       	add	r24, r24
    1f48:	97 fb       	bst	r25, 7
    1f4a:	99 1f       	adc	r25, r25
    1f4c:	61 f0       	breq	.+24     	; 0x1f66 <__fp_splitA+0x20>
    1f4e:	9f 3f       	cpi	r25, 0xFF	; 255
    1f50:	79 f0       	breq	.+30     	; 0x1f70 <__fp_splitA+0x2a>
    1f52:	87 95       	ror	r24
    1f54:	08 95       	ret
    1f56:	12 16       	cp	r1, r18
    1f58:	13 06       	cpc	r1, r19
    1f5a:	14 06       	cpc	r1, r20
    1f5c:	55 1f       	adc	r21, r21
    1f5e:	f2 cf       	rjmp	.-28     	; 0x1f44 <__fp_split3+0xe>
    1f60:	46 95       	lsr	r20
    1f62:	f1 df       	rcall	.-30     	; 0x1f46 <__fp_splitA>
    1f64:	08 c0       	rjmp	.+16     	; 0x1f76 <__fp_splitA+0x30>
    1f66:	16 16       	cp	r1, r22
    1f68:	17 06       	cpc	r1, r23
    1f6a:	18 06       	cpc	r1, r24
    1f6c:	99 1f       	adc	r25, r25
    1f6e:	f1 cf       	rjmp	.-30     	; 0x1f52 <__fp_splitA+0xc>
    1f70:	86 95       	lsr	r24
    1f72:	71 05       	cpc	r23, r1
    1f74:	61 05       	cpc	r22, r1
    1f76:	08 94       	sec
    1f78:	08 95       	ret

00001f7a <__fp_zero>:
    1f7a:	e8 94       	clt

00001f7c <__fp_szero>:
    1f7c:	bb 27       	eor	r27, r27
    1f7e:	66 27       	eor	r22, r22
    1f80:	77 27       	eor	r23, r23
    1f82:	cb 01       	movw	r24, r22
    1f84:	97 f9       	bld	r25, 7
    1f86:	08 95       	ret

00001f88 <__gesf2>:
    1f88:	8a df       	rcall	.-236    	; 0x1e9e <__fp_cmp>
    1f8a:	08 f4       	brcc	.+2      	; 0x1f8e <__gesf2+0x6>
    1f8c:	8f ef       	ldi	r24, 0xFF	; 255
    1f8e:	08 95       	ret

00001f90 <__mulsf3>:
    1f90:	0b d0       	rcall	.+22     	; 0x1fa8 <__mulsf3x>
    1f92:	c0 cf       	rjmp	.-128    	; 0x1f14 <__fp_round>
    1f94:	b1 df       	rcall	.-158    	; 0x1ef8 <__fp_pscA>
    1f96:	28 f0       	brcs	.+10     	; 0x1fa2 <__mulsf3+0x12>
    1f98:	b6 df       	rcall	.-148    	; 0x1f06 <__fp_pscB>
    1f9a:	18 f0       	brcs	.+6      	; 0x1fa2 <__mulsf3+0x12>
    1f9c:	95 23       	and	r25, r21
    1f9e:	09 f0       	breq	.+2      	; 0x1fa2 <__mulsf3+0x12>
    1fa0:	a2 cf       	rjmp	.-188    	; 0x1ee6 <__fp_inf>
    1fa2:	a7 cf       	rjmp	.-178    	; 0x1ef2 <__fp_nan>
    1fa4:	11 24       	eor	r1, r1
    1fa6:	ea cf       	rjmp	.-44     	; 0x1f7c <__fp_szero>

00001fa8 <__mulsf3x>:
    1fa8:	c6 df       	rcall	.-116    	; 0x1f36 <__fp_split3>
    1faa:	a0 f3       	brcs	.-24     	; 0x1f94 <__mulsf3+0x4>

00001fac <__mulsf3_pse>:
    1fac:	95 9f       	mul	r25, r21
    1fae:	d1 f3       	breq	.-12     	; 0x1fa4 <__mulsf3+0x14>
    1fb0:	95 0f       	add	r25, r21
    1fb2:	50 e0       	ldi	r21, 0x00	; 0
    1fb4:	55 1f       	adc	r21, r21
    1fb6:	62 9f       	mul	r22, r18
    1fb8:	f0 01       	movw	r30, r0
    1fba:	72 9f       	mul	r23, r18
    1fbc:	bb 27       	eor	r27, r27
    1fbe:	f0 0d       	add	r31, r0
    1fc0:	b1 1d       	adc	r27, r1
    1fc2:	63 9f       	mul	r22, r19
    1fc4:	aa 27       	eor	r26, r26
    1fc6:	f0 0d       	add	r31, r0
    1fc8:	b1 1d       	adc	r27, r1
    1fca:	aa 1f       	adc	r26, r26
    1fcc:	64 9f       	mul	r22, r20
    1fce:	66 27       	eor	r22, r22
    1fd0:	b0 0d       	add	r27, r0
    1fd2:	a1 1d       	adc	r26, r1
    1fd4:	66 1f       	adc	r22, r22
    1fd6:	82 9f       	mul	r24, r18
    1fd8:	22 27       	eor	r18, r18
    1fda:	b0 0d       	add	r27, r0
    1fdc:	a1 1d       	adc	r26, r1
    1fde:	62 1f       	adc	r22, r18
    1fe0:	73 9f       	mul	r23, r19
    1fe2:	b0 0d       	add	r27, r0
    1fe4:	a1 1d       	adc	r26, r1
    1fe6:	62 1f       	adc	r22, r18
    1fe8:	83 9f       	mul	r24, r19
    1fea:	a0 0d       	add	r26, r0
    1fec:	61 1d       	adc	r22, r1
    1fee:	22 1f       	adc	r18, r18
    1ff0:	74 9f       	mul	r23, r20
    1ff2:	33 27       	eor	r19, r19
    1ff4:	a0 0d       	add	r26, r0
    1ff6:	61 1d       	adc	r22, r1
    1ff8:	23 1f       	adc	r18, r19
    1ffa:	84 9f       	mul	r24, r20
    1ffc:	60 0d       	add	r22, r0
    1ffe:	21 1d       	adc	r18, r1
    2000:	82 2f       	mov	r24, r18
    2002:	76 2f       	mov	r23, r22
    2004:	6a 2f       	mov	r22, r26
    2006:	11 24       	eor	r1, r1
    2008:	9f 57       	subi	r25, 0x7F	; 127
    200a:	50 40       	sbci	r21, 0x00	; 0
    200c:	8a f0       	brmi	.+34     	; 0x2030 <__mulsf3_pse+0x84>
    200e:	e1 f0       	breq	.+56     	; 0x2048 <__mulsf3_pse+0x9c>
    2010:	88 23       	and	r24, r24
    2012:	4a f0       	brmi	.+18     	; 0x2026 <__mulsf3_pse+0x7a>
    2014:	ee 0f       	add	r30, r30
    2016:	ff 1f       	adc	r31, r31
    2018:	bb 1f       	adc	r27, r27
    201a:	66 1f       	adc	r22, r22
    201c:	77 1f       	adc	r23, r23
    201e:	88 1f       	adc	r24, r24
    2020:	91 50       	subi	r25, 0x01	; 1
    2022:	50 40       	sbci	r21, 0x00	; 0
    2024:	a9 f7       	brne	.-22     	; 0x2010 <__mulsf3_pse+0x64>
    2026:	9e 3f       	cpi	r25, 0xFE	; 254
    2028:	51 05       	cpc	r21, r1
    202a:	70 f0       	brcs	.+28     	; 0x2048 <__mulsf3_pse+0x9c>
    202c:	5c cf       	rjmp	.-328    	; 0x1ee6 <__fp_inf>
    202e:	a6 cf       	rjmp	.-180    	; 0x1f7c <__fp_szero>
    2030:	5f 3f       	cpi	r21, 0xFF	; 255
    2032:	ec f3       	brlt	.-6      	; 0x202e <__mulsf3_pse+0x82>
    2034:	98 3e       	cpi	r25, 0xE8	; 232
    2036:	dc f3       	brlt	.-10     	; 0x202e <__mulsf3_pse+0x82>
    2038:	86 95       	lsr	r24
    203a:	77 95       	ror	r23
    203c:	67 95       	ror	r22
    203e:	b7 95       	ror	r27
    2040:	f7 95       	ror	r31
    2042:	e7 95       	ror	r30
    2044:	9f 5f       	subi	r25, 0xFF	; 255
    2046:	c1 f7       	brne	.-16     	; 0x2038 <__mulsf3_pse+0x8c>
    2048:	fe 2b       	or	r31, r30
    204a:	88 0f       	add	r24, r24
    204c:	91 1d       	adc	r25, r1
    204e:	96 95       	lsr	r25
    2050:	87 95       	ror	r24
    2052:	97 f9       	bld	r25, 7
    2054:	08 95       	ret

00002056 <__divmodhi4>:
    2056:	97 fb       	bst	r25, 7
    2058:	07 2e       	mov	r0, r23
    205a:	16 f4       	brtc	.+4      	; 0x2060 <__divmodhi4+0xa>
    205c:	00 94       	com	r0
    205e:	06 d0       	rcall	.+12     	; 0x206c <__divmodhi4_neg1>
    2060:	77 fd       	sbrc	r23, 7
    2062:	08 d0       	rcall	.+16     	; 0x2074 <__divmodhi4_neg2>
    2064:	11 d0       	rcall	.+34     	; 0x2088 <__udivmodhi4>
    2066:	07 fc       	sbrc	r0, 7
    2068:	05 d0       	rcall	.+10     	; 0x2074 <__divmodhi4_neg2>
    206a:	3e f4       	brtc	.+14     	; 0x207a <__divmodhi4_exit>

0000206c <__divmodhi4_neg1>:
    206c:	90 95       	com	r25
    206e:	81 95       	neg	r24
    2070:	9f 4f       	sbci	r25, 0xFF	; 255
    2072:	08 95       	ret

00002074 <__divmodhi4_neg2>:
    2074:	70 95       	com	r23
    2076:	61 95       	neg	r22
    2078:	7f 4f       	sbci	r23, 0xFF	; 255

0000207a <__divmodhi4_exit>:
    207a:	08 95       	ret

0000207c <__tablejump2__>:
    207c:	ee 0f       	add	r30, r30
    207e:	ff 1f       	adc	r31, r31
    2080:	05 90       	lpm	r0, Z+
    2082:	f4 91       	lpm	r31, Z
    2084:	e0 2d       	mov	r30, r0
    2086:	09 94       	ijmp

00002088 <__udivmodhi4>:
    2088:	aa 1b       	sub	r26, r26
    208a:	bb 1b       	sub	r27, r27
    208c:	51 e1       	ldi	r21, 0x11	; 17
    208e:	07 c0       	rjmp	.+14     	; 0x209e <__udivmodhi4_ep>

00002090 <__udivmodhi4_loop>:
    2090:	aa 1f       	adc	r26, r26
    2092:	bb 1f       	adc	r27, r27
    2094:	a6 17       	cp	r26, r22
    2096:	b7 07       	cpc	r27, r23
    2098:	10 f0       	brcs	.+4      	; 0x209e <__udivmodhi4_ep>
    209a:	a6 1b       	sub	r26, r22
    209c:	b7 0b       	sbc	r27, r23

0000209e <__udivmodhi4_ep>:
    209e:	88 1f       	adc	r24, r24
    20a0:	99 1f       	adc	r25, r25
    20a2:	5a 95       	dec	r21
    20a4:	a9 f7       	brne	.-22     	; 0x2090 <__udivmodhi4_loop>
    20a6:	80 95       	com	r24
    20a8:	90 95       	com	r25
    20aa:	bc 01       	movw	r22, r24
    20ac:	cd 01       	movw	r24, r26
    20ae:	08 95       	ret

000020b0 <_exit>:
    20b0:	f8 94       	cli

000020b2 <__stop_program>:
    20b2:	ff cf       	rjmp	.-2      	; 0x20b2 <__stop_program>
