{\rtf1\adeflang1025\ansi\ansicpg1252\uc1\adeff0\deff0\stshfdbch31505\stshfloch31506\stshfhich31506\stshfbi0\deflang1033\deflangfe1033\themelang1033\themelangfe0\themelangcs0{\fonttbl{\f0\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fbidi \fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fbidi \fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}{\f3\fbidi \froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f34\fbidi \froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria Math;}
{\flomajor\f31500\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fdbmajor\f31501\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fhimajor\f31502\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0302020204030204}Calibri Light;}{\fbimajor\f31503\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\flominor\f31504\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fdbminor\f31505\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fhiminor\f31506\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}{\fbiminor\f31507\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f43\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\f44\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\f46\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\f47\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\f48\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\f49\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\f50\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\f51\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f53\fbidi \fswiss\fcharset238\fprq2 Arial CE;}
{\f54\fbidi \fswiss\fcharset204\fprq2 Arial Cyr;}{\f56\fbidi \fswiss\fcharset161\fprq2 Arial Greek;}{\f57\fbidi \fswiss\fcharset162\fprq2 Arial Tur;}{\f58\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}
{\f59\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}{\f60\fbidi \fswiss\fcharset186\fprq2 Arial Baltic;}{\f61\fbidi \fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f63\fbidi \fmodern\fcharset238\fprq1 Courier New CE;}
{\f64\fbidi \fmodern\fcharset204\fprq1 Courier New Cyr;}{\f66\fbidi \fmodern\fcharset161\fprq1 Courier New Greek;}{\f67\fbidi \fmodern\fcharset162\fprq1 Courier New Tur;}{\f68\fbidi \fmodern\fcharset177\fprq1 Courier New (Hebrew);}
{\f69\fbidi \fmodern\fcharset178\fprq1 Courier New (Arabic);}{\f70\fbidi \fmodern\fcharset186\fprq1 Courier New Baltic;}{\f71\fbidi \fmodern\fcharset163\fprq1 Courier New (Vietnamese);}{\f383\fbidi \froman\fcharset238\fprq2 Cambria Math CE;}
{\f384\fbidi \froman\fcharset204\fprq2 Cambria Math Cyr;}{\f386\fbidi \froman\fcharset161\fprq2 Cambria Math Greek;}{\f387\fbidi \froman\fcharset162\fprq2 Cambria Math Tur;}{\f390\fbidi \froman\fcharset186\fprq2 Cambria Math Baltic;}
{\f391\fbidi \froman\fcharset163\fprq2 Cambria Math (Vietnamese);}{\flomajor\f31508\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flomajor\f31509\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\flomajor\f31511\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\flomajor\f31512\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flomajor\f31513\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\flomajor\f31514\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\flomajor\f31515\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flomajor\f31516\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\fdbmajor\f31518\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fdbmajor\f31519\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbmajor\f31521\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\fdbmajor\f31522\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fdbmajor\f31523\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbmajor\f31524\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\fdbmajor\f31525\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fdbmajor\f31526\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhimajor\f31528\fbidi \fswiss\fcharset238\fprq2 Calibri Light CE;}
{\fhimajor\f31529\fbidi \fswiss\fcharset204\fprq2 Calibri Light Cyr;}{\fhimajor\f31531\fbidi \fswiss\fcharset161\fprq2 Calibri Light Greek;}{\fhimajor\f31532\fbidi \fswiss\fcharset162\fprq2 Calibri Light Tur;}
{\fhimajor\f31533\fbidi \fswiss\fcharset177\fprq2 Calibri Light (Hebrew);}{\fhimajor\f31534\fbidi \fswiss\fcharset178\fprq2 Calibri Light (Arabic);}{\fhimajor\f31535\fbidi \fswiss\fcharset186\fprq2 Calibri Light Baltic;}
{\fhimajor\f31536\fbidi \fswiss\fcharset163\fprq2 Calibri Light (Vietnamese);}{\fbimajor\f31538\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fbimajor\f31539\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fbimajor\f31541\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbimajor\f31542\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fbimajor\f31543\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fbimajor\f31544\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbimajor\f31545\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fbimajor\f31546\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\flominor\f31548\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flominor\f31549\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\flominor\f31551\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\flominor\f31552\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flominor\f31553\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\flominor\f31554\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\flominor\f31555\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flominor\f31556\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fdbminor\f31558\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\fdbminor\f31559\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbminor\f31561\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fdbminor\f31562\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\fdbminor\f31563\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbminor\f31564\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fdbminor\f31565\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\fdbminor\f31566\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhiminor\f31568\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}{\fhiminor\f31569\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}
{\fhiminor\f31571\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\fhiminor\f31572\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}{\fhiminor\f31573\fbidi \fswiss\fcharset177\fprq2 Calibri (Hebrew);}
{\fhiminor\f31574\fbidi \fswiss\fcharset178\fprq2 Calibri (Arabic);}{\fhiminor\f31575\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}{\fhiminor\f31576\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}
{\fbiminor\f31578\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fbiminor\f31579\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fbiminor\f31581\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\fbiminor\f31582\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fbiminor\f31583\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fbiminor\f31584\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\fbiminor\f31585\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fbiminor\f31586\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;
\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;
\red192\green192\blue192;\red0\green0\blue0;\red0\green0\blue0;}{\*\defchp \fs22\loch\af31506\hich\af31506\dbch\af31505 }{\*\defpap \ql \li0\ri0\sa160\sl259\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 }
\noqfpromote {\upr{\stylesheet{\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\snext0 \sqformat \spriority0 Normal;}{\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe1033\kerning36\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink15 \sqformat heading 1;}{\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink16 \sqformat heading 2;}{
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\fs24\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext0 \slink17 \sqformat heading 3;}{\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink18 \sqformat heading 4;}{\s5\ql \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\fs20\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink19 \sqformat heading 5;}{\*\cs10 \additive Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv \ql \li0\ri0\sa160\sl259\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \snext11 \ssemihidden \sunhideused 
Normal Table;}{\*\cs15 \additive \rtlch\fcs1 \ab\af0\afs32 \ltrch\fcs0 \b\fs32\kerning32\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink1 \slocked \spriority9 Nagl\'f3wek 1 Znak;}{\*\cs16 \additive \rtlch\fcs1 \ab\ai\af0\afs28 \ltrch\fcs0 
\b\i\fs28\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink2 \slocked \ssemihidden \spriority9 Nagl\'f3wek 2 Znak;}{\*\cs17 \additive \rtlch\fcs1 \ab\af0\afs26 \ltrch\fcs0 \b\fs26\loch\f31502\hich\af31502\dbch\af31501 
\sbasedon10 \slink3 \slocked \ssemihidden \spriority9 Nagl\'f3wek 3 Znak;}{\*\cs18 \additive \rtlch\fcs1 \ab\af0\afs28 \ltrch\fcs0 \b\fs28 \sbasedon10 \slink4 \slocked \ssemihidden \spriority9 Nagl\'f3wek 4 Znak;}{\*\cs19 \additive \rtlch\fcs1 
\ab\ai\af0\afs26 \ltrch\fcs0 \b\i\fs26 \sbasedon10 \slink5 \slocked \ssemihidden \spriority9 Nagl\'f3wek 5 Znak;}{\s20\qc \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs32\alang1025 
\ltrch\fcs0 \b\fs32\lang1033\langfe1033\kerning28\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext20 \slink21 \sqformat Title;}{\*\cs21 \additive \rtlch\fcs1 \ab\af0\afs32 \ltrch\fcs0 
\b\fs32\kerning28\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink20 \slocked \spriority10 Tytul Znak;}{\s22\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext22 \slink23 \sqformat Subtitle;}{\*\cs23 \additive \rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\loch\f31502\hich\af31502\dbch\af31501 
\sbasedon10 \slink22 \slocked \spriority11 Podtytul Znak;}{\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext24 BodyText;}{\s25\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext25 DenseText;}{\s26\ql \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext26 \slink27 header;}{\*\cs27 \additive \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f0\fs20 \sbasedon10 \slink26 \slocked \ssemihidden 
Nagl\'f3wek Znak;}{\s28\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext28 \slink29 footer;}{\*\cs29 \additive \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f0\fs20 \sbasedon10 \slink28 \slocked \ssemihidden Stopka Znak;}{\s30\ql \li360\ri0\sb120\sa60\keepn\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 
\rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\fs20\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext30 GroupHeader;}{\s31\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 
\shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext32 Code Example 0;}{
\s32\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext33 
Code Example 1;}{\s33\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext34 Code Example 2;}{\s34\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext35 Code Example 3;}{\s35\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \shading1000\cbpat8 \rtlch\fcs1 
\af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext36 Code Example 4;}{\s36\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 
\shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext37 Code Example 5;}{
\s37\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext38 
Code Example 6;}{\s38\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext39 Code Example 7;}{\s39\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext40 Code Example 8;}{\s40\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \shading1000\cbpat8 \rtlch\fcs1 
\af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext41 Code Example 9;}{\s41\ql \li3600\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 
\shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext42 Code Example 10;}{
\s42\ql \li3960\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext43 
Code Example 11;}{\s43\ql \li4320\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext44 Code Example 12;}{\s44\ql \li4680\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext44 Code Example 13;}{\s45\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext46 List Continue 0;}{\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext47 List Continue 1;}{\s47\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext48 List Continue 2;}{\s48\qj \li1080\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext49 List Continue 3;}{
\s49\qj \li1440\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext50 
List Continue 4;}{\s50\qj \li1800\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext51 List Continue 5;}{\s51\qj \li2160\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext52 List Continue 6;}{\s52\qj \li2520\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext53 List Continue 7;}{\s53\qj \li2880\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext54 List Continue 8;}{\s54\qj \li3240\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext55 List Continue 9;}{
\s55\qj \li3600\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext56 
List Continue 10;}{\s56\qj \li3960\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext57 List Continue 11;}{\s57\qj \li4320\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext58 List Continue 12;}{\s58\qj \li4680\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext58 List Continue 13;}{\s59\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext60 DescContinue 0;}{\s60\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext61 DescContinue 1;}{\s61\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext62 DescContinue 2;}{\s62\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext63 DescContinue 3;}{\s63\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext64 DescContinue 4;}{\s64\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext65 DescContinue 5;}{\s65\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext66 DescContinue 6;}{\s66\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext67 DescContinue 7;}{\s67\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext68 DescContinue 8;}{\s68\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext69 DescContinue 9;}{\s69\ql \li3600\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext70 DescContinue 10;}{\s70\ql \li3960\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 DescContinue 11;}{\s71\ql \li4320\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext72 DescContinue 12;}{\s72\ql \li4680\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext72 DescContinue 13;}{\s73\ql \li0\ri0\sb30\sa30\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext74 LatexTOC 0;}{\s74\ql \li360\ri0\sb27\sa27\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext75 LatexTOC 1;}{
\s75\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext76 LatexTOC 2;}{\s76\ql \li1080\ri0\sb21\sa21\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext77 LatexTOC 3;}{\s77\ql \li1440\ri0\sb18\sa18\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext78 LatexTOC 4;}{\s78\ql \li1800\ri0\sb15\sa15\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext79 LatexTOC 5;}{
\s79\ql \li2160\ri0\sb12\sa12\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext80 LatexTOC 6;}{\s80\ql \li2520\ri0\sb9\sa9\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext81 LatexTOC 7;}{\s81\ql \li2880\ri0\sb6\sa6\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext82 LatexTOC 8;}{\s82\ql \li3240\ri0\sb3\sa3\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext83 LatexTOC 9;}{
\s83\ql \li3600\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext84 LatexTOC 10;}{\s84\ql \li3960\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext85 LatexTOC 11;}{\s85\ql \li4320\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext86 LatexTOC 12;}{\s86\ql \li4680\ri0\sb3\sa3\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext86 LatexTOC 13;}{
\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext88 \sautoupd List Bullet 0;}{\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext89 \sautoupd List Bullet 1;}{\s89\ql \fi-360\li1080\ri0\widctlpar
\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\faauto\ls5\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext90 \sautoupd List Bullet 2;}{\s90\ql \fi-360\li1440\ri0\widctlpar\jclisttab\tx1440\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext91 \sautoupd List Bullet 3;}{\s91\ql \fi-360\li1800\ri0\widctlpar\jclisttab\tx1800\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext92 \sautoupd List Bullet 4;}{
\s92\ql \fi-360\li2160\ri0\widctlpar\jclisttab\tx2160\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext93 \sautoupd List Bullet 5;}{\s93\ql \fi-360\li2520\ri0\widctlpar\jclisttab\tx2520\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext94 \sautoupd List Bullet 6;}{
\s94\ql \fi-360\li2880\ri0\widctlpar\jclisttab\tx2880\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext95 \sautoupd List Bullet 7;}{\s95\ql \fi-360\li3240\ri0\widctlpar\jclisttab\tx3240\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext96 \sautoupd List Bullet 8;}{
\s96\ql \fi-360\li3600\ri0\widctlpar\jclisttab\tx3600\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext97 \sautoupd List Bullet 9;}{\s97\ql \fi-360\li3960\ri0\widctlpar\jclisttab\tx3960\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext98 \sautoupd List Bullet 10;}{
\s98\ql \fi-360\li4320\ri0\widctlpar\jclisttab\tx4320\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext99 \sautoupd List Bullet 11;}{\s99\ql \fi-360\li4680\ri0\widctlpar\jclisttab\tx4680\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext100 \sautoupd List Bullet 12;}{
\s100\ql \fi-360\li5040\ri0\widctlpar\jclisttab\tx5040\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin5040\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext100 \sautoupd List Bullet 13;}{\s101\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext102 \sautoupd List Enum 0;}{\s102\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext103 \sautoupd List Enum 1;}{\s103\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\faauto\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext104 \sautoupd List Enum 2;}{\s104\ql \fi-360\li1440\ri0\widctlpar\wrapdefault\faauto\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext105 \sautoupd List Enum 3;}{\s105\ql \fi-360\li1800\ri0\widctlpar\wrapdefault\faauto\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext106 \sautoupd List Enum 4;}{\s106\ql \fi-360\li2160\ri0\widctlpar\wrapdefault\faauto\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext107 \sautoupd List Enum 5;}{\s107\ql \fi-360\li2520\ri0\widctlpar\wrapdefault\faauto\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext108 \sautoupd List Enum 6;}{\s108\ql \fi-360\li2880\ri0\widctlpar\wrapdefault\faauto\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext109 \sautoupd List Enum 7;}{\s109\ql \fi-360\li3240\ri0\widctlpar\wrapdefault\faauto\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext110 \sautoupd List Enum 8;}{\s110\ql \fi-360\li3600\ri0\widctlpar\wrapdefault\faauto\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext111 \sautoupd List Enum 9;}{\s111\ql \fi-360\li3960\ri0\widctlpar\wrapdefault\faauto\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext112 \sautoupd List Enum 10;}{\s112\ql \fi-360\li4320\ri0\widctlpar\wrapdefault\faauto\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext113 \sautoupd List Enum 11;}{\s113\ql \fi-360\li4680\ri0\widctlpar\wrapdefault\faauto\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext114 \sautoupd List Enum 12;}{\s114\ql \fi-360\li5040\ri0\widctlpar\wrapdefault\faauto\rin0\lin5040\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext114 \sautoupd List Enum 13;}}{\*\ud\uc0{\stylesheet{\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \snext0 \sqformat \spriority0 Normal;}{
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\fs36\lang1033\langfe1033\kerning36\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext0 \slink15 \sqformat heading 1;}{\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink16 \sqformat heading 2;}{\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\fs24\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink17 \sqformat heading 3;}{
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\fs20\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext0 \slink18 \sqformat heading 4;}{\s5\ql \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink19 \sqformat heading 5;}{\*\cs10 \additive Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv \ql \li0\ri0\sa160\sl259\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \snext11 \ssemihidden \sunhideused 
Normal Table;}{\*\cs15 \additive \rtlch\fcs1 \ab\af0\afs32 \ltrch\fcs0 \b\fs32\kerning32\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink1 \slocked \spriority9 Nag{\uc1\u322 l\'f3wek 1 Znak};}{\*\cs16 \additive \rtlch\fcs1 \ab\ai\af0\afs28 
\ltrch\fcs0 \b\i\fs28\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink2 \slocked \ssemihidden \spriority9 Nag{\uc1\u322 l\'f3wek 2 Znak};}{\*\cs17 \additive \rtlch\fcs1 \ab\af0\afs26 \ltrch\fcs0 \b\fs26\loch\f31502\hich\af31502\dbch\af31501 
\sbasedon10 \slink3 \slocked \ssemihidden \spriority9 Nag{\uc1\u322 l\'f3wek 3 Znak};}{\*\cs18 \additive \rtlch\fcs1 \ab\af0\afs28 \ltrch\fcs0 \b\fs28 \sbasedon10 \slink4 \slocked \ssemihidden \spriority9 Nag{\uc1\u322 l\'f3wek 4 Znak};}{\*\cs19 
\additive \rtlch\fcs1 \ab\ai\af0\afs26 \ltrch\fcs0 \b\i\fs26 \sbasedon10 \slink5 \slocked \ssemihidden \spriority9 Nag{\uc1\u322 l\'f3wek 5 Znak};}{\s20\qc \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \ab\af1\afs32\alang1025 \ltrch\fcs0 \b\fs32\lang1033\langfe1033\kerning28\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext20 \slink21 \sqformat Title;}{\*\cs21 \additive \rtlch\fcs1 \ab\af0\afs32 \ltrch\fcs0 
\b\fs32\kerning28\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink20 \slocked \spriority10 Tytu{\uc1\u322 l Znak};}{\s22\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 
\ltrch\fcs0 \fs24\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext22 \slink23 \sqformat Subtitle;}{\*\cs23 \additive \rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\loch\f31502\hich\af31502\dbch\af31501 
\sbasedon10 \slink22 \slocked \spriority11 Podtytu{\uc1\u322 l Znak};}{\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext24 BodyText;}{\s25\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext25 DenseText;}{\s26\ql \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext26 \slink27 header;}{\*\cs27 \additive \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f0\fs20 \sbasedon10 \slink26 \slocked \ssemihidden 
Nag{\uc1\u322 l\'f3wek Znak};}{\s28\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext28 \slink29 footer;}{\*\cs29 \additive \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f0\fs20 \sbasedon10 \slink28 \slocked \ssemihidden Stopka Znak;}{
\s30\ql \li360\ri0\sb120\sa60\keepn\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\fs20\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext30 
GroupHeader;}{\s31\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext32 Code Example 0;}{\s32\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext33 Code Example 1;}{\s33\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 
\ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext34 Code Example 2;}{\s34\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \shading1000\cbpat8 \rtlch\fcs1 
\af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext35 Code Example 3;}{\s35\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 
\shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext36 Code Example 4;}{
\s36\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext37 
Code Example 5;}{\s37\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext38 Code Example 6;}{\s38\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext39 Code Example 7;}{\s39\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \shading1000\cbpat8 \rtlch\fcs1 
\af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext40 Code Example 8;}{\s40\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 
\shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext41 Code Example 9;}{
\s41\ql \li3600\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext42 
Code Example 10;}{\s42\ql \li3960\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext43 Code Example 11;}{\s43\ql \li4320\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext44 Code Example 12;}{\s44\ql \li4680\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \shading1000\cbpat8 \rtlch\fcs1 
\af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext44 Code Example 13;}{\s45\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext46 List Continue 0;}{\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext47 List Continue 1;}{
\s47\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext48 
List Continue 2;}{\s48\qj \li1080\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext49 List Continue 3;}{\s49\qj \li1440\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext50 List Continue 4;}{\s50\qj \li1800\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext51 List Continue 5;}{\s51\qj \li2160\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext52 List Continue 6;}{\s52\qj \li2520\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext53 List Continue 7;}{
\s53\qj \li2880\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext54 
List Continue 8;}{\s54\qj \li3240\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext55 List Continue 9;}{\s55\qj \li3600\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext56 List Continue 10;}{\s56\qj \li3960\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext57 List Continue 11;}{\s57\qj \li4320\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext58 List Continue 12;}{\s58\qj \li4680\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext58 List Continue 13;}{\s59\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext60 DescContinue 0;}{\s60\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext61 DescContinue 1;}{\s61\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext62 DescContinue 2;}{\s62\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext63 DescContinue 3;}{\s63\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext64 DescContinue 4;}{\s64\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext65 DescContinue 5;}{\s65\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext66 DescContinue 6;}{\s66\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext67 DescContinue 7;}{\s67\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext68 DescContinue 8;}{\s68\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext69 DescContinue 9;}{\s69\ql \li3600\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext70 DescContinue 10;}{\s70\ql \li3960\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 DescContinue 11;}{\s71\ql \li4320\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext72 DescContinue 12;}{\s72\ql \li4680\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext72 DescContinue 13;}{\s73\ql \li0\ri0\sb30\sa30\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext74 LatexTOC 0;}{
\s74\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext75 LatexTOC 1;}{\s75\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext76 LatexTOC 2;}{\s76\ql \li1080\ri0\sb21\sa21\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext77 LatexTOC 3;}{\s77\ql \li1440\ri0\sb18\sa18\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext78 LatexTOC 4;}{
\s78\ql \li1800\ri0\sb15\sa15\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext79 LatexTOC 5;}{\s79\ql \li2160\ri0\sb12\sa12\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext80 LatexTOC 6;}{\s80\ql \li2520\ri0\sb9\sa9\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext81 LatexTOC 7;}{\s81\ql \li2880\ri0\sb6\sa6\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext82 LatexTOC 8;}{
\s82\ql \li3240\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext83 LatexTOC 9;}{\s83\ql \li3600\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext84 LatexTOC 10;}{\s84\ql \li3960\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext85 LatexTOC 11;}{\s85\ql \li4320\ri0\sb3\sa3\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext86 LatexTOC 12;}{
\s86\ql \li4680\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext86 LatexTOC 13;}{\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext88 \sautoupd List Bullet 0;}{\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext89 \sautoupd List Bullet 1;}{\s89\ql \fi-360\li1080\ri0\widctlpar
\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\faauto\ls5\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext90 \sautoupd List Bullet 2;}{\s90\ql \fi-360\li1440\ri0\widctlpar\jclisttab\tx1440\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext91 \sautoupd List Bullet 3;}{\s91\ql \fi-360\li1800\ri0\widctlpar\jclisttab\tx1800\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext92 \sautoupd List Bullet 4;}{
\s92\ql \fi-360\li2160\ri0\widctlpar\jclisttab\tx2160\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext93 \sautoupd List Bullet 5;}{\s93\ql \fi-360\li2520\ri0\widctlpar\jclisttab\tx2520\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext94 \sautoupd List Bullet 6;}{
\s94\ql \fi-360\li2880\ri0\widctlpar\jclisttab\tx2880\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext95 \sautoupd List Bullet 7;}{\s95\ql \fi-360\li3240\ri0\widctlpar\jclisttab\tx3240\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext96 \sautoupd List Bullet 8;}{
\s96\ql \fi-360\li3600\ri0\widctlpar\jclisttab\tx3600\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext97 \sautoupd List Bullet 9;}{\s97\ql \fi-360\li3960\ri0\widctlpar\jclisttab\tx3960\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext98 \sautoupd List Bullet 10;}{
\s98\ql \fi-360\li4320\ri0\widctlpar\jclisttab\tx4320\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext99 \sautoupd List Bullet 11;}{\s99\ql \fi-360\li4680\ri0\widctlpar\jclisttab\tx4680\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext100 \sautoupd List Bullet 12;}{
\s100\ql \fi-360\li5040\ri0\widctlpar\jclisttab\tx5040\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin5040\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext100 \sautoupd List Bullet 13;}{\s101\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext102 \sautoupd List Enum 0;}{\s102\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext103 \sautoupd List Enum 1;}{\s103\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\faauto\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext104 \sautoupd List Enum 2;}{\s104\ql \fi-360\li1440\ri0\widctlpar\wrapdefault\faauto\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext105 \sautoupd List Enum 3;}{\s105\ql \fi-360\li1800\ri0\widctlpar\wrapdefault\faauto\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext106 \sautoupd List Enum 4;}{\s106\ql \fi-360\li2160\ri0\widctlpar\wrapdefault\faauto\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext107 \sautoupd List Enum 5;}{\s107\ql \fi-360\li2520\ri0\widctlpar\wrapdefault\faauto\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext108 \sautoupd List Enum 6;}{\s108\ql \fi-360\li2880\ri0\widctlpar\wrapdefault\faauto\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext109 \sautoupd List Enum 7;}{\s109\ql \fi-360\li3240\ri0\widctlpar\wrapdefault\faauto\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext110 \sautoupd List Enum 8;}{\s110\ql \fi-360\li3600\ri0\widctlpar\wrapdefault\faauto\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext111 \sautoupd List Enum 9;}{\s111\ql \fi-360\li3960\ri0\widctlpar\wrapdefault\faauto\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext112 \sautoupd List Enum 10;}{\s112\ql \fi-360\li4320\ri0\widctlpar\wrapdefault\faauto\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext113 \sautoupd List Enum 11;}{\s113\ql \fi-360\li4680\ri0\widctlpar\wrapdefault\faauto\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext114 \sautoupd List Enum 12;}{\s114\ql \fi-360\li5040\ri0\widctlpar\wrapdefault\faauto\rin0\lin5040\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext114 \sautoupd List Enum 13;}}}}{\*\listtable{\list\listtemplateid278004342\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \fi-360\li1492\jclisttab\tx1492\lin1492 }{\listname ;}\listid-128}{\list\listtemplateid1915668382\listsimple{\listlevel\levelnfc23\levelnfcn23
\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \fi-360\li1209\jclisttab\tx1209\lin1209 }{\listname ;}\listid-127}{\list\listtemplateid-1201386548\listsimple
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \fi-360\li926\jclisttab\tx926\lin926 }{\listname ;}\listid-126}
{\list\listtemplateid2032316070\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s89\fi-360\li643
\jclisttab\tx643\lin643 }{\listname ;}\listid-125}}{\*\listoverridetable{\listoverride\listid-125\listoverridecount0\ls1}{\listoverride\listid-126\listoverridecount0\ls2}{\listoverride\listid-127\listoverridecount0\ls3}{\listoverride\listid-128
\listoverridecount0\ls4}{\listoverride\listid-125\listoverridecount0\ls5}{\listoverride\listid-126\listoverridecount0\ls6}{\listoverride\listid-127\listoverridecount0\ls7}{\listoverride\listid-128\listoverridecount0\ls8}}{\*\revtbl {Unknown;}}{\*\rsidtbl \rsid4739883
\rsid7037245\rsid12083689\rsid13459539\rsid16069360}{\mmathPr\mmathFont34\mbrkBin0\mbrkBinSub0\msmallFrac0\mdispDef1\mlMargin0\mrMargin0\mdefJc1\mwrapIndent1440\mintLim0\mnaryLim1}{\info{\title Inteligentna \'c5\'bcar\'c3\'b3wka LED}{\operator Ola}
{\creatim\yr2021\mo1\dy27\hr20\min33}{\revtim\yr2021\mo1\dy27\hr21\min2}{\printim\yr2021\mo1\dy27\hr20\min50}{\version4}{\edmins15}{\nofpages55}{\nofwords7494}{\nofchars42717}{\nofcharsws50111}{\vern15}}{\*\xmlnstbl {\xmlns1 http://schemas.microsoft.com/o
ffice/word/2003/wordml}}\paperw11900\paperh16840\margl1800\margr1800\margt1440\margb1440\gutter0\ltrsect 
\widowctrl\ftnbj\aenddoc\trackmoves0\trackformatting1\donotembedsysfont0\relyonvml0\donotembedlingdata1\grfdocevents0\validatexml0\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0\showxmlerrors0\horzdoc\dghspace120\dgvspace120\dghorigin1701
\dgvorigin1984\dghshow0\dgvshow3\jcompress\viewkind1\viewscale98\rsidroot13459539 \fet0{\*\wgrffmtfilter 2450}\ilfomacatclnup0{\*\ftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 \chftnsep 
\par }}{\*\ftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 \chftnsepc 
\par }}{\*\aftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 \chftnsep 
\par }}{\*\aftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 \chftnsepc 
\par }}\ltrpar \sectd \ltrsect\pgnlcrm\linex0\sectdefaultcl\sftnbj {\footerr \ltrpar \pard\plain \ltrpar\s28\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \chpgn 
\par }}{\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}
{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8
\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain \ltrpar\s22\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par 
\par 
\par 
\par 
\par 
\par 
\par }\pard\plain \ltrpar\s20\qc \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs32\alang1025 \ltrch\fcs0 
\b\fs32\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field\fldedit{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid16069360 \hich\af1\dbch\af31505\loch\f1 
TITLE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid16069360 \hich\af1\dbch\af31505\loch\f1 Inteligentna }{\rtlch\fcs1 \af53 \ltrch\fcs0 
\f53\lang1045\langfe1033\langnp1045\insrsid13459539\charrsid16069360 \loch\af53\dbch\af31505\hich\f53 \'bf}{\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid16069360 \hich\af1\dbch\af31505\loch\f1 ar}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid13459539\charrsid16069360 \loch\af1\dbch\af31505\hich\f1 \'f3}{\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid16069360 \hich\af1\dbch\af31505\loch\f1 wka LED}}}
\sectd \ltrsect\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid16069360 
\par }\pard\plain \ltrpar\s22\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid16069360 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par }{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid16069360 \hich\af1\dbch\af31505\loch\f1 AUTHOR \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid16069360 \hich\af1\dbch\af31505\loch\f1 AUTHOR}}}\sectd \ltrsect\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid16069360 

\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid7037245\charrsid16069360 \hich\af1\dbch\af31505\loch\f1 Aleksandra Antoszewska
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7037245 \hich\af1\dbch\af31505\loch\f1 \hich\f1 Jagienka W\'f3\loch\f1 jcik
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Version 1
\par }{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 CREATEDATE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Wed Jan 27 2021 }}}\sectd \ltrsect
\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \page \page \hich\af1\dbch\af31505\loch\f1 Table of Contents
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid12083689 
\par }{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 TOC \\f \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
Table of contents}}}\sectd \ltrsect\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\pgnrestart\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\sbknone\linex0\sectdefaultcl\sftnbj {\footerr \ltrpar \pard\plain \ltrpar
\s28\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \chpgn 
\par }}\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Module Index
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 
\fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Module Index}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Modules

\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Here is a list of all modules:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s74\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFR \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 11}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s75\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4XX_NUCLEO\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFS \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 12}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s76\ql \li1080\ri0\sb21\sa21\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4XX_NUCLEO BUS\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF \hich\af0\dbch\af31505\loch\f0 AAAAAAAAFA \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 4}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s77\ql \li1440\ri0\sb18\sa18\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BUS Exported Variables\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFB \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 5}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 BUS Private Variables\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFD \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 6}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 BUS Private Function\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFF \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 7}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 STM32L4XX_NUCLEO LOW LEVEL\hich\af0\dbch\af31505\loch\f0  Private Functions\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFI \\*MERGEFORMAT}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 8}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s78\ql \li1800\ri0\sb15\sa15\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4XX_NUCLEO_BUS Exported Functions\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFJ \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 9}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s77\ql \li1440\ri0\sb18\sa18\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s76\ql \li1080\ri0\sb21\sa21\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s75\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s74\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 CMSIS\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFT \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 13}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s75\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Stm32l4xx_system\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFU \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 14}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s76\ql \li1080\ri0\sb21\sa21\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_Includes\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFV \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 15}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_TypesDefinitions\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAFZ \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 16}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_Defines\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAGA \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 17}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System\hich\af0\dbch\af31505\loch\f0 _Private_Macros\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAGC \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 
\af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 18}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_Variables\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAGD \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 19}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_FunctionPrototypes\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAGI \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 20}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_Functions\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAGJ \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 21}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s75\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s74\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 File Index
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 
\fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 File Index}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 File List

\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Here is a list of all files with brief descriptions:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s74\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/adc.c (This file provides code for the configu
\hich\af0\dbch\af31505\loch\f0 ration of the ADC instances )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
PAGEREF AAAAAAAAAA \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 23}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/bsp.c }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 
PAGEREF AAAAAAAAAI \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\langnp1045\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 25}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/gpio.c (This file provides code for the configuration of all used GPIO pins )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAAJ \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 
\hich\af0\dbch\af31505\loch\f0 26}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/i2c.c (This file provides code for the configuration of the I2C instances )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAA\hich\af0\dbch\af31505\loch\f0 AAAAL \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 27}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/lcd_i2c.c }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 
PAGEREF AAAAAAAAAQ \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\langnp1045\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 29}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/main.c (: Main program body )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAAV \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 30}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/stm32l4xx_hal_msp.c (This file \hich\af0\dbch\af31505\loch\f0 provides code for the MSP Initialization and de-Initialization codes )}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAACE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 36}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/stm32l4xx_it.c (Interrupt Service Routines )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst 
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAACG \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 37}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/stm32l4x\hich\af0\dbch\af31505\loch\f0 x_nucleo_bus.c (: source file for the BSP BUS IO driver )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAACW \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 
\hich\af0\dbch\af31505\loch\f0 41}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/syscalls.c (STM32CubeIDE Minimal System calls file )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \tab }
{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAACX \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 42}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/sysmem.c (STM\hich\af0\dbch\af31505\loch\f0 32CubeIDE System Memory calls file )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAADT \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 
\hich\af0\dbch\af31505\loch\f0 45}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src/system_stm32l4xx.c (CMSIS Cortex-M4 Device Peripheral Access Layer System Source File )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAADW \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid16069360 
\hich\af0\dbch\af31505\loch\f0 47}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pmik/Core/Src\hich\af0\dbch\af31505\loch\f0 /tim.c (This file provides code for the configuration of the TIM instances )}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PAGEREF AAAAAAAAEQ \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid16069360 \hich\af0\dbch\af31505\loch\f0 50}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Module Documentation}{\pard\plain \ltrpar
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\v\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Module Documentation}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4XX_NUCLEO BUS
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2STM32L4XX_NUCLEO BUS}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4XX_NUCLEO BUS}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFA}{\*\bkmkend AAAAAAAAFA}\hich\af1\dbch\af31505\loch\f1 Modules
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BUS Exported Variables}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BUS Private Variables}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 

\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BUS Private Function}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 

\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4XX_NUCLEO LOW LEVEL Private Functions}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BUS Exported Variables
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2BUS Exported Variables}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BUS Exported Variables}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFB}{\*\bkmkend AAAAAAAAFB}\hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SPI_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 hspi1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 hspi1\:BUS Exported Variables}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
BUS Exported Variables\:hs\hich\af1\dbch\af31505\loch\f1 pi1}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
SPI_HandleTypeDef hspi1
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFC}{\*\bkmkend AAAAAAAAFC}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 40 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 BUS Private Variables
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2BUS Private Variables}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BUS Private Variables}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFD}{\*\bkmkend AAAAAAAAFD}\hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 static uint32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SPI1InitCounter}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 = 0
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 SPI1InitCounter\:BUS Private Variables}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
BUS Private Variables\:SPI1InitCounter}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint32_t SPI1InitCounter = 0}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFE}{\*\bkmkend AAAAAAAAFE}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 52 of fi\hich\af0\dbch\af31505\loch\f0 le stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 BUS Private Function
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2BUS Private Function}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BUS Private Function}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFF}{\*\bkmkend AAAAAAAAFF}\hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 static void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SPI1_MspInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (SPI_HandleTypeDef *hSPI)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 static void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 SPI1_MspDeInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (SPI_HandleTypeDef *hSPI)
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 SPI1_MspDeInit\:BUS Private Function}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
BUS Private Function\:SPI1_MspDeInit}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
static void SPI1_MspDeInit (SPI_HandleTypeDef *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 hSPI}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFG}{\*\bkmkend AAAAAAAAFG}
\par \hich\af0\dbch\af31505\loch\f0 SPI1 GPIO Conf\hich\af0\dbch\af31505\loch\f0 iguration PA6 ---\hich\f0 \emdash \loch\f0 > SPI1_MISO PA7 ---\hich\f0 \emdash \loch\f0 > SPI1_MOSI PB3 (JTDO-TRACESWO) ---\hich\f0 \emdash \loch\f0 > SPI1_SCK
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 331 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 SPI1_MspInit\:BUS Private Function}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BUS Private Function\:SPI1_MspInit
}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 static void SPI1_MspInit (SPI_Handle\hich\af1\dbch\af31505\loch\f1 TypeDef *  }{
\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 hSPI}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 
[static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFH}{\*\bkmkend AAAAAAAAFH}
\par \hich\af0\dbch\af31505\loch\f0 SPI1 GPIO Configuration PA6 ---\hich\f0 \emdash \loch\f0 > SPI1_MISO PA7 ---\hich\f0 \emdash \loch\f0 > SPI1_MOSI PB3 (JTDO-TRACESWO) ---\hich\f0 \emdash \loch\f0 > SPI1_SCK
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 289 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 STM32L4XX_NUCLEO LOW LEV\hich\af1\dbch\af31505\loch\f1 EL Private Functions
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2STM32L4XX_NUCLEO LOW LEVEL Private Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 STM32L4XX_NUCLEO LOW LEVEL Private Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFI}
{\*\bkmkend AAAAAAAAFI}\hich\af1\dbch\af31505\loch\f1 Modules
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4XX_NUCLEO_BUS Exported Functions
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFJ}{\*\bkmkend AAAAAAAAFJ}
\hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Initializes SPI HAL. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_DeInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void
\hich\af0\dbch\af31505\loch\f0 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 DeInitializes SPI HAL. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_Send}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (uint8_t *pData, uint16_t Length)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Write Data through SPI BUS. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_Recv}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (uint8_t *pData, uint16_t Length)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Receive Data from SPI BUS. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_SendRecv}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (uint8_t *pTxData, uint\hich\af0\dbch\af31505\loch\f0 8_t *pRxData, uint16_t Length)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Send and Receive data to/from SPI BUS (Full duplex) 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_GetTick}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Return system tick in ms. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 __weak HAL_StatusTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MX_SPI1_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  (SPI_HandleTypeDef *hspi)
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BSP_GetTick\:STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4XX_NUCLEO_BUS Exported Functions\:BSP_GetTick}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
int32_t BSP_GetTick (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFK}{\*\bkmkend AAAAAAAAFK}
\par \hich\af0\dbch\af31505\loch\f0 Return system tick in ms. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Current}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  \cell \hich\af0\dbch\af31505\loch\f0 HAL time base tim\hich\af0\dbch\af31505\loch\f0 e stamp \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 258 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BSP_SPI1_DeInit\:STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4XX_NUCLEO_BUS Exported Functions\:BSP_SPI1_DeInit}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
int32_t BSP_SPI1_DeInit (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFL}{\*\bkmkend AAAAAAAAFL}
\par \hich\af0\dbch\af31505\loch\f0 DeInitializes SPI HAL. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 None}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \trowd \irow0\irowband0\ltrrow
\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row \ltrrow}\pard \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \cell \hich\af0\dbch\af31505\loch\f0 status \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \trowd \irow1\irowband1\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 129 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BSP_SPI1_Init\:STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4XX_NUCLEO_BUS Exported Functions\:BSP_SPI1_Init}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int32_t BSP_SPI1_Ini
\hich\af1\dbch\af31505\loch\f1 t (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFM}{\*\bkmkend AAAAAAAAFM}
\par \hich\af0\dbch\af31505\loch\f0 Initializes SPI HAL. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \hich\af0\dbch\af31505\loch\f0 status \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 88 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BSP_SPI1_Recv\:STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4XX_NUCLEO_BUS Exported Functions\:BSP_SPI1_Recv}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
int32_t BSP_SPI1_Recv (uint8_t *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 pData}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , uint16_t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Length}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFN}{\*\bkmkend AAAAAAAAFN}
\par \hich\af0\dbch\af31505\loch\f0 Receive Data from SPI BUS. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Parameters
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 pData}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \hich\af0\dbch\af31505\loch\f0 Pointer to data buffer to receive \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 \trowd \irow0\irowband0\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 
\trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row \ltrrow}\pard \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Length}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \cell \hich\af0\dbch\af31505\loch\f0 Length of data in byte \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \trowd \irow1\irowband1\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Retu\hich\af1\dbch\af31505\loch\f1 rn values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \hich\af0\dbch\af31505\loch\f0 status \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 172 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BSP_SPI1_Send\:STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4XX_NUCLEO_BUS Exported Functions\:BSP_SPI1_Send}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
int32_t BSP_SPI1_Send (uint8_t *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 pData}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , uint16_t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Length}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFO}{\*\bkmkend AAAAAAAAFO}
\par \hich\af0\dbch\af31505\loch\f0 Write Data through SPI BUS. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Parameters
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 pData}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \hich\af0\dbch\af31505\loch\f0 Pointer to data buffer to send \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \trowd \irow0\irowband0\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row \ltrrow}\pard \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Length}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \cell \hich\af0\dbch\af31505\loch\f0 Length of data in byte \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \trowd \irow1\irowband1\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \hich\af0\dbch\af31505\loch\f0 status \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 155 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BSP_SPI1_SendRecv\:STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4XX_NUCLEO_BUS Exported Functions\:BSP_SPI1_SendRecv}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
int32_t BSP_SPI1_SendRecv (uint8_t *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 pTxData}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , uint8_t *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 pRxData}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , uint16\hich\af1\dbch\af31505\loch\f1 _t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 Length}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFP}{\*\bkmkend AAAAAAAAFP}
\par \hich\af0\dbch\af31505\loch\f0 Send and Receive data to/from SPI BUS (Full duplex) 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Parameters
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 pData}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \hich\af0\dbch\af31505\loch\f0 Pointer to data buffer to send/receive \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \trowd \irow0\irowband0\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh
\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr
\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row \ltrrow}\pard \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 Length}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  \cell \hich\af0\dbch\af31505\loch\f0 Length of data in byte \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1
\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \trowd \irow1\irowband1\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt
\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \hich\af0\dbch\af31505\loch\f0 status \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 189 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MX_SPI1_Init\:STM32L4XX_NUCLEO_BUS Exported Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4XX_NUCLEO_BUS Exported Functions\:MX_SPI1_Init}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
__weak HAL_StatusTypeDef MX_SPI1_Init (SPI_HandleTypeDef *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 hspi}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFQ}{\*\bkmkend AAAAAAAAFQ}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 264 of file stm32l4xx_nucleo_bus.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 BSP
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2BSP}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BSP}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFR}{\*\bkmkend AAAAAAAAFR}\hich\af1\dbch\af31505\loch\f1 Modules
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4XX_NUCLEO}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4XX_NUCLEO
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2\hich\af1\dbch\af31505\loch\f1 STM32L4XX_NUCLEO}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 STM32L4XX_NUCLEO}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFS}{\*\bkmkend AAAAAAAAFS}
\hich\af1\dbch\af31505\loch\f1 Modules
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4XX_NUCLEO BUS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 CMSIS
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2CMSIS}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 CMSIS}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFT}{\*\bkmkend AAAAAAAAFT}\hich\af1\dbch\af31505\loch\f1 Modules
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Stm32l4xx_system}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Stm32l4xx_system
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2Stm32l4xx_system}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Stm32l4xx_system}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFU}{\*\bkmkend AAAAAAAAFU}\hich\af1\dbch\af31505\loch\f1 Modules
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_Includes}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_TypesDefinitions}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_Defines}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_Macros}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_Variables}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_FunctionPrototypes}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32L4xx_System_Private_Functions}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Descriptio\hich\af1\dbch\af31505\loch\f1 n
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Includes
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2STM32L4xx_System_Private_Includes}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4xx_System_Private_Includes}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFV}{\*\bkmkend AAAAAAAAFV}\hich\af1\dbch\af31505\loch\f1 
Macros
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 HSE_VALUE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  8000000U

\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 MSI_VALUE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  4000000U
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HSI_VALUE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  16000000U
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Macro Definition Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HSE_VALUE\:STM32L4xx_System_Private_Includes}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4xx_System_Private_Includes\:HSE_VALUE}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define HSE_VALUE\~ 8000000U

\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFW}{\*\bkmkend AAAAAAAAFW}\hich\af0\dbch\af31505\loch\f0 Value of the External oscillator in Hz 

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 95 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HSI_VALUE\:STM32L4xx_System_Private_Includes}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Includes
\:HSI_VALUE}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define HSI_VALUE\~ 16000000U
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFX}{\*\bkmkend AAAAAAAAFX}\hich\af0\dbch\af31505\loch\f0 Value of the Inte
\hich\af0\dbch\af31505\loch\f0 rnal oscillator in Hz 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 103 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MSI_VALUE\:STM32L4xx_System_Private_Includes}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Includes
\:MSI_VALUE}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define MSI_VALUE\~ 4000000U
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFY}{\*\bkmkend AAAAAAAAFY}\hich\af0\dbch\af31505\loch\f0 Value of the Internal oscillator i
\hich\af0\dbch\af31505\loch\f0 n Hz 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 99 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_TypesDefinitions
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 
\ltrch\fcs0 \v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2STM32L4xx_System_Private_TypesDefinitions}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
STM32L4xx_System_Private_TypesDefinitions}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAFZ}{\*\bkmkend AAAAAAAAFZ}
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Defines
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2STM32L4xx_System_Private_Defines}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4xx_System_Private_Defines}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAGA}{\*\bkmkend AAAAAAAAGA}\hich\af1\dbch\af31505\loch\f1 
Macros
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 VECT_TAB_OFFSET}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  0x00

\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Macro Definition Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 VEC\hich\af1\dbch\af31505\loch\f1 T_TAB_OFFSET\:STM32L4xx_System_Private_Defines}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4xx_System_Private_Defines\:VECT_TAB_OFFSET}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define VECT_TAB_OFFSET
\~ 0x00
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAGB}{\*\bkmkend AAAAAAAAGB}\hich\af0\dbch\af31505\loch\f0 
< Uncomment the following line if you need to relocate your vector Table in Internal SRAM. Vector Table base offset field. This value must be a multiple of 0x200. 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 127 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Privat\hich\af1\dbch\af31505\loch\f1 e_Macros
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 
\ltrch\fcs0 \v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2STM32L4xx_System_Private_Macros}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
STM32L4xx_System_Private_Macros}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAGC}{\*\bkmkend AAAAAAAAGC}
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Variables
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2STM32L4xx_System_Private_Variables}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Pr
\hich\af1\dbch\af31505\loch\f1 ivate_Variables}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAGD}{\*\bkmkend AAAAAAAAGD}
\hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemCoreClock}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 = 4000000U
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar
\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 const uint8_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 AHBPrescTable
}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0  [16] = \{0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U\}
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar
\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 const uint8_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 APBPrescTable
}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0  [8] = \{0U, 0U, 0U, 0U, 1U, 2U, 3U, \hich\af0\dbch\af31505\loch\f0 4U\}
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 const uint32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 MSIRangeTable}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  [12]
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1045\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 
\fs24\lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af1\dbch\af31505\loch\f1 AHBPrescTable\:
STM32L4xx_System_Private_Variables}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1045\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 
\fs24\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Variables\:AHBPrescTable}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 
\fs24\lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af1\dbch\af31505\loch\f1 
const uint8_t AHBPrescTable[16] = \{0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U\}
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 {\*\bkmkstart AAAAAAAAGE}{\*\bkmkend AAAAAAAAGE}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 154 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1045\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af1\dbch\af31505\loch\f1 APBPrescTable\:STM32L4xx_System_Private_Variables}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1045\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_V\hich\af1\dbch\af31505\loch\f1 
ariables\:APBPrescTable}{\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af1\dbch\af31505\loch\f1 const uint8_t APBPrescTable[8] = \{0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U\}
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 {\*\bkmkstart AAAAAAAAGF}{\*\bkmkend AAAAAAAAGF}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 155 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1045\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af1\dbch\af31505\loch\f1 MSIRangeTable\:STM32L4xx_System_Private_Variables}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1045\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Variables\:MSIRangeTable}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af1\dbch\af31505\loch\f1 
const uint32_t MSIRangeTable[12]
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af2 \ltrch\fcs0 \b\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 {\*\bkmkstart AAAAAAAAGG}{\*\bkmkend AAAAAAAAGG}
\hich\af2\dbch\af31505\loch\f2 Initial value:}{\rtlch\fcs1 \af2 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af2\dbch\af31505\loch\f2 = \{100000U,   200000U,   400000U,   800000U,  1000000U,  2000000U, 
\par \hich\af2\dbch\af31505\loch\f2                                       4000000U, 8000000U, 16000000U, 2\hich\af2\dbch\af31505\loch\f2 4000000U, 32000000U, 48000000U\}
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 156 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 SystemCoreClock\:STM32L4xx_System_Private_Variables}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Variables
\:SystemCoreClock}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint32_t SystemCoreClock = 4000000U
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAGH}{\*\bkmkend AAAAAAAAGH}
\par \hich\af0\dbch\af31505\loch\f0 De\hich\af0\dbch\af31505\loch\f0 finition at line 152 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_FunctionPrototypes
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 
\ltrch\fcs0 \v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2STM32L4xx_System_Private_FunctionPrototypes}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
STM32L4xx_System_Private_FunctionPrototypes}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAGI}{\*\bkmkend AAAAAAAAGI}
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Functions
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 2STM32L4xx_System_Private_Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4xx_System_Private_Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAGJ}{\*\bkmkend AAAAAAAAGJ}\hich\af1\dbch\af31505\loch\f1 
Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Setup the microcontroller system. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemCoreClockUpdate}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the Sy\hich\af0\dbch\af31505\loch\f0 
sTick timer or configure other parameters. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 SystemCoreClockUpdate\:STM32L4xx_System_Private_Functions}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
STM32L4xx_System_Private_Functions\:SystemCoreClockUpdate}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
void SystemCoreClockUpdate (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAGK}{\*\bkmkend AAAAAAAAGK}
\par \hich\af0\dbch\af31505\loch\f0 Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or co
\hich\af0\dbch\af31505\loch\f0 nfigure other parameters. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Note
\par }\pard\plain \ltrpar\s24\ql \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
Each time the core clock (HCLK) changes, this function must be called to update SystemCoreClock variable value. Otherwise, any configuration based on this variable will be incorrect.
\par \hich\af0\dbch\af31505\loch\f0 - The system frequency computed by this \hich\af0\dbch\af31505\loch\f0 function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:
\par }\pard \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 If SYSCLK source is MSI, SystemCoreClock will contain the }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MSI_VALUE(*)}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 If SYSCLK source is HSI, SystemCoreClock will con
\hich\af0\dbch\af31505\loch\f0 tain the }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 HSI_VALUE(**)}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 If SYSCLK source is HSE, SystemCoreClock will contain the }{\rtlch\fcs1 
\ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 HSE_VALUE(***)}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 If SYSCLK source is PLL, SystemCoreClock will contain the }{\rtlch\fcs1 
\ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 HSE_VALUE(***)}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  or }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
HSI_VALUE(*)}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  or }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MSI_VALUE(*)}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  multiplied/divided by the PLL factors.
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 (*) MSI_VA\hich\af0\dbch\af31505\loch\f0 
LUE is a constant defined in stm32l4xx_hal.h file (default value 4 MHz) but the real value may vary depending on the variations in voltage and temperature.
\par \hich\af0\dbch\af31505\loch\f0 (**) HSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value 16 MHz) but the real val\hich\af0\dbch\af31505\loch\f0 ue may vary depending on the variations in voltage and temperature.
\par \hich\af0\dbch\af31505\loch\f0 (***) HSE_VALUE is a constant defined in stm32l4xx_hal.h file (default value 8 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this fu\hich\af0\dbch\af31505\loch\f0 
nction may have wrong result.
\par 
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 The result of this function could be not correct when using fractional value for HSE crystal.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Parameters
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 None}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 None}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 256 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 SystemInit\:STM32L4xx_System_Private_Functions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 STM32L4xx_System_Private_Functions
\:SystemInit}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void SystemInit (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAGL}{\*\bkmkend AAAAAAAAGL}
\par \hich\af0\dbch\af31505\loch\f0 Setup the microcontroller system. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Parameters
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 None}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 None}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 180 of file system_stm32l4xx.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 File Documentation}{\pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 
\ltrch\fcs0 \b\v\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
File Documentation}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/adc.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/adc.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/adc.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAAAA}{\*\bkmkend AAAAAAAAAA}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provides code for the configuration of the ADC instances. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "adc.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MX_ADC1_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\hich\af0\dbch\af31505\loch\f0 (void)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 MX_ADC2_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HAL_ADC_MspInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (ADC_HandleTypeDef *adcHandle)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HAL_ADC_MspDeInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (ADC_HandleTypeDef *adcHandle)
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 ADC_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 hadc1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 ADC_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 hadc2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 static uint32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HAL_RCC_ADC_CLK_ENABLED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  =0
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provides code for the configuration of the ADC instances. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\hich\af1\dbch\af31505\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This software component is licensed by ST under Ultimate Liberty license SLA0044, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the\hich\af0\dbch\af31505\loch\f0  License at: www.st.com/SLA0044 

\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HAL_ADC_MspDeInit\:adc.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 adc.c\:
HAL_ADC_MspDeInit}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void HAL_ADC_MspDeInit (ADC_HandleTypeDef *  }{
\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 adcHandle}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAB}{\*\bkmkend AAAAAAAAAB}
\par \hich\af0\dbch\af31505\loch\f0 ADC1 GPIO Configuration PC0 ---\hich\f0 \emdash \loch\f0 > ADC1_IN1 PB0 ---\hich\f0 \emdash \loch\f0 > ADC1_IN15
\par \hich\af0\dbch\af31505\loch\f0 ADC2 GPIO Configuration PC1 ---\hich\f0 \emdash \loch\f0 > ADC2_IN2 PA4 ---\hich\f0 \emdash \loch\f0 > ADC2_IN9
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 189 of file adc.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HAL_ADC_MspInit\:adc.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 adc.c\:HAL_ADC_MspInit}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void HAL_ADC_MspInit (ADC_HandleTypeDef *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 adcHandle}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAC}{\*\bkmkend AAAAAAAAAC}
\par \hich\af0\dbch\af31505\loch\f0 ADC1 GPIO Configuration \hich\af0\dbch\af31505\loch\f0 PC0 ---\hich\f0 \emdash \loch\f0 > ADC1_IN1 PB0 ---\hich\f0 \emdash \loch\f0 > ADC1_IN15
\par \hich\af0\dbch\af31505\loch\f0 ADC2 GPIO Configuration PC1 ---\hich\f0 \emdash \loch\f0 > ADC2_IN2 PA4 ---\hich\f0 \emdash \loch\f0 > ADC2_IN9
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 121 of file adc.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MX_ADC1_Init\:adc.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 adc.c\:MX_ADC1_Init}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void MX_ADC1_Init (void )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAD}{\*\bkmkend AAAAAAAAAD}
\par \hich\af0\dbch\af31505\loch\f0 Common config
\par \hich\af0\dbch\af31505\loch\f0 Configure the ADC multi-mode
\par \hich\af0\dbch\af31505\loch\f0 Configure Regular Channel
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 31 of file adc.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MX_ADC2_Init\:adc.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 adc.c\:MX_ADC2_Init}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void MX_ADC2_Init (void )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAE}{\*\bkmkend AAAAAAAAAE}
\par \hich\af0\dbch\af31505\loch\f0 Common config
\par \hich\af0\dbch\af31505\loch\f0 Configure Regular Channel
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 79 of fi\hich\af0\dbch\af31505\loch\f0 le adc.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 hadc1\:adc.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 adc.c\:hadc1
}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 ADC_HandleTypeDef hadc1
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAF}{\*\bkmkend AAAAAAAAAF}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 27 of file adc.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 hadc2\:adc.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 adc.c\:hadc2}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 ADC_HandleTypeDef hadc2
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAG}{\*\bkmkend AAAAAAAAAG}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 28 o\hich\af0\dbch\af31505\loch\f0 f file adc.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HAL_RCC_ADC_CLK_ENABLED\:adc.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 adc.c\:HAL_RCC_ADC_CLK_ENABLED}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint32_t HAL_RCC_ADC_CLK_ENABLED =0}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAH}{\*\bkmkend AAAAAAAAAH}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 119 of file adc.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/bsp.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/bsp.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/bsp.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAAAI}{\*\bkmkend AAAAAAAAAI}
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/gpio.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/gpio.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 projekt_pm
\hich\af0\dbch\af31505\loch\f0 ik/Core/Src/gpio.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAAAJ}
{\*\bkmkend AAAAAAAAAJ}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provides code for the configuration of all used GPIO pins. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "gpio.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MX_GPIO_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provi\hich\af0\dbch\af31505\loch\f0 
des code for the configuration of all used GPIO pins. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This software component is licensed by ST under U\hich\af0\dbch\af31505\loch\f0 
ltimate Liberty license SLA0044, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: www.st.com/SLA0044 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MX_GPIO_Init\:gpio.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 gpio.c\:
MX_GPIO_Init}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void M\hich\af1\dbch\af31505\loch\f1 X_GPIO_Init (void )

\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAK}{\*\bkmkend AAAAAAAAAK}\hich\af0\dbch\af31505\loch\f0 
Configure pins as Analog Input Output EVENT_OUT EXTI 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 41 of file gpio.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/i2c.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/i2c.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/\hich\af0\dbch\af31505\loch\f0 Src/i2c.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAAAL}
{\*\bkmkend AAAAAAAAAL}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provides code for the configuration of the I2C instances. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "i2c.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MX_I2C1_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HAL_I2C_MspInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (I2C_HandleTypeDef *i2cHandle)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HAL_I2C_MspDeInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (I2C_HandleTypeDef *i2cHandle)
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 I2C_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 hi2c1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provides code for the configuration of the I2C instances. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Copyright\hich\af1\dbch\af31505\loch\f1  (c) 2021 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This software component is licensed by ST under Ultimate Liberty license SLA0044, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License a\hich\af0\dbch\af31505\loch\f0 t: www.st.com/SLA0044 

\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HAL_I2C_MspDeInit\:i2c.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 i2c.c\:
HAL_I2C_MspDeInit}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void HAL_I2C_MspDeInit (I2C_HandleTypeDef *  }{
\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 i2cHandle}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAM}{\*\bkmkend AAAAAAAAAM}
\par \hich\af0\dbch\af31505\loch\f0 I2C1 GPIO Configuration PB8 ---\hich\f0 \emdash \loch\f0 > I2C1_SCL PB9 ---\hich\f0 \emdash \loch\f0 > I2C1_SDA
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition\hich\af0\dbch\af31505\loch\f0  at line 91 of file i2c.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HAL_I2C_MspInit\:i2c.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 i2c.c\:HAL_I2C_MspInit}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void HAL_I2C_MspInit (I2C_HandleTypeDef *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 i2cHandle}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAN}{\*\bkmkend AAAAAAAAAN}
\par \hich\af0\dbch\af31505\loch\f0 I2C1 GPIO Configuration PB8 ---\hich\f0 \emdash \loch\f0 > I2C1_SCL PB9 ---\hich\f0 \emdash \loch\f0 > I2C1_SDA
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 61 of file i2c.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MX_I2C1_Init\:i2c.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 i2c.c\:MX_I2C1_Init}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void MX_I2C1_Init (void )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAO}{\*\bkmkend AAAAAAAAAO}
\par \hich\af0\dbch\af31505\loch\f0 Configure Analogue filter
\par \hich\af0\dbch\af31505\loch\f0 Configure Digital filter
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 30 of file i2c.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 hi2c1\:\hich\af1\dbch\af31505\loch\f1 i2c.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 i2c.c\:hi2c1
}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 I2C_HandleTypeDef hi2c1
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAP}{\*\bkmkend AAAAAAAAAP}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 27 of file i2c.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/lcd_i2c.c File Reference
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 
\ltrch\fcs0 \v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/lcd_i2c.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/lcd_i2c.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 {\*\bkmkstart AAAAAAAAAQ}{\*\bkmkend AAAAAAAAAQ}
\hich\af2\dbch\af31505\loch\f2 #include "lcd_i2c.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "stm32l4xx_hal.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "i2c.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 lcd_init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (struct lcd_disp *lcd)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 lcd_write}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (uint8_t addr, uint8_t data, uint8_t xpin)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 lcd_display}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (struc\hich\af0\dbch\af31505\loch\f0 t lcd_disp *lcd)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 lcd_clear}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (struct lcd_disp *lcd)
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd_clear\:lcd_i2c.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd_i2c.c\:
lcd_clear}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void lcd_clear (struct lcd_disp *  }{\rtlch\fcs1 \ai\af1 
\ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAR}{\*\bkmkend AAAAAAAAAR}
\par \hich\af0\dbch\af31505\loch\f0 set backlight
\par \hich\af0\dbch\af31505\loch\f0 clear display
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 112 of file lcd_i2c.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd_display\:lcd_i2c.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd_i2c.c\:lcd_display}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void lcd_display (struct lcd_disp *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAS}{\*\bkmkend AAAAAAAAAS}
\par \hich\af0\dbch\af31505\loch\f0 set backlight
\par \hich\af0\dbch\af31505\loch\f0 send first line data
\par \hich\af0\dbch\af31505\loch\f0 send second line data
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 82 of file lcd_i2c.\hich\af0\dbch\af31505\loch\f0 c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd_init\:lcd_i2c.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd_i2c.c\:lcd_init}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void lcd_init (struct lcd_disp *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 lcd}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAT}{\*\bkmkend AAAAAAAAAT}
\par \hich\af0\dbch\af31505\loch\f0 set backlight I2C P3 (LCD BL)
\par \hich\af0\dbch\af31505\loch\f0 init sequence
\par \hich\af0\dbch\af31505\loch\f0 set 4-bit mode
\par \hich\af0\dbch\af31505\loch\f0 set cursor mode
\par \hich\af0\dbch\af31505\loch\f0 clear
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 30 of file lcd_i2c.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd_write\:lcd_i2c.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lcd_i2c.c\:lcd_write}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void lcd_write (uint8_t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 addr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , uint8_t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 data}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , uint8_t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 xpin}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAU}{\*\bkmkend AAAAAAAAAU}
\par \hich\af0\dbch\af31505\loch\f0 split data
\par \hich\af0\dbch\af31505\loch\f0 send data via i2c
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 66 of file lcd_i2c.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/main.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/main.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/main.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAAAV}{\*\bkmkend AAAAAAAAAV}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 : Main program body }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "main.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "adc.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "i2c.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "tim.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "gpio.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #inclu\hich\af2\dbch\af31505\loch\f2 de "app_bluenrg_ms.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "lcd_i2c.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <string.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <stdio.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <math.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <stdbool.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <unistd.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Macros
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 timer_freq}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  80.0
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 T0H}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  0.35
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 T1H}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  0.9
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 T0L}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  0.9
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 T1L}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  0.35
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 Treset}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  50
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemClock_Config}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 System Clock Configuration. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Neopixel_setup}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 show_neopixels}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  ()
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 set_colour}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int x, int y)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 print_measurement}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 raw}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 , uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 raw2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 )
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 light_correctness}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 raw2}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 , int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 j}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 )
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint8_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 neopoxel_transmitting}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  ()
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 measurement_light}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 z}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 )
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HAL_TIM_PeriodElapsedCallback}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (TIM_HandleTypeDef *htim)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 main}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 The application entry point. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 TIM4_IRQHandler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 Error_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function is executed in case of error occurrence. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 ADC_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 hadc1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 ADC_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 hadc2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint8_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 LED_data}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  [24]
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 pos}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint8_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 mask}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  = 0B10000000
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint8_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 la\hich\af0\dbch\af31505\loch\f0 stbit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 long double }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 period}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 low_CCR1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 low_ARR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 high_CCR1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 high_ARR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 treset_ARR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 raw}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint16_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 raw2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 j}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  = 2
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 z}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  = 0
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 : Main program body 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\hich\af1\dbch\af31505\loch\f1 
 Copyright (c) 2020 STMicroelectronics. All rights reserved. }{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs28\alang1025 \ltrch\fcs0 \b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Copyright (c) 2020 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except\hich\af0\dbch\af31505\loch\f0 
 in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Macro Definition Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 T0H\:main.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:T0H}
{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define T0H\~ 0.35
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAW}{\*\bkmkend AAAAAAAAAW}\hich\af0\dbch\af31505\loch\f0 each different clone can have their own 
\hich\af0\dbch\af31505\loch\f0 timings timing here are in us 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 54 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 T0L\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:T0L}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define T0L\~ 0.9
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAX}{\*\bkmkend AAAAAAAAAX}\hich\af0\dbch\af31505\loch\f0 
each different clone can have their own timings timing here are in us 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Defin\hich\af0\dbch\af31505\loch\f0 ition at line 64 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 T1H\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:T1H}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define T1H\~ 0.9
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAY}{\*\bkmkend AAAAAAAAAY}\hich\af0\dbch\af31505\loch\f0 
each different clone can have their own timings timing here are in us 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 59 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 T1L\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:T1L}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define T\hich\af1\dbch\af31505\loch\f1 1L\~ 0.35
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAAZ}{\*\bkmkend AAAAAAAAAZ}\hich\af0\dbch\af31505\loch\f0 
each different clone can have their own timings timing here are in us 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 69 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 timer_freq\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:timer_freq}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define timer_freq\~ 80.0
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABA}{\*\bkmkend AAAAAAAABA}\hich\af0\dbch\af31505\loch\f0 timer clock freq in MHz 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 49 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Treset\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:Treset}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 #define Treset\~ 50
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABB}{\*\bkmkend AAAAAAAABB}\hich\af0\dbch\af31505\loch\f0 
each different clone can have their own timings timing here are in us 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 74 of file main.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Error_Handler\:main.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:
Error_Handler}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void Error_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABC}{\*\bkmkend AAAAAAAABC}
\par \hich\af0\dbch\af31505\loch\f0 This function is exec\hich\af0\dbch\af31505\loch\f0 uted in case of error occurrence. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 None}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 546 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HAL_TIM_PeriodElapsedCallback\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:
HAL_TIM_PeriodElapsedCallback}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void H\hich\af1\dbch\af31505\loch\f1 
AL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 htim}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABD}{\*\bkmkend AAAAAAAABD}
\par \hich\af0\dbch\af31505\loch\f0 This function handles two timers: TIM17 is used to change red's color brightness while printing measurement, TIM17 is used to make measurements and change LED's color in party mo\hich\af0\dbch\af31505\loch\f0 de
\par \hich\af0\dbch\af31505\loch\f0 set GPIO pin high - start timing
\par \hich\af0\dbch\af31505\loch\f0 start adc converstion
\par \hich\af0\dbch\af31505\loch\f0 set GPIO pin low - stop timing
\par \hich\af0\dbch\af31505\loch\f0 white light when it's bright and party mode when it's dark
\par \hich\af0\dbch\af31505\loch\f0 setting different color in next iteration
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 306 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 light_correctness\:main.\hich\af1\dbch\af31505\loch\f1 c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:light_correctness}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void light_correctness (uint16_t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 raw2}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 j}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABE}{\*\bkmkend AAAAAAAABE}
\par \hich\af0\dbch\af31505\loch\f0 This function is used to correct LEDs' brightness if needed. First input argument is measurement from sensor, the other one is current LED's color Thing\hich\af0\dbch\af31505\loch\f0 
s done in this function: setting party mode when it's dark setting white light when it's bright
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 273 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:main}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int main (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABF}{\*\bkmkend AAAAAAAABF}
\par \hich\af0\dbch\af31505\loch\f0 The application entry point. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Adding variables for adc and measurement display
\par \hich\af0\dbch\af31505\loch\f0 Starting LEDs
\par \hich\af0\dbch\af31505\loch\f0 address
\par \hich\af0\dbch\af31505\loch\f0 brightness
\par \hich\af0\dbch\af31505\loch\f0 Starting lcd
\par \hich\af0\dbch\af31505\loch\f0 First line of first message
\par \hich\af0\dbch\af31505\loch\f0 Second line of first message
\par \hich\af0\dbch\af31505\loch\f0 Display first and second text line in lcd
\par \hich\af0\dbch\af31505\loch\f0 In while loop program checks if button is pressed. If s\hich\af0\dbch\af31505\loch\f0 o, measurements are printed and LEDs turn red.
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 366 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 measurement_light\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:measurement_light}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void measurement_light (int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 z}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABG}{\*\bkmkend AAAAAAAABG}
\par \hich\af0\dbch\af31505\loch\f0 This function turns light to red on different level of \hich\af0\dbch\af31505\loch\f0 brightness Things done in this function: setting red light while printing measurement
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 297 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Neopixel_setup\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:Neopixel_setup}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void Neopixel_setup (void )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABH}{\*\bkmkend AAAAAAAABH}
\par \hich\af0\dbch\af31505\loch\f0 
This function is used to setup LEDs Things done by this function: calculate all the timings enable port D clock setup pin 12 on port d to AF mode setup pin 12 on port D to AF timer 2-5 enable the timer4 clock set prescale to zero as timer has to go as fas
\hich\af0\dbch\af31505\loch\f0 t\hich\af0\dbch\af31505\loch\f0 
 as possible set PWM mode 110 set to zero so that the pin stay low until transmission set to timing for reset LEDs enable output to pin. Disable channel 1. This bit is used to start and stop transmission. buffer ARR buffer CCR1 ensure we are not enabling 
\hich\af0\dbch\af31505\loch\f0 i\hich\af0\dbch\af31505\loch\f0 nterrupt flag to be generated this bit is used to start/stop transmission enable channel 1. Enable interrupt(NVIC level)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 119 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 neopoxel_transmitting\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:neopoxel_transmitting}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint8_t neopoxel_transmitting ()
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABI}{\*\bkmkend AAAAAAAABI}
\par \hich\af0\dbch\af31505\loch\f0 This function is used for LEDs' action
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 289 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 print_measurement\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:print_measurement}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void print_measurement (uint16_t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 raw}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , uint16_t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 raw2}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABJ}{\*\bkmkend AAAAAAAABJ}
\par \hich\af0\dbch\af31505\loch\f0 
This function is used to print measurement based on data given from sensors. Things done in this function: calculating temperature using given algorithm calculating power using given algorithm setting light to "dark" or "light" mode displayin
\hich\af0\dbch\af31505\loch\f0 g measurement on lcd
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 243 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 set_colour\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:set_colour}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void set_colour (int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 x}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 y}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABK}{\*\bkmkend AAAAAAAABK}
\par \hich\af0\dbch\af31505\loch\f0 This function is used to set color number x (first input argument) at brightness y (second inp\hich\af0\dbch\af31505\loch\f0 ut argument). Things done in this function: setting color of LEDs sending data to LEDs
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 182 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 show_neopixels\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:show_neopixels}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void show_neopixels ()
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABL}{\*\bkmkend AAAAAAAABL}
\par \hich\af0\dbch\af31505\loch\f0 This function proceeds data to\hich\af0\dbch\af31505\loch\f0 
 LEDs Things done by this function: set the interrupt to start at first byte set the interrupt to start at second bit clear UIF flag enable interrupt flag to be generated to start transmission
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 166 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 SystemClock_Config\:m\hich\af1\dbch\af31505\loch\f1 ain.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:SystemClock_Config}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void SystemClock_Config (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABM}{\*\bkmkend AAAAAAAABM}
\par \hich\af0\dbch\af31505\loch\f0 System Clock Configuration. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Return values
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 None}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure.
\par \hich\af0\dbch\af31505\loch\f0 Initializes the CPU, AHB and APB buses clocks
\par \hich\af0\dbch\af31505\loch\f0 Configure the main internal regulator output voltage
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 450 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 TIM4_IR\hich\af1\dbch\af31505\loch\f1 QHandler\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:TIM4_IRQHandler}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void TIM4_IRQHandler (void )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABN}{\*\bkmkend AAAAAAAABN}
\par \hich\af0\dbch\af31505\loch\f0 This function handles TIM4. Things done in this function: clearing UIF flag setting CCR1 to zero so that pin stays low setting ARR to timing for reset LEDs dis\hich\af0\dbch\af31505\loch\f0 
abling interrupt flag to end transmission
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 511 of file main.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 hadc1\:main.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:
hadc1}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 ADC_HandleTypeDef hadc1
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABO}{\*\bkmkend AAAAAAAABO}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 85 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 hadc2\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:\hich\af1\dbch\af31505\loch\f1 hadc2}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 ADC_HandleTypeDef hadc2
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABP}{\*\bkmkend AAAAAAAABP}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 85 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 high_ARR\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:high_ARR}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint16_t high_ARR
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABQ}{\*\bkmkend AAAAAAAABQ}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 103 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 high_CCR1\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:
\hich\af1\dbch\af31505\loch\f1 high_CCR1}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint16_t high_CCR1
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABR}{\*\bkmkend AAAAAAAABR}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 103 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 j\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:j}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int j = 2
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABS}{\*\bkmkend AAAAAAAABS}\hich\af0\dbch\af31505\loch\f0 led variable for changing colors 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 112 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 lastbit\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:\hich\af1\dbch\af31505\loch\f1 lastbit}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint8_t lastbit
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABT}{\*\bkmkend AAAAAAAABT}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 101 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 LED_data\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:LED_data}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint8_t LED_data[24]
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABU}{\*\bkmkend AAAAAAAABU}\hich\af0\dbch\af31505\loch\f0 variables needed for LEDs 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 98 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 low_ARR\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:low_ARR}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint16_t low_ARR
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABV}{\*\bkmkend AAAAAAAABV}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 103 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 low_CCR1\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:low_CCR1}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint16_t low_CCR1
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABW}{\*\bkmkend AAAAAAAABW}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 103 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 mask\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:mask}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint8_t mask = 0B10000000
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABX}{\*\bkmkend AAAAAAAABX}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 100 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 period\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:period}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 long double period
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABY}{\*\bkmkend AAAAAAAABY}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 102 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 pos\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:pos}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint16_t pos
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAABZ}{\*\bkmkend AAAAAAAABZ}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 99 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 raw\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:raw}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint16_t raw
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACA}{\*\bkmkend AAAAAAAACA}\hich\af0\dbch\af31505\loch\f0 sensor data 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 108 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 raw2\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:raw2}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint16_t raw2
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACB}{\*\bkmkend AAAAAAAACB}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 108 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 treset_ARR\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:treset_ARR}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint16_t treset_ARR
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACC}{\*\bkmkend AAAAAAAACC}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 103 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 z\:main.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 main.c\:z}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int z = 0
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACD}{\*\bkmkend AAAAAAAACD}\hich\af0\dbch\af31505\loch\f0 led variable for red light 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 D\hich\af0\dbch\af31505\loch\f0 efinition at line 116 of file main.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/stm32l4xx_hal_msp.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/stm32l4xx_hal_msp.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/stm32l4xx_hal_msp.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAACE}{\*\bkmkend AAAAAAAACE}

\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provides \hich\af0\dbch\af31505\loch\f0 code for the MSP Initialization and de-Initialization codes. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 

\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "main.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 HAL_MspInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provides code for the MSP Initialization and de-Initialization codes. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\loch\f1  Copyri\hich\af1\dbch\af31505\loch\f1 
ght (c) 2021 STMicroelectronics. All rights reserved. }{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs28\alang1025 \ltrch\fcs0 \b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in com\hich\af0\dbch\af31505\loch\f0 
pliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HAL_MspInit\:stm32l4xx_hal_msp.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
stm32l4xx_hal_msp.c\:HAL_MspInit}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void HAL_MspInit (void )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACF}{\*\bkmkend AAAAAAAACF}\hich\af0\dbch\af31505\loch\f0 Initia\hich\af0\dbch\af31505\loch\f0 
lizes the Global MSP. 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 64 of file stm32l4xx_hal_msp.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/stm32l4xx_it.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/stm32l4xx_it.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/stm32l4xx_it.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAACG}{\*\bkmkend AAAAAAAACG}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Interrupt Service Routines. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "main.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "stm32l4xx_it.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 NMI_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles Non maskable interrupt. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 HardFault_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles Hard fault interrupt. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MemManage_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles Memory management fault. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BusFault_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles Prefetch fault, memory access fault. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 UsageFault_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 T\hich\af0\dbch\af31505\loch\f0 
his function handles Undefined instruction or illegal state. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SVC_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles System service call via SWI instruction. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 DebugMon_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles Debug monitor. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 PendSV_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles Pendable request for system service. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SysTick_Handler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles System tick timer. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 EXTI0_IRQHandler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles EXTI line0 interrupt. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 TIM1_UP_TIM16_IRQHandler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles TIM1 update interrupt and TIM16 global interrupt. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 TIM1_TRG_COM_TIM17_IRQHandler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 EXTI15_10_IRQHandler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This function handles EXTI line[15:10] interrupts. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 TIM_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 htim16}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 TIM_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 htim17}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed\hich\af1\dbch\af31505\loch\f1  Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Interrupt Service Routines. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This software component is licensed by ST under BSD 3-Clause l
\hich\af0\dbch\af31505\loch\f0 icense, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 BusFault_Handler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
stm32l4xx_it.c\:BusFault\hich\af1\dbch\af31505\loch\f1 _Handler}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
void BusFault_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACH}{\*\bkmkend AAAAAAAACH}
\par \hich\af0\dbch\af31505\loch\f0 This function handles Prefetch fault, memory access fault. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 116 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 DebugMon_Handler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:
\hich\af1\dbch\af31505\loch\f1 DebugMon_Handler}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void DebugMon_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACI}{\*\bkmkend AAAAAAAACI}
\par \hich\af0\dbch\af31505\loch\f0 This function handles Debug monitor. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 159 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 EXTI0_IRQHandler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:EXTI0_IRQHandler}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void EXTI0_IRQHandler (vo\hich\af1\dbch\af31505\loch\f1 id )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACJ}{\*\bkmkend AAAAAAAACJ}
\par \hich\af0\dbch\af31505\loch\f0 This function handles EXTI line0 interrupt. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 206 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 EXTI15_10_IRQHandler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:
EXTI15_10_IRQHandler}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void EXTI15_10_IRQHandler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACK}{\*\bkmkend AAAAAAAACK}
\par \hich\af0\dbch\af31505\loch\f0 This function handles EXTI line[15:10] interrupts. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 248 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HardFault_Handler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:HardFault_Handler}
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void HardFault_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACL}{\*\bkmkend AAAAAAAACL}
\par \hich\af0\dbch\af31505\loch\f0 This function handles Hard\hich\af0\dbch\af31505\loch\f0  fault interrupt. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 86 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MemManage_Handler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:MemManage_Handler}
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void MemManage_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACM}{\*\bkmkend AAAAAAAACM}
\par \hich\af0\dbch\af31505\loch\f0 This function handles Memory management fault. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at\hich\af0\dbch\af31505\loch\f0  line 101 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 NMI_Handler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:NMI_Handler}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void NMI_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACN}{\*\bkmkend AAAAAAAACN}
\par \hich\af0\dbch\af31505\loch\f0 This function handles Non maskable interrupt. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 71 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 PendSV_Handle\hich\af1\dbch\af31505\loch\f1 r\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:PendSV_Handler}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void PendSV_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACO}{\*\bkmkend AAAAAAAACO}
\par \hich\af0\dbch\af31505\loch\f0 This function handles Pendable request for system service. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 172 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 SVC_Handler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:SVC_Handler}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void SVC_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACP}{\*\bkmkend AAAAAAAACP}
\par \hich\af0\dbch\af31505\loch\f0 This function handles System service call via SWI instruction. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 146 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 SysTick_Handler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:SysTick_Handle
\hich\af1\dbch\af31505\loch\f1 r}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void SysTick_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACQ}{\*\bkmkend AAAAAAAACQ}
\par \hich\af0\dbch\af31505\loch\f0 This function handles System tick timer. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 185 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 TIM1_TRG_COM_TIM17_IRQHandler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:
TIM1_TRG_COM_TIM17_IRQHandler}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void TIM1_T\hich\af1\dbch\af31505\loch\f1 
RG_COM_TIM17_IRQHandler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACR}{\*\bkmkend AAAAAAAACR}
\par \hich\af0\dbch\af31505\loch\f0 This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 234 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 TIM1_UP_TIM16_IRQHandler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:
\hich\af1\dbch\af31505\loch\f1 TIM1_UP_TIM16_IRQHandler}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
void TIM1_UP_TIM16_IRQHandler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACS}{\*\bkmkend AAAAAAAACS}
\par \hich\af0\dbch\af31505\loch\f0 This function handles TIM1 update interrupt and TIM16 global interrupt. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 220 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 UsageFault_Handler\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:UsageFault_Handler
}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void UsageFault_Handler (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACT}{\*\bkmkend AAAAAAAACT}
\par \hich\af0\dbch\af31505\loch\f0 This function handles Undefined instruction or illegal state. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 131 of file stm32l4xx_it.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 htim16\:stm32l4xx_it.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 s
\hich\af1\dbch\af31505\loch\f1 tm32l4xx_it.c\:htim16}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
TIM_HandleTypeDef htim16}{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 [extern]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACU}{\*\bkmkend AAAAAAAACU}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 28 of file tim.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 htim17\:stm32l4xx_it.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 stm32l4xx_it.c\:htim17}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 TIM_HandleTypeDef htim17}{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 
\hich\af2\dbch\af31505\loch\f2 [extern]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACV}{\*\bkmkend AAAAAAAACV}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 29 of file tim.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/stm32l4xx_nucleo_bus.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/stm32l4xx_nucleo_bus.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/stm32l4xx_nucleo_bus.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAACW}{\*\bkmkend AAAAAAAACW}

\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 : source fi\hich\af0\dbch\af31505\loch\f0 le for the BSP BUS IO driver }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "stm32l4xx_nucleo_bus.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 

\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 __weak HAL_StatusTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MX_SPI1_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  (SPI_HandleTypeDef *hspi)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 static void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 SPI1_MspInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (SPI_HandleTypeDef *hSPI)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 static void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 SPI1_MspDeInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (SPI_HandleTypeDef *hSPI)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 in\hich\af0\dbch\af31505\loch\f0 t32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Initializes SPI HAL. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_DeInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 DeInitializes SPI HAL. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_Send}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (uint8_t *pData, uint16_t Length)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Write Data through SPI BUS. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_Recv}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (uint8_t *pData, uint16_t Length)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Receive Data from SPI BUS. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_SPI1_SendRecv}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Send and Receive data to/from SPI BUS (Full duplex) 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 BSP_GetTick}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Return system tick in ms. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SPI_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 hspi1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 static uint32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 SPI1InitCounter}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  = 0
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 : source file for the BSP BUS IO driver 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Co\hich\af1\dbch\af31505\loch\f1 pyright (c) 2021 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This software component is licensed by ST under Ultimate Liberty license SLA0044, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the Li\hich\af0\dbch\af31505\loch\f0 cense at: www.st.com/SLA0044 

\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/syscalls.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/syscalls.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/syscalls.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAACX}{\*\bkmkend AAAAAAAACX}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32CubeIDE Minimal System calls file. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <sys\hich\af2\dbch\af31505\loch\f2 /stat.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <stdlib.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <errno.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <stdio.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <signal.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <time.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <sys/time.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <sys/times.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 __io_putchar}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int ch) }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 __attribute__}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 ((weak))
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 __io_getchar}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 initialise_monitor_handles}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  ()
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _getpid}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _kill}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int pid, int sig)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _exit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int status)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 __attribute__}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  ((weak))
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _close}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int file)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _fstat}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int file, struct stat *st)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _isatty}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int file)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _lseek}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int file, int ptr, int dir)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _open}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (char *path, int flags,...)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _wait}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (int *status)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _unlink}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (char *name)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _times}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (struct tms *buf)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _stat}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (char *file, struct stat *st)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _link}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (char *old, char *new)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _fork}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 _execve}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (char *name, char **argv, char **env)
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 errno}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 char ** }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 environ}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  = __env
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32CubeIDE Minimal System calls file. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Author
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Auto-generated by STM32CubeIDE 
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid12083689 \hich\af2\dbch\af31505\loch\f2        For more information about which c-functions
\par \hich\af2\dbch\af31505\loch\f2        need which of these lowlevel functions
\par \hich\af2\dbch\af31505\loch\f2        please consult the Newlib libc-manual
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\loch\f1  Copyright (c) 2020 STMicroelectronics. All rights reserved. }
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Copyright (c) 2020 STMicr\hich\af1\dbch\af31505\loch\f1 oelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/B\hich\af0\dbch\af31505\loch\f0 
SD-3-Clause 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 __attribute__\:syscalls.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:
__attribute__}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 __attribute__ ((weak) )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACY}{\*\bkmkend AAAAAAAACY}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 69 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 __io_getchar\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:__io_getchar}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int __io_getchar (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAACZ}{\*\bkmkend AAAAAAAACZ}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 39 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 __io_putchar\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:__io_putchar}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int __io_putchar (int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 ch}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par {\*\bkmkstart AAAAAAAADA}{\*\bkmkend AAAAAAAADA}}{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _close\:syscalls.c}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_close}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
int _close (int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 file}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADB}{\*\bkmkend AAAAAAAADB}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 92 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _execve\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_execve}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _execve (char *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 name}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , char **  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 argv}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , char **  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 env}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADC}{\*\bkmkend AAAAAAAADC}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 155 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _exit\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_exit}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void _exit (int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 status}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADD}{\*\bkmkend AAAAAAAADD}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 63 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _fork\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_fork}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _fork (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADE}{\*\bkmkend AAAAAAAADE}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 149 of file syscal\hich\af0\dbch\af31505\loch\f0 ls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _fstat\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_fstat}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _fstat (int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 file}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , struct stat *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 st}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADF}{\*\bkmkend AAAAAAAADF}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 98 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _getpid\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_getpid}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _getpid (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADG}{\*\bkmkend AAAAAAAADG}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 52 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _isatty\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_isatty}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _isatty (int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 file}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADH}{\*\bkmkend AAAAAAAADH}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 104 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _kill\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_kill}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _kill (int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 pid}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 sig}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADI}{\*\bkmkend AAAAAAAADI}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 57 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _link\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_link}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _link (char *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 old}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , char *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 new}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADJ}{\*\bkmkend AAAAAAAADJ}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 143 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _lseek\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscal
\hich\af1\dbch\af31505\loch\f1 ls.c\:_lseek}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _lseek (int  }{\rtlch\fcs1 \ai\af1 
\ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 file}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 ptr}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 dir}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADK}{\*\bkmkend AAAAAAAADK}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 109 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _open\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_open}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _open (char *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 path}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , int  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 flags}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 ,   }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 ...}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADL}{\*\bkmkend AAAAAAAADL}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 114 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _stat\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_stat}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _stat (char *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 file}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 , struct stat *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 st}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADM}{\*\bkmkend AAAAAAAADM}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 137 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _times\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_times}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _times (struct tms *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 buf}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADN}{\*\bkmkend AAAAAAAADN}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 132 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _unlink\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_unlink}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _unlink (char *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 name}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADO}{\*\bkmkend AAAAAAAADO}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 126 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _wait\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:_wait}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int _wait (int *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 status}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADP}{\*\bkmkend AAAAAAAADP}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 120 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 initialise_monitor_handles\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:
initialise_monitor_handles}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void initialise_monitor_handles ()
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADQ}{\*\bkmkend AAAAAAAADQ}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 48 of file syscalls.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 environ\:syscalls.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:
environ}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 char** environ = __env
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADR}{\*\bkmkend AAAAAAAADR}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 44 of file syscalls.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 errno\:syscalls.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 syscalls.c\:errno}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 int \hich\af1\dbch\af31505\loch\f1 errno}{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 
\hich\af2\dbch\af31505\loch\f2 [extern]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par {\*\bkmkstart AAAAAAAADS}{\*\bkmkend AAAAAAAADS}
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/sysmem.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/sysmem.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/sysmem.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAADT}{\*\bkmkend AAAAAAAADT}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32CubeIDE System Memory calls file. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <errno.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include <stdint.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 _sbrk}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (ptrdiff_t incr)

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 _sbrk()}{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  allocates memory to the newlib heap and is used by malloc and others from the C library 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 static uint8_t * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 __sbrk_heap_end}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 = NULL
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 STM32CubeIDE System Memory calls file. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Author
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Generated by STM32CubeIDE 
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid12083689 \hich\af2\dbch\af31505\loch\f2        For more\hich\af2\dbch\af31505\loch\f2  information about which C functions
\par \hich\af2\dbch\af31505\loch\f2        need which of these lowlevel functions
\par \hich\af2\dbch\af31505\loch\f2        please consult the newlib libc manual
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\loch\f1  Copyright (c) 2020 STMicroelectronics. All rights reserved. }
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Copyright (c)\hich\af1\dbch\af31505\loch\f1  2020 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.or\hich\af0\dbch\af31505\loch\f0 
g/licenses/BSD-3-Clause 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 _sbrk\:sysmem.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 sysmem.c\:
_sbrk}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void* _sbrk (ptrdiff_t  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 incr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADU}{\*\bkmkend AAAAAAAADU}
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 _sbrk()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 allocates memory to the newlib heap and is used by malloc and others from the C library 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid12083689 \hich\af2\dbch\af31505\loch\f2 * ##############\hich\af2\dbch\af31505\loch\f2 
##############################################################
\par \hich\af2\dbch\af31505\loch\f2 * #  .data  #  .bss  #       newlib heap       #          MSP stack          #
\par \hich\af2\dbch\af31505\loch\f2 * #         #        #                         # Reserved by _Min_Stack_Size #
\par \hich\af2\dbch\af31505\loch\f2 * #################################\hich\af2\dbch\af31505\loch\f2 ###########################################
\par \hich\af2\dbch\af31505\loch\f2 * ^-- RAM start      ^-- _end                             _estack, RAM end --^
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 * 
\par \hich\af0\dbch\af31505\loch\f0 This implementation starts allocating at the '_end' linker symbol The '_Min_Stack_Size' linker symbol reserves a memory for the MS\hich\af0\dbch\af31505\loch\f0 
P stack The implementation considers '_estack' linker symbol to be RAM end NOTE: If the MSP stack, at any point during execution, grows larger than the reserved size, please increase the '_Min_Stack_Size'.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Parameters
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 incr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\cell \hich\af0\dbch\af31505\loch\f0 Memory size \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv
\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\row }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Returns
\par }\pard\plain \ltrpar\s24\ql \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Pointer to allocated memory 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 54 of file sysmem.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 __sbrk_heap_end\:sysmem.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 sysmem.c\:
__sbrk_heap_end}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 uint8_t* __sbrk_heap_end = NULL}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADV}{\*\bkmkend AAAAAAAADV}\hich\af0\dbch\af31505\loch\f0 Pointer to the current high watermark of 
\hich\af0\dbch\af31505\loch\f0 the heap usage 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition at line 31 of file sysmem.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 projekt_pmik/Core/Src/system_stm32l4xx.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/system_stm32l4xx.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/system_stm32l4xx.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAADW}{\*\bkmkend AAAAAAAADW}

\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 CMSIS Cortex-M4 Device Peripheral Access Layer System Source File. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "stm32l4xx.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Macros
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 HSE_VALUE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  8000000U

\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 MSI_VALUE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  4000000U
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HSI_VALUE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  16000000U
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 VECT_TAB_OFFSET}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \~\hich\af0\dbch\af31505\loch\f0  0x00
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Setup the microcontroller system. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemCoreClockUpdate}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 (void)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user appl\hich\af0\dbch\af31505\loch\f0 
ication to setup the SysTick timer or configure other parameters. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 uint32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemCoreClock}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
 = 4000000U
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar
\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 const uint8_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 AHBPrescTable
}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0  [16] = \{\hich\af0\dbch\af31505\loch\f0 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U\}
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar
\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 const uint8_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 APBPrescTable
}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0  [8] = \{0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U\}
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 const uint32_t }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 MSIRangeTable}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  [12]
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 CMSIS Cortex-M4 Device Peripheral Access Layer System Source Fi
\hich\af0\dbch\af31505\loch\f0 le. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Author
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MCD Application Team
\par }\pard \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This file provides two functions and one global variable to be called from user application:
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemInit()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
: This function is called at startup just after reset and before branch to main program. This call is made inside \hich\af0\dbch\af31505\loch\f0 the "startup_stm32l4xx.s" file.
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Syste\hich\af0\dbch\af31505\loch\f0 
mCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemCoreClockUpdate()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 : Updates the variable SystemCoreClock and must be called whenever the core cloc\hich\af0\dbch\af31505\loch\f0 k is changed during program execution.
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par \hich\af0\dbch\af31505\loch\f0 After each device reset the MSI (4 MHz) is used as system clock source. Then }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 SystemInit()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\hich\af0\dbch\af31505\loch\f0  function is called, in "startup_stm32l4xx.s" file, to configure the system clock before to branch to main program.
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADX}{\*\bkmkend AAAAAAAADX}\hich\af1\dbch\af31505\loch\f1 
This file configures the system clock as follows:
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2This file configures the system clock as follows:}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs22 \ltrch\fcs0 \fs22\insrsid12083689 
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADY}{\*\bkmkend AAAAAAAADY}\hich\af1\dbch\af31505\loch\f1 
System Clock source                    | MSI
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3System Clock source                    | MSI}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAADZ}{\*\bkmkend AAAAAAAADZ}\hich\af1\dbch\af31505\loch\f1 
SYSCLK(Hz)                             | 4000000
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3SYSCLK(Hz)                             | 4000000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEA}{\*\bkmkend AAAAAAAAEA}\hich\af1\dbch\af31505\loch\f1 
HCLK(Hz)                               | 4000000
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3HCLK(Hz)                               | 4000000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEB}{\*\bkmkend AAAAAAAAEB}\hich\af1\dbch\af31505\loch\f1 
AHB Prescaler                          | 1
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3AHB Prescaler                          | 1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEC}{\*\bkmkend AAAAAAAAEC}\hich\af1\dbch\af31505\loch\f1 
APB1 Prescaler                         | 1
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3APB1 Prescaler                         | 1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAED}{\*\bkmkend AAAAAAAAED}\hich\af1\dbch\af31505\loch\f1 
APB2 Prescaler                         | 1
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3APB2 Prescaler                         | 1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEE}{\*\bkmkend AAAAAAAAEE}\hich\af1\dbch\af31505\loch\f1 
PLL_M                                  | 1
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3PLL_M                                  | 1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEF}{\*\bkmkend AAAAAAAAEF}\hich\af1\dbch\af31505\loch\f1 PLL_N     
\hich\af1\dbch\af31505\loch\f1                              | 8
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3PLL_N                                  | 8}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEG}{\*\bkmkend AAAAAAAAEG}\hich\af1\dbch\af31505\loch\f1 
PLL_P                                  | 7
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3PLL_P                                  | 7}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEH}{\*\bkmkend AAAAAAAAEH}\hich\af1\dbch\af31505\loch\f1 PLL_Q                     
\hich\af1\dbch\af31505\loch\f1              | 2
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3PLL_Q                                  | 2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEI}{\*\bkmkend AAAAAAAAEI}\hich\af1\dbch\af31505\loch\f1 
PLL_R                                  | 2
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3PLL_R                                  | 2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 {\*\bkmkstart AAAAAAAAEJ}{\*\bkmkend AAAAAAAAEJ}
\hich\af1\dbch\af31505\loch\f1 PLLSAI1_P                              | NA
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1045\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 3PLLSAI1_P                              | NA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 {\*\bkmkstart AAAAAAAAEK}{\*\bkmkend AAAAAAAAEK}
\hich\af1\dbch\af31505\loch\f1 PLLSAI1_Q                              | NA
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1045\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 3PLLSAI1_Q                              | NA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 {\*\bkmkstart AAAAAAAAEL}{\*\bkmkend AAAAAAAAEL}
\hich\af1\dbch\af31505\loch\f1 PLLSAI1_R   \hich\af1\dbch\af31505\loch\f1                            | NA
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1045\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 3PLLSAI1_R                              | NA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 {\*\bkmkstart AAAAAAAAEM}{\*\bkmkend AAAAAAAAEM}
\hich\af1\dbch\af31505\loch\f1 PLLSAI2_P                              | NA
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1045\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 3PLLSAI2_P                              | NA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 {\*\bkmkstart AAAAAAAAEN}{\*\bkmkend AAAAAAAAEN}
\hich\af1\dbch\af31505\loch\f1 PLLSAI2_Q               \hich\af1\dbch\af31505\loch\f1                | NA
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1045\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1045\langfenp1033\charrsid13459539 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 \hich\af0\dbch\af31505\loch\f0 3PLLSAI2_Q                              | NA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid4739883\charrsid13459539 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1045\langfe1033\langnp1045\insrsid12083689\charrsid13459539 {\*\bkmkstart AAAAAAAAEO}{\*\bkmkend AAAAAAAAEO}
\hich\af1\dbch\af31505\loch\f1 PLLSAI2_R                              | NA
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3PLLSAI2_R                              | NA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Require 48MHz for USB OTG FS, | Disabled 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEP}{\*\bkmkend AAAAAAAAEP}\hich\af1\dbch\af31505\loch\f1 SDIO and RNG clock                     |

\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 3SDIO and RNG clock                     |}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 =============================================================================
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\loch\f1  Copyright (c) 2017 STMicroelectronics. All rights reserved. }
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Copyright (c) 2017 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
This software component is licensed by ST under Apache License, Version 2.0, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/Apache-2.0 
\par 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 pro\hich\af1\dbch\af31505\loch\f1 
jekt_pmik/Core/Src/tim.c File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \tcl0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 2projekt_pmik/Core/Src/tim.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 
projekt_pmik/Core/Src/tim.c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 {\*\bkmkstart AAAAAAAAEQ}{\*\bkmkend AAAAAAAAEQ}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provides code for the configuration of the TIM instances. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid12083689 \hich\af2\dbch\af31505\loch\f2 #include "tim.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 MX_TIM4_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 MX_TIM16_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 MX_TIM17_Init}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (void)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HAL_TIM_Base_MspInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (TIM_HandleTypeDef *tim_baseHandle)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HAL_TIM_MspPostInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (TIM_HandleTypeDef *timHandle)
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 void }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 HAL_TIM_Base_MspDeInit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0  (TIM_HandleTypeDef *tim\hich\af0\dbch\af31505\loch\f0 _baseHandle)
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 TIM_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 htim4}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 TIM_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 htim16}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20\insrsid12083689 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls5\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls5\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 TIM_HandleTypeDef }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12083689 
\hich\af0\dbch\af31505\loch\f0 htim17}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This file provides code for the configuration of the TIM instances. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Attention
\par }\pard\plain \ltrpar\s24\ql \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0\afs20 \ltrch\fcs0 \fs20\insrsid12083689 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \loch\af1\dbch\af31505\hich\f1 \'a9\hich\af1\dbch\af31505\loch\f1 
 Copyright (c) 2021 STMicroelectronics. All rights reserved. }{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\v\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \tcl0}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 \hich\f1 2\'a9\loch\f1  Copyright (c) 2021 STMicroelectronics. All rights reserved. }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1  
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 This software component is licensed by ST under Ultimate Liberty license SLA0044, the "License"; You may not use this\hich\af0\dbch\af31505\loch\f0 
 file except in compliance with the License. You may obtain a copy of the License at: www.st.com/SLA0044 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
HAL_TIM_Base_MspDeInit\:tim.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 tim.c\:HAL_TIM_Base_MspDeInit}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void HAL_TIM_Base_MspDeInit (TIM_HandleTypeDef *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 tim_baseHandle
}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAER}{\*\bkmkend AAAAAAAAER}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 182 of file tim.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HAL_TIM_Base_MspInit\:
tim.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 tim.c\:HAL_TIM_Base_MspInit}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
void HAL_TIM_Base_MspInit (TIM_HandleTypeDef *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 tim_baseHandle}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAES}{\*\bkmkend AAAAAAAAES}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 109 of file tim.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 HAL_TIM_MspPostInit\:
tim.c}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 tim.c\:HAL_TIM_MspPostInit}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
void HAL_TIM_MspPostInit (TIM_HandleTypeDef *  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 timHandle}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAET}{\*\bkmkend AAAAAAAAET}
\par \hich\af0\dbch\af31505\loch\f0 TIM4 GPIO Configuration PB6 ---\hich\f0 \emdash \loch\f0 > TIM4_CH1
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Definition a\hich\af0\dbch\af31505\loch\f0 t line 154 of file tim.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MX_TIM16_Init\:tim.c}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 tim.c\:MX_TIM16_Init}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void MX_TIM16_Init (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEU}{\*\bkmkend AAAAAAAAEU}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 75 of file tim.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MX_TIM17_Init\:tim.c}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 tim.c\:MX_TIM17_Init}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void MX_TIM17_Init (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEV}{\*\bkmkend AAAAAAAAEV}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 92 of file tim.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 MX_TIM4_Init\:tim.c}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 tim.c\:MX_TIM4_Init}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 void MX_TIM4_Init (void )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEW}{\*\bkmkend AAAAAAAAEW}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 32 of file tim.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid12083689 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af1\dbch\af31505\loch\f1 
htim16\:tim.c}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid12083689 
\hich\af1\dbch\af31505\loch\f1 tim.c\:htim16}{\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 TIM_HandleTypeDef htim16

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEX}{\*\bkmkend AAAAAAAAEX}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 28 of file tim.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 htim17\:tim.c}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 tim.c\:htim17}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 TIM_HandleTypeDef htim17
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEY}{\*\bkmkend AAAAAAAAEY}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 29 of file tim.c.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 htim4\:tim.c}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 tim.c\:htim4}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 TIM_HandleTypeDef htim4
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12083689 {\*\bkmkstart AAAAAAAAEZ}{\*\bkmkend AAAAAAAAEZ}
\par \hich\af0\dbch\af31505\loch\f0 Definition at line 27 of file tim.c.
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid12083689 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid12083689 \hich\af1\dbch\af31505\loch\f1 Index
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid4739883 }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 Index}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid4739883 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\field\fldedit{\*\fldinst {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 INDEX \\c2 \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid12083689 \hich\af0\dbch\af31505\loch\f0 INDEX}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12083689 
\par }{\*\themedata 504b030414000600080000002100e9de0fbfff0000001c020000130000005b436f6e74656e745f54797065735d2e786d6cac91cb4ec3301045f748fc83e52d4a
9cb2400825e982c78ec7a27cc0c8992416c9d8b2a755fbf74cd25442a820166c2cd933f79e3be372bd1f07b5c3989ca74aaff2422b24eb1b475da5df374fd9ad
5689811a183c61a50f98f4babebc2837878049899a52a57be670674cb23d8e90721f90a4d2fa3802cb35762680fd800ecd7551dc18eb899138e3c943d7e503b6
b01d583deee5f99824e290b4ba3f364eac4a430883b3c092d4eca8f946c916422ecab927f52ea42b89a1cd59c254f919b0e85e6535d135a8de20f20b8c12c3b0
0c895fcf6720192de6bf3b9e89ecdbd6596cbcdd8eb28e7c365ecc4ec1ff1460f53fe813d3cc7f5b7f020000ffff0300504b030414000600080000002100a5d6
a7e7c0000000360100000b0000005f72656c732f2e72656c73848fcf6ac3300c87ef85bd83d17d51d2c31825762fa590432fa37d00e1287f68221bdb1bebdb4f
c7060abb0884a4eff7a93dfeae8bf9e194e720169aaa06c3e2433fcb68e1763dbf7f82c985a4a725085b787086a37bdbb55fbc50d1a33ccd311ba548b6309512
0f88d94fbc52ae4264d1c910d24a45db3462247fa791715fd71f989e19e0364cd3f51652d73760ae8fa8c9ffb3c330cc9e4fc17faf2ce545046e37944c69e462
a1a82fe353bd90a865aad41ed0b5b8f9d6fd010000ffff0300504b0304140006000800000021006b799616830000008a0000001c0000007468656d652f746865
6d652f7468656d654d616e616765722e786d6c0ccc4d0ac3201040e17da17790d93763bb284562b2cbaebbf600439c1a41c7a0d29fdbd7e5e38337cedf14d59b
4b0d592c9c070d8a65cd2e88b7f07c2ca71ba8da481cc52c6ce1c715e6e97818c9b48d13df49c873517d23d59085adb5dd20d6b52bd521ef2cdd5eb9246a3d8b
4757e8d3f729e245eb2b260a0238fd010000ffff0300504b03041400060008000000210041daf6e5a6070000e6200000160000007468656d652f7468656d652f
7468656d65312e786d6cec59cd8b1bc915bf07f23f347d97f5d5ad8fc1f222b524cfda33f660c90e7bac914add65557789aed28cc56208de532e81c026e49085
bded21842cecc22eb9e48f31d8249b3f22afaa5bdd5552c9f3810326cc0886eed2efbdfad57bafde7baabaffd9ab983a1738e584253db77eafe63a3899b13949
c29efb7c3aae745c870b94cc116509eeb91bccddcf1efcfa57f7d19188708c1d904ff811eab99110aba36a95cf6018f17b6c8513f86ec1d21809784dc3ea3c45
97a037a6d546add6aac68824ae93a018d49e32b1b974566849b0583b4f170b32c3ee83ed24230a332582cb81194d27720a9c4b9e29195d64beac4b20dff080a6
ce05a23d17a69db3cb297e255c87222ee08b9e5b537f6ef5c1fd2a3aca85a83820abc98dd55f2e970bcc970d35671a9e17937a9eefb5fa857e05a0621f376a8f
5aa356a14f01d06c060bceb8983adb8dc0cbb11a287bb4e81eb687cdba81d7f437f738f77df931f00a94e9f7f6f0e371005634f00a94e1fd3dbc3fe80e86a67e
05caf0ad3d7cbbd61f7a6d43bf02459424cb3d74cd6f3583ed6a0bc882d1632bbceb7be37623575ea2201a8a2093532c5822ae08b918bd64e91870124f912089
23362bbc403388ed0051729e12e7848411c4df0a258cc370ad511bd79af05f7e3cf5a41c8b8e30d2a4253d20c4f786242d87cf52b2123df711687535c8bb9f7f
7efbe6c7b76f7e7afbd5576fdffc3d9f5ba932e48e5112ea72bf7cf787ff7cf35be7df3f7cfbcbd77fcca6dec5731dfffe6fbf7bff8f7f7e483dacb834c5bb3f
7dfffec7efdffdf9f7fffaebd716edfd149debf0298931779ee04be7198b618116fef83cbd99c434424497e82721470992b358f48f4464a09f6c104516dc009b
767c9142c6b1011fae5f1a842751ba16c4a2f171141bc053c6e880a5562b3c967369669eae93d03e79bad671cf10bab0cd1da0c4f0f268bd828c4b6c2a83081b
34cf284a040a71828523bf634b8c2dabfb8210c3aea7649632ce16c2f982380344ac26999273239a4aa16312835f363682e06fc336a72f9c01a3b6550ff18589
84bd81a885fc1453c38c0fd15aa0d8a6728a62aa1bfc0489c84672b249673a6ec405783ac49439a339e6dc26f33485f56a4e7f0c69c6eef653ba894d642ac8d2
a6f30431a623876c1944285ed9b01392443af673be841045ce191336f8293377887c073fa0e4a0bb5f402fa04f707536780e1956972803447eb34e2dbe7c8899
11bf930d5d206c4b35fd3436526c3f25d6e818ac4323b44f30a6e812cd31769e7f6e6130602bc3e625e947116495636c0bac47c88c55f99e608e1dd5e3ece7c9
13c28d909de0901de073bad9493c1b94c4283da4f909785db7f9084a5d6c0b80a774b6d4814f087486102f56a33ce5a0430bee835acf22641430f9ceedf1ba49
0dff5d678fc1be7c69d0b8c6be04197c631948ecbacc076d3345d498a00c9829822ec3966e41c4707f29228bab125b5be516e6a62ddd004d92d1f4c424b9b203
dae97dfcff5def031dc6bbbf7c63d96c1fa7dfb12b3692d50d3b9d43c9e478a7bf3984dbed6a0296cec9a7dfd40cd13a39c35047f633d65d4f73d7d3b8fff73d
cda1fd7cd7c91cea37ee3a19173a8cbb4e263f5cf9389d4cd9bc405f230f3cb2f31e75fa135f75f8b320944ec486e213aece7f38fcac998f61508aabe3505c9c
09ae227894d50ee63170618a948c9332f11b22a249845670485477a59290e7aa43eeac1887b323356cd52df1741d9fb27976f459afcb63ceacc07224caf19a5f
8cc37995c8d0ad76799c57a8576c4375faba2520656f42429bcc24d1b490686f07a591d4592f18cd4242adeca3b0e85a5874a4faadabf65800b5c22bf0bbdb81
5feb3dd7f7400484e0580e7af4b9f453e6eaad7795333fa6a70f19d38800e8b3b711507aba2bb91e5c9e5c5d166ad7f0b441420b379384b28ceaf37804bf86f3
e894a3d7a171535f774b971af4a429d47c105a258d76e7432c6eeb6b90dbcd0d34d133054d9ccb9edb6afa103233b4eab90b383b86c77805b1c3e54f2f4443b8
96998934dbf0b7c92cab948b21e25166709574b26c101381538792b8e7cae5176ea089ca218a5bbd0109e19325d785b4f2a99103a79b4ec68b059e09ddedda88
b474f60a193ecb15d66f95f8edc15292adc1dd93687ee99cd375fa0c4188f9edba34e09c70b842a867d69c13b81a2b1259197f3b85294fbbfadd948aa16c1cd1
5584f28aa227f30cae52794147bd1536d0def23583413593e485f03c94055637aa514d8baa9171385875af169296d3926659338dac22aba63d8b19336ccbc08e
2d6f57e435565b13434ed32b7c96ba77536e779beb76fa84a24a80c10bfb59aaee350a8246ad9ccca02619efa76199b3f351b3766c177805b5eb14092debb7b6
6a77ec56d408eb743078abca0f72bb510b438b6d7ba92cadaed4f5db6e76fe1292c7109add35155cb9122eb153040dd144f52459da802df24ae45b039e9c754a
7aee9735bfef050d3fa8d43afea8e235bd5aa5e3f79b95beef37eb23bf5e1b0e1aafa1b08828aefbd975fe18ee31e826bfd457e37b17fbf1f6aae6de8cc555a6
aeeaab8ab8bad8af378c8bfdec2adf99ca1b7bd7219074be6c35c6dd6677d0aa749bfd71c51b0e3a956ed01a5486ada03d1c0f03bfd31dbf769d0b05f6facdc0
6b8d3a95563d082a5eab26e977ba95b6d768f4bd76bf33f2faaff33606569ea58fdc16605ec5ebc17f010000ffff0300504b0304140006000800000021000dd1
909fb60000001b010000270000007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73848f4d0ac2301484f78277
086f6fd3ba109126dd88d0add40384e4350d363f2451eced0dae2c082e8761be9969bb979dc9136332de3168aa1a083ae995719ac16db8ec8e4052164e89d93b
64b060828e6f37ed1567914b284d262452282e3198720e274a939cd08a54f980ae38a38f56e422a3a641c8bbd048f7757da0f19b017cc524bd62107bd5001996
509affb3fd381a89672f1f165dfe514173d9850528a2c6cce0239baa4c04ca5bbabac4df000000ffff0300504b01022d0014000600080000002100e9de0fbfff
0000001c0200001300000000000000000000000000000000005b436f6e74656e745f54797065735d2e786d6c504b01022d0014000600080000002100a5d6a7e7
c0000000360100000b00000000000000000000000000300100005f72656c732f2e72656c73504b01022d00140006000800000021006b799616830000008a0000
001c00000000000000000000000000190200007468656d652f7468656d652f7468656d654d616e616765722e786d6c504b01022d001400060008000000210041
daf6e5a6070000e62000001600000000000000000000000000d60200007468656d652f7468656d652f7468656d65312e786d6c504b01022d0014000600080000
0021000dd1909fb60000001b0100002700000000000000000000000000b00a00007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73504b050600000000050005005d010000ab0b00000000}
{\*\colorschememapping 3c3f786d6c2076657273696f6e3d22312e302220656e636f64696e673d225554462d3822207374616e64616c6f6e653d22796573223f3e0d0a3c613a636c724d
617020786d6c6e733a613d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f64726177696e676d6c2f323030362f6d6169
6e22206267313d226c743122207478313d22646b3122206267323d226c743222207478323d22646b322220616363656e74313d22616363656e74312220616363
656e74323d22616363656e74322220616363656e74333d22616363656e74332220616363656e74343d22616363656e74342220616363656e74353d22616363656e74352220616363656e74363d22616363656e74362220686c696e6b3d22686c696e6b2220666f6c486c696e6b3d22666f6c486c696e6b222f3e}
{\*\latentstyles\lsdstimax376\lsdlockeddef0\lsdsemihiddendef0\lsdunhideuseddef0\lsdqformatdef0\lsdprioritydef99{\lsdlockedexcept \lsdqformat1 \lsdpriority0 \lsdlocked0 Normal;\lsdqformat1 \lsdlocked0 heading 1;\lsdqformat1 \lsdlocked0 heading 2;
\lsdqformat1 \lsdlocked0 heading 3;\lsdqformat1 \lsdlocked0 heading 4;\lsdqformat1 \lsdlocked0 heading 5;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 6;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 7;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 8;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 9;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 7;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 8;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 9;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 1;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 2;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 3;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 4;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 5;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 6;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 7;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 8;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 9;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal Indent;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footnote text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation text;\lsdsemihidden1 \lsdlocked0 header;\lsdsemihidden1 \lsdlocked0 footer;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index heading;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority35 \lsdlocked0 caption;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of figures;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope address;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope return;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 line number;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 page number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of authorities;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 macro;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 toa heading;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 5;\lsdsemihidden1 \lsdlocked0 List Bullet 2;\lsdsemihidden1 \lsdlocked0 List Bullet 3;\lsdsemihidden1 \lsdlocked0 List Bullet 4;\lsdsemihidden1 \lsdlocked0 List Bullet 5;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 5;
\lsdqformat1 \lsdlocked0 Title;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Closing;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Signature;\lsdsemihidden1 \lsdlocked0 Default Paragraph Font;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue;\lsdsemihidden1 \lsdlocked0 List Continue 2;\lsdsemihidden1 \lsdlocked0 List Continue 3;\lsdsemihidden1 \lsdlocked0 List Continue 4;
\lsdsemihidden1 \lsdlocked0 List Continue 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Message Header;\lsdqformat1 \lsdlocked0 Subtitle;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Salutation;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Date;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Note Heading;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Block Text;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 FollowedHyperlink;\lsdqformat1 \lsdpriority22 \lsdlocked0 Strong;\lsdqformat1 \lsdpriority20 \lsdlocked0 Emphasis;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Document Map;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Plain Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 E-mail Signature;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Top of Form;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Bottom of Form;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal (Web);\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Acronym;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Address;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Cite;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Code;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Definition;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Keyboard;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Preformatted;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Sample;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Typewriter;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Variable;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation subject;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 No List;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Balloon Text;\lsdpriority39 \lsdlocked0 Table Grid;\lsdsemihidden1 \lsdlocked0 Placeholder Text;\lsdqformat1 \lsdpriority1 \lsdlocked0 No Spacing;
\lsdpriority60 \lsdlocked0 Light Shading;\lsdpriority61 \lsdlocked0 Light List;\lsdpriority62 \lsdlocked0 Light Grid;\lsdpriority63 \lsdlocked0 Medium Shading 1;\lsdpriority64 \lsdlocked0 Medium Shading 2;\lsdpriority65 \lsdlocked0 Medium List 1;
\lsdpriority66 \lsdlocked0 Medium List 2;\lsdpriority67 \lsdlocked0 Medium Grid 1;\lsdpriority68 \lsdlocked0 Medium Grid 2;\lsdpriority69 \lsdlocked0 Medium Grid 3;\lsdpriority70 \lsdlocked0 Dark List;\lsdpriority71 \lsdlocked0 Colorful Shading;
\lsdpriority72 \lsdlocked0 Colorful List;\lsdpriority73 \lsdlocked0 Colorful Grid;\lsdpriority60 \lsdlocked0 Light Shading Accent 1;\lsdpriority61 \lsdlocked0 Light List Accent 1;\lsdpriority62 \lsdlocked0 Light Grid Accent 1;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 1;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 1;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 1;\lsdsemihidden1 \lsdlocked0 Revision;\lsdqformat1 \lsdpriority34 \lsdlocked0 List Paragraph;
\lsdqformat1 \lsdpriority29 \lsdlocked0 Quote;\lsdqformat1 \lsdpriority30 \lsdlocked0 Intense Quote;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 1;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 1;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 1;
\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 1;\lsdpriority70 \lsdlocked0 Dark List Accent 1;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 1;\lsdpriority72 \lsdlocked0 Colorful List Accent 1;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 1;
\lsdpriority60 \lsdlocked0 Light Shading Accent 2;\lsdpriority61 \lsdlocked0 Light List Accent 2;\lsdpriority62 \lsdlocked0 Light Grid Accent 2;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 2;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 2;
\lsdpriority65 \lsdlocked0 Medium List 1 Accent 2;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 2;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 2;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 2;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 2;
\lsdpriority70 \lsdlocked0 Dark List Accent 2;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 2;\lsdpriority72 \lsdlocked0 Colorful List Accent 2;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 2;\lsdpriority60 \lsdlocked0 Light Shading Accent 3;
\lsdpriority61 \lsdlocked0 Light List Accent 3;\lsdpriority62 \lsdlocked0 Light Grid Accent 3;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 3;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 3;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 3;
\lsdpriority66 \lsdlocked0 Medium List 2 Accent 3;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 3;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 3;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 3;\lsdpriority70 \lsdlocked0 Dark List Accent 3;
\lsdpriority71 \lsdlocked0 Colorful Shading Accent 3;\lsdpriority72 \lsdlocked0 Colorful List Accent 3;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 3;\lsdpriority60 \lsdlocked0 Light Shading Accent 4;\lsdpriority61 \lsdlocked0 Light List Accent 4;
\lsdpriority62 \lsdlocked0 Light Grid Accent 4;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 4;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 4;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 4;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 4;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 4;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 4;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 4;\lsdpriority70 \lsdlocked0 Dark List Accent 4;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 4;
\lsdpriority72 \lsdlocked0 Colorful List Accent 4;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 4;\lsdpriority60 \lsdlocked0 Light Shading Accent 5;\lsdpriority61 \lsdlocked0 Light List Accent 5;\lsdpriority62 \lsdlocked0 Light Grid Accent 5;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 5;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 5;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 5;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 5;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 5;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 5;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 5;\lsdpriority70 \lsdlocked0 Dark List Accent 5;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 5;
\lsdpriority72 \lsdlocked0 Colorful List Accent 5;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 5;\lsdpriority60 \lsdlocked0 Light Shading Accent 6;\lsdpriority61 \lsdlocked0 Light List Accent 6;\lsdpriority62 \lsdlocked0 Light Grid Accent 6;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 6;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 6;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 6;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 6;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 6;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 6;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 6;\lsdpriority70 \lsdlocked0 Dark List Accent 6;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 6;
\lsdpriority72 \lsdlocked0 Colorful List Accent 6;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 6;\lsdqformat1 \lsdpriority19 \lsdlocked0 Subtle Emphasis;\lsdqformat1 \lsdpriority21 \lsdlocked0 Intense Emphasis;
\lsdqformat1 \lsdpriority31 \lsdlocked0 Subtle Reference;\lsdqformat1 \lsdpriority32 \lsdlocked0 Intense Reference;\lsdqformat1 \lsdpriority33 \lsdlocked0 Book Title;\lsdsemihidden1 \lsdunhideused1 \lsdpriority37 \lsdlocked0 Bibliography;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority39 \lsdlocked0 TOC Heading;\lsdpriority41 \lsdlocked0 Plain Table 1;\lsdpriority42 \lsdlocked0 Plain Table 2;\lsdpriority43 \lsdlocked0 Plain Table 3;\lsdpriority44 \lsdlocked0 Plain Table 4;
\lsdpriority45 \lsdlocked0 Plain Table 5;\lsdpriority40 \lsdlocked0 Grid Table Light;\lsdpriority46 \lsdlocked0 Grid Table 1 Light;\lsdpriority47 \lsdlocked0 Grid Table 2;\lsdpriority48 \lsdlocked0 Grid Table 3;\lsdpriority49 \lsdlocked0 Grid Table 4;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 1;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 1;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 1;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 1;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 1;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 2;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 2;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 2;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 2;
\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 3;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 3;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 3;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 3;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 3;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 4;
\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 4;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 4;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 4;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 4;
\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 4;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 5;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 5;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 5;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 5;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 5;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 6;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 6;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 6;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 6;
\lsdpriority46 \lsdlocked0 List Table 1 Light;\lsdpriority47 \lsdlocked0 List Table 2;\lsdpriority48 \lsdlocked0 List Table 3;\lsdpriority49 \lsdlocked0 List Table 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful;\lsdpriority52 \lsdlocked0 List Table 7 Colorful;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 List Table 2 Accent 1;\lsdpriority48 \lsdlocked0 List Table 3 Accent 1;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 1;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 1;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 1;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 List Table 2 Accent 2;\lsdpriority48 \lsdlocked0 List Table 3 Accent 2;\lsdpriority49 \lsdlocked0 List Table 4 Accent 2;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 2;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 3;
\lsdpriority47 \lsdlocked0 List Table 2 Accent 3;\lsdpriority48 \lsdlocked0 List Table 3 Accent 3;\lsdpriority49 \lsdlocked0 List Table 4 Accent 3;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 3;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 4;\lsdpriority47 \lsdlocked0 List Table 2 Accent 4;
\lsdpriority48 \lsdlocked0 List Table 3 Accent 4;\lsdpriority49 \lsdlocked0 List Table 4 Accent 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 4;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 4;
\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 List Table 2 Accent 5;\lsdpriority48 \lsdlocked0 List Table 3 Accent 5;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 5;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 5;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 5;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 List Table 2 Accent 6;\lsdpriority48 \lsdlocked0 List Table 3 Accent 6;\lsdpriority49 \lsdlocked0 List Table 4 Accent 6;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Mention;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Smart Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hashtag;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Unresolved Mention;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Smart Link;}}{\*\datastore 01050000
02000000180000004d73786d6c322e534158584d4c5265616465722e362e3000000000000000000000060000
d0cf11e0a1b11ae1000000000000000000000000000000003e000300feff090006000000000000000000000001000000010000000000000000100000feffffff00000000feffffff0000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
fffffffffffffffffdfffffffeffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffff52006f006f007400200045006e00740072007900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000500ffffffffffffffffffffffff0c6ad98892f1d411a65f0040963251e500000000000000000000000080bd
2259e7f4d601feffffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff00000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff0000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000105000000000000}}