# do mergeTest.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regLoad
# 
# Top level modules:
# 	regLoad
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regLoad_vlg_sample_tst
# -- Compiling module regLoad_vlg_check_tst
# -- Compiling module regLoad_vlg_vec_tst
# 
# Top level modules:
# 	regLoad_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.regLoad_vlg_vec_tst 
# Loading work.regLoad_vlg_vec_tst
# Loading work.regLoad
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading work.regLoad_vlg_sample_tst
# Loading work.regLoad_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port y[0] :: @time = 60000.000 ps
#      Expected value = 000000000000
#      Real value = 000000000011
# ERROR! Vector Mismatch for output port y[1] :: @time = 60000.000 ps
#      Expected value = 000000000000
#      Real value = 000000000011
# ERROR! Vector Mismatch for output port y[6] :: @time = 100000.000 ps
#      Expected value = 000000000000
#      Real value = 000011000011
# ERROR! Vector Mismatch for output port y[7] :: @time = 100000.000 ps
#      Expected value = 000000000000
#      Real value = 000011000011
#           4 mismatched vectors : Simulation failed !
# ** Note: $finish    : mergeTest.vt(351)
#    Time: 1 us  Iteration: 0  Instance: /regLoad_vlg_vec_tst/tb_out
