// Seed: 1578248191
module module_0 (
    input  tri id_0,
    output tri id_1
);
  assign module_1.id_10 = 0;
  assign id_1 = id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd28,
    parameter id_2 = 32'd26,
    parameter id_3 = 32'd23
) (
    input supply1 _id_0,
    input tri0 id_1,
    input wire _id_2[1 : id_2],
    output tri _id_3,
    input tri0 id_4[1 'b0 &  id_3 : id_0],
    output wor id_5,
    input tri id_6
    , id_15 = 1 || 1,
    output logic id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    input supply0 id_11,
    input wand id_12,
    output uwire id_13
);
  assign id_3 = id_2;
  always_latch id_7 <= id_12;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_12,
      id_5
  );
  wire id_16, id_17, id_18;
endmodule
